

## $\frac{\text { VOLI }}{1992}$

DACs
General Purpose
Audio
Video
Synchro / Digital Communications ASICs

DATACONVERTER
REFERENCEMANUAL
VOLUMEI


D/A CONVERTERS • S/D CONVERTERS •
COMMUNICATIONS PRODUCTS •
DIGITAL PANEL METERS• DSP COMPONENTS •

BUS INTERFACE AND SERIAL I/O PRODUCTS •
ASICs • POWER SUPPLIES

## How to Find Product Data in This Reference Manual

## THIS IS VOLUME I OF THE DATA CONVERTER REFERENCE MANUAL

It and its companion volume contain Data Sheets, Selection Guides and a wealth of background information on signal conversion and a wide variety of components for mixed signal processing.
It is one member of a four-volume set of reference manuals describing and specifying Linear, Converter and Audio/Video products from Analog Devices, Inc., in IC, hybrid and assembled form for measurement, control and real-world signal processing.

## IF YOU KNOW THE MODEL NUMBER

Turn to the product index at the back of the book and look up the model number. You will find the Volume-Section-Page location of any data sheet in this volume or Volume II. You will find additional references for product categories not included in the Data Converter Reference Manual.
If you're looking for a form-and-function-compatible version of a product originally brought to market by some other manufacturer (second source), you may find it by adding our "AD" prefix and looking it up in the index. Or call our nearest sales office.

## IF YOU DON'T KNOW THE MODEL NUMBER

Find your functional group in the list on the opposite page, or in the listing for Volume II below. Turn directly to the appropriate Section. You will find a functional Selection Guide at the beginning of the Section. The Selection Guide (and the "Orientation" that usually accompanies it) will help you find the products that are the closest to satisfying your need. Use them to compare all products in the category by salient criteria. A comprehensive Table of Contents (of this volume) is provided for your convenience on pages 1-5 through 1-9.

## IF YOU CAN'T FIND IT HERE OR IN VOLUME II . . . ASK!

If it's not a signal conversion product, it's probably in one of the two companion volumes, the Linear Products Reference Manual or the Audio/Video Products Reference Manual. If you don't already own these volumes, you can have them FREE by getting in touch with Analog Devices or the nearest sales office, or phoning 1-800-262-5643.
See the Worldwide Sales Directory on pages 11-12 and 11-13 at the back of this volume for our sales office phone numbers.

## Contents of Other Reference Manuals

## AUDIO/VIDEO PRODUCTS

Operational Amplifiers
Audio A/D Converters
Video A/D Converters
Audio D/A Converters
Video D/A Converters
Special Function Audio Products
Special Function Video Products
Digital Signal Processing Products
Application Notes

DATA CONVERTER PRODUCTS (VOLUME II)<br>A/D Converters<br>V/F \& F/V Converters<br>Sample/Track-Hold Amplifiers<br>Switches \& Multiplexers<br>Voltage References<br>Data Acquisition Subsystems<br>Analog I/O Ports<br>Application Specific ICs<br>Power Supplies

## LINEAR PRODUCTS

Operational Amplifiers
Comparators
Instrumentation Amplifiers
Isolation Amplifiers
Analog Multipliers/Dividers
Log/Antilog Amplifiers
RMS-to-DC Converters
Mass Storage Components
ATE Components
Special Function Components
Temperature Transducers
Signal Conditioning Components
\& Subsystems
Digital Panel Instruments
Bus Interface \& Serial
I/O Products
Automotive Components
Application Specific ICs
Power Supplies
Component Test Systems

## 1992 <br> DATA CONVERTER REFERENCE MANUAL

VOLUME I

General Information
D/A Converters S/D Converters 3

## Communications Products

Digital Panel Meters
5
Digital Signal Processing Products $\mathbf{6}$
©Analog Devices, Inc., 1992 All Rights Reserved

Bus Interface \& Serial I/O Products 7
Application Specific ICs 8
Power Supplies 9
Package Information 10
Appendix 11
Index 12

1992<br>DATA CONVERTER REFERENCE MANUAL<br>\section*{Volume I}<br>© Analog Devices, Inc., 1992 All Rights Reserved

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.


#### Abstract

U.S.:

RE29,992, RE30,586, RE31,850, 3,729,660, 3,793,563, 3,803,590, 3,842,412, 3,868,583, 3,890,611, 3,906,486, 3,909,908, $3,932,863,3,940,760,3,942,173,3,942,173,3,946,324,3,950,603,3,961,326,3,978,473,3,979,688,4,016,559$, $4,020,486,4,029,974,4,034,366,4,054,829,4,055,773,4,056,740,4,068,254,4,088,905,4,092,639,4,092,698$, $4,109,215,4,118,699,4,123,698,4,131,884,4,136,349,4,138,671,4,141,004,4,142,117,4,168,528,4,210,830$, $4,213,806,4,228,367,4,250,445,4,260,911,4,268,759,4,270,118,4,272,656,4,285,051,4,286,225,4,309,693$, $4,313,083,4,323,795,4,333,047,4,338,591,4,340,851,4,349,811,4,363,024,4,374,314,4,374,335,4,383,222$, $4,395,647,4,399,345,4,400,689,4,400,690,4,404,529,4,427,973,4,439,724,4,444,309,4,449,067,4,454,413$, $4,460,891,4,471,321,4,475,103,4,475,169,4,476,538,4,481,708,4,484,149,4,485,372,4,491,825,4,503,381$, $4,511,413,4,521,764,4,538,115,4,542,349,4,543,560,4,543,561,4,547,766,4,547,961,4,556,870,4,558,242$, $4,562,400,4,565,000,4,572,975,4,583,051,4,586,019,4,586,155,4,590,456,4,596,976,4,601,760,4,604,532$, $4,608,541,4,622,512,4,626,769,4,633,165,4,639,683,4,644,253,4,646,056,4,646,238,4,675,561,4,677,369$, $4,678,936,4,683,423,4,684,922,4,685,200,4,687,984,4,694,276,4,697,151,4,703,283,4,707,682,4,709,167$, $4,717,883,4,722,910,4,739,281,4,742,331,4,751,455,4,752,900,4,757,274,4,761,636,4,769,564,4,771,011$, $4,774,685,4,791,318,4,791,551,4,800,524,4,804,960,4,808,908,4,811,296,4,814,767,4,833,345,4,839,653$, $4,855,585,4,855,618,4,855,684,4,857,862,4,859,944,4,862,073,4,864,454,4,866,505,4,878,770,4,879,505$, $4,884,075,4,885,585,4,888,589,4,891,533,4,891,645,4,899,152,4,902,959,4,904,921,4,924,227,4,926,178$, $4,928,103,4,928,934,4,929,909,4,933,572,4,940,980,4,957,583,4,962,325,4,969,823,4,970,470,4,973,978$, 4,978,871, 4,980,634, 4,983,929, 4,985,739, 4,990,797, 4,990,803, 4,990,916, 5,008,671, 5,010,297, 5,010,337, $5,021,120,5,026,667,5,027,085,5,030,849$,


## France:

111.833, 70.10561, 75.27557, 76 08238, 77 20799, 78 10462, 79 24041, 8000960,80 11312, 80 11916, 8102661 , 81 14845, 83 03140, 9608238

## Japan:

1,092,928, 1,242,936, 1,242,965, 1,306,235, 1,337,318, 1,401,661, 1,412,991, 1,432,164, 1180463

## West Germany:

2,014034, 2540 451.7, 2611858.1
U.K.:
$1,310,591, ~ 1,310,592, ~ 1,537,542,1,590,136,1,590,137,1,599,538,2,008,876,2,032,659,2,040,087,2,050,740$, $2,054,992,2,075,295,2,081,040,2,087,656,2,103,884,2,104,288,2,107,951,2,115,932,2,118,386,2,119,139$, 2,119,547, 2,126,445, 2,126,814, 2,135,545

Canada:
984,015, 1,006,236, 1,025,558, 1,035,464, 1,054,248, 1,140,267, 1,141,034, 1,141,820, 1,142,445, 1,143,306, 1,150,414, $1,153,607,1,157,571,1,159,956,1,177,127,1,177,966,1,184,662,1,184,663,1,191,715,1,192,310,1,192,311$, $1,192,312,1,203,628,1,205,920,1,212,730,1,214,282,1,219,679,1,219,966,1,223,086,1,232,366,1,233,913$, 1,234,921

Sweden:
7603320-8

## General Information Contents

Introduction
Page
Table of Contents ..... 1-51-3

Analog Devices designs, manufactures and sells worldwide sophisticated electronic components and subsystems for use in real-world signal processing. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including several embodiments of CMOS, BiMOS, bipolar and hybrid integrated circuits, each optimized for specific attributes-and assembled products in the form of potted modules, printed-circuit boards and instrument packages.
State-of-the-art technologies (including surface micromachining) have been utilized (and in many cases invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. Our popular IC products are available in both conventional and surface-mount packages (SOIC, LCC, PLCC), and many of our assembled products employ surface-mount technology to reduce manufacturing costs and overall size. A quarter-century of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The ongoing application of today's state-of-the-art and the invention of tomorrow's state-of-the-art processes strengthen the leadership position of Analog Devices in standard data-acquisition and signal-processing products and make us a strong contender in high performance mixed-signal ASICs.

## MAJOR PROGRESS

Since publication of the selection guides in the 1990 Databook Series, more than 120 significant new products have been introduced by Analog Devices; they run the gamut from brand new product categories and technologies to new standard products (with improvements in price, performance or design) to augmented second-source products. In addition, the Analog Devices line of IC products now includes the products of Precision Monolithics, Inc., which was acquired by Analog Devices in 1990. The new products are all classified and summarized in these volumes, along with existing products that are desirable for use in new designs.
Examples of the variety and innovation content of outstanding new ICs to be found in these two volumes include:

- the ADV7141/46/48 Edsun CEG/DAC ${ }^{\text {rM }}$ family of monolithic RAM-DACs, designed to eliminate "jaggies" and improve color resolution in VGA displays (Vol. I)
- the AD28msp02 16-bit codec, a complete analog front end for high-performance voiceband DSP applications (Vol. I)
- the DAC-8800 and -8840 TrimDACs ${ }^{\mathrm{TM}}$, which eliminate pots and permit automatic trimming of offsets and gains in electronic circuits and systems (Vol. I)
- the AD7710/11/12 family of 21-bit sigma-delta a/d converters with complete on-chip signal conditioning (Vol. II)
- the AD9100 wideband low-distortion monolithic track-hold amplifier with 13 ns acquisition time to $0.1 \%$ (Vol. II)
- the AD1674 12-bit sampling a/d converter, a "faster, better, cheaper" upgrade for AD574/674/774 a/d converter sockets (Vol. II)
- the AD9020/9060 10-bit TTL/ECL flash a/d converters with sampling rates to 75 MSPS (Vol. II)
- the AD671 12-bit, 500 ns a/d converter (Vol. II).

Many more could have been added to this list.
CDG/DAC, TrimDAC and DSPatch are trademarks of Analog Devices, Inc.

## 2-VOLUME DATA CONVERTER REFERENCE MANUAL

This two-volume set provides comprehensive technical data on Analog Devices data-conversion products, which are involved in spanning the interface between analog and digital worlds. It is a companion to the Linear Products Databook, which provides similar data for analog-to-analog products. Both volumes contain:

- comprehensive data sheets and package information on a total of more than 350 significant product families
- orientation material and selection guides for finding products rapidly
- a representative list of available Analog Devices technical publications on real-world analog and digital signal processing
- our Worldwide Sales Directory
- the complete Product Index to all data-conversion and DSP products listed in these two volumes and all products listed in the Linear Products Databook.
Division of Product Groups between the Two Books
Volume I contains information on
Digital-to-analog converters
Synchro/resolver-to-digital converters
Communications products
Digital panel meters
Digital signal processing products
Bus interface and serial I/O products
Application specific ICs
Power supplies.
Volume II contains information on:
Analog-to-digital converters
Voltage-to-frequency and frequency-to-voltage converters
Sample/track-hold amplifiers
Switches and multiplexers
Voltage references
Data acquisition subsystems
Analog I/O ports
Application-specific ICs
Power supplies.
The product data in this book are intended primarily for the majority of users who are concerned with new designs. For this reason, existing and available products that offer little if any unique advantage over newer products in future designs are listed in the Index, and data sheets may be available separatelybut they are not published in this book.


## TECHNICAL SUPPORT

Our extensive technical literature discusses the technology and applications of products for real-world signal processing. Besides tutorial material and comprehensive data sheets, including a large number in our Databooks, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and several free serial publications; for example, Analog Productlog provides brief information on new products being introduced, and Analog Dialogue, our technical magazine, provides in-depth discussions of new developments in analog and digital circuit technology as applied to data acquisition, signal processing, control, and test. DSPatch ${ }^{\text {TM }}$ is a quarterly newsletter that brings its readers up-to-date applications information on
our DSP products and the general field of digital signal processing. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition to Databook catalogs-and general short-form selection guides -we also publish several short-form catalogs on specific product families. You will find typical publications described on pages 11-8 to 11-11 at the back of the book.

## SALES AND SERVICE

Backing up our design and manufacturing capabilities and our extensive array of publications, is a network of distributors, plus sales offices and representatives throughout the United States and most of the world, staffed by experienced sales and applications engineers. Our Worldwide Sales Directory, as of the publication date, appears on pages 11-12 and 11-13 at the back of the book.

## RELIABILITY

The manufacture of reliable products is a key objective at Analog Devices. The primary focus is the companywide Quality Improvement Process (QIP). In addition, we maintain facilities that have been qualified under such standards as MIL-M-38510 (Class B and Class S) for ICs in the U.S. and MIL-STD-1772 for hybrids. Many of our product - both proprietary and second-source-have qualified for JAN part numbers; others are in the process. A larger number of products-including many of the newer ones just starting the JAN qualification process-are specifically characterized on Standard Military Drawings (SMDs). Most of our ICs are available in versions that comply with MIL-STD-883C Class B, and many also comply with Class S. We publish a Military Products Databook for designers who specify ICs and hybrids for military contracts. The 1990 issue consists of two volumes with data on 343 product families; the 120 entries in the second of those volumes describe qualified products manufactured by our PMI Division. A newsletter, Analog Briefings ${ }^{\circledR}$, provides current information about the status of reliability at ADI.
Our PLUS program makes available standard devices (commercial and industrial grades, plastic or ceramic packaging) for any user with demanding application environments, at a small premium. Subjected to stringent screening, similar to MIL-STD883 test methods, these devices are suffixed "/+" and are available from stock.

## PRODUCTS NOT FOUND IN THE SELECTION GUIDES

For maximum usefulness to designers of new equipment, we have limited the contents of selection guides to standard products most likely to be used for the design of new circuits and systems. If the model number of a product you are interested in is not in the Index, turn to page 11-4 at the back of this volume where you will find a list of older products for which data sheets are available upon request. On page 11-5 you will find a guide to substitutions (where possible) for products no longer available.
ICs embodying combinations of functions that you need but cannot find among our standard offerings may be available to meet your specific requirements as custom designs. Consult the section in this book on Application Specific ICs-and/or get in touch with Analog Devices.

## PRICES

Accurate, up-to-date prices are an important consideration in making a choice among the many available product families. Since prices are subject to change, current price lists and/or quotations are available upon request from our sales offices and distributors.
Page
D/A Converters - Section 2 ..... 2-1
Selection Trees ..... 2-4
Selection Guides ..... 2-8
Orientation ..... 2-16
AD390 - Quad 12-Bit Microprocessor-Compatible D/A Converter ..... 2-23
AD394/395 - $\mu$ P-Compatible Multiplying Quad 12-Bit D/A Converters ..... 2-31
AD396 - $\mu$ P-Compatible Multiplying Quad 14-Bit D/A Converter ..... 2-39
AD557 - DACPORT Low Cost Complete $\mu$ P-Compatible 8-Bit DAC ..... 2-43
AD558 - DACPORT Low Cost Complete $\mu$ P-Compatible 8-Bit DAC ..... 2-47
AD561 - Low Cost 10-Bit Monolithic D/A Converter ..... 2-55
AD562/563 - IC 12-Bit D/A Converters ..... 2-59
AD565A/566A - High Speed 12-Bit Monolithic D/A Converters ..... 2-63
AD568 - 12-Bit Ultrahigh Speed Monolithic D/A Converter ..... 2-71
AD569 - 16-Bit Monotonic Voltage Output D/A Converter ..... 2-83
AD664 - Monolithic 12-Bit Quad DAC ..... 2-95
AD667 - Microprocessor-Compatible 12-Bit D/A Converter ..... 2-115
AD668 - 12-Bit Ultrahigh Speed Multiplying D/A Converter ..... 2-123
AD669 - Monolithic 16-Bit DACPORT ..... 2-139
AD766 - 16-Bit DSP DACPORT ..... 2-151
AD767 - Microprocessor-Compatible 12-Bit D/A Converter ..... 2-159
AD1139 - High Accuracy 18-Bit Digital-to-Analog Converter ..... 2-167
AD1851/1861 - 16-Bit/18-Bit $16 \times$ F $_{\text {s }}$ PCM Audio DACs ..... 2-173
AD1856 - 16-Bit PCM Audio DAC ..... 2-183
AD1860 - 18-Bit PCM Audio DAC ..... 2-191
AD1862 - Ultralow Noise 20-Bit Audio DAC ..... 2-203
AD1864 - Complete Dual 18-Bit Audio DAC ..... 2-213
AD1865 - Complete Dual 18-Bit $16 \times$ F $_{\text {S }}$ Audio DAC ..... 2-225
AD1866 - Single Supply Dual 16-Bit Audio DAC ..... 2-235
AD1868 - Single Supply Dual 18-Bit Audio DAC ..... 2-237
AD7111 - LOGDAC CMOS Logarithmic D/A Converter ..... 2-247
AD7118 - LOGDAC CMOS Logarithmic D/A Converter ..... 2-253
AD7224-LC ${ }^{2}$ MOS 8-Bit DAC with Output Amplifier ..... 2-259
PM-7224 - 8-Bit CMOS D/A Converter with Voltage Output ..... 2-267
AD7225 - LC ${ }^{2}$ MOS Quad 8-Bit DAC with Separate Reference Inputs ..... 2-279
AD7226 - LC ${ }^{2}$ MOS Quad 8-Bit D/A Converter ..... 2-291
PM7226A/7226 - Quad 8-Bit CMOS D/A Converters with Voltage Output ..... 2-303
AD7228 - LC ${ }^{2}$ MOS Octal 8-Bit DAC ..... 2-323
AD7228A - LC ${ }^{2}$ MOS Octal 8-Bit DAC ..... 2-331
AD7233 - LC ${ }^{2}$ MOS 12-Bit Serial Mini-DIP DACPORT ..... 2-339
AD7237/7247 - LC ${ }^{2}$ MOS Dual 12-Bit DACPORTs ..... 2-347
AD7242/7244 - LC ${ }^{2}$ MOS Dual Complete 12-Bit/14-Bit Serial DACs ..... 2-359
AD7243 - LC ${ }^{2}$ MOS 12-Bit Serial DACPORT ..... 2-371
AD7245/7248 - LC² MOS 12-Bit DACPORTs ..... 2-383
AD7245A/7248A - LC ${ }^{2}$ MOS 12-Bit DACPORTs ..... 2-385
Page
AD7524-CMOS 8-Bit Buffered Multiplying DAC ..... 2-399
PM7524 - CMOS 8-Bit Buffered Multiplying D/A Converter ..... 2-405
AD7528 - CMOS Dual 8-Bit Buffered Multiplying DAC ..... 2-415
PM7528 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter ..... 2-423
AD7533 - CMOS Low Cost 10-Bit Multiplying DAC ..... 2-439
PM7533 - CMOS Low Cost 10-Bit Multiplying D/A Converter ..... 2-445
AD7534- LC ${ }^{2}$ MOS $\mu$ P-Compatible 14-Bit DAC ..... 2-455
AD7535 - LC ${ }^{2}$ MOS $\mu$ P-Compatible 14-Bit DAC ..... 2-467
AD7536 - LC ${ }^{2}$ MOS 14-Bit $\mu$ P-Compatible DAC ..... 2-479
AD7537- LC ${ }^{2}$ MOS $(8+4)$ Loading Dual 12-Bit DAC ..... 2-491
AD7538- LC ${ }^{2}$ MOS $\mu \mathrm{P}$-Compatible 14-Bit DAC ..... 2-499
AD7541A - CMOS 12-Bit Monolithic Multiplying DAC ..... 2-507
PM7541A - CMOS 12-Bit Monolithic Multiplying CMOS D/A Converter ..... 2-513
AD7542 - CMOS $\mu$ P-Compatible 12-Bit DAC ..... 2-525
PM7542-12-Bit (4-Bit Nybble Input) Multiplying CMOS D/A Converter ..... 2-533
AD7543 - CMOS Serial Input 12-Bit DAC ..... 2-545
PM7543-12 Bit Serial Input Multiplying CMOS D/A Converter ..... 5-553
AD7545 - CMOS 12-Bit Buffered Multiplying DAC ..... 5-565
PM7545/7645 - 12-Bit Buffered Multiplying CMOS D/A Converters ..... 2-573
AD7545A - CMOS 12-Bit Buffered Multiplying DAC ..... 2-585
AD7547- LC ${ }^{2}$ MOS Parallel Loading Dual 12-Bit DAC ..... 2-593
AD7548- LC ${ }^{2}$ MOS 8-Bit $\mu$ P-Compatible 12-Bit DAC ..... 2-601
PM-7548 - CMOS 8-Bit $\mu$ P Compatible 12-Bit D/A Converter ..... 2-613
AD7549 - LC ${ }^{2}$ MOS Dual 12-Bit $\mu$ P-Compatible DAC ..... 2-629
AD7564 - LC ${ }^{2}$ MOS Quad 12-Bit DAC ..... 2-637
AD7568 - LC ${ }^{2}$ MOS Octal 12-Bit DAC ..... 2-645
AD7628 - CMOS Dual 8-Bit Buffered Multiplying DAC ..... 2-657
PM-7628 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter ..... 2-665
AD7837/7847 - LC ${ }^{2}$ MOS Complete Dual 12-Bit MDACs ..... 2-681
AD7840 - LC ${ }^{2}$ MOS Complete 14-Bit DAC ..... 2-693
AD7845- LC ${ }^{2}$ MOS Complete 12-Bit Multiplying DAC ..... 2-709
AD7846-LC² MOS 16-Bit Voltage Ouput DAC ..... 2-721
AD7848 - LC ${ }^{2}$ MOS Complete 12-Bit DAC with DSP Interface ..... 2-735
AD9701 - 250 MHz Video Digital-to-Analog Converter ..... 2-747
AD9712/9713 - 12 Bit 100 MSPS D/A Converters ..... 2-753
AD9712A/9713A - 12-Bit 100 MSPS D/A Converters ..... 2-761
AD9720/9721 - 10-Bit 300 MSPS D/A Converters ..... 2-765
AD9768 - Ultrahigh Speed IC D/A Converter ..... 2-769
AD75004 - Quad 12-Bit D/A Converter ..... 2-773
AD75069/75089/75090 - Monolithic Octal 12-Bit DACPORTS ..... 2-777
AD DAC80/DAC85/DAC87 - Complete Low Cost 12-Bit D/A Converters ..... 2-783
ADV101 - CMOS 80 MHz Triple 8-Bit Video DAC ..... 2-793
ADV453 - CMOS 66 MHz Monolithic $256 \times 24$ Color Palette RAM-DAC ..... 2-799
ADV473 - CMOS 100 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC ..... 2-805
ADV476 - CMOS Monolithic $256 \times 18$ Color Palette RAM-DAC ..... 2-817
Page
ADV477/475 - CMOS 80 MHz Monolithic 256 Word Power-Down Color Palette RAM-DACs ..... 2-827
ADV478/471 - CMOS 80 MHz Monolithic $256 \times 24$ (18) Color Palette RAM-DAC ..... 2-839
ADV7120 - CMOS 80 MHz Triple 8-Bit Video DAC ..... 2-851
ADV7121/7122 - CMOS 80 MHz Triple 10-Bit Video DAC ..... 2-857
ADV7141/7146/7148 - CMOS Continuous Edge Graphics RAM-DAC (CEG/DAC) ..... 2-869
ADV7150/7152 - CMOS 170 MHz True-Color Graphics 10-Bit Video RAM-DACs ..... 2-889
ADV7151 - CMOS 170 MHz Pseudo-Color Graphics 10-Bit Video RAM-DAC ..... 2-907
DAC-08 - 8-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface) ..... 2-923
DAC-10 - 10-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface) ..... 2-935
DAC-16 - 16-Bit High Speed Multiplying DAC ..... 2-943
DAC-100 - 10-Bit Current-Output D/A Converter ..... 2-945
DAC-312 - 12-Bit High Speed Multiplying D/A Converter ..... 2-953
DAC-8012 - CMOS 12-Bit Multiplying D/A Converter "With Memory" ..... 2-967
DAC-8043 - 12-Bit Serial Input Multiplying CMOS D/A Converter ..... 2-977
DAC-8143 - 12-Bit Serial Daisy-Chain CMOS D/A Converter ..... 2-987
DAC-8221 - Dual 12-Bit Buffered Multiplying CMOS D/A Converter ..... 2-1001
DAC-8222 - Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter ..... 2-1015
DAC-8228 - Dual 8-Bit CMOS D/A Converter with Voltage Output ..... 2-1029
DAC-8229 - Dual 8-Bit CMOS D/A Converter with Voltage Output ..... 2-1041
DAC-8248 - Dual 12-Bit (8-Bit Byte) Double-Buffered CMOS D/A Converter ..... 2-1053
DAC-8408 - Quad 8-Bit Multiplying CMOS D/A Converter with Memory ..... 2-1069
DAC-8412/8413 - Quad 12-Bit DAC Voltage Outputs with Readback ..... 2-1083
DAC-8426 - Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10V Reference ..... 2-1095
DAC-8800 - Octal 8-Bit CMOS D/A Converter ..... 2-1107
DAC-8840 - 8-Bit Octal 4-Quadrant Multiplying CMOS TrimDAC ..... 2-1121
DAC-8841 - 8-Bit Octal 2-Quadrant Multiplying CMOS TrimDAC ..... 2-1131
PM-6012 - 12-Bit High Speed Multiplying D/A Converter ..... 2-1141
S/ D Converters - Section 3 ..... 3-1
Selection Tree ..... 3-2
Selection Guide ..... 3-3
Orientation ..... 3-6
AD2S34 - 14-Bit Dual Channel Resolver-to-Digital Converter ..... 3-7
AD2S44 - Low Cost 14 Bit Dual Channel Synchro/Resolver-to-Digital Converter ..... 3-15
AD2S46 - Low Cost 16-Bit Synchro/Resolver-to-Digital Converter ..... 3-23
AD2S47 - High Precision Single Supply Resolver/Synchro-to-Digitial Converter ..... 3-31
AD2S65/66-14- \& 16-Bit Hybrid Digital-to-Resolver Converters ..... 3-35
AD2S75 - Universal Synchro/Resolver Transformer Isolated Interface ..... 3-43
AD2S80A - Variable Resolution Monolithic Resolver-to-Digital Converter ..... 3-55
AD2S81A/82A - Variable Resolution Monolithic Resolver-to-Digital Converters ..... 3-71
AD2S83 - Variable Resolution Monolithic Resolver-to-Digital Converter ..... 3-87
AD2S90 - Low Cost Complete 12-Bit Resolver-to-Digital Converter ..... 3-93
AD2S93 -Low Cost LVDT Digital Converter ..... 3-97
AD2S99 - Low Cost Reference Oscillator ..... 3-101

## Page

AD2S100/110 - AC Vector Controllers ..... 3-105
DRC1745/1746 - High Power Output Hybrid Digital-to-Synchro/Resolver Converters ..... 3-107
IPA1764 - Hybrid Inductosyn Preamplifier ..... 3-115
OSC1758 - Hybrid Power Oscillator ..... 3-117
SDC/RDC1740/1741/1742 - 12- and 14-Bit Hybrid Synchro/Resolver to Digital Converters ..... 3-119
1S74 - Tachogenerator Output Variable Resolution Hybrid Resolver-to-Digital Converter ..... 3-127
2S50 - LVDT-to-Digital Converter ..... 3-135
2S54/56/58 - High Resolution LVDT-to-Digital Converters ..... 3-137
Communications Products - Section 4 ..... 4-1
Selection Tree ..... 4-2
Selection Guides ..... 4-3
Orientation ..... 4-6
AD28msp01 - Echo-Cancelling Modem Analog Front End ..... 4-9
AD28msp02 - Linear Codec ..... 4-25
AD230-241 - +5 V Powered CMOS RS-232 Drivers/Receivers ..... 4-29
AD231A/232A/233A - High Speed Enhanced, +5 V CMOS RS-232 Drivers/Receivers ..... 4-41
AD7001 - LC ${ }^{2}$ MOS GSM Baseband I/O Port ..... 4-47
AD7002 - LC ${ }^{2}$ MOS GSM Baseband I/O Port ..... 4-59
AD7005- LC ${ }^{2}$ MOS Baseband I/O Converter ..... 4-75
AD7008 - CMOS DDS IF Modulator ..... 4-91
AD7306 - +5 V Powered RS-232, RS-422 Transceiver ..... 4-93
AD7341/7371 - LC ${ }^{2}$ MOS Voiceband Reconstruction and Antialiasing Filter Set ..... 4-99
AD9901 - Ultrahigh Speed Phase/Frequency Discriminator ..... 4-115
AD9950 - 32-Bit 300 MSPS Phase Accumulator for DDS ..... 4-123
LIU-01 - Serial Data Receiver ..... 4-135
RPT-82/83 - PCM Repeaters ..... 4-147
RPT-85 - PCM Repeater ..... 4-155
RPT-86/87 - Low Power PCM Repeaters ..... 4-163
Digital Panel Meters - Section 5 ..... 5-1
Selection Guide ..... 5-2
Orientation ..... 5-3
AD2010 - Low Cost 3 1/2 Digit DPM for OEM Applications ..... 5-7
AD2021 - Low Cost 3 1/2 Digit Logic Powered DPM with LED Displays ..... 5-9
AD2026 - Low Cost 3 Digit Logic Powered DPM ..... 5-11
Page
Digital Signal Processing Products - Section 6 ..... 6-1
Bus Interface \& Serial I/O Products - Section 7 ..... 7-1
Application Specific Integrated Circuits - Section 8 ..... 8-1
Power Supplies - Section 9 ..... 9-1
Package Information - Section 10 ..... 10-1
Appendix - Section 11 ..... 11-1
Ordering Guide ..... 11-2
Product Families Still Available ..... 11-4
Substitution Guide for Product Families No Longer Available ..... 11-5
Technical Publications ..... 11-8
Worldwide Service Directory ..... 11-12
Index - Section 12 ..... 12-1
Index by Model Number ..... 12-1

## D/A Converters Contents

Page
D/A Converters - Section 2 ..... 2-1
Selection Trees ..... 2-4
Selection Guides ..... 2-8
Orientation ..... 2-16
AD390 - Quad 12-Bit Microprocessor-Compatible D/A Converter ..... 2-23
AD394/395 - $\mu$ P-Compatible Multiplying Quad 12-Bit D/A Converters ..... 2-31
AD396 - $\mu$ P-Compatible Multiplying Quad 14-Bit D/A Converter ..... 2-39
AD557 - DACPORT Low Cost Complete $\mu$ P-Compatible 8-Bit DAC ..... 2-43
AD558 - DACPORT Low Cost Complete $\mu$ P-Compatible 8-Bit DAC ..... 2-47
AD561 - Low Cost 10-Bit Monolithic D/A Converter ..... 2-55
AD562/563 - IC 12-Bit D/A Converters ..... 2-59
AD565A/566A - High Speed 12-Bit Monolithic D/A Converters ..... 2-63
AD568 - 12-Bit Ultrahigh Speed Monolithic D/A Converter ..... 2-71
AD569 - 16-Bit Monotonic Voltage Output D/A Converter ..... 2-83
AD664 - Monolithic 12-Bit Quad DAC ..... 2-95
AD667 - Microprocessor-Compatible 12-Bit D/A Converter ..... 2-115
AD668 - 12-Bit Ultrahigh Speed Multiplying D/A Converter ..... 2-123
AD669 - Monolithic 16-Bit DACPORT ..... 2-139
AD766 - 16-Bit DSP DACPORT ..... 2-151
AD767 - Microprocessor-Compatible 12-Bit D/A Converter ..... 2-159
AD1139 - High Accuracy 18-Bit Digital-to-Analog Converter ..... 2-167
AD1851/1861-16-Bit/18-Bit $16 \times$ F $_{\text {S }}$ PCM Audio DACs ..... 2-173
AD1856 - 16-Bit PCM Audio DAC ..... 2-183
AD1860 - 18-Bit PCM Audio DAC ..... 2-191
AD1862 - Ultralow Noise 20-Bit Audio DAC ..... 2-203
AD1864 - Complete Dual 18-Bit Audio DAC ..... 2-213
AD1865 - Complete Dual 18-Bit $16 \times \mathrm{F}_{\mathrm{S}}$ Audio DAC ..... 2-225
AD1866 - Single Supply Dual 16-Bit Audio DAC ..... 2-235
AD1868 - Single Supply Dual 18-Bit Audio DAC ..... 2-237
AD7111 - LOGDAC CMOS Logarithmic D/A Converter ..... 2-247
AD7118 - LOGDAC CMOS Logarithmic D/A Converter ..... 2-253
AD7224- LC ${ }^{2}$ MOS 8-Bit DAC with Output Amplifier ..... 2-259
PM-7224 - 8-Bit CMOS D/A Converter with Voltage Output ..... 2-267
AD7225- LC ${ }^{2}$ MOS Quad 8-Bit DAC with Separate Reference Inputs ..... 2-279
AD7226- LC ${ }^{2}$ MOS Quad 8-Bit D/A Converter ..... 2-291
PM7226A/7226 - Quad 8-Bit CMOS D/A Converters with Voltage Output ..... 2-303
AD7228 - LC ${ }^{2}$ MOS Octal 8-Bit DAC ..... 2-323
AD7228A - LC ${ }^{2}$ MOS Octal 8-Bit DAC ..... 2-331
AD7233 - LC ${ }^{2}$ MOS 12-Bit Serial Mini-DIP DACPORT ..... 2-339
AD7237/7247 - LC ${ }^{2}$ MOS Dual 12-Bit DACPORTs ..... 2-347
AD7242/7244 - LC² MOS Dual Complete 12-Bit/14-Bit Serial DACs ..... 2-359
AD7243 - LC ${ }^{2}$ MOS 12 -Bit Serial DACPORT ..... 2-371
AD7245/7248 - LC ${ }^{2}$ MOS 12-Bit DACPORTs ..... 2-383
AD7245A/7248A - LC ${ }^{2}$ MOS 12-Bit DACPORTs ..... 2-385

## Page

AD7524 - CMOS 8-Bit Buffered Multiplying DAC ..... 2-399
PM7524 - CMOS 8-Bit Buffered Multiplying D/A Converter ..... 2-405
AD7528 - CMOS Dual 8-Bit Buffered Multiplying DAC ..... 2-415
PM7528 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter ..... 2-423
AD7533 - CMOS Low Cost 10-Bit Multiplying DAC ..... 2-439
PM7533 - CMOS Low Cost 10-Bit Multiplying D/A Converter ..... 2-445
AD7534-LC² MOS $\mu$ P-Compatible 14-Bit DAC ..... 2-455
AD7535 - LC ${ }^{2}$ MOS $\mu$ P-Compatible 14-Bit DAC ..... 2-467
AD7536 - LC ${ }^{2}$ MOS 14-Bit $\mu$ P-Compatible DAC ..... 2-479
AD7537- LC ${ }^{2}$ MOS $(8+4)$ Loading Dual 12-Bit DAC ..... 2-491
AD7538 - LC ${ }^{2}$ MOS $\mu$ P-Compatible 14-Bit DAC ..... 2-499
AD7541A - CMOS 12-Bit Monolithic Multiplying DAC ..... 2-507
PM7541A - CMOS 12-Bit Monolithic Multiplying CMOS D/A Converter ..... 2-513
AD7542 - CMOS $\mu$ P-Compatible 12-Bit DAC ..... 2-525
PM7542-12-Bit (4-Bit Nybble Input) Multiplying CMOS D/A Converter ..... 2-533
AD7543 - CMOS Serial Input 12-Bit DAC ..... 2-545
PM7543 - 12 Bit Serial Input Multiplying CMOS D/A Converter ..... 5-553
AD7545 - CMOS 12-Bit Buffered Multiplying DAC ..... 5-565
PM7545/7645 - 12-Bit Buffered Multiplying CMOS D/A Converters ..... 2-573
AD7545A - CMOS 12-Bit Buffered Multiplying DAC ..... 2-585
AD7547 - LC ${ }^{2}$ MOS Parallel Loading Dual 12-Bit DAC ..... 2-593
AD7548- LC ${ }^{2}$ MOS 8-Bit $\mu$ P-Compatible 12-Bit DAC ..... 2-601
PM-7548 - CMOS 8-Bit $\mu$ P Compatible 12-Bit D/A Converter ..... 2-613
AD7549 - LC ${ }^{2}$ MOS Dual 12-Bit $\mu$ P-Compatible DAC ..... 2-629
AD7564 - LC ${ }^{2}$ MOS Quad 12-Bit DAC ..... 2-637
AD7568 - LC ${ }^{2}$ MOS Octal 12-Bit DAC ..... 2-645
AD7628 - CMOS Dual 8-Bit Buffered Multiplying DAC ..... 2-657
PM-7628 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter ..... 2-665
AD7837/7847 - LC ${ }^{2}$ MOS Complete Dual 12-Bit MDACs ..... 2-681
AD7840 - LC ${ }^{2}$ MOS Complete 14-Bit DAC ..... 2-693
AD7845 - LC ${ }^{2}$ MOS Complete 12-Bit Multiplying DAC ..... 2-709
AD7846 - LC ${ }^{2}$ MOS 16-Bit Voltage Ouput DAC ..... 2-721
AD7848 - LC ${ }^{2}$ MOS Complete 12-Bit DAC with DSP Interface ..... 2-735
AD9701 - 250 MHz Video Digital-to-Analog Converter ..... 2-747
AD9712/9713 - 12 Bit 100 MSPS D/A Converters ..... 2-753
AD9712A/9713A - 12-Bit 100 MSPS D/A Converters ..... 2-761
AD9720/9721 - 10-Bit 300 MSPS D/A Converters ..... 2-765
AD9768 - Ultrahigh Speed IC D/A Converter ..... 2-769
AD75004 - Quad 12-Bit D/A Converter ..... 2-773
AD75069/75089/75090 - Monolithic Octal 12-Bit DACPORTS ..... 2-777
AD DAC80/DAC85/DAC87 - Complete Low Cost 12-Bit D/A Converters ..... 2-783
ADV101 - CMOS 80 MHz Triple 8-Bit Video DAC ..... 2-793
ADV453 - CMOS 66 MHz Monolithic $256 \times 24$ Color Palette RAM-DAC ..... 2-799
ADV473 - CMOS 100 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC ..... 2-805
Page
ADV476 - CMOS Monolithic $256 \times 18$ Color Palette RAM-DAC ..... 2-817
ADV477/475 - CMOS 80 MHz Monolithic 256 Word Power-Down Color Palette RAM-DACs ..... 2-827
ADV478/471 - CMOS 80 MHz Monolithic $256 \times 24$ (18) Color Palette RAM-DAC ..... 2-839
ADV7120 - CMOS 80 MHz Triple 8-Bit Video DAC ..... 2-851
ADV7121/7122 - CMOS 80 MHz Triple 10-Bit Video DAC ..... 2-857
ADV7141/7146/7148 - CMOS Continuous Edge Graphics RAM-DAC (CEG/DAC) ..... 2-869
ADV7150/7152 - CMOS 170 MHz True-Color Graphics 10-Bit Video RAM-DACs ..... 2-889
ADV7151 - CMOS 170 MHz Pseudo-Color Graphics 10-Bit Video RAM-DAC ..... 2-907
DAC-08 - 8-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface) ..... 2-923
DAC-10 - 10-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface) ..... 2-935
DAC-16 - 16-Bit High Speed Multiplying DAC ..... 2-943
DAC-100 - 10-Bit Current-Output D/A Converter ..... 2-945
DAC-312 - 12-Bit High Speed Multiplying D/A Converter ..... 2-953
DAC-8012 - CMOS 12-Bit Multiplying D/A Converter "With Memory" ..... 2-967
DAC-8043 - 12-Bit Serial Input Multiplying CMOS D/A Converter ..... 2-977
DAC-8143 - 12-Bit Serial Daisy-Chain CMOS D/A Converter ..... 2-987
DAC-8221 - Dual 12-Bit Buffered Multiplying CMOS D/A Converter ..... 2-1001
DAC-8222 - Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter ..... 2-1015
DAC-8228 - Dual 8-Bit CMOS D/A Converter with Voltage Output ..... 2-1029
DAC-8229 - Dual 8-Bit CMOS D/A Converter with Voltage Output ..... 2-1041
DAC-8248 - Dual 12-Bit (8-Bit Byte) Double-Buffered CMOS D/A Converter ..... 2-1053
DAC-8408 - Quad 8-Bit Multiplying CMOS D/A Converter with Memory ..... 2-1069
DAC-8412/8413 - Quad 12-Bit DAC Voltage Outputs with Readback ..... 2-1083
DAC-8426 - Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10V Reference ..... 2-1095
DAC-8800 - Octal 8-Bit CMOS D/A Converter ..... 2-1107
DAC-8840 - 8-Bit Octal 4-Quadrant Multiplying CMOS TrimDAC ..... 2-1121
DAC-8841 - 8-Bit Octal 2-Quadrant Multiplying CMOS TrimDAC ..... 2-1131
PM-6012 - 12-Bit High Speed Multiplying D/A Converter ..... 2-1141



## Selection Tree D/A Converters



*VGA is a trademark of International Business Machines Corp.

## Selection Guide Digital-to-Analog Converters



| Model | Res <br> Bits | Settling <br> Time <br> $\mu \mathrm{s}$ <br> typ | Bus <br> Interface <br> Bits ${ }^{1}$ | Reference <br> Volt <br> Int/Ext (M) ${ }^{\mathbf{2}}$ | Package Options ${ }^{3}$ | $\begin{aligned} & \text { Temp } \\ & \text { Range }_{4}^{4} \end{aligned}$ | Page | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC-8012 | 12 | 1.0 | 12, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 5 | C, I, M | C I 2-967 | 12-Bit CMOS DAC with Memory and Readback |
| PM-7548 | 12 | 1.0 | 8, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 5, 6 | C, I, M | C I 12-613 | CMOS, Byte Load 12-Bit DAC, Single or Dual Supply |
| AD7548 | 12 | 1.0 | 8, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4, 5, 6 | C, I, M | C I 2-601 | CMOS, Byte Load 12-Bit DAC, Single or Dual Supply |
| AD562 | 12 | 1.5 | 12 | Ext | 1 | C, I, M | C I 2-59 | Industry Standard, JAN Part Available |
| AD563 | 12 | 1.5 | 12 | 2.5 V , Int | 1 | C, M | C I 2-59 | Industry Standard |
| AD7545A | 12 | 1.0 | 12, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4, 5 | $\mathbf{C , ~ I , ~ M ~}$ | C I 2-585 | CMOS, Improved AD7545 |
| PM-7545 | 12 | 1.0 | 12, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4, 5, 6 | C, I, M | C I 2-573 | CMOS, Parallel Load 12-Bit Multiplying DAC |
| PM-7645 | 12 | 1.0 | 12, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4 | C, I, M | C I 2-573 | PM-7545 Specified for +15 V Operation |
| AD7545 | 12 | 2.0 | 12, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4, 5 | C, I, M | C I 2-565 | CMOS, Parallel Load 12-Bit Multiplying DAC |
| AD7534 | 14 | 1.5 | 8, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 5 | C, I, M | C I 12-455 | CMOS, Byte Load |
| AD7535 | 14 | 1.5 | 8/14, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4, 5 | C, I, M | C I 2-467 | CMOS, Parallel or Byte Load |
| AD7536 | 14 | 1.5 | 8/14, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 4, 5 | C, I, M | C I 12-479 | CMOS, Parallel or Byte Load, Bipolar Output |
| AD7538 | 14 | 1.5 | 14, $\mu \mathrm{P}$ | Ext (M) | 2, 3, 6 | C, I, M | C I 2-499 | CMOS, Parallel Load |
| *AD1851 | 16 | 0.35 | Serial, $\mu \mathrm{P}$ | Int | 2, 6 | C | C I 2-173 | 16-Bit $16 \times \mathrm{F}_{\mathbf{S}}$ PCM Audio DAC |
| AD1856 | 16 | 0.35 | Serial, $\mu \mathrm{P}$ | Int | 2, 6 | C | C I 2-183 | 16-Bit PCM Audio DAC |
| *DAC-16 | 16 | 0.5 | 16 | Ext (M) | 1,2 | I, M | C I 2-943 | 16-Bit High Speed Multiplying DAC |
| AD DAC71-I | 16 | 1.0 | 16 | 6.3 V, Int | 1,7 | C | C I 11-4 | High Resolution 16-Bit DAC |
| AD DAC72-I | 16 | 1.0 | 16 | 6.3 V, Int | 1,7 | C, I | C I 11-4 | High Resolution 16-Bit DAC |
| AD1860 | 18 | 0.35 | Serial, $\mu \mathrm{P}$ | Int | 2, 6 | C | C I 2-191 | 18-Bit PCM Audio DAC |
| *AD1861 | 18 | 0.35 | Serial, $\mu \mathrm{P}$ | Int | 2, 6 | C | C I 2-173 | 18-Bit $16 \times$ F $_{\text {S }}$ PCM Audio DAC |
| *AD1862 | 20 | 0.35 | Serial, $\boldsymbol{\mu} \mathbf{P}$ | Int | 2 | C | C I 2-203 | 20-Bit Audio DAC |

${ }^{1}$ This column lists the data format for the bus with " $\mu \mathrm{P}$ " indicating microprocessor capability-i.e., for a 12 -bit converter $8 / 12$, $\mu \mathrm{P}$ indicates that the data can be formatted for an 8 -bit bus or can be in parallel ( 12 bits) and is microprocessor compatible.
${ }^{2}$ Ext indicates external reference with the range of voltages listed where applicable. Ext ( $M$ ) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.
${ }^{3}$ Package Options: 1-Side-Brazed Dual-In-Line Ceramic; 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 7-Round Hermetic Metal Can (Header); 14-J-Leaded Ceramic.
${ }^{4}$ Temperature Ranges: $\mathrm{C}=$ Commercial, 0 to $+70^{\circ} \mathrm{C} ; \mathrm{I}=$ Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}\left(\right.$ Some older products $-25^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right) ; \mathrm{M}=$ Military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Boldface Type: Product recommended for new design.
*New product since the publication of the most recent Databooks.

## Digital-to-Analog Converters

## Single DACs, Voltage Output



[^0]| Model |  | Settling |  | Reference |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Time |  |  |  |  |  |
|  | Res Bits |  | Interface Bits ${ }^{1}$ | Volt <br> Int/Ext (M) ${ }^{\mathbf{2}}$ | Package Options ${ }^{3}$ |  | Page | Comments |
| AD1860 | 18 | 1.5 | Serial, $\mu \mathbf{P}$ | Int | 2, 6 |  |  | C I 2-191 | 18-Bit PCM Audio DAC |
| *AD1861 | 18 | 1.5 | Serial, $\boldsymbol{\mu} \mathbf{P}$ | Int | 2, 6 | C | C I 2-173 | 18-Bit, $16 \times \mathrm{F}_{\text {S }}$ PCM Audio DAC |
| DAC1138 | 18 | 10 | 18 | 6 V , Int | Module | C | C I 11-4 | High Resolution and Accuracy |
| AD1139 | 18 | 40 | 18, $\mu \mathrm{P}$ | $\mathbf{- 1 0} \mathrm{V}$, Int | 1 | C | C I 2-167 | True 18-Bit Accuracy |

## Video Graphics DACs

| Model | Rate |  |  |  | Package | Temp | Page | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Res | Update Rate | Palette |  |  |  |  |  |
|  | Bits | MHz min | Size | Reference | Options ${ }^{3}$ | Range ${ }^{4}$ |  |  |
| ADV476 | 6 | 66, 50, 35 | 256 | I | 2, 5 | C | C I 2-817 | CMOS, Triple 6-Bit Color Palette RAM-DAC |
| *ADV7146 | 6/8 | 66, 50, 35 | 256 | I | 2, 5 | C | C I 2-869 | Pin Compatible to ADV476, INMOS 171/176 with CEG |
| ADV471 | 6 | 80, 66, 50, 35 | 256 | V/I | 5 | C | C I 2-839 | CMOS, Triple 6-Bit Color Palette RAM-DAC |
| *ADV7141 | 6/8 | 80, 66, 50, 35 | 256 | V/I | 2,5 | C | C I 2-869 | Pin Compatible to ADV471 with CEG |
| *ADV477/ADV475 | 6/8 | 80, 66, 50, 35 | 256 | V (Int.) | 2,5 | C | C I 2-827 | Low Power, Power Down RAM-DAC |
| ADV476 | 6 | 80, 66, 50, 35 | 256 | V (Int.) | 2, 5 | C | C I 2-817 | Low Power, Power Down RAM-DAC |
| ADV478 | 6/8 | 80, 66, 50, 35 | 256 | V/I | 5 | C | C I 2-839 | CMOS, Triple 8-Bit Color Palette RAM-DAC |
| *ADV7148 | 6/8 | 80, 66, 50, 35 | 256 | V/I | 2,5 | C | C I 2-869 | Pin Compatible to ADV478 with CEG |
| ADV453 | 8 | 66, 40 | 256 | V | 2, 5 | C | C I 2-799 | CMOS, Triple 8-Bit Color Palette RAM-DAC |
| *ADV473 | 8 | 100, 80, 66, 50, 35 | 256 | V/I (Int.) | 5 | C | C I 2-805 | True-Color Video RAM-DAC (Triple 8-Bit) |
| *ADV101 | 8 | 80, 50, 30 | - | V | 2, 5 | C | C I 2-793 | CMOS, Triple 8-Bit Video DAC |
| ADV7120 | 8 | 80, 50, 30 | - | V | 2, 5 | C | C I 2-851 | CMOS, Triple 8-Bit Video DAC |
| AD9701 | 8 | 225 | - | - | 1, 3, 4 | I, M | C I 2-747 | Single 8-Bit Video DAC |
| ADV7121 | 10 | 80, 50, 30 | - | V | 2, 5 | C | C I 2-857 | CMOS, Triple 10-Bit Video DAC |
| ADV7122 | 10 | 80, 50, 30 | - | V | 2, 5 | C | C I 2-857 | CMOS, Triple 10-Bit Video DAC |
| *ADV7150 | 10 | 170, 135, 110, 85 | 256 | V | 10 | C | C I 2-889 | High Speed, True-Color Video RAM-DAC, (Triple 10-Bit) $4 \times 1$ Multiplexing |
| *ADV7151 | 10 | 170, 135, 110, 85 | 256 | V | 10 | C | C I 2-907 | High Speed, Pseudo-Color Video RAM-DAC, (Triple 10-Bit) |
| *ADV7152 | 10 | 170, 135, 110, 85 | 256 | V | 10 | C | C I 2-889 | High Speed, Pseudo-Color Video RAM-DAC, (Triple 10-Bit) $2 \times 1$ Multiplexing |

[^1] bits) and is microprocessor compatible.
Ext indicates external reference with the range of voltages listed where applicable. Ext ( $M$ ) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.
${ }^{3}$ Package Options: 1-Side-Brazed Dual-In-Line Ceramic; 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 7-Round Hermetic Metal Can (Header); 10-Plastic Quad Flatpack.
${ }^{4}$ Temperature Ranges: $\mathrm{C}=$ Commercial, 0 to $+70^{\circ} \mathrm{C} ; \mathrm{I}=$ Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Some older products $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ); $\mathrm{M}=$ Military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Boldface type: Product recommended for new design.
${ }^{\star}$ New product since the publication of the most recent Databooks.
DACPORT is a trademark of Analog Devices, Inc.

## Digital-to-Analog Converters

## Multiple DACs, Voltage Output

| Model | Res Bits | Settling Time $\mu \mathrm{m}$ typ | Bus <br> Interface <br> Bits ${ }^{1}$ | Reference <br> Voltage <br> $\mathbf{I n t} / \mathbf{E x t}^{\mathbf{2}}$ | $\begin{aligned} & \text { \# of } \\ & \text { DACs } \end{aligned}$ | Package Options ${ }^{3}$ | Temp Range ${ }^{4}$ | Page | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD7669 | 8 | 1.0 | 8, $\mu \mathrm{P}$ | Int | 2 | 2, 5, 6 | C, I, M | C III 8-7 | CMOS, Complete 8-Bit Dual DAC/ADC/SHA/Reference |
| DAC-8228 | 8 | 2.0 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 6 | I, M | C I 2-1029 | CMOS, PM-7528 Pinout with Voltage Output |
| DAC-8229 | 8 | 2.0 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 6 | I, M | C I 2-1041 | CMOS, Single or Dual Supply Operation |
| AD7\%69 | 8 | 2.5 | 8, $\mu \mathrm{P}$ | Ext | 2 | 2, 5 | C, I | C II 8-27 | CMOS, Complete 8-Bit Dual DAC/ <br> 2-Channel ADC |
| DAC-8426 | 8 | 3.0 | 8, $\mu \mathrm{P}$ | 10 V , Int | 4 | 2, 3, 6 | I, M | C I 2-1095 | CMOS, Complete with 10 V Reference, Improved Timing |
| PM-7226A | 8 | 3.0 | 8, $\mu \mathrm{P}$ | Ext (M) | 4 | 2, 3, 6 | I, M | C I 2-303 | CMOS, Improved Timing, Specified for +5 V to +15 V Operation |
| AD72:26 | 8 | 3.0 | 8, $\mu \mathrm{P}$ | 2-12.5 V, Ext | 8 | 2, 3, 4, 5, 6 | C, I, M | C I 2-291 | CMOS, No User Trims, Specified with Single or Dual Supplies |
| AD72:25 | 8 | 5.0 (max) | 8, $\mu \mathrm{P}$ | 2-12.5 V, Ext | 4 | 2, 3, 4, 5, 6 | C, I, M | C I 2-279 | CMOS, Separate References for Each DAC |
| DAC 8800 | 8 | 0.8 | 8, Serial | DC, Ext | 8 | 2, 3, 6 | C, I, M | C I 2-1107 | Octal 8-Bit CMOS DAC (TrimDAC ${ }^{\text {™ }}$ ) |
| DAC-8840 | 8 | 3.5 | Serial | Ext (M) | 8 | 2, 3, 6 | $\mathbf{I}, \mathbf{M}$ | C I 2-1121 | CMOS, Four-Quadrant Multiplying with Op Amps |
| *DAC-8841 | 8 | 3.5 | Serial | Ext (M) | 8 | 2, 3, 6 | I, M | C I 2-1131 | Octal 8-Bit, Two Quadrant, Multiplying TrimDAC, +5 V Operation |
| AD7228 | 8 | 5.0 (max) | 8, $\mu \mathrm{P}$ | 2-10 V, Ext | 8 | 2, 3, 4, 5, 6 | C, I, M | C I 2-323 | CMOS, Specified for Single or Dual Supply, Skinny 20-Pin DIP |
| *AD7228A | 8 | 5.0 (max) | 8, $\mu \mathrm{P}$ | 2-10 V, Ext | 8 | 2, 3, 5, 6 | C, I, M | C I 2-331 | CMOS, Specified for Single or Dual Supply, Skinny 20-Pin DIP |
| AD75004 | 12 | 2 | 12, $\mu \mathrm{P}$ | 5 V , Int | 4 | 2, 5 | C | $\begin{aligned} & \text { C I 2-773, } \\ & \text { C I 8-1 } \end{aligned}$ | Fastest Quad 12-Bit Voltage Output DAC |
| *AD7242 | 12 | 2 | Serial, $\boldsymbol{\mu} \mathbf{P}$ | 3 V , Int | 2 | 2, 3, 6 | C, I | C I 2-359 | Complete $\pm 5$ V 12-Bit Dual DAC |
| AD392 | 12 | 4 | 12, $\mu \mathrm{P}$ | Int | 4 | 8 | C | C I 11-4 | Fast Bus Access Time ( $<40 \mathrm{~ns}$ ), Data Readback Capability |
| AD390 | 12 | 4 | 12, $\mu \mathrm{P}$ | 10 V , Int | 4 | 1 | C, M | C I 2-23 | Double Buffered, Simultaneous Update |
| *AD7837 | 12 | 5 | $8, \mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 6 | C, I, M | C I 2-681 | CMOS, MDAC, Byte Load, Double Buffered |
| *AD7847 | 12 | 5 | 12, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 6 | C, I, M | C I 2-681 | CMOS MDAC, Parallel Load |
| DAC-8412 | 12 | 6 | 12, $\mu \mathrm{P}$ | Ext | 4 | 1, 2, 4, 5 | I, M | C I 2-1083 | Readback, Reset to Midscale, Low Power Quad DAC, +5 V to $\pm 15$ V Operation |
| *DAC-8413 | 12 | 6 | 12, $\mu \mathrm{P}$ | Ext | 4 | 1, 2, 4, 5 | I, M | C I 2-1083 | Equivalent to DAC-8412 with Reset to Zero Scale |


| Model | Res <br> Bits | Settling Time $\mu \mathrm{s}$ typ | Bus <br> Interface <br> Bits ${ }^{1}$ | Reference <br> Voltage <br> Int/Ext ${ }^{2}$ | \# of <br> DACs | Package Options ${ }^{3}$ | Temp Range ${ }^{4}$ | Page | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| *AD75069 | 12 | 8 | 12, $\mu \mathrm{P}$ | 5 V , Int | 8 | 5 | C, I | C I 2-777 | Monolithic Octal 12-Bit Voltage Output DAC |
| AD7237 | 12 | 10 (max) | 8, $\mu \mathrm{P}$ | Int ( +5 V ), Ext | 2 | 2, 3, 6 | C, I, M | C I 2-347 | CMOS, Complete 12-Bit Dual DAC, Byte Load |
| AD7247 | 12 | 10 (max) | 12, $\mu \mathrm{P}$ | Int ( +5 V ), Ext | 2 | 2, 3, 6 | C, I, M | C I 2-347 | CMOS, Complete 12-Bit Dual DAC, Parallel Load |
| AD664 | 12 | 10 | 12, $\mu \mathrm{P}$ | Ext (M) | 4 | 1, 2, 4, 5 | C, I, M | C I 2-95 | Readback, Reset, Low Power Quad DAC |
| AD394 | 12 | 10 | 12, $\mu \mathrm{P}$ | Ext (M) | 4 | 1 | C, M | C I 2-31 | Four Independent Reference Inputs, Bipolar Outputs |
| AD395 | 12 | 10 | 12, $\mu \mathrm{P}$ | Ext (M) | 4 | 1 | C, M | C I 2-31 | Four Independent Reference Inputs, Unipolar Outputs |
| *AD7244 | 14 | 2 | Serial, $\mu \mathrm{P}$ | +3 V, Int | 2 | 2, 3, 6 | C, I, M | C I 2-359 | Complete $\pm 5$ V 14-Bit Dual DAC |
| AD396 | 14 | 10 | 8, $\mu \mathrm{P}$ | Ext (M) | 4 | 1 | C, M | C I 2-39 | Four Independent Reference Inputs, Bipolar Output, Simultaneous Update |
| *AD1866 | 16 |  | Serial | Int | 2 | 2, 6 | I | C I 2-235 | Dual 16-Bit Audio DAC, +5 V Single Supply |
| *AD1864 | 18 | 1.5 | Serial, $\mu \mathrm{P}$ | Int | 2 | 2, 5 | C | C I 2-213 | Dual 18-Bit Audio DAC |
| *AD1865 | 18 | 1.5 | Serial, $\mu \mathrm{P}$ | Int | 2 | 2 | C | C I 2-225 | Dual 18-Bit, $16 \times \mathrm{F}_{\text {S }}$ PCM Audio DAC |
| *AD1868 | 18 | 1.5 | Serial, $\mu \mathrm{P}$ | Int | 2 | 2, 6 | C | C I 2-237 | Dual 18-Bit Audio DAC, +5 V Single Supply |

${ }^{1}$ This column lists the data format for the bus with " P " indicating microprocessor capability-i.e., for a 12 -bit converter $8 / 12$, $\mu \mathrm{P}$ indicates that the data can be formatted for an 8 -bit bus or can be in parallel ( 12 bits) and is microprocessor compatible.
${ }^{2}$ Ext indicates external reference with the range of voltages listed where applicable. Ext (M) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the Ext indicates external re
reference is pinned out.
${ }^{3}$ Package Options: 1-Side-Brazed Dual-In-Line Ceramic; 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 8-Metal Hermetic Dual-In-Line.
${ }^{4}$ Temperature Ranges: $\mathrm{C}=$ Commercial, 0 to $+70^{\circ} \mathrm{C} ; \mathrm{I}=$ Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}\left(\right.$ Some older products $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ); $\mathrm{M}=$ Military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Boldface type: Product recommended for new design
${ }^{*}$ New product since the publication of the most recent Databooks.
TrimDAC is a trademark of Analog Devices, Inc.

## Digital-to-Analog Converters

| Multiple |  | Current | Output |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Res Bits | Settling Time $\mu \mathrm{s}$ typ | Bus <br> Interface <br> Bits ${ }^{1}$ | Reference <br> Voltage <br> Int/Ext ${ }^{2}$ | \# of DACs | Package Options ${ }^{3}$ | Temp Range ${ }^{4}$ | Page | Comments |
| PM7528 | 8 | 0.18 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5, 6 | C, I, M | C I 2-423 | CMOS, Single Supply Operation, TTL Compatible at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ |
| AD7528 | 8 | 0.18 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5, 6 | C, I, M | C I 2-415 | CMOS, +5 V to +15 V Operation, TTL Compatible at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ |
| DAC-8408 | 8 | 0.19 | 8, $\mu \mathrm{P}$ | Ext (M) | 4 | 2, 3, 5, 6 | C, I, M | C I 2-1069 | CMOS, Data Readback Memory Function, Separate $\mathbf{V}_{\text {REF }}$ |
| PM-7628 | 8 | 0.20 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5, 6 | I, M | C I 2-665 | CMOS, +5 V or +15 V Operation, Improved Timing |
| AD76.28 | 8 | 0.35 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5, 6 | C, I, M | C I 2-657 | CMOS, +12 V to $\mathbf{+ 1 5}$ V Operation, TTL Compatible at $V_{D D}=12 \mathrm{~V}$ to 15 V |
| DAC-8221 | 12 | 0.45 | 12, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 6 | C, I, M | C I 2-1001 | CMOS, Buffered Inputs, +5 V Operation |
| *AD7564 | 12 | 0.2 | Serial, $\boldsymbol{\mu} \mathbf{P}$ | Ext (M) | 4 | 6 | I | C I 2-637 | Single +5 V Supply, Separate References, 28-Pin SOIC Package |
| *AD7568 | 12 | 0.2 | Serial, $\boldsymbol{\mu} \mathbf{P}$ | Ext (M) | 8 | 10 | I | C I 2-645 | Single +5 V Supply, Separate References, 44-Pin PQFP |
| DAC-8212 | 12 | 1.0 | 12 | Ext (M) | 2 | 2, 3, 5 | C, I, M | C I 11-4 | CMOS, +5 V or +15 V Single Supply Operation |
| DAC-8222 | 12 | 1.0 | 12, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 6 | C, I, M | C I 2-1015 | CMOS, Double Buffered Inputs, Parallel Load |
| DAC-8248 | 12 | 1.0 | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 6 | C, I, M | C I 2-1053 | CMOS, Double Buffered Inputs, Byte Load |
| AD7537 | 12 | 1.5 (max) | 8, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5 | C, I, M | C I 2-491 | CMOS, Byte Load, Double Buffered |
| AD7547 | 12 | 1.5 (max) | 12, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5, 6 | C, I, M | C I 2-593 | CMOS, Parallel Load |
| AD7549 | 12 | 1.5 (max) | 4, $\mu \mathrm{P}$ | Ext (M) | 2 | 2, 3, 4, 5 | C, I, M | C I 1-629 | CMOS, Nibble Load, Double Buffered |
| *AD1864 | 18 |  | Serial, $\mu \mathrm{P}$ | Int | 2 | 2, 5 | C | C I 1-213 | Dual 18-Bit Audio DAC |
| *AD1865 | 18 |  | Serial, $\mu \mathrm{P}$ | Int | 2 | 2 | C | C I 2-225 | Dual 18-Bit, $16 \times \mathrm{F}_{\text {S }}$ PCM Audio DAC |

LOGDAC ${ }^{\text {TM }}$

|  | Res <br> dB | Full-Scale <br> Range dB | Accuracy <br> dB | Package $^{\text {Options }^{3}}$ | Temp <br> Range $^{4}$ | Page | Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Model | RD111 | 0.375 | 88.5 | $\mathbf{0 . 1 7}$ | $2,3,4,6$ | C, I, M | C I 2-247 | Low Distortion

This column lists the data format for the bus with " $\mu \mathrm{P}$ " indicating microprocessor capability-i.e., for a 12 -bit converter $8 / 12$, $\mu \mathrm{P}$ indicates that the data can be formatted for an 8 -bit bus or can be in parallel ( 12 bits) and is microprocessor compatible.
Ext indicates external reference with the range of voltages listed where applicable. Ext (M) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.
${ }^{3}$ Package Options: 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 10-Plastic Quad Flatpack
${ }^{4}$ Temperature Ranges: $\mathrm{C}=$ Commercial, 0 to $+70^{\circ} \mathrm{C} ; \mathrm{I}=$ Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Some older products $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ); $\mathrm{M}=$ Military, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Boldface Type: Product recommended for new design.
*New product since the publication of the most recent Databooks.
LOGDAC is a trademark of Analog Devices, Inc.

# Orientation Digital-to-Analog Converters 

## INTRODUCTION

A D/A converter accepts a digital input and produces an analog output. The basic DAC consists of a voltage or current reference, binary-weighted precision resistors, a set of electronic switches, and a means of summing the weighted currents.
Three important criteria for selecting a good DAC are resolution, accuracy, and speed. Other essential requirements to be considered are temperature stability, input coding, output format, reference requirements, and power consumption.
In this catalog there are listed some 136 different families of digital-to-analog converters (DACs). If one were to consider all the variations, there would be several times that number among which to choose. The reason for so many different types is the number of degrees of freedom in selection - technological, functional, performance and package. Complete information on converters may be found in the 700-page book, Analog-Digital Conversion Handbook, published by Prentice-Hall, Inc.

## FUNCTIONAL CHARACTERISTICS

The basic structure of all conventional D/A converters involves a network of precision resistors, a set of switches and some form of level-shifting to adapt the switch drives to the specified logic levels. In addition, the device may contain output-conditioning circuitry, an output amplifier, a reference amplifier, an on-board reference, on-board buffer registers (single- or dual-rank), configuration conditioning and even high-voltage isolation.

## Basic DAC

This form which supplies a current, and consequently a small voltage across its internal impedance or an external low-impedance load, is used principally for high speed, for example, the 10 ns HDM-1210. Basic current-output DACs, such as the AD565A, are inherently fast, but additional elements (such as an output op amp), furnished by the user to meet overall system specs, slow down the conversion. Some popular CMOS IC devices, such as the AD7543 and the AD7524, are quite simple (and correspondingly low in cost), but they usually require a buffering op amp.
While the basic DAC function is almost always linear, there are exceptions. For example, the AD7111 LOGDAC, which has linear two-quadrant analog response, has a digitally controlled exponential gain function, i.e., 0.375 dB per bit; thus its gain at the input code 10000000 (binary 128) is $-48 \mathrm{~dB}(48 \times 0.375)$, and the analog output swing for 10 V p-p input is

$$
0.04 \mathrm{p}-\mathrm{p} \mathrm{~V}_{\text {IN }} \text { to } \exp -\left(\frac{0.375 \mathrm{~N}}{20}\right)
$$

Similarly, companding DACs such as the DAC-86, DAC-88, and DAC-89 have a well-defined, nonlinear transfer function.
They are constructed such that the more significant bits of the digital input have a larger than binary relationship to the less significant bits. This decreases the resolution of the more significant bits, which increases the analog signal range. The effect of this is to compress more data into the more significant bits (see Definitions-Companding DACS).

## Output Conditioning

The analog quantity that is the "output" of a DAC, representing the input digital data may be a "gain" (multiplying DAC), a
current and/or a voltage. In order to obtain a substantial voltage output at low impedance, an op amp is required. It is often provided by the DAC itself (whether monolithic, modular or hybrid), but many permit the user to choose an external op amp that will meet the particular needs of the application in stability, speed and cost.
Many DACs provide one or more feedback resistors; they are matched to, and thermally track, resistances in the network so that an external op amp, if used, will not require an external feedback resistor that might introduce tracking errors. If more than one feedback resistor is provided, a choice of analog output voltage ranges becomes available, e.g., $0-5 \mathrm{~V}$ full-scale or $0-$ 10 V full-scale. If bipolar output-voltage ranges are specified, a bipolar-offset resistor is provided to subtract a half-scale value from the current flowing through the op amp summing point; it is usually derived from the DAC's reference (or analog) input to avoid additional tracking error. Multiplying DACs use an internal or external op amp for bipolar offset.
In order to avoid difficulties, the user must pay special attention to the specified output polarity, its relationship to the reference (if external) and to the input digital code. This can be especially tricky if the output is bipolar and the input requires a complementary (negative-true) digital coding. Another such case is where a current-output DAC, specified for a particular outputvoltage polarity when used with an inverting op amp, is used in a mode that develops an output voltage passively (without the op amp) across an external resistive load. In addition to polarity, in this case, the user should be aware of the output-compliance constraint and the specified resistive component of output impedance.

## Reference Input

The reference may be specified as external or internal, fixed or variable, single polarity or bipolar. If internal, it may be permanently connected (as in the AD561) or optionally connectible (as in the AD565A). If the DAC is a 4-quadrant multiplying type, the reference (or "analog input") is external, variable and bipolar (e.g., AD7533, AD7541, AD7541A, etc.). The user should check a converter's specifications to determine whether the fullscale accuracy specifications are overall or subdivided into a converter-gain spec and a reference spec.

## Digital Data

There are a number of ways in which converters differ in regard to the input data: first, the coding must be appropriate (binary, offset-binary, twos complement, BCD, arbitrary, etc.), and its sense should be understood (positive-true, negative-true). The resolution (number of bits) must be sufficient; in addition, the specifications must be checked to ascertain that the $2^{\mathrm{n}}$ distinct binary input codes will not only be accepted, but that also they will (if necessary) correspond to $2^{n}$ output values in a monotonic progression at any temperature in the operating range with sufficient accuracy. Analog Devices offers DACs with resolutions of $8,10,12,14,16,18$ and 20 bits. The data levels accepted by the converter must be checked (TTL, ECL, low-voltage CMOS, high-voltage CMOS), as must the input loading imposed by the converter and the supply conditions under which the converter will respond to the data. Check the data nutation (is the MiSB Bit 1 or Bit ( $\mathrm{n}-1$ )?)-misinterpretation can lead to connecting the data bits in backward order.

If buffer registers are desired, the converter should have an appropriate buffer configuration (for example, the AD558 and AD7226 have a set of TTL buffers; the AD667 and AD7224 have two ranks of buffering).

## Controls

If the DAC has external digital controls-for example, register strobes-their drive levels, digital sense (true or false), loading and timing must be considered. The function and use of configuration controls (where present), such as serial/parallel, short-cycle or chip-select decoding, should be understood, and the appropriate ways of disabling them when not needed should be employed.
Many DACs are specifically designed to interface directly to the bus of the computer or microprocessor. These DACs provide the necessary control and handshake lines, as well as the data bit buffers, to minimize and often to eliminate the interface circuitry required. The bus timing should be studied with respect to the timing provided by the DAC interface, especially as the processor performs a data-write cycle to the DAC. Systems with higher speed clocks require either shorter DAC strobe times (such as the AD767) or the use of processor-wait states when the DAC is addressed. DACs for video applications, such as the AD9701, provide special control lines unique to CRT applications (e.g., blanking, sync and reference level display).

## STATIC AND DYNAMIC PERFORMANCE SPECIFICATIONS

All DACs are specified using terms such as accuracy, linearity, offset, defined and explained below. These static, or "dc," parameters are necessary and sufficient for many applications; they may not be sufficient for others, such as those in digital signal processing, adaptive filtering, or waveform generation. Dynamic, ac specifications define how the DAC performs using parameters such as signal-to-noise ratio (SNR), intermodulation distortion (IMD) and total harmonic distortion (THD). These specifications characterize the performance of the DAC output in applications where the envelope of output changes and output timing errors are critical.

## POWER SUPPLIES

Appropriate power supplies should be made available considering the logic levels and analog output signals to be employed into the system. The appropriate degree of power-supply stability to meet the accuracy specs should be employed. In many cases separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals while ensuring that a connection between the grounds can always exist at one point, even if this point is inadvertently unplugged from the system.

## Specialty DACs and Features

Many DACs contain a single- or dual-rank of data buffers so data can be loaded into the DAC at any time, while minimizing undesired DAC output glitches. Additionally, DACs such as the AD7848 contain an integral FIFO (first-in, first-out) memory so that multiple digital values can be loaded as a single group from the processor bus. These preloaded values can then be clocked (at specific time intervals, if needed) into the DAC output, without intervention by the processor.

## Video RAM-DACs

DACs (such as the ADV7XX series) for some industry-standard video displays contain large amounts of internal RAM. This RAM is organized for use as a color palette to store desired display color values, which are then called out as needed by the pixel data. These ICs usually contain triple DACs and RAM palettes, to support full-color operation with red, green, and blue outputs. While the output is normally linear, these DACs can also contain gamma-correction circuitry which carefully distorts the output to correct for nonlinearities in the output intensity of the CRT phosphors.

## TrimDACs ${ }^{\text {TM }}$

These DACs, such as the DAC-8800, are designed to replace manual trim potentiometers in circuitry. They combine a simple digital interface and an output structure to allow them to function as a variable resistor. They can be used for both static (dc) adjustment as well as multiplying applications where ac signal amplitude and phase are adjusted.

## Audio DACs

These DACs are optimized for transforming data representing digitized audio signals (such as from compact disks, CDs) into conventional analog signals. They contain a serial bit interface, DAC core, and appropriate output amplifier, as well as nearly all auxiliary circuitry. They are available in 16 -, 18 -, and 20 -bit versions.

## Sigma-Delta DACs

These DACs use an architecture quite different from the DACs already discussed. In a sigma-delta DAC (sometimes called a "one-bit DAC"), a serial stream of digital bits representing the desired output value is fed to the DAC. The DAC (an anti-imaging filter) digitally filters this input stream, then feeds filtered output bits to a modulator circuit which develops the average value of the bits. A low-pass analog filter eliminates residual errors and glitches.

## SPECIFICATIONS AND TERMS

Definitions of the performance specifications and related information are provided on the next few pages in alphabetical order.

## Accuracy, Absolute

Error of a D/A converter is the difference between the actual analog output and the output that is expected when a given digital code is applied to the converter. Sources of error include gain (calibration) error, zero error, linearity errors and noise (see figure). Error is usually commensurate with resolution, i.e., less than $2^{-(n+1)}$, or " $1 / 2$ LSB" of full scale. However, accuracy may be much better than resolution in some applications; for example, a 4-bit reference supply having only 16 discrete digitally chosen levels would have a resolution of $1 / 16$, but it might have an accuracy to within $0.01 \%$ of each ideal value.
Absolute accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.


Gain and Offset Error Defined

## Accuracy, Relative

Relative accuracy error, expressed in \%, ppm or fractions of lLSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristics) from its theoretical value (relative to the same range) after the full-scale range (FSR) has been calibrated. Since the discrete analog output values corresponding to the digital input values ideally lie on a straight line, the relative accuracy error of a linear DAC can be interpreted as a measure of nonlinearity (see Linearity).

## AC Feedthrough

The ratio of the amplitude of signal at the DAC output to the reference input with all DAC switches off. This parameter is expressed in dBs.

## BCD

The abbreviation BCD stands for binary-coded decimal. It is a binary code used to represent decimal numbers in which the digits 0 through 9 are coded, using the 4-bit binary 8-4-2-1 code.
Binary
A positive-weighted code in which a number is represented by:

$$
N=a_{0} 2^{0}+a_{1} 2^{1}+a_{2} 2^{2}+\ldots+a_{n} 2^{n}
$$

where each coefficient " $a_{i}$ " has a value of zero or one. Data converters use this code in its fractional form where:

$$
N=a_{1} 2^{-1}+a_{2} 2^{-2}+a_{3} 2^{-3}+\ldots+a_{n} 2^{-n}
$$

and N has a fractional value between zero and one.

## Bit

The unit of binary information. It can have the value of zero or one.

## Bipolar Output

When the analog signal range includes both positive and negative values, the output is said to be bipolar. The transfer characteristic of an ideal 2-quadrant bipolar-output DAC is shown in the following figure.

## Compliance-Voltage Range

For a current-output DAC, the maximum range of (output) terminal voltage for which the device will provide the specified current-output characteristics.

## Common-Mode Rejection (CMR)

The ability of an amplifier to reject the effect of voltage applied to both input terminals simultaneously. Usually a logarithmic expression representing a "common-mode rejection ratio," e.g., $1,000,000: 1$ (CMRP) on 120 dD (CMR). A CMRP of $10^{6}: 1$ mсайs that a 1 V common-mode voltage passes through the device as though it were a differential input signal of 1 microvolt.


Bipolar Output Converter

## Common-Mode Voltage

An undesirable signal picked up in a circuit by both wires making up the circuit, with reference to an arbitrary "ground." Amplifiers differ in their ability to amplify a desired signal accurately in the presence of a common-mode voltage.

## Deglitcher

As the input code to a DAC is increased or decreased by small changes, it passes through what are known as major and minor transitions. The most major transition is at half-scale when the DAC switches around the MSB and all switches change state, i.e., 01111111 to 10000000 . If, at major transitions, the switches are faster (or slower) to switch off than on, this means that for a short time the D/A will give a zero (or full-scale) output and will then return to the required 1LSB above the previous reading. Such large transient spikes, which differ widely in amplitude and are extremely difficult to filter out, are commonly known as "glitches," hence, a deglitcher is a device that removes these glitches or reduces them to a set of small, uniform pulses. The deglitcher normally consists of a fast sample-hold circuit which holds the output constant until the switches reach equilibrium. Glitch energy is smallest in fast-switching DACs driven by fast logic gates that have little time skew between 0-1 and 1-0 transitions.


## Digital Crosstalk (Q)

Digital crosstalk is a parameter that is used with multiple converters in a single package. It is the glitch impulse transferred from one coniverier that is being adaressed to another converter that is not being addressed. It is specified in nV -secs and is measured with $\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}$.

Digital Feedthrough (FT)
Digital feedthrough is the glitch-energy impulse transferred from the DAC's digital input to the analog output. It is specified in nV-secs and is measured with $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$.

Dynamic Range (DR)
The dynamic range of a DAC is the ratio of the largest output to the smallest output (excluding zero) expressed in decibels $(\mathrm{dB})$. For linear DACs, this ratio is $2^{\mathrm{n}}$, where $\mathrm{n}=$ number of bits of resolution.
$\mathrm{DR}($ in dB$)=20 \log _{10} 2^{\mathrm{n}} \simeq 6 \mathrm{n}$ for linear DACs; $\left(\mathrm{COMDACs}^{\circledR}\right.$ are 66 or 72 dB ).

## Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., feedthrough error in a multiplying DAC. It is variously specified in $\%, \mathrm{ppm}$, fractions of 1LSB or fractions of 1 volt with a given set of inputs at a specified frequency (see AC Feedthrough, Digital Feedthrough.

## Four-Quadrant

In a multiplying DAC, "four-quadrant" refers to the fact that both the reference signal and the number represented by the digital input may be of either positive or negative polarity. A four-quadrant multiplier is expected to obey the rules of multiplication for algebraic sign (see Multiplying DAC).
Full-Scale (FS)
The full-scale output of a DAC is its maximum voltage or current. For a binary DAC, the full-scale output occurs when the digital inputs are all ones. The full-scale value is one LSB less than the reference value.

## Full-Scale Gain Error ( $\mathbf{G F S E}$ ) See Gain Error.

Full-Scale Range (FSR)
The difference between the maximum analog output and the minimum analog output of a DAC.

## Gain

The "gain" of a converter is that analog scale-factor setting that provides the nominal conversion relationship, e.g., 10V span for a full-scale code change in a fixed-reference converter. For fixed-reference converters where the use of the internal reference is optional, the converter gain and the reference may be specified separately. Gain- and zero-adjustment are discussed under Zero.

## Gain Drift (TCG ${ }_{\text {FS }}$ )

The variation of the full-scale value (voltage or current) measured over the operating temperature range is called gain drift. This parameter has units of $\% \mathrm{FS}$, ppmFS, or LSB. It may also be expressed \% of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$, ppm FS $/{ }^{\circ} \mathrm{C}$, etc.
Gain Error ( $\mathbf{G}_{\mathrm{FSE}}$ )
The difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value (see prior figure). It is the deviation in slope of the DAC transfer characteristic from ideal.

## Glitch

A glitch is a switching transient appearing in the output during a code transition. Its value is expressed as a product of voltage
( $\mathrm{V} \times \mathrm{ns}$ ) or current ( $\mathrm{mA} \times \mathrm{ns} \mathrm{)} \mathrm{and} \mathrm{time} \mathrm{duration} \mathrm{or} \mathrm{charge}$ transferred (in picocoulombs) (see Deglitcher).

## Harmonic Distortion (and Total Harmonic Distortion)

The DAC is driven by the digitized representation of a sine wave. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics are included, such as second through fifth:

$$
\mathrm{THD}=20 \log \frac{\left(\mathrm{~V}_{2}^{2}+\mathrm{V}_{3}^{2}+\mathrm{V}_{4}^{2}+\mathrm{V}_{5}^{2}\right)^{1 / 2}}{\mathrm{~V}_{1}}
$$

where $V_{1}$ is the rms amplitude of the fundamental and $V_{2}, V_{3}$, $\mathrm{V}_{4}$ and $\mathrm{V}_{5}$ are the rms amplitudes of the individual harmonics.
Integral Nonlinearity (INL) or Nonlinearity (NL)
This is the single most important DAC specification. For DACs, a specification of $\pm 1 / 2$ LSB INL guarantees monotonicity and $\pm 1$ LSB maximum differential nonlinearity (see Linearity).

## Intermodulation Distortion

The DAC is driven by the digitized representation of two combined sine waves of frequencies $f_{a}$ and $f_{b}$. As with any imperfectly linear device, distortion products (of order $\mathrm{m}+\mathrm{n}$ ) are produced at sum and difference frequencies of $\mathrm{mf}_{\mathrm{a}} \pm \mathrm{nf}_{\mathrm{b}}$ where $\mathrm{m}, \mathrm{n}=0$, $1,2,3, \ldots$ Intermodulation terms are those for which $m$ or $n$ is not equal to zero. The second order terms include ( $f_{a}+f_{b}$ ) and $\left(f_{a}-f_{b}\right)$ and the third order terms are $\left(2 f_{a}+f_{b}\right),\left(2 f_{a}-f_{b}\right)$, $\left(f_{a}+2 f_{b}\right)$ and ( $f_{a}-2 f_{b}$ ). IMD is defined as:
$\mathrm{IMD}=20 \log \frac{\text { (rms sum of the sum and difference distortion products) }}{\text { rms amplitude of the fundamental }}$

## Least-Significant Bit (LSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the LSB is that bit that carries the smallest value or weight. For example, in the natural binary number 1101 (decimal 13 , or $2^{3}+2^{2}+0+2^{0}$ ), the rightmost digit is the LSB. Its analog weight, relative to full scale is $2^{-n}$ where $n$ is the number of binary digits. It represents the smallest analog change that can be resolved by an n-bit converter.

$$
\text { LSB }(\text { Analog Value })=\frac{\mathrm{FSR}}{2^{\mathrm{n}}}
$$

where FSR = Full-Scale Range

$$
\mathrm{n}=\text { number of bits }
$$

## Linearity

Linearity error of a converter (also integral nonlinearity, see Linearity, Differential), expressed in \%, ppm of full-scale range or (sub)multiples of 1 LSB , is a deviation of the analog values in a plot of the measured conversion relationship from a straight line. The straight line can be either a "best straight line" determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristics from this straight line; or it can be a straight line passing through the endpoints of the transfer characteristic after they have been calibrated (sometimes referred to as "endpoint" linearity). Endpoint linearity error is similar to relative accuracy error.


## a. 1/2LSB Nonlinearity Achieved by Arbitrary Location of "Best Straight Line."

Comparison of Linearity Criteria for 3-Bit D/A Converter. Straight Line Through End Points Is Easier to Measure, Gives More Conservative Specification.

For multiplying D/A converters, the analog linearity error, at a specified digital code, is defined in the same way as for multipliers, i.e., by deviation from a "best straight line" through the plot of the analog output-input response.

## Linearity, Differential

Any two adjacent digital codes should result in measured output values that are exactly 1 LSB apart ( $2^{-n}$ of full scale for an $n$-bit converter). Any deviation of the measured "step" from the ideal difference is called differential nonlinearity expressed in (sub)multiples of 1LSB. It is an important specification because a differential linearity error greater than 1LSB can lead to nonmonotonic response in a D/A converter and missed codes in an A/D converter (see Differential Linearity in the A/D converter section for an illustration).

## Monotonic

A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases with the result that the output will always be a single-valued function of the input. The specification "monotonic" (over a given temperature range) is sometimes substituted for a differential nonlinearity specification since differential nonlinearity less than 1LSB is a sufficient condition for monotonic behavior.

## Most-Significant Bit (MSB)

In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the MSB is that digit (or bit) that carries the largest value of weight. For example, in the natural binary number 1101 (decimal 13 , or $2^{3}+2^{2}+0+$ $2^{0}$ ), the leftmost " 1 " is the MSB with a weight of $2^{n-1}$, or 8LSBs. Its analog weight, relative to a DAC's full-scale span, is $1 / 2$. In bipolar DACs, the MSB indicates the polarity of the number represented by the rest of the bits.

$$
\text { MSB (Analog Value) }=\frac{\mathrm{FSR}}{2}
$$

## Multiplying DAC

A multiplying DAC differs from a fixed-reference DAC in its being designed to operate with varying (or ac) reference signals. The output signal of such a DAC is proportional to the product of the "reference" (i.e., analog input) voltage and the fractional equivalent of the digital input number (see also Four-Quadrant).

Some DACs can multiply only positive digital words by a positive reference. This is known as single quadrant operation (Quadrant I, see Figure). Two quadrant operation (Quadrants I and III) can be performed by a DAC that usually operates in Quadrant I by configuring the output for bipolar output operation. This is accomplished by offsetting the output by a negative MSB ( $1 / 2$ of FSR), so that the MSB becomes the sign bit. DACs provide four quadrant operation by allowing the use of both positive and negative references (Quadrants I, II, III, IV).


DAC Transfer Curves

## Noise, Peak and RMS

Internally generated random noise is not a major factor in D/A converters, except at extreme resolutions (e.g., DAC1138) and dynamic ranges (AD7111). Random noise is characterized by rms specifications for a given bandwidth or as a spectral density (current or voltage per root hertz); if the distribution is Gaussian, the probability of peak-to-peak values exceeding $7 \times$ the rms value is less than $0.1 \%$.
Of much greater importance in DACs is interference in the form of high-amplitude low-energy (hence low-rms) spikes appearing at the DAC's output caused by coupling of digital signals in a surprising variety of ways; they include coupling via stray capacitance, via power supplies, via inadequate ground systems, via feedthrough and by glitch generation. Their presence underscores the necessity for maximum application of the designer's art, including layout, shielding, guarding, grounding, bypassing and deglitching.

## Offset

For almost all bipolar converters (e.g., $\pm 10$-volt output), instead of actually generating negative currents to correspond to negative numbers, a unipolar DAC is used and the output is offset by half full scale (1MSB). For best results, this offset voltage or current is derived from the same reference supply that determines the gain of the converter.

This makes the zero point of the converter independent of thermal drift of the reference because the $1 / 2$ scale offset cancels the waight of the MSB at zero, independentiy of the amplitude of both.

Offset Drift (TCV os, TCI $_{\text {os }}$ )
The variation of the output offset (voltage or current) measured over the operating temperature range. The offset drift is divided by the temperature range over which it is measured and expressed in ppm per degree centigrade or percent of full-scale range.
This parameter applies to DACs operating in the bipolar output mode. See zero-scale drift for DACs operating in the unipolar output mode.

## Offset Error (V ${ }_{\text {OSE }}$, I $_{\text {OSE }}$ )

The offset error is the error at analog zero for a data converter operating in the bipolar mode.

## Output Resistance ( $\mathbf{R}_{\mathbf{o}}$ )

Output resistance is the equivalent internal resistance for a current output $\mathrm{D} / \mathrm{A}$ converter as seen at its output. It is measured as the change in output current $\Delta \mathrm{I}$ with the change in output voltage $\Delta \mathrm{V}$. It is a direct measure of the true compliance.

## Power-Supply Sensitivity

The sensitivity of a converter to changes in the power-supply voltages is normally expressed in terms of percent-of-full-scale change in analog output value (of fractions of 1LSB) for a $1 \%$ dc change in the power supply (e.g., $0.05 \% / 1 \% \Delta \mathrm{~V}_{\mathrm{S}}$ ). Power supply sensitivity may also be expressed in relation to a specified dc shift of supply voltage. A converter may be considered "good" if the change in reading at full scale does not exceed $\pm 1 / 2$ LSB for a $3 \%$ change in power supply. Even better specs are necessary for converters designed for battery operation.

## Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into $2^{\mathrm{n}}$ discrete ranges for n -bit processing. All analog values within a given range of output (of a DAC) are represented by the same digital code usually assigned to the nominal midrange value. For applications in which an analog continuum is to be restored, there is an inherent quantization uncertainty of $\pm 1 / 2 \mathrm{LSB}$ due to limited resolution, in addition to the actual conversion errors. For applications in which discrete output levels are desired (e.g., digitally controlled power supplies or digitally controlled gains), this consideration is not relevant.

## Relative Accuracy

See Integral Nonlinearity.

## Resolution

An n-bit binary converter should be able to provide $2^{n}$ distinct and different analog output values corresponding to the set of $n$ bit binary words. A converter that satisfies this criterion is said to have a resolution of $n$ bits. The smallest output change that can be resolved by a linear DAC is $2^{-n}$ of the full-scale span. However, a nonlinear device, such as the AD7111 LOGDAC, has a logarithmic gain resolution of $0.375 / 88.5 \mathrm{~dB}=1: 256 \mathrm{~dB}$ which corresponds to a gain increment of $4.25 \% /$ step or 26,600:1.

## Settling Time

The time required, following a prescribed data change from the $50 \%$ point of the logic input change, for the output of a DAC to reach and to remain within a given fraction (usually $\pm 1 / 2 \mathrm{LSB}$ ) of the final value. Typical prescribed changes are full scale, 1MSB and 1LSB at a major carry. Settling time of current-output DACs is quite fast. The major share of settling time of a voltageoutput DAC is usually contributed by the settling time of the output op amp circuit.


Settling Time Measurement

## Signal-to-Noise Ratio

The measured ratio of signal to noise (SNR) at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by:

$$
\mathrm{SNR}=(6.02 \mathrm{~N}+1.76) \mathrm{dB}
$$

where N is the number of bits. Thus for an ideal 8-bit converter, SNR $=50 \mathrm{~dB}$.

## Slew Rate (or Slewing Rate)

Slew rate of a device or circuit is a limitation in the rate of change of output voltage, usually imposed by some basic circuit consideration such as limited current to charge a capacitor. Amplifiers with slew rate of a few $\mathrm{V} / \mu \mathrm{s}$ are common and moderate in cost. Slew rates greater than about 75 volts $/ \mu \mathrm{s}$ are usually seen only in more sophisticated (and expensive) devices. The output slewing speed of a voltage-output D/A converter is usually limited by the slew rate of the amplifier used at its output (if one is used).

## Stability

Stability of a converter usually applies to the insensitivity of its characteristics to time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion of temperature coefficients in tables of specifications (see Temperature Coefficient).

## Staircase

A voltage or current increasing in equal increments as a function of time and having the appearance of a staircase (in a time plot) generated by applying a pulse train to a counter and the output of the counter to the input of a DAC.
A very simple $A / D$ converter can be built by comparing a staircase from a DAC with the unknown analog input. When the DAC output exceeds the analog input by a fraction of 1 LSB , the count is stopped and the code corresponding to the count is the digital output.

## Switching Time

In a DAC, the switching time is the time it takes for the switch to change from one state to the other ("delay time" plus "rise time" from $10 \%-90 \%$ ) but does not include settling time, e.g., to $<1 / 2$ LSB.

## Temperature Coefficients

In general, temperature instabilities are expressed as $\% /{ }^{\circ} \mathrm{C}$, $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, as fractions of $1 \mathrm{LSB} /{ }^{\circ} \mathrm{C}$ or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar) and zero.
Gain Tempco: Two factors principally affect converter gain stability with temperature.
a) In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD 581 L is generally less than $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
b) The reference circuitry and switches may add another $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ in good 12 -bit converters (e.g., AD566K/T). High resolution converters require much better tempcos for accuracy commensurate with the resolution.

Linearity Tempco: Sensitivity of linearity ("integral" and/or differential linearity) to temperature (in $\% \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ or $\mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ) over the specified range. Monotonic behavior is achieved if the differential nonlinearity is less than 1LSB at any temperature in the range of interest. The differential nonlinearity temperature coefficient may be expressed as a ratio, as a maximum change over a temperature range and/or implied by a statement that the device is monotonic over the specified temperature range.

Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full scale) point of a bipolar converter (in \% $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ or $\mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ) depends on three major factors:
a) The tempco of the reference source
b) The voltage zero-stability of the output amplifier
c) The tracking capability of the bipolar-offset resistors and the gain resistors

Unipolar Zero Tempco (in \% FSR $/{ }^{\circ} \mathrm{C}$ or $\mathrm{ppm} \operatorname{FSR} /{ }^{\circ} \mathrm{C}$ ): The temperature stability of a unipolar fixed-reference DAC is principally affected by current leakage (current-output DAC) and offset voltage and bias current of the output op amp (voltage-output DAC).

## Three-State Outputs

A digital output circuit that can be programmed to output a logic low, logic high, or a high output impedance state. These outputs are generally connected to digital buses.

## Total Unadjusted Error

Total unadjusted error is a comprehensive specification which includes internal voltage reference error, relative accuracy, gain and offset errors.

## True Compliance

The true compliance of a DAC is the voltage range over which the current output can vary while the DAC maintains an absolute accuracy of $\pm 1 / 2$ LSB. The higher the DAC output impedance, the better the voltage compliance will be.

## Unipolar Output

A DAC operates in the unipolar output mode when the analog output starts at a zero, stopping at a full-scale positive or negative value, while the digital inputs are changed from zero to all-ones code. The analog output occurs in one quadrant.

Zero-Scale Error ( $\mathbf{V}_{\text {ZSE }}, \mathbf{I}_{\text {ZSE }}$ )
The zero-scale error is the error at analog zero for a data converter operating in the unipolar mode.

## Zero-Scale Drift ( $\mathbf{T C V}_{\mathbf{Z s}}, \mathbf{T C I}_{\mathbf{z s}}$ )

The variation of zero scale measured over the operating temperature. It is expressed in ppmFS $/{ }^{\circ} \mathrm{C}$, or $\% \mathrm{FS} /{ }^{\circ} \mathrm{C}$, etc.

## Zero-Scale Symmetry Error ( $\mathbf{V}_{\text {zss }}$ )

This definition applies only to sign-magnitude DACs. It is the change in the analog output produced by switching the sign bit with a zero-code input to the magnitude bits. It is expressed in units of voltage, current, or in fractions of an LSB.

## Zero- and Gain-Adjustment Principles

The output of a unipolar DAC is set to zero volts in the all-bits-off condition. The gain is set for FS $\left(1-2^{-n}\right)$ with all bits on. The "zero" of an offset-binary bipolar DAC is set to -FS with all bits off, and the gain is set for +FS $\left(1-2^{-(n-1)}\right)$ with all bits on. The data sheet instructions should be followed.

## DEFINITIONS-COMPANDING DACs

## Chord

The mathematical formula describing the DAC transfer function is implemented by performing a piecewise linear approximation of the function. The straight line segments used in the approximation are called chords.

## Chord Endpoints

The digital code corresponding to the maximum analog output for a given chord is called the chord endpoint.

## Dynamic Range (DR)

The dynamic range of a DAC is the ratio of the largest output to the smallest output (excluding zero) expressed in decibels (dB). For the COMDACs this would be output ( $\mathrm{I}_{7}, 15$ ) divided by output ( $\mathrm{I}_{0,1}$ ). This is then converted to dB using the formula:

$$
\mathrm{DR}=20 \log _{10} \frac{\mathrm{I}_{7,15}}{\mathrm{I}_{0,1}}(\mathrm{~dB})
$$

## Encode Current

The encode current is the difference between $\mathrm{I}_{\mathrm{OE}(+)}$ and $\mathrm{I}_{\mathrm{OD}(-)}$ or the difference between $\mathrm{I}_{\mathrm{OE}(-)}$ and $\mathrm{I}_{\mathrm{OD}(-)}$ at any code.

## Full-Scale Symmetry Error

The full-scale symmetry error of a DAC is the difference between the maximum and the minimum analog output values. For the COMDAC this is the difference between $\mathrm{I}_{\mathrm{OD}(-)}$ and $\mathrm{I}_{\mathrm{OD}(+)}$ or $\mathrm{I}_{\mathrm{OE}(+)}$ and $\mathrm{I}_{\mathrm{OE}(-)}$.

## Output-Level Notation

Each output current level may be designated by the digital input code as $I_{C}, s$, where $c=$ chord number and $s=$ step number. For example, $I_{0,0}=$ zero scale current; $I_{0,1}=$ first step from zero; $\mathrm{I}_{0,15}=$ endpoint of the first chord $\left(\mathrm{C}_{0}\right)$; and $\mathrm{I}_{7,15}=$ full-scale current.

## Steps

Each chord is divided into equal increments called steps.

## Step Nonlinearity

This is the deviation of the actual step size from the ideal step size within a chord. In a lincar DAC, it confespunds to differenual nonlinearity.

FEATURES<br>Four Complete 12-Bit DACs in One IC Package<br>Linearity Error $\pm \mathbf{1 / 2 L S B} \mathbf{T}_{\text {min }}-\mathrm{T}_{\text {max }}$ (AD390K, T)<br>Factory-Trimmed Gain and Offset<br>Buffered Voltage Output<br>Monotonicity Guaranteed Over Full Temperature Range<br>Double-Buffered Data Latches<br>Includes Reference and Buffer<br>Fast Settling: $8 \mu \mathrm{~s}$ max to $\pm 1 / 2$ LSB

## PRODUCT DESCRIPTION

The AD390 contains four 12-bit high speed voltage-output digital-to-analog converters in a compact 28 -pin hybrid package. The design is based on a proprietary latched 12-bit DAC chip which reduces chip count and provides high reliability. The AD390 is ideal for systems requiring digital control of many analog voltages where board space is at a premium. Such applications include automatic test equipment, process controllers, and vector-scan displays.
The AD390 is laser-trimmed to $\pm 1 / 2 \mathrm{LSB}$ max nonlinearity (AD390KD, TD) and absolute accuracy of $\pm 0.05$ percent of full scale. The high initial accuracy is made possible by the use of thin-film scaling resistors on the monolithic DAC chips. The internal buried Zener voltage reference provides excellent temperature drift characteristics ( $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) and an initial tolerance of $\pm 0.03 \%$ maximum. The internal reference buffer allows a single common reference to be used for multiple AD390 devices in large systems.
The individual DACs are accessed by the $\overline{\mathrm{CS} 1}$ through $\overline{\mathrm{CS} 4}$ control inputs and the $\overline{\mathrm{A} 0}$ and $\overline{\mathrm{A} 1}$ lines. These control signals permit the registers of the four DACs to be loaded sequentially and the outputs to be simultaneously updated.
The AD 390 outputs are calibrated for a $\pm 10 \mathrm{~V}$ output range with positive-true offset binary input coding. A 0 to +10 V version is available on special order.
The AD390 is packaged in a 28 -lead ceramic package and is specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

[^2]FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. The AD390 offers a dramatic reduction in printed circuit board space requirements in systems using multiple DACs.
2. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
3. The output voltage is trimmed to a full scale accuracy of $\pm 0.05 \%$. Settling time to $\pm 1 / 2$ LSB is 8 microseconds maximum.
4. An internal 10 volt reference is available or an external reference can be used. With an external reference, the AD390 gain TC is $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum.
5. The proprietary monolithic DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
6. The 28 -pin double-width hybrid package provides extremely high functional density. No external components or adjustments are required to provide the complete function.
7. The AD390SD and AD390TD feature guaranteed accuracy and linearity over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

AD390 - SPEG|FIGATINS $\begin{gathered}T_{A}=+25^{\circ} \mathrm{C}, \mathrm{v}_{S}= \pm 15 \mathrm{~V} \text { unless otherwise indicated, specifications guaranteed after } \\ 10 \text { minute warmup) }\end{gathered}$

| Model | AD390JD/SD |  |  | AD390KD/TD |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |
| DATA INPUTS (Pins 1-12 and 23-28) ${ }^{1}$ |  |  |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |  |  |
| Bit ON (Logic ' 1 ") | +2.0 |  | +5.5 | +2.0 |  | +5.5 | V |
| Bit OFF (Logic "0") |  |  | +0.8 |  |  | +0.8 | V |
| Input Current (Pin 24 is $3 \times$ Larger) |  |  |  |  |  |  |  |
| Bit ON(Logic ' 1 ") |  | 500 | 1200 |  | 500 | 1200 | $\mu \mathrm{A}$ |
| Bit OFF (Logic "0") |  | 150 | 400 |  | 150 | 400 | $\mu \mathrm{A}$ |
| RESOLUTION |  |  | 12 |  |  | 12 | Bits |
| OUTPUT ${ }^{2}$ |  |  |  |  |  |  |  |
| Voltage Range ${ }^{3}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | V |
| Current | 5 |  |  | 5 |  |  | mA |
| Settling Time (to $\pm 1 / 2 \mathrm{LSB}$ ) |  | 4 | 8 |  | 4 | 8 | $\mu \mathrm{s}$ |
| ACCURACY |  |  |  |  |  |  |  |
| Gain Error (w/ext. 10.000 V reference) |  | $\pm 0.05$ | $\pm 0.1$ |  | $\pm 0.025$ | $\pm 0.05$ | \% of FSR ${ }^{4}$ |
| Offset |  | $\pm 0.025$ | $\pm 0.05$ |  | $\pm 0.012$ | $\pm 0.025$ | \% of FSR |
| Linearity Error |  | $\pm 1 / 4$ | $\pm 3 / 4$ |  | $\pm 1 / 8$ | $\pm 1 / 2$ | LSB |
| Differential Linearity Error |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
| TEMPERATURE DRIFT |  |  |  |  |  |  |  |
| Gain (internal reference) |  |  | $\pm 40$ |  |  | $\pm 20$ | ppm/ ${ }^{\circ} \mathrm{C}$ |
| (external reference) |  |  | $\pm 10$ |  |  | $\pm 5$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Zero |  |  | $\pm 10$ |  |  | $\pm 5$ | ppm $/{ }^{\circ} \mathrm{C}$ |
| Linearity Error $\mathrm{T}_{\text {min }}-\mathrm{T}_{\text {max }}$ |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
| Differential Linearity MONOTONICITY GUARANTEED OVER FULL TEMPERATURE RANGE |  |  |  |  |  |  |  |
| CROSSTALK ${ }^{5}$ |  | 0.1 |  |  | 0.1 |  | LSB |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Current (available for external use) | 2.5 | 3.5 |  | 2.5 | 3.5 |  | mA |
| REFERENCEINPUT |  |  |  |  |  |  |  |
| Input Resistance |  | $10^{10}$ |  |  | $10^{10}$ |  | $\Omega$ |
| Voltage Range | 5 |  | 11 | 5 |  | 11 | V |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Voltage ${ }^{6}$ | $\pm 13.5$ | $\pm 15$ | $\pm 16.5$ | $\pm 13.5$ | $\pm 15$ | $\pm 16.5$ | V |
| Current |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{s}}$ |  | 20 | 35 |  | 20 | 35 | mA |
| $-V_{S}$ |  | -85 | -100 |  | -85 | -100 | mA |
| POWER SUPPLY GAIN SENSITIVITY |  |  |  |  |  |  |  |
| $-\mathrm{V}_{s}$ |  | 0.0025 | 0.006 |  | 0.0025 | 0.006 | \%FS/\% |
| TEMPERATURERANGE |  |  |  |  |  |  |  |
| Operating(Full Specifications)J, K | 0 |  | +70 | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| S, T | -55 |  | +125 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 |  | +150 | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Timing specifications appear in Table 2.
${ }^{2}$ The AD390 outputs are guaranteed stable for load capacitances up to 300 pF .
${ }^{3} \pm 10 \mathrm{~V}$ range is standard. A 0 to 10 V version is also available. To order, use the following part numbers:

| AD50207-1 | J Grade |
| :--- | :--- |
| AD50207-2 | K Grade |
| AD50207-3 | S Grade |
| AD50207-4 | T Grade |
| AD50207-7 | S/883B Grade |
| AD50207-8 | T/883B Grade |

${ }^{4}$ FSR means Full Scale Range and is equal to 20 V for $\mathrm{a} \pm 10 \mathrm{~V}$ range.
${ }^{5}$ Crosstalk is defined as the change in any one output as a result of any other output being driven from -10 V to +10 V into a $2 \mathrm{k} \Omega$ load.
${ }^{6}$ The An 390 gen be used with eupply veltage as low as $\pm 11.4 \mathrm{~V}$, Figure io.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS

+ V ${ }_{\text {S }}$ to DGND . . . . . . . . . . . . . . . . . 0 to +18 V
- V to DGND . . . . . . . . . . . . . . . 0 to -18 V
Digital Inputs (Pins 1-12, 23-28) to DGND . . . . -1 to +7 V
Ref In to DGND . . . . . . . . . . . . . . . . $\pm \mathrm{V}_{\mathrm{S}}$
AGND to DGND . . . . . . . . . . . . . . . . . . . $\pm 0.6 \mathrm{~V}$

Analog Outputs (Pins 16, 18-21)
Momentary Short to $\pm V_{S}$
Morage Temperature . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storinite Short to AGND or DGND
Lead Temperature (Soldering, 10 Seconds) . . . . . $+300^{\circ} \mathrm{C}$

ORDERING GUIDE

| Model | Temperature <br> Range | Gain Error <br> $25^{\circ} \mathrm{C}$ | Linearity Error <br> $\mathbf{T}_{\min }-\mathbf{T}_{\max }$ | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| AD390JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{LSB}$ | $\pm 3 / 4 \mathrm{LSB}$ | DH-28 |
| AD390KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | DH-28 |
| AD390SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{LSB}$ | $\pm 3 / 4 \mathrm{LSB}$ | DH-28 |
| AD390TD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | DH-28 |

*DH-28 = Side Brazed Ceramic DIP for Hybrid. For outline information see Package Information section.

## PIN CONFIGURATION

| (LSB)DB0 1 | AD390 <br> TOP VIEW (Not to Scale) | 28 | $\overline{\text { CS4 }}$ |
| :---: | :---: | :---: | :---: |
| DB1 2 |  | 27 | CS3 |
| DB2 3 |  | 26 | $\overline{\text { cs } 2}$ |
| DB3 4 |  | 25 | $\overline{\mathbf{c s} 1}$ |
| DB4 5 |  | 24 | $\overline{\text { AO }}$ |
| DB5 6 |  | 23 | $\overline{\text { A1 }}$ |
| DB6 7 |  | 22 | $+V_{s}$ |
| DB7 8 |  | 21 | $V_{\text {out } 4}$ |
| D88 9 |  | 20 | $V_{\text {out }}$ |
| DB9 10 |  | 19 | $V_{\text {out } 2}$ |
| DB10 11 |  | 18 | $V_{\text {out } 1}$ |
| (MSB) DB11 12 |  | 17 | REFIN |
| DGND 13 |  | 16 | REF OUT |
| -Vs 14 |  | 15 | AGND |
|  |  |  |  |

## AD390 - Digital Circuit Details

## DATA AND CONTROL SIGNAL FORMAT

The AD390 accepts 12 -bit parallel data in response to control signals $\overline{\mathrm{CS} 1}-\overline{\mathrm{CS} 4}, \overline{\mathrm{A0}}$ and $\overline{\mathrm{A} 1}$ The input registers are double-buffered, allowing any register to be updated independently of the others. As detailed in Table I, the four chip select lines are used to address the DAC register of interest. It is permissible to have more than one chip select active at any time. The first rank register of a given DAC is loaded by bringing the appropriate chip select and $\overline{\mathrm{A} 0}$ both low. The second rank register of any DAC can then be loaded by bringing the appropriate chip select and $\overline{\mathrm{A} 1}$ both low. If $\overline{\mathrm{CS} 1}-\overline{\mathrm{CS} 4}$ are all brought low coincident with $\overline{A 1}$ low, all four DAC outputs will be updated to the value in the corresponding first rank registers. All control inputs are level-triggered and may be hard-wired low to render any register (or group of registers) transparent.


Figure 1. AD390 Functional Block Diagram

| CS1 | CS2 | CS3 | CS4 | $\overline{\mathbf{A 1}}$ | $\overline{\text { A0 }}$ | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | X | X | No Operation |
| X | X | X | X | 1 | 1 | No Operation |
| 0 | 1 | 1 | 1 | 1 | 0 | Enable 1st rank of DAC 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | Enable 1st rank of DAC2 |
| 1 | 1 | 0 | 1 | 1 | 0 | Enable 1st rank of DAC 3 |
| 1 | 1 | 1 | 0 | 1 | 0 | Enable 1st rank of DAC4 |
| 0 | 1 | 1 | 1 | 0 | 1 | Load DAC 1 second rank from first rank |
| 1 | 0 | 1 | 1 | 0 | 1 | Load DAC 2 second rank from first rank |
| 1 | 1 | 0 | 1 | 0 | 1 | Load DAC 3 second rank from first rank |
| 1 | 1 | 1 | 0 | 0 | 1 | Load DAC 4 second rank from first rank |
| 0 | 0 | 0 | 0 | 0 | 0 | All latches transparent |

Table I. AD390 Truth Table

## TIMING

The AD390 control signal timing is fairly straightforward. $\overline{\mathrm{AO}}$, $\overline{\mathrm{A} 1}$ and $\overline{\mathrm{CS} 1}-\overline{\mathrm{CS} 4}$ must be concurrently valid for at least 100 ns for a desired operation to occur. When loading data from a bus into the first rank register, the data inputs must be stable for at least 50 ns , before any control signal returns high. Data can change immediately after the control signals are inactive. When loading the second rank registers from the first rank, it is possible to exercise the chip select inputs at the same time as $\overline{\mathrm{Al}}$. DAC settling time is measured from the falling edge of whichever control signal last becomes valid.

WRITE CYCLE \#1
(Load First Rank from Data Bus; $\overline{\mathbf{A 1}}=\mathbf{1}$ )


WRITE CYCLE \#2
(Load Second Rank from First Rank; $\overline{\mathbf{A 0}}=1$ )


Figure 2. Timing Diagrams

| Symbol | Parameter | Min | Typ | Max | Units |
| :--- | :--- | ---: | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{AW}}$ | $\overline{\mathrm{CS} 1-4}$ Valid before $\overline{\mathrm{A0}}$ Rising Edge | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{WP}}$ | $\overline{\mathrm{A} 0}, \overline{\mathrm{~A} 1}$ Low Time | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | $\mathrm{DB} 11-\mathrm{DB} 0$ valid before $\overline{\mathrm{A0}}$ Rising Edge | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | $\mathrm{DB} 11-\mathrm{DB} 0$ valid after $\overline{\mathrm{A0}}$ Rising Edge | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | $\overline{\mathrm{CS} 1-4}$ valid before $\overline{\mathrm{Al}}$ Low | 0 |  |  | ns |
| $\mathrm{t}_{\text {SETT }}$ | Output Voltage Settling Time |  | 4 | 8 | $\mu \mathrm{~s}$ |

Table II. AD390 Timing Specifications

## INTERFACING THE AD390 TO MICROPROCESSORS

## 16-Bit Processors

The AD390 is a 12 -bit resolution DAC system and is easily interfaced to 16 -bit wide data buses. Several possible addressing configurations exist.
In the circuit of Figure 3, the AD390 second rank registers are made transparent by hard-wiring $\overline{\mathrm{Al}}$ low. A system $\overline{\mathrm{WR}}$ signal is used to drive the $\overline{\mathrm{A0}}$ control input and a 74LS139 decoder driven from the least significant address bits provides the active-low $\overline{\mathrm{CS} 1}$ through $\overline{\mathrm{CS} 4}$ signals. In this circuit, only one DAC at a time may be updated. If simultaneous update of all four DACs is required, a slightly different addressing scheme is used. The circuit shown in Figure 4 allows selection of either register of any DAC at the expense of larger memory space requirements. In this circuit, address lines A0 through A3 each select a single DAC of the four contained in the AD390. The use of a separate address line for each DAC allows several DACs to be accessed
simultaneously. The address lines are gated by the simultaneous occurrence of a system $\overline{W R}$ and the appropriately decoded base address. Selection of first rank or second rank register for any DAC is done by using two additional address bits. The AD390 thus occupies a block of 64 memory word locations but offers considerable flexibility in DAC updating.
In this addressing scheme, the A5 and A4 lines divide the 64 locations into 4 blocks. When both A5 and A4 are high, no operation occurs. When A5 and A4 are both low, data written into any one of the DACs (selected by A3-A0) will immediately update that analog output. In the address block where A4 is low and A5 is high, data is written into the first rank register of the selected DAC (or DACs). When A5 is low and A4 is high, data previously written into the first rank register of the selected DAC is transferred to the second rank register, which updates the analog output. It is particularly useful to perform a $\overline{\mathrm{WR}}$ operation with A5 low, A4 high, and A3 through A0 all low (base address plus 32 ) since this action will cause all four DAC outputs to be simultaneously updated to the values previously written into the first rank registers.
In both addressing schemes shown, A0 represents the least significant word address bit. In most 16 -bit systems this will be the Al address line. Data may reside in either the 12MSBs (left-justified) or the lower 12 bits (right-justified). Left jus-


Figure 3. AD390-16-Bit Bus Interface


Figure 4. Alternate 16-Bit Bus Interface
tification is useful when the data word represents a binary fraction of full scale, while right-justified data usually represents an integer value between 0 and 4095.

## 8-Bit Processors

Since the AD390 is designed to accept data in 12-bit words, an external latch is required in order to interface with 8 -bit buses. Thus each DAC in the AD390 occupies 2 memory locations. The choice of data format is similar to the choice in the 16 -bit bus interface. The data can either be right-justified (one byte contains the 8LSBs and another the 4 MSBs in the bottom half of the byte) or left-justified (where one byte contains the 8 MSBs and another the 4 LSBs in the top half of the byte). The addressing scheme illustrated in Figure 6 allows 12 -bit data to be sent to the first rank register of any DAC in a right-justified format. The first rank register of DAC occupies two memory locations-a write to the even (A0 low) address stores the 4 MSB of the DAC data in a 74LS173 quad latch. When the 8LSBs are written to the odd address ( $\mathrm{A} 0=1$ ), the eight bits present on the data bus and the four bits held in the 74LS173 are strobed into the first rank register of the selected DAC. Address bits A1 through A4 select the DAC to be addressed, while A6 and A5 enable either the first or second rank register (or both) as in the 16-bit interface of Figure 4.

a. Right-Justified Data ( $0 \leq D \leq 4095$ ); $V_{\text {OUT }}=-10 V+(4.883 m V \times D)$

b. Left-Justified Data $\left(0 \leq D \leq \frac{65520}{65536}\right)$;
$V_{\text {OUT }}=-10 \mathrm{~V}+(20 \mathrm{~V} \times \mathrm{D})$
Figure 5. 12-Bit Data Formats for 16-Bit Bus


Figure 6. AD390-8-Bit Bus Interface Connections

## AD390-Analog Circuit Details

## REFERENCE CONNECTIONS

The AD390 is equipped with a precision internal reference voltage of 10.00 volts, trimmed to within $\pm 3$ millivolts. This reference is available for external use and can typically supply up to 3.5 milliamps of output current. In normal operation, this reference is connected to pin 17 (REF IN), which establishes the $\pm 10$ volt output scale. The internal reference is sufficiently accurate for most applications, however, if a master system reference is available, or if a range other than $\pm 10 \mathrm{~V}( \pm 10.24 \mathrm{~V}$, for example) is desired, an external reference may be used. It is recommended that the reference used with the AD390 be at least 5 volts and at most 11 volts to preserve specified linearity.

| Digital Input Code | Analog Output Voltage |  |
| :---: | :---: | :---: |
| 000000000000 | $-10.000 \mathrm{~V}$ | - Full Scale |
| 010000000000 | -5.000V | - 1/2 Scale |
| 100000000000 | 0.000 V | Zero |
| 100000000001 | +4.88mV | +1LSB |
| 110000000000 | $+5.000 \mathrm{~V}$ | +1/2 Scale |
| 111111111111 | +9.9951V | + Full Scale - 1LSB |

Table III. AD390 Analog Output vs. Digital Input $1 \pm 10 \mathrm{~V}$ Scale)

## GROUNDING RULES

The AD390 includes two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (pin 13) and AGND (pin 15). The DGND pin is the return for the supply currents of the AD390, and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the digital circuitry which drives the AD390.
Pin 15 , AGND, is the high quality analog ground connection. This pin should serve as the reference point for all analog circuitry which follows the AD390. It is recommended that any analog signal path carrying significant currents have its own return connection to pin 15 as shown in Figure 7.


Figure 7. Recommended Ground Connections
Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in
power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the AD390 outputs are accurately developed between the output pin and pin 15 (AGND), delivering these signals to remote loads can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD390 packages are used. Figure 8 illustrates the parasitic impedances which influence output accuracy.


Figure 8. Grounding Errors in Multiple-AD390 Systems
An output buffer configured as a subtractor as shown in Figure 9 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances are eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through $\mathrm{Z}_{\mathrm{GA}}$ are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across $\mathrm{Z}_{\mathrm{GA}}$. Resistors matched to within one percent (including the effects of $\mathrm{R}_{\mathrm{w} 2}$ and $\mathrm{R}_{\mathrm{w} 3}$ ) will reduce ground interaction errors by a factor of 100 .


Figure 9. Use of Subtractor Amplifier to Preserve Accuracy

## POWER SUPPLY DECOUPLING

The power supplies used with the AD390 should be well filtered and regulated. Local supply decoupling consisting of a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with $0.1 \mu \mathrm{~F}$ ceramic is suggested. The decoupling capacitors should be connected between the AD390 supply pins and the load ground (ideally the AGND pin ). If an output booster is used, its supplies should also be decoupled to the load ground.

## OPERATION FROM $\pm 12$ VOLT SUPPLIES

The AD390 may be used with $\pm 12$ volt $\pm 5 \%$ power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal $\pm 10$ volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of $\pm 11.4$ volts ( $5 \%$ less than $\pm 12 \mathrm{~V}$ ), the output range is restricted to a maximum $\pm 8.4 \mathrm{~V}$ swing. It may be useful to scale the output at $\pm 8.192$ volts (yielding a scale factor of 4 millivolts per LSB). The required 8.192 V reference can be derived from a precision, low TC divider from the internal +10.000 V reference. The only restriction is that the total load resistance presented to the +10.000 V reference output must be at least $10 \mathrm{k} \Omega$ for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range 12 volt applications. Figure 10 shows a suggested circuit to set up a $\pm 8.192 \mathrm{~V}$ output range. Multiple AD390 units can share the same resistive divider-generated reference since the REF IN terminal is very high impedance.


Figure 10. Connections for $\pm 8.192 V$ Full Scale (Recommended for $\pm 12 \mathrm{~V}$ Power Supplies)

## IMPROVING FULL-SCALE STABILITY

In large systems using multiple AD390s, it may be desirable for all devices to share a common reference. While it is possible to use the reference output for one device to provide a reference for all devices, use of an external precision reference can greatly improve system accuracy and temperature stability. The external reference should be at least +5 V and at most +11 V to preserve DAC linearity.
The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of $\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, compared with the 10 to $20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift of the AD390 internal reference. The combination of the AD2710LN and AD390KD shown in Figure 11 will yield a multiple-DAC system with maximum full-scale drift of $\pm 6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and excellent tracking.


Figure 11. Low Drift AD390 Configuration

## OUTPUT CURRENT BOOSTING

The output amplifiers used in the AD390 are capable of supplying a $\pm 10$ volt swing into a resistive load of $2 \mathrm{k} \Omega$ or greater. Stability is guaranteed for load capacitance up to 300 pF . Larger load capacitance may cause severe overshoot and possible oscillation. The settling characteristic of the AD390 output amplifier is shown in Figure 12.


Figure 12. AD390 Settling Characteristic
In many applications, including automatic test equipment, the load presented to the AD390 may be less than $2 \mathrm{k} \Omega$ or include large capacitance. In such cases, it is advisable to use a buffer amplifier capable of delivering rated output to the most severe load anticipated. The AD382, for example, can supply $\pm 10 \mathrm{~V}$ into a $200 \Omega$ load and the AD3554 is suitable for load resistances down to $100 \Omega$. In applications where errors due to output boosting must be minimized, the composite amplifier shown in Figure 13 provides excellent dc stability as well as 100 mA output drive capability.


Figure 13. Composite Amplifier for Increased Output Drive

## AD390

## APPLICATIONS

The functional density of the AD390 permits complex analog functions to be produced under digital control, where board space requirements would otherwise be prohibitive. Multiple-output plotters, multi-channel displays and complex waveform generation and multiple programmable voltage sources can all be implemented with the AD390 in a fraction of the space which would be needed if separate DACs were used.

## PROGRAMMABLE WINDOW COMPARATOR

The AD390 can be used to perform limit testing of responses to digitally-controlled input signals. For example, two DACs may be used to generate software-controlled test conditions for a component or circuit. The response to these input conditions can either be completely converted from analog to digital or simply tested against high and low limits generated by the two remaining DACs in the AD390.

In the circuit of Figure 14 two LM311 voltage comparators are used with an AD390 to test the output of a 5 volt power supply regulator. The AD390 VouT1 output (through an appropriate current booster) drives the input to the regulator to simulate variations in input voltage. The output of the regulator is applied to comparators 1 and 2, with their outputs wire-ORed with LED indicators as shown. The test limits for each comparator are programmed by the AD390 $\mathrm{V}_{\text {OUT2 }}$ and $\mathrm{V}_{\text {OUT3 }}$ outputs. When the output of the device under test is within the limits,


Figure 14. Programmable Window Comparator Used in Power Supply Testing
both comparators are off and D1 lights. If the output is above or below the limits, either D4 or D5 lights.

## USING THE AD390 FOR ANALOG-TO-DIGITAL CONVERSION

Many systems require both analog output and analog input capability. While complete integrated circuit analog-to-digital converters (such as the AD574A) are readily available, the AD390 can be used as the precision analog section of an ADC if some external logic is available. Several types of analog-to-digital converters can be built with a DAC, comparator, and control logic, including staircase, tracking, and successive-approximation types. In systems which include a microprocessor, only a comparator must be added to the AD390 to accomplish the ADC function since the processor can perform the required digital operations under software control. A suitable circuit is shown in Figure 15. The LM311 comparator compares the unknown input voltage to one of the AD390 outputs for the analog-to-digital conversion, while the other three outputs are used as normal DACs. The diode clamp shown limits the voltage swing at the comparator input and improves conversion speed. With careful layout, a new comparison can be performed in less than 10 microseconds, resulting in 12-bit successive approximation conversion in under 120 microseconds. The benefit of the AD390 in this application is that one ADC and three DACs can be implemented with only two IC packages (the AD390 and the comparator).


Figure 15. Using One AD390 Output for A/D Conversion AD394/AD395

## FEATURES

Four Complete 12-Bit CMOS DACs with Buffer Registers
Linearity Error $\pm \mathbf{1 / 2 L S B} \mathrm{T}_{\text {min }}-\mathrm{T}_{\text {max }}$ (AD394, AD395K, T )
Factory-Trimmed Gain and Offset
Precision Output Amplifiers for Vout
Full Four Quadrant Multiplication per DAC
Monotonicity Guaranteed Over Full Temperature Range
Fast Settling: $15 \mu$ s Max to $\pm 1 / 2$ LSB
Available to MIL-STD-883 (See ADI Military Catalog)

## PRODUCT DESCRIPTION

The AD394 and AD395 contain four 12-bit, high-speed, low power, voltage output multiplying digital-to-analog converters in a compact 28 -pin hybrid package. The design is based on a proprietary latched 12 -bit CMOS DAC chip which reduces chip count and provides high reliability. The AD394 and AD395 both are ideal for systems requiring digital control of many analog voltages where board space is at a premium and low power consumption a necessity. Such applications include automatic test equipment, process controllers, and vector stroke displays.

Both the AD394 and the AD395 are laser-trimmed to $\pm 1 / 2$ LSB max differential and integral linearity (AD394, AD395K, T) and full scale accuracy of $\pm 0.05$ percent at $25^{\circ} \mathrm{C}$. The high initial accuracy is made possible by the use of precision laser trimmed thin-film scaling resistors.
The individual DAC registers are accessed by the $\overline{\mathrm{CS} 1}$ through $\overline{\mathrm{CS} 4}$ control pins. These control signals allow any combination of the DAC select matrix to occur (see Table III). Once selected, the DAC is loaded with a single 12 -bit wide word. The 12 -bit parallel digital input interfaces to most 12 - and 16 -bit bus systems.
The AD394 outputs $\left(\mathrm{V}_{\text {REFIN }}=+10 \mathrm{~V}\right)$ provide a $\pm 10 \mathrm{~V}$ bipolar output range with positive-true offset binary input coding. The AD395 outputs $\left(\mathrm{V}_{\text {REFIN }}=-10 \mathrm{~V}\right)$ provide a 0 V to +10 V unipolar output range with straight binary input coding.
Both the AD394 and the AD395 are packaged in a 28 -lead ceramic package and are available for operation over the 0 to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

FUNCTIONAL BLOCK DIAGRAMS


## PRODUCT HIGHLIGHTS

1. The AD394, AD395 offer a dramatic reduction in printed circuit board space in systems using multiple DACs.
2. The use of CMOS DACs provides low power consumption.
3. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
4. The output voltage is trimmed to a full scale accuracy of $\pm 0.05 \%$. Settling time to $\pm 1 / 2$ LSB is 15 microseconds maximum.
5. Maximum gain TC of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is achievable by both the AD394 and the AD395.
6. The monolithic CMOS DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
7. The 28 -pin double-width hybrid package provides extremely high functional density.
8. Two or four quadrant multiplication can be achieved simply by applying the appropriate input voltage signal to the selected DAC's reference (VREFIN).
9. Both the AD394S,TD and AD395S,TD feature guaranteed accuracy and linearity over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.


[^3]ABSOLUTE MAXIMUM RATINGS*

+ V ${ }^{\text {S }}$ to DGND . . . . . . . . . . . . . . . -0.3 V to +17 V
- V $_{\text {S }}$ to DGND . . . . . . . . . . . . . +0.3 V to -17 V
Digital Inputs (Pins 1-16) to DGND . . . . -0.3 V to +7 V
V REFIN $^{\text {to DGND . . . . . . . . . . . . . . . . . } \pm 25 \mathrm{~V}}$
AGND to DGND . . . . . . . . . . . . . . . . . . $\pm 0.6 \mathrm{~V}$


## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



Figure 1. AD394 Feedthrough $V_{\text {REFIN }}=60 \mathrm{~Hz}$ (top photo) and 400 Hz (bottom photo) Sinewave. Digital code is set at 1000 0000000.

SCALE: Reference Input 5V/DIV (Thin Trace) Feedthrough Output 5mVIDIV
TIME: Top Photo 5ms/DIV Bottom Photo 500 $\mu \mathrm{s} / \mathrm{DIV}$

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD394, AD395, with the inherent reliability of integrated circuit construction, were designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protect the chips from hazardous environments. To further insure reliability, the AD394, AD395 are both fully compliant to MIL-STD-883 Class B, Method 5008.

Consult Analog Devices Military Catalog for proper ordering part number and detail specification.

## PIN CONFIGURATION



ORDERING GUIDE

| Model | Temperature <br> Range | Gain Error | Linearity Error <br> $\mathbf{T}_{\min }-\mathbf{T}_{\text {max }}$ | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| AD394JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{LSB}$ | $\pm 3 / 4 \mathrm{LSB}$ | $\mathrm{DH}-28 \mathrm{~A}$ |
| AD395JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{LSB}$ | $\pm 3 / 4 \mathrm{LSB}$ | DH-28A |
| AD394KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | DH-28A |
| AD395KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | DH-28A |
| AD394SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{LSB}$ | $\pm 3 / 4 \mathrm{LSB}$ | DH-28A |
| AD395SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 4 \mathrm{LSB}$ | $\pm 3 / 4 \mathrm{LSB}$ | DH-28A |
| AD394TD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | DH-28A |
| AD395TD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | $\pm 1 / 2 \mathrm{LSB}$ | DH-28A |

*DH-28A $=$ Ceramic DIP. For outline information see Package Information section.

## AD394/AD395-Theory of Operation

The AD394 quad DAC provides four-quadrant multiplication. It is a hybrid IC comprised of four monolithic 12-bit CMOS multiplying DACs and eight precision output amplifiers. Each of the four independent-buffered channels has an independent reference input capable of accepting a separate dc or an ac signal for multiplying or for function generation applications. The CMOS DACs act as digitally programmable attenuators when used with a varying input signal or, if used with a fixed dc reference, the DAC would act as a standard bipolar output DAC. In addition, each DAC has a 12 -bit wide data latch to buffer the converter when connected to a microprocessor data bus.
The AD395 quad DAC provides two-quadrant multiplication and is comprised of four 12 -bit CMOS multiplying DACs and four precision output amplifiers. The two-quadrant-multiplication function arises from a straight-binary digital input multiplied by


Figure 2. AD394 as a Four-Quadrant Multiplier of Reference Input and Digital Input

| DATA INPUT |  | ANALOG OUTPUT | ANALOG OUTPUTVOLTAGE $V_{\text {REFIN }}=+10$ VOLTS |  |
| :--- | :--- | :--- | :--- | :--- |
| 1111 | 1111 | 1111 | $+1 \cdot\left(V_{\text {REFIN }}\right)\left\{\frac{2047}{2048}\right\}$ | +9.9951 V |$+$ +FULLSCALE - ILSB

Table I. AD394 Bipolar Code Table
a bipolar analog input which results in two-quadrant multiplication. The AD395 can also operate as a standard unipolar DAC when a fixed dc reference is applied to $\mathrm{V}_{\text {REFIN }}$.

## MULTIPLYING MODE

The figures below show the transfer function for each model. The diagrams indicate an area over which many different combinations of the reference input and digital input can result in a particular analog output voltage. The highlighted transfer line in each diagram indicates the transfer function if a fixed reference is at the input. The digital codes above each diagram indicate the mid and endpoints of each function. The relationship between the reference input ( $\mathrm{V}_{\text {REFIN }}$ ) the digital input code and the analog output is given in Tables I and II below. Note that the reference input signal sets the slope of the transfer function (and determines the full scale output at code 111 . 111) while the digital input selects the horizontal position in each diagram.


Figure 3. AD395 as a Two-Quadrant Multiplier of Reference Input and Digital Input

| DAT | NPUT |  | ANALOG OUTPUT | ANALOG OUTPUT VOLTAGE $\mathrm{V}_{\text {REFIN }}=\boldsymbol{+ 1 0} \mathbf{~ V O L T S}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1111 | 1111 | 1111 | $-1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{4095}{4096}\right\}$ | -9.9976 V | -FULL SCALE-1LSB |
| 1000 | 0000 | 0000 | $-1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{2048}{4096}\right\}$ | -5.000V | -1/2 SCALE |
| 0000 | 0000 | 0001 | $-1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{1}{4096}\right\}$ | $-2.44 \mathrm{mV}$ | - ILSB |
| 0000 | 0000 | 0000 | $-1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{0}{4096}\right\}$ | 0.000V | ZERO |

Table II. AD395 Unipolar Code Table

## Digital Circuit Details-AD394/AD395

## DATA AND CONTROL SIGNAL FORMAT

The AD394 and AD395 accept 12-bit parallel data in response to control signals $\overline{\mathrm{CS} 1}-\overline{\mathrm{CS} 4}$. As detailed in Table III, the four chip select lines are used to address the DAC register of interest. It is permissible to have more than one chip select active at any time. If CS1-CS4 are all brought low coincident, all four DAC outputs will be updated to the value located on the data bus. All control inputs are level-triggered and may be hard-wired low to render any register (or group of registers) transparent.

| $\overline{\text { CS1 }}$ | $\overline{\text { CS2 }}$ | $\overline{\mathbf{C S 3}}$ | $\overline{\text { CS4 }}$ | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | 1 | 1 | All DACs Latched |
| 0 | 1 | 1 | 1 | Load DAC 1 From Data Bus |
| 1 | 0 | 1 | 1 | Load DAC 2 From Data Bus |
| 1 | 1 | 0 | 1 | Load DAC 3 From Data Bus |
| 1 | 1 | 1 | 0 | Load DAC 4 From Data Bus |
| 0 | 0 | 0 | 0 | All DACs Simultaneously Loaded |

Table III. DAC Select Matrix


Figure 4. AD394 (Bipolar) Functional Block Diagram

## TIMING

The AD394, AD395 control signal timing is very straightforward. $\overline{\text { CS1 }}-\overline{\mathrm{CS} 4}$ must maintain a minimum pulsewidth of at least 170 ns for a desired operation to occur. When loading data from a bus into a 12 -bit wide data latch, the data must be stable for at least 150 ns before returning CS to a high state. When the $\overline{\mathrm{CS}}$ is low, the data latch is transparent allowing the data at the input to propagate through to the DAC. Data can change immediately after the chip select returns high. DAC settling time is measured from the falling edge of the active chip select.

| Symbol | Parameter | $\mathbf{T}_{\min }$ to $\mathbf{T}_{\max }$ | Units |
| :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Pulse Width | 170 | ns min |
| $\mathrm{t}_{\mathrm{DA}}$ | Data Access Time | 0 | ns min |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-Up Time | 150 | ns min |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5 | ns min |

Table IV. AD394, AD395 Timing Specifications


## NOTES TR $=$ TF

$=20 \mathrm{~ns}$. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM $\mathbf{1 0 \%}$ to $\mathbf{9 0 \%}$ of $\mathrm{V}_{\mathrm{DD}}(+5 \mathrm{~V}$ TYP) TIMING MEASUREMENT REFERENCE LEVEL IS $\left(V_{H}+V_{n} / / 2\right.$


Figure 5. Timing Diagram


Figure 6. AD395 (Unipolar) Functional Block Diagram

## AD394/AD395-Analog Circuit Details

## GROUNDING RULES

The AD394 and AD395 include two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (pin 17) and AGND (pin 23). The DGND pin is the return for the supply currents of the AD394, AD395 and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the circuitry which drives the digital inputs.
Pin 23, AGND, is the high-quality analog ground connection. This pin should serve as the reference point for all analog circuitry associated with the AD394, AD395. It is recommended that any analog signal path carrying significant currents have its own return connection to pin 23 as shown in Figure 7.


Figure 7. Recommended Ground Connections
Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the DAC outputs are accurately developed between the output pin and pin 23 (AGND), delivering these signals to remote loads


Figure 8. Grounding Errors in Multiple-AD394, AD395 Systems
can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD394, AD395 packages are used. Figure 8 illustrates the parasitic impedances which influence output accuracy.
An output buffer configured as a subtractor as shown in Figure 9 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances is eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through $\mathbf{Z}_{\mathrm{GA}}$ are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across $\mathrm{Z}_{\mathrm{GA}}$. Resistors matched to within one percent (including the effects of $R_{W / 2}$ and $R_{W / 3}$ ) will reduce ground interaction errors by a factor of 100 .


Figure 9. Use of Subtractor Amplifier to Preserve Accuracy

## OPERATION FROM $\pm 12$ VOLT SUPPLIES

The AD394, AD395 may be used with $\pm 12$ volt $\pm 5 \%$ power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal $\pm 10$ volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of $\pm 11.4$ volts ( $5 \%$ less than $\pm 12 \mathrm{~V}$ ), the output range is restricted to a maximum $\pm 8.4 \mathrm{~V}$ swing. It may be useful to scale the output at $\pm 8.192$ volts (yielding a scale factor of 4 millivolts per LSB).
Figure 10 shows a suggested circuit to set up a $\pm 8.192 \mathrm{~V}$ output range. To help prevent poor gain drift due to possible mismatch between $\mathrm{R}_{\text {IN }}$ and $\mathrm{R}_{\text {THEVENIN }}$ of divider network it is recommended to buffer the potentiometer wiper voltage with an OP-07.


Figure 10. Connections for $\pm 8.192 \mathrm{~V}$ Full Scale (Recommended for $\pm 12 \mathrm{~V}$ Power Supplies)

## POWER SUPPLY DECOUPLING

The power supplies used with the AD394, AD395 should be well filtered and regulated. Local supply decoupling consisting of a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with $0.1 \mu \mathrm{~F}$ ceramic is suggested. The decoupling capacitors should be connected between the AD394 supply pins and the AGND pin. If an output booster is used, its supplies should also be decoupled to the load ground.

## IMPROVING FULL-SCALE STABILITY

In large systems using multiple DACs, it may be desirable for all devices to share a common reference. A precision reference can greatly improve system accuracy and temperature stability.
The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of $\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The combination of the AD2710LN and AD394, AD395 shown in Figure 11 will yield a multiple-DAC system with maximum full-scale drift of $\pm 6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and excellent tracking.


Figure 11. Low Drift AD394, AD395 Configuration

## Applications

## INTERFACING THE AD394, AD395 TO MICROPROCESSORS

The AD394, AD395 control logic provides simple interface to microprocessors. The individual latches allow for multi-DAC interfacing to a single data bus.

## 16-BIT PROCESSORS

The AD394, AD395 are 12-bit resolution DAC systems and are easily interfaced to 16 -bit wide data buses. Several possible addressing configurations exist.
In the circuit of Figure 12, a system write signal is used to control the decoded address lines and a 74LS139 decoder driven from the least significant address bits provides the active-low $\overline{\mathrm{CS} 1}$ through $\overline{\mathrm{CS} 4}$ signals. In the circuit of Figure 12, address lines A0 and A1 each select a single DAC of the four contained in the AD394 or AD395. The use of a separate address line for each DAC allows several DACs to be accessed simultaneously. The address lines are gated by the simultaneous occurrence of a system $\overline{\mathrm{WR}}$ and the appropriately decoded base address.
In the addressing scheme shown, A0 represents the least significant word address bit. Data may reside in either the 12MSBs (left-justified) or the 12LSBs (right-justified). Left justification is useful when the data word represents a binary fraction of full scale, while right-justified data usually represents an integer value between 0 and 4095.


Figure 12. AD394, AD395 16-Bit Bus Interface

## 8-BIT PROCESSORS

The circuit of Figure 13 shows the general principles for connecting the AD394 or the AD395 to an 8-bit data bus. The 74LS244 buffers the data bus; its outputs are enabled when the DAC address appears on the address bus. The first byte sent to the DAC is loaded to the 74LS373 octal latch and, when the second byte is sent to the DAC, it is combined with the first byte to create a 12 -bit word. The connections shown are for right-hand justified data. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ inputs to the DAC are also gated, and when active, the DAC is loaded. Pull-up resistors at the output of the 74LS244 buffer ensure that the inputs to the DAC do not float at an ill-defined level when the DAC is not being addressed. This method of connecting 12 -bit DACs to an 8 -bit data bus is most cost effective when multiple DACs are utilized for 8-bit data bus applications.


Figure 13. AD394, AD395 8-Bit Data Bus Interface

## AD394/AD395 - Applications

The functional density of the AD394 and AD395 permits complex analog functions to be produced under digital control, where board space requirements would otherwise be prohibitive. Mul-tiple-output plotters, multi-channel displays and complex waveform generation and multiple programmable voltage sources can all be implemented with the AD394 or AD395 in a fraction of the space which would be needed if separate DACs were used.

## USING THE AD394 FOR ANALOG-TO-DIGITAL CONVERSION

Many systems require both analog output and analog input capability. While complete integrated circuit analog-to-digital converters (such as the AD574A) are readily available, the AD394 can be used as the precision analog section of an ADC if some external logic is available. Several types of analog-to-digital converters can be built with a DAC, comparator, and control logic, including staircase, tracking, and successive-approximation types. In systems which include a microprocessor, only a comparator must be added to the AD394 to accomplish the ADC function since the processor can perform the required digital operations under software control. A suitable circuit is shown in Figure 14. The AD311 comparator compares the unknown input voltage to one of the AD394 outputs for the analog-to-digital conversion, while the other three outputs are used as normal DACs. The diode clamp shown limits the voltage swing at the


Figure 14. Using One AD394 Output for $A / D$ Conversion
comparator input and improves conversion speed. With careful layout, a new comparison can be performed in less than 15 microseconds, resulting in 12-bit successive approximation conversion in under 180 microseconds. The benefit of the AD394 in this application is that one ADC and three DACs can be implemented with only two IC packages (the AD394 and the comparator).

## PROGRAMMABLE WINDOW COMPARATOR

The AD395 can be used to perform limit testing of responses to digitally-controlled input signals. For example, two DACs may be used to generate software-controlled test conditions for a component or circuit. The response to these input conditions can either be completely converted from analog to digital or simply tested against high and low limits generated by the two remaining DACs in the AD395.


Figure 15. Programmable Window Comparator Used in Power-Supply Testing

In the circuit of Figure 15, two AD311 voltage comparators are used within AD395 to test the output of a 5 volt power-supply regulator. The AD395 V OuT1 output (through an appropriate current booster) drives the input to the regulator to simulate variations in input voltage. The output of the regulator is applied to comparators 1 and 2, with their outputs wire-ORed with LED indicators as shown. The test limits for each comparator are programmed by the AD395 V Out2 and $\mathrm{V}_{\text {OUT3 }}$ outputs. When the output of the device under test is within the limits, both comparators are off and D1 lights. If the output is above or below the limits, either D4 or D5 lights.

## AD395 AS A MULTIPLIER AND ATTENUATOR

So far, it has been assumed that the reference voltage $V_{\text {REFIN }}$ is fixed. In fact, $\mathrm{V}_{\text {REFIN }}$ can be any voltage within the range ( -11 V $<\mathrm{V}_{\text {REFIN }}<+11 \mathrm{~V}$ ). It can be negative, positive, sinusoidal or whatever the user prefers. This leads to the name "Multiplying D/A Converters" because the output voltage, $\mathrm{V}_{\text {OuT }}$, is proportional to the product of the digital input word and the voltage at the $\mathrm{V}_{\text {REFIN }}$ terminal.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=-1 \cdot\left(\mathrm{~V}_{\mathrm{REFIN}}\right) \cdot \frac{\mathrm{D}}{(4096)} \tag{0<D<4095}
\end{equation*}
$$

D is the fractional binary value of the digital word applied to the converter. The AD395 multiplies the digital input value by the analog input voltage at $\mathrm{V}_{\text {REFIN }}$ for any value of $\mathrm{V}_{\text {REFIN }}$ up to 22 V p-p. This in itself is a powerful tool. Any applications requiring precision multiplication with minimal zero offset and very low distortion should consider the AD395 as a candidate. One popular use for AD395 is as a audio frequency attenuator. The audio signal is applied to the $\mathrm{V}_{\text {REFIN }}$ input and the attenuation code is applied to the DAC; the output voltage is the product of the two - an attenuated version of the input. The maximum attenuation range obtainable utilizing 12 -bits is $4096: 1$ or 72 db .


Figure 16. AD395 as a Multiplier or Attenuator AD396

## FEATURES

Four, Pre-Trimmed, 14-Bit CMOS DACs
Double Buffered for Simultaneous Update
Precision Output Amplifiers for Voltage Out
Full Four Quadrant Multiplication - Independently Pinned Out DAC Reference
Monotonicity Guaranteed Over Full MIL Temp. Range Low Power - 780mW Max
Small 28 Lead, Hermetic Double DIP Package
MIL-STD-883 Processing Available

## PRODUCT DESCRIPTION

The AD396 is a high-speed microprocessor compatible Quad 14-bit digital-to-analog converter. The AD396 contains four 14bit, low power multiplying digital-to-analog converters followed by precision voltage output amplifiers all in a compact 28 -pin hybrid package. The design is based on a proprietary latched 14-bit CMOS DAC chip which reduces chip count and provides high reliability.
The AD396 ( $\mathrm{K}, \mathrm{T}$ ) is laser-trimmed to $\pm 1 \mathrm{LSB}$ max differential and integral linearity, and to full-scale accuracy of $\pm 0.05$ percent at $25^{\circ} \mathrm{C}$. The high initial accuracy is made possible by the use of precision laser trimmed thin-film scaling resistors.
The individual DAC registers are accessed by the $\overline{\mathrm{CS} 1}$ through $\overline{\mathrm{CS4}}$ control pins. These control signals allow any combination of the DAC select matrix to occur (see Table III). Once selected, the DAC is loaded with right-justified data in two bytes from an 8 -bit data bus. Standard Chip Select and Memory Write logic is used to access the DACs. Address lines A0, and A1, control internal register loading and transfer.
The AD396 outputs ( $\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}$ ) provide a $\pm 10 \mathrm{~V}$ bipolar output range with positive-true offset binary input coding.

The AD396 is packaged in a 28 -lead ceramic DIP package and is available for operation over the 0 to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
The AD396 is for systems requiring digital control of many analog voltages where board space is at a premium and low power consumption a necessity. Such applications include automatic test equipment, process controllers, and vector stroke displays.

## PRODUCT HIGHLIGHTS

1. The AD396 offers a dramatic reduction in printed circuit board space in systems using multiple DACs.
2. The use of CMOS DACs provides low power consumption.
3. Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
4. The output voltage is trimmed to a full-scale accuracy of $\pm 0.05 \%$. Settling time to $\pm 1 / 2$ LSB is 15 microseconds maximum.
[^4]
## FUNCTIONAL BLOCK DIAGRAM


5. Maximum gain TC of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ is achievable by the AD 396 .
6. The monolithic CMOS DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
7. The 28 -pin double-width hybrid package provides extremely high functional density.
8. Four quadrant multiplication can be achieved simply by applying the appropriate input voltage signal to the selected DACs reference ( $\mathrm{V}_{\text {REFIN }}$ ).
9. The AD396S, T features guaranteed accuracy and linearity over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
10. MIL-STD-883 processing is available. See Analog Devices Military Data Sheet for further information.
11. Protection against power supply surges is included within the AD396.

## AD396 - SPECIFICATIONS <br> $\left(T_{A}=+25^{\circ} \mathrm{C}, V_{\text {REFIN }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\right.$ unless otherwise specified)

| Model | AD396JD/SD ${ }^{1}$ |  |  | AD396KD/TD ${ }^{1}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |
| DATA INPUTS (Pins 1-16) ${ }^{2}$ <br> TTL or 5 Volt CMOS Compatible <br> Input Voltage <br> Bit ON (Logic " 1 ") <br> Bit OFF (Logic "0") <br> Input Current | $\begin{aligned} & +2.4 \\ & 0 \end{aligned}$ | $\pm 4$ | $\begin{aligned} & +5.5 \\ & +0.8 \\ & \pm 40 \end{aligned}$ | $\begin{aligned} & +2.4 \\ & 0 \end{aligned}$ | $\pm 4$ | $\begin{aligned} & +5.5 \\ & +0.8 \\ & \pm 40 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ |
| RESOLUTION |  |  | 14 |  |  | 14 | Bits |
| $\begin{aligned} & \text { OUTPUT } \\ & \text { Voltage Range }{ }^{3} \\ & \text { Current } \\ & \hline \end{aligned}$ | 5 | $\pm \mathrm{V}_{\text {REFIN }}$ |  | 5 | $\pm \mathrm{V}_{\text {REFIN }}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| STATIC ACCURACY <br> Gain Error <br> Offset <br> Bipolar Zero <br> Integral Linearity Error ${ }^{5}$ <br> Differential Linearity Error | . | $\begin{aligned} & \pm 0.05 \\ & \pm 0.025 \\ & \pm 0.025 \\ & \pm 1 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.05 \\ & \pm 2 \\ & \pm 1 \end{aligned}$ |  | $\begin{aligned} & \pm 0.025 \\ & \pm 0.012 \\ & \pm 0.012 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{aligned} & \pm 0.05 \\ & \pm 0.025 \\ & \pm 1 \\ & \pm 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { \% of FSR }{ }^{4} \\ & \text { \% of FSR } \\ & \% \text { of FSR } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| TEMPERATURE PERFORMANCE <br> Gain Drift <br> Offset Drift <br> Integral Linearity Error ${ }^{5}$ <br> 0 to $+70^{\circ} \mathrm{C}$ <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Differential Linearity Error | MONO | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ | $\begin{aligned} & \pm 10 \\ & \pm 10 \\ & \pm 2 \\ & \pm 4 \end{aligned}$ <br> NTEED | ER FUL | $\begin{aligned} & \pm 1 / 2 \\ & \pm 1 \end{aligned}$ <br> EMPERAT | $\begin{aligned} & \pm 5 \\ & \pm 5 \\ & \pm 1 \\ & \pm 2 \end{aligned}$ <br> ANGE | ppm FSR $/{ }^{\circ} \mathrm{C}$ <br> ppmFSR $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| REFERENCE INPUTS <br> Input Resistance Voltage Range | $\begin{aligned} & 5 \\ & -11 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & +11 \end{aligned}$ | $\begin{aligned} & 5 \\ & -11 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & +11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{~V} \end{aligned}$ |
| ```DYNAMICPERFORMANCE Settling Time (to \(\pm 1 / 2 \mathrm{LSB}\) ) \(\mathrm{V}_{\text {REFIN }}=+10 \mathrm{~V}\), Change All Digital Inputs from +5.0 V to 0 V . \(\mathrm{V}_{\text {REFIN }}=0\) to 5 V Step, All Digital Inputs \(=0 \mathrm{~V}\) Reference Feedthrough Error \({ }^{6}\) Digital-to-Analog Glitch Impulse \({ }^{7}\) Crosstalk Digital Input (Static) \({ }^{8}\) Reference \({ }^{9}\)``` | $\because$ | $\begin{aligned} & 10 \\ & 10 \\ & 5 \\ & 250 \\ & 1 / 2 \\ & 4.0 \end{aligned}$ | 15 15 |  | $\begin{aligned} & 10 \\ & 10 \\ & 5 \\ & 250 \\ & 1 / 2 \\ & 4.0 \\ & \hline \end{aligned}$ | 15 15 | $\mu s$ <br> $\mu \mathrm{s}$ <br> mV p-p <br> nV -sec <br> LSB <br> mV p-p |
| POWER REQUIREMENTS <br> Supply Voltage ${ }^{10}$ <br> Current (All Digital Inputs 0 V or +5 V ) $+V_{s}$ $-\mathrm{V}_{\mathrm{s}}$ <br> Power Dissipation | $\pm 13.5$ | $\begin{aligned} & 20 \\ & 18 \\ & 570 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 16.5 \\ & 28 \\ & 22 \\ & 780 \end{aligned}$ | $\pm 13.5$ | $\begin{aligned} & 20 \\ & 18 \\ & 570 \end{aligned}$ | $\begin{aligned} & \pm 16.5 \\ & 28 \\ & 22 \\ & 780 \end{aligned}$ | V <br> mA <br> mA <br> mW |
| POWER SUPPLY GAIN SENSITIVITY $\begin{aligned} & +V_{\mathrm{S}} \\ & -\mathrm{V}_{\mathrm{S}} \end{aligned}$ |  | $\begin{aligned} & 0.002 \\ & 0.0025 \end{aligned}$ | $\begin{aligned} & 0.006 \\ & 0.006 \end{aligned}$ |  | $\begin{aligned} & 0.002 \\ & 0.0025 \end{aligned}$ | $\begin{aligned} & 0.006 \\ & 0.006 \end{aligned}$ | $\begin{aligned} & \text { \%FS/\% } \\ & \text { \%FS/\% } \end{aligned}$ |
| TEMPERATURE RANGE <br> Operating(Full Specifications)J, K S, T <br> Storage | $\begin{aligned} & 0 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +70 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & 0 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +70 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

[^5]
## ABSOLUTE MAXIMUM RATINGS*

| + $\mathrm{V}_{\mathrm{S}}$ to DGND | 3 V to |
| :---: | :---: |
| - $V_{S}$ to DGND | to -17 V |
| Digital Inputs (Pins 1-16) to DGND | -0.3 V to +7 V |
| $\mathrm{V}_{\text {Refin }}$ to DGND | $\pm 25 \mathrm{~V}$ |
| AGND to DGND | +0.3 V to $+\mathrm{V}_{5}$ |
| Analog Outputs (Pins 18, 21, 24, 27) |  |

. . . . . . . . . . . . . . Indefinite Short to AGND or DGND Momentary Short to $\pm \mathrm{V}_{\mathrm{S}}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

| Model | Temperature <br> Range | Gain Error | Linearity Error <br> $\mathbf{T}_{\min }-\mathbf{T}_{\max }$ | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| AD396JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 16 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | DH-28A |
| AD396KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 8 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | DH-28A |
| AD396SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 16 \mathrm{LSB}$ | $\pm 2 \mathrm{LSB}$ | DH-28A |
| AD396TD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | DH-28A |

*DH-28A = Bottom Brazed Ceramic DIP. For outline information see Package Information section.

## CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


## PIN CONFIGURATION



| PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | DB7 | DATABIT 7 |
| 2 | DB6 | DATA BIT 6 |
| 3 | DB5 | DATA BIT 5/DATA BIT 13 (DAC MSB) |
| 4 | DB4 | DATA BIT 5/DATA BIT 12 |
| 5 | D83 | DATA BIT 3/DATA BIT 11 |
| 6 | DB2 | DATA BIT 2/DATA BIT 10 |
| 7 | DB1 | DATA BIT 1/DATA BIT9 |
| 8 | DB0 | DATA BIT O/DATA BIT8 |
| 9 | A1 | ADDRESS LINE 0 |
| 10 | A0 | ADDRESSLINE 1 |
| 11 | $\overline{W R}$ | WRITEINPUT.ACTIVELOW |
| 12 | NC | NOCONNECTION |
| 13 | $\overline{\text { cs } 1}$ | CHIP SELECT DAC 1. ACTIVE LOW |
| 14 | $\overline{\text { CS2 }}$ | CHIP SELECT DAC 2. ACTIVELOW |
| 15 | $\overline{\mathrm{cs} 3}$ | CHIP SELECT DAC 3. ACTIVELOW |
| 16 | CS4 | CHIP SELECT DAC4. ACTIVELOW |
| 17 | DGND | DIGITAL GROUND |
| 18 | $V_{\text {Outa }}$ | DAC4 VOLTAGE OUTPUT |
| 19 | $\mathrm{V}_{\text {refina }}$ | DAC4 REFERENCEINPUT |
| 20 | -15V | -15V SUPPLY INPUT |
| 21 | $\mathrm{V}_{\text {out3 }}$ | DAC 3 VOLTAGE OUTPUT |
| 22 | $V_{\text {refin }}$ | DAC 3 REFERENCEINPUT |
| 23 | AGND | ANALOG GROUND |
| 24 | $V_{\text {out2 }}$ | DAC2 VOLTAGE OUTPUT |
| 25 | $\mathrm{V}_{\text {REFIIN2 }}$ | DAC 2 REFERENCE INPUT |
| 26 | +15V | + 15V SUPPLY INPUT |
| 27 | $V_{\text {outr }}$ | DAC 1 VOLTAGE OUTPUT |
| 28 | $\mathrm{V}_{\text {Refin }}$ | DAC 1 REFERENCE INPUT |

## Theory of Operation

The AD396 quad DAC provides four-quadrant multiplication. It is a hybrid comprised of four monolithic 14-bit CMOS multiplying DACs and eight precision output amplifiers. Each of the four independent-buffered channels has an independent reference input capable of accepting a separate dc or ac signal for multiplying or for function generation applications. The CMOS DACs act as digitally programmable attenuators when used with a varying input signal or, if used with a fixed dc reference, the DAC would act as a standard bipolar output DAC. In addition, each DAC has data latches to buffer the converter when connected to a microprocessor data bus.

## MULTIPLYING MODE

Figure 1 shows the transfer function for the AD396. The diagram indicates an area over which many different combinations of the reference input and digital input can result in a particular analog output voltage. The highlighted transfer line in the diagram indicates the transfer function for a fixed reference at the input.


Figure 1. AD396 as a Four-Quadrant Multiplier of Reference Input and Digital Input

The digital codes above the diagram indicates the mid and endpoints of the function. The relationship between the reference input ( $\mathrm{V}_{\text {REFIN }}$ ), the digital input code, and the analog output is given in Table I below. Note that the reference input signal sets the slope of the transfer function (and determines the full-scale output at code 111..111) while the digital input selects the horizontal position in each diagram.

Table I. AD396 Bipolar Code Table

| DATA INPUT |  |  | ANALOG OUTPUT | ANALOG OUTPUT VOLTAGE $\left(\mathrm{V}_{\text {REFIN }}=+10 \text { VOLTS }\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| 1111 | 1111 | 111111 | $+1 \cdot\left(\mathrm{~V}_{\mathrm{REFIN}}\right)\left\{\frac{8191}{8192}\right\}$ | +9.9988V |
| 1100 | 0000 | 000000 | $+1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{4096}{8192}\right\}$ | $+5.000 \mathrm{~V}$ |
| 1000 | 0000 | 000001 | $+1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{1}{8192}\right\}$ | +1.22mV |
| 1000 | 0000 | 000000 | $+1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{0}{8192}\right\}$ | $+0.000 \mathrm{~V}$ |
| 0111 | 1111 | 111111 | $-1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{1}{8192}\right\}$ | $-1.22 \mathrm{mV}$ |
| 0100 | 0000 | 000000 | $-1 \cdot\left(\mathrm{~V}_{\text {REFIN }}\right)\left\{\frac{4096}{8192}\right\}$ | $-5.000 \mathrm{~V}$ |
| 0000 | 0000 | 000000 | $-1 \cdot\left(\mathrm{~V}_{\mathrm{REFIN}}\right)\left\{\frac{8192}{8192}\right\}$ | $-10.000 \mathrm{~V}$ |

## DATA AND CONTROL SIGNAL FORMAT

The AD396 accepts 14-bit data by loading two separate input registers off an 8-bit data bus, and then loading the internal DAC register. The LS (least significant) register is loaded with the bottom 8 -bits of the 14 -bit word by selecting the appropriate address lines (see Table II). The MS (most significant) register is loaded with the top 6 -bits in a similar manner. The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ line must also be asserted to load the registers. The internal DAC register can then be loaded with the 14-bit data word. The appropriate DAC or DACs are selected by asserting $\overline{\mathrm{CS} 1}-\overline{\mathrm{CS4}}$ (see Table III). If $\overline{\mathrm{CS} 1}-\overline{\mathrm{CS} 4}$ are all brought low coincidentally, all four DAC outputs will be updated to the value located in the DAC register. When $A_{1}=0$ and $A_{0}=0$ all DAC registers are transparent so by placing all 0 s or 1 s on the data inputs the user can load the DACs to zero or full scale in one write operation. This provides simple system calibration.

Table II. Truth Table

| $\overline{\mathrm{WR}}$ | $\overline{\mathbf{C S}}$ | A1 | A0 | Function |
| :--- | :--- | :--- | :--- | :--- |
| X | 1 | X | X | Device not selected |
| 1 | X | X | X | No data transfer |
| 0 | 0 | 0 | 0 | DAC loaded directly from Data Bus |
| 0 | 0 | 0 | 1 | MS Input Register loaded from Data Bus |
| 0 | 0 | 1 | 0 | LS Input Register loaded from Data Bus |
| 0 | 0 | 1 | 1 | DAC Register loaded from Input Registers. |

Table III. DAC Select Matrix

| $\overline{\mathbf{C S 1}}$ | $\overline{\mathbf{C S 2}}$ | $\overline{\mathbf{C S 3}}$ | $\overline{\mathbf{C S 4}}$ | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | 1 | 1 | All DACs Latched |
| 0 | 1 | 1 | 1 | Load DAC 1 From Data Register |
| 1 | 0 | 1 | 1 | Load DAC 2 From Data Register |
| 1 | 1 | 0 | 1 | Load DAC 3 From Data Register |
| 1 | 1 | 1 | 0 | Load DAC 4 From Data Register |
| 0 | 0 | 0 | 0 | All DACs Simultaneously Loaded |

## TIMING

The AD396 timing is shown in Figure 2, and has restrictions as stated in Table IV. $\overline{\mathrm{WR}}$ must maintain a minimum pulse width of 240 ns for desired operation to occur. When loading data in from the data bus, data must be stable for at least 180 ns before returning $\overline{\mathrm{WR}}$ to a high state. The Data must be held constant for at least 30 ns after $\overline{\mathrm{WR}}$ goes high to assure latching of valid data. DAC settling time is measured from the falling edge of the $\overline{\mathrm{WR}}$ command.


NOTES

1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM $\mathbf{1 0 \%}$ TO $\mathbf{9 0 \%}$ OF $+\mathbf{5 V}, \mathrm{t}_{\mathrm{r}}=\mathbf{t}_{\mathbf{1}}=\mathbf{2 0} \mathbf{n s}$. 2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{i H}+V_{i L}}{2}$

Figure 2. AD396 Timing Diagram

Table IV. Timing Characteristics

| $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Limit at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Limit at $\mathrm{T}_{\mathrm{A}}=0 \text { to }+70^{\circ} \mathrm{C}$ | Limit at $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ | Units | Test Conditions/Comments |
| $\mathrm{t}_{1}$ | 0 | 0 | 0 | ns min | Address Valid to Write Setup Time |
| $\mathrm{t}_{2}$ | 0 | 0 | 0 | ns min | Address Valid to Write Hold Time |
| $\mathrm{t}_{3}$ | 140 | 160 | 180 | ns min | Data Setup Time |
| $t_{4}$ | 20 | 20 | 30 | ns min | Data Hold Time |
| $\mathrm{t}_{5}$ | 0 | 0 | 0 | ns min | Chip Select to Write Setup Time |
| $\mathrm{t}_{6}$ | 0 | 0 | 0 | ns min | Chip Select to Write Hold Time |
| $\mathrm{t}_{7}$ | 170 | 200 | 240 | $n \mathrm{nsmin}$ | Write Pulse Width |

## FEATURES

Complete 8-Bit DAC
Voltage Output - 0 to $\mathbf{2 . 5 6 V}$
Internal Precision Band-Gap Reference
Single-Supply Operation: +5V( $\pm 10 \%$ )
Full Microprocessor Interface
Fast: $\mathbf{1 \mu s}$ Voltage Settling to $\pm \mathbf{1 / 2 L S B}$
Low Power: 75mW
No User Trims Required
Guaranteed Monotonic Over Temperature
All Errors Specified $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$
Small 16-Pin DIP or 20-Pin PLCC Package
Low Cost

## PRODUCT DESCRIPTION

The AD557 DACPORT ${ }^{\text {TM }}$ is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The low cost and versatility of the AD557 DACPORT are the result of continued development in monolithic bipolar technologies.
The complete microprocessor interface and control logic is implemented with integrated injection logic ( $\mathrm{I}^{2} \mathrm{~L}$ ), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5 V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range, while laser-wafer trimming of these thin-film resistors permits absolute calibration at the factory to within $\pm 2.5 \mathrm{LSB}$; thus, no user-trims for gain or offset are required. A new circuit design provides voltage settling to $\pm 1 / 2$ LSB for a full-scale step in 800 ns .
The AD557 is available in two package configurations. The AD557JN is packaged in a 16 -pin plastic, $0.3^{\prime \prime}$-wide DIP. For surface mount applications, the AD557JP is packaged in a 20 -pin JEDEC standard PLCC. Both versions are specified over the operating temperature range of 0 to $+70^{\circ} \mathrm{C}$.


## PRODUCT HIGHLIGHTS

1. The 8 -bit $\mathrm{I}^{2} \mathrm{~L}$ input register and fully microprocessorcompatible control logic allow the AD557 to be directly connected to 8 - or 16 -bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
4. The AD557 is designed and specified to operate from a single +4.5 V to +5.5 V power supply.
5. Low digital input currents, $100 \mu \mathrm{~A}$ max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible.
6. The single-chip, low power $\mathrm{I}^{2} \mathrm{~L}$ design of the AD557 is inherently more reliable than hybrid multichip or conventional single-chip bipolar designs.

AD557-SPECIFICATIONS
(@ $T_{A}=+25 C, V_{c c}=+5 V$ unless otherwise specified)


## ABSOLUTE MAXIMUM RATINGS*

$V_{C C}$ to Ground . . . . . . . . . . . . . . . . . . $0 V$ to +18 V
Digital Inputs (Pins 1-10) . . . . . . . . . . . . . 0 to +7.0 V
Vout . . . . . . . . . . . . . . . Indefinite Short to Ground Momentary Short to $\mathrm{V}_{\mathrm{CC}}$
Power Dissipation
Storage Temperature Range
N/P (Plastic) Packages . . . . . . . . . . $25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10 sec ) . . . . . . . . . . $300^{\circ} \mathrm{C}$

Thermal Resistance
Junction to Ambient/Junction to Case N/P (Plastic) Packages
$140 / 55^{\circ} \mathrm{C} / \mathrm{W}$

[^6]
## CIRCUIT DESCRIPTION

The AD557 consists of four major functional blocks fabricated on a single monolithic chip (see Figure 1). The main D/A converter section uses eight equally weighted laser-trimmed current sources switched into a silicon-chromium thin-film $\mathrm{R} / 2 \mathrm{R}$ resistor ladder network to give a direct but unbuffered 0 mV to 400 mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.


Figure 1. Functional Block Diagram
The high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin film laser trimmed to match and track the DAC resistors and to assure precise initial calibration of the output range, 0 V to 2.56 V . The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.
The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2 V and thus, unlike 6.3 V temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low power, small geometry and high speed are advantages of the $\mathrm{I}^{2} \mathrm{~L}$ design as applied to this section. $\mathrm{I}^{2} \mathrm{~L}$ is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a $\mu \mathrm{P}$ or data bus, wiring $\overline{\mathrm{CS}}$ and $\overline{\mathrm{CE}}$ to ground renders the latches "transparent" for direct DAC access.

| Digital Input Code |  |  | Output <br> Voltage |
| :--- | :---: | :---: | :--- |
| Binary | Hexadecimal | Decimal |  |
| 00000000 | 00 | 0 | 0 |
| 0000 | 0001 | 01 | 1 |
| 0000 | 0010 | 02 | 2 |
| 0000 | 1111 | 0 F | 15 |
| 00010000 | 10 | 0.020 V |  |
| 0111 | 1111 | 7 F | 16 |
| 1000 | 0000 | 80 | 0.150 V |
| 1100 | 0000 | C 0 | 127 |
| 1111 | 1111 | FF | 1.270 V |

## CONNECTING THE AD557

The AD557 has been configured for low cost and ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision to be made by the user is whether the output range desired is unipolar or bipolar. Clean circuit board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.

## UNIPOLAR 0 TO +2.56V OUTPUT RANGE

Figure 2 shows the configuration for the 0 to +2.56 V full-scale output range. Because of its precise factory calibration, the AD557 is intended to be operated without user trims for gain and offset; therefore, no provisions have been made for such user trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with V out SENSE will increase the output range. Note that decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.


Figure 2. 0 to 2.56V Output Range

## BIPOLAR - 1.28 V TO +1.28 V OUTPUT RANGE

The AD557 was designed for operation from a single power supply and is thus capable of providing only a unipolar 0 to +2.56 V output range. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 3 shows how a $\pm 1.28 \mathrm{~V}$ output range may be achieved when a -5 V power supply is available. The offset is provided by the AD589 precision 1.2 V reference which will operate from a +5 V supply. The AD711 output amplifier can provide the necessary $\pm 1.28 \mathrm{~V}$ output swing from $\pm 5 \mathrm{~V}$ supplies. Coding is complementary offset binary.


Figure 3. Bipolar Operation of AD557 from $\pm 5 \mathrm{~V}$ Supplies

## AD557-Applications

## GROUNDING AND BYPASSING

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD557 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.
The AD557 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 4 shows how the ground connections should be made.


Figure 4. Recommended Grounding and Bypassing
It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD557, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD557, it is recommended that analog common be selected.

## USING A "FALSE" GROUND

Many applications, such as disk drives, require servo control voltages that swing on either side of a "false" ground. This ground is usually created by dividing the +12 V supply equally and calling the midpoint voltage "ground."
Figure 5 shows an easy and inexpensive way to implement this. The AD586 is used to provide a stable 5 V reference from the system's +12 V supply. The op amp shown likewise operates from a single ( +12 V ) supply available in the system. The resulting output at the $\mathrm{V}_{\text {OUt }}$ node is $\pm 2.5 \mathrm{~V}$ around the "false" ground point of 5V. AD557 input code vs. Vout is shown in Figure 6.


Figure 5. Level Shifting the AD557 Output Around a "False" Ground

## TIMING AND CONTROL

The AD557 has data input latches that simplify interface to 8and 16 -bit data buses. These latches are controlled by Chip Enable ( $(\overline{\mathrm{CE}})$ and Chip Select $(\overline{\mathrm{CS}})$ inputs. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are internally "NORed" so that the latches transmit input data to the DAC section when both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are at Logic " 0 ". If the application does not involve a data bus, a " 00 " condition allows for direct operation of the DAC. When either $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CS}}$ go to Logic " 1 ," the input data is latched into the registers and held until both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ return to " 0 ." (Unused $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CS}}$ inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

| Input Data | $\mathbf{C E}$ | $\mathbf{C S}$ | DACData | Latch <br> Condition |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | "transparent" |
| 1 | 0 | 0 | 1 | "transparent" |
| 0 | 5 | 0 | 0 | latching <br> 1 |
| 0 | 0 | 1 | latching <br> 1 | 0 |
| latching |  |  |  |  |
| 1 | 0 | 5 | 0 | 1 |
| X | 1 | X | previous data | latching |
| latched |  |  |  |  |
| X | X | 1 | previous data | latched |

Notes: $\mathrm{X}=$ Does not matter
$f=$ Logic Threshold at Positive-Going Transition
Table I. AD557 Control Logic Truth Table


Figure 6. AD557 Input Code vs. Level Shifted Output in "False" Ground Configuration

In a level-triggered latch such as that used in the AD557, there is an interaction between the data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD557 is tested with $\mathrm{T}_{\mathrm{DS}}=\mathrm{T}_{\mathrm{W}}=225 \mathrm{~ns}$ at $25^{\circ} \mathrm{C}$ and 300 ns at $\mathrm{T}_{\text {min }}$ and $T_{\max }$, with $T_{D H}=10 \mathrm{~ns}$ at all temperatures. Failure to comply with these specifications may result in data not being latched properly.
Figure 7 shows the timing for the data and control signals, $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are identical in timing as well as in function.


Figure 7. AD557 Timing

FEATURES
Complete 8-Bit DAC
Voltage Output - 2 Calibrated Ranges Internal Precision Band-Gap Reference
Single-Supply Operation: +5V to +15V
Full Microprocessor Interface
Fast: $1 \mu \mathrm{~s}$ Voltage Settling to $\pm 1 / 2 L S B$
Low Power: 75mW
No User Trims
Guaranteed Monotonic Over Temperature
All Errors Specified $T_{\text {min }}$ to $T_{\text {max }}$
Small 16-Pin DIP and 20-Pin PLCC Packages
Single Laser-Wafer-Trimmed Chip for Hybrids
Low Cost
MIL-STD-883 Compliant Versions Available

## PRODUCT DESCRIPTION

The AD558 DACPORT ${ }^{\text {TM }}$ is a complete voltage-output 8 -bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8 -bit data bus to an analog system.
The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic ( $\mathrm{I}^{2} \mathrm{~L}$ ), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5 V to +15 V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range (all grades), while recent advances in laser-wafer-trimming of these thinfilm resistors permit absolute calibration at the factory to within $\pm 1 \mathrm{LSB}$; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to $\pm 1 / 2$ LSB for a full-scale step in 800 ns .
The AD558 is available in four performance grades. The AD5 58J and $K$ are specified for use over the 0 to $+70^{\circ} \mathrm{C}$ temperature range, while the AD5 58 S and T grades are specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation. The " J " and " K " grades are available either in 16 -pin plastic ( N ) or hermetic ceramic (D) DIPS. They are also available in 20 -pin JEDEC standard PLCC packages. The " S " and " T " grades are available in the 16-pin hermetic ceramic DIP package.

[^7]
## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. The 8 -bit $\mathrm{I}^{2} \mathrm{~L}$ input register and fully microprocessorcompatible control logic allow the AD558 to be directly connected to 8 - or 16 -bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
4. The voltage-switching structure of the AD558 DAC section along with a high-speed output amplifier and laser-trimmed resistors give the user a choice of 0 V to +2.56 V or 0 V to +10 V output ranges, selectable by pin-strapping. Circuitry is internally compensated for minimum settling time on both ranges; typically settling to $\pm 1 / 2$ LSB for a full-scale 2.55 volt step in 800 ns .
5. The AD558 is designed and specified to operate from a single +4.5 V to +16.5 V power supply.
6. Low digital input currents, $100 \mu \mathrm{~A}$ max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible over the entire operating $\mathrm{V}_{\mathbf{C C}}$ range.
7. All AD558 grades are available in chip form with guaranteed specifications from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {max }}$. MIL-STD-883, Class B visual inspection is standard on Analog Devices bipolar chips. Contact the factory for additional chip information.
8. The AD558 is available in versions compliant with MIL-STD-883. Refer to Analog Devices Military Products Databook or current AD588/883B data sheet for detailed specifications.

AD558-SPEGFIGATIONS $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{cc}}=+5 \mathrm{~V}\right.$ to +15 V unless otherwise specified)


## NOTES

${ }^{1}$ The AD558 S \& T grades are available processed and screened to MIL-STD-883 Class B. Consult Analog Devices' Military Databook for details.
${ }^{2}$ Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the offset to the full scale of the device. See "Measuring
Offset Error".
${ }^{3}$ Operation of the 0 to 10 volt output range requires a minimum supply voltage of +11.4 volts.
${ }^{4}$ Passive pull-down resistance is $2 \mathrm{k} \Omega$ for 2.56 volt range, $10 \mathrm{k} \Omega$ for 10 volt range.
${ }^{5}$ Settling time is specified for a positive-going full-scale step to $\pm 1 / 2 \mathrm{LSB}$. Negative-going steps to zero are slower, but can be improved with an external pull-down.
${ }^{6}$ The full range output voltage for the 2.56 range is 2.55 V and is guaranteed with a +5 V supply, for the 10 V range, it is 9.960 V guaranteed with a +15 V supply.
${ }^{7}$ A monotonic converter has a maximum differential linearity error of $\pm 1 \mathrm{LSB}$.
${ }^{8}$ See Figure 7.
Specifications shown in boldface are tested on all production units at final electrical test.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS*

| V ${ }_{\text {CC }}$ to Ground . . . . . . . . . . . . . . . . . . 0 V to +18 V |  |
| :---: | :---: |
| Digital Inputs (Pins 1-10) . . . . . . . . . . . . 0 V to +7.0 V |  |
| V ${ }_{\text {OUT }}$. . . . . . . . . . . . . . I | Indefinite Short to Ground Momentary Short to $\mathrm{V}_{\mathrm{CC}}$ |
| Power Dissipation | 450 mW |
| Storage Temperature Range |  |
| N/P (Plastic) Packages | $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| D (Ceramic) Package | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Thermal Resistance |  |
| Junction to Ambient/Junction to Case |  |
| D (Ceramic) Package | $100 / 30^{\circ} \mathrm{C} / \mathrm{W}$ |
| N/P (Plastic) Packages | $140 / 55^{\circ} \mathrm{C} / \mathrm{W}$ |

AD558 METALIZATION PHOTOGRAPH
Dimensions shown in inches and (mm).


## ORDERING GUIDE

|  |  | Relative Accuracy <br> Error Max <br> $\mathbf{T}_{\min }$ to $\mathrm{T}_{\text {max }}$ | Full Scale <br> Error, Max <br> $\mathbf{T}_{\min }$ to $\mathrm{T}_{\text {max }}$ | Package <br> Option $^{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| AD558JN | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ | Plastic (N-16) |
| AD558JP | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ | PLCC(P-20A) |
| AD558JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ | TO-116(D-16) |
| AD558KN | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | Plastic (N-16) |
| AD558KP | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | PLCC(P-20A) |
| AD558KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | TO-116(D-16) |
| AD558SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3 / 4 \mathrm{LSB}$ | $\pm 2.5 \mathrm{LSB}$ | TO-116(D-16) |
| AD558TD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3 / 8 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | TO-116(D-16) |

## NOTES

${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to Analog Devices' Military Products Databook or current AD558/883B data sheet.
${ }^{2}$ D = Ceramic DIP; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.


Figure 1a. AD558 Pin Configuration (DIP)


Figure 1b. AD558 Pin Configuration (PLCC)

## AD558

## CIRCUIT DESCRIPTION

The AD5 58 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 2). The main D to A converter section uses eight equally-weighted laser-trimmed current sources switched into a silicon-chromium thinfilm $\mathrm{R} / 2 \mathrm{R}$ resistor ladder network to give a direct but unbuffered 0 mV to 400 mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.


Figure 2. AD558 Functional Block Diagram

The high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin-film laser-trimmed to match and track the DAC resistors and to assure precise initial calibration of the two output ranges, 0 V to 2.56 V and 0 V to 10 V . The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2 volts and thus, unlike 6.3 volt temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low-power, small geometry and high-speed are advantages of the $I^{2} \mathrm{~L}$ design as applied to this section. $\mathrm{I}^{2} \mathrm{~L}$ is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a $\mu \mathrm{P}$ or data bus, wiring $\overline{\mathrm{CS}}$ and $\overline{\mathrm{CE}}$ to ground renders the latches "transparent" for direct DAC access.

## MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD558, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, militarytemperature range AD5 58 grades S and T are available screened to MIL-STD-883. For more complete data sheet information consult the Analog Devices' Military Databook.

## CHIP AVAILABILITY

The AD558 is available in laser-trimmed, passivated chip form. AD558J and AD558T chips are available. Consult the factory for details.

| Digital Input Code |  |  | Output Voltage |  |
| :--- | :---: | :---: | :---: | :---: |
| Binary | Hexadecimal | Decimal | 2.56 V Range | 10.00V Range |
| 00000000 | 00 | 0 | 0 | 0 |
| 00000001 | 01 | 1 | 0.010 V | 0.039 V |
| 00000010 | 02 | 2 | 0.020 V | 0.078 V |
| 00001111 | 0 F | 15 | 0.150 V | 0.586 V |
| 00010000 | 10 | 16 | 0.160 V | 0.625 V |
| 01111111 | 7 F | 127 | 1.270 V | 4.961 V |
| 10000000 | 80 | 128 | 1.280 V | 5.000 V |
| 11000000 | C0 | 192 | 1.920 V | 7.500 V |
| 11111111 | FF | 255 | 2.55 V | 9.961 V |

Input Logic Coding

## CONNECTING THE AD558

The AD558 has been configured for ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision that must be made by the user is a single jumper to select output voltage range. Clean circuitboard layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.
Figure 3 shows the two alternative output range connections. The 0 V to 2.56 V range may be selected for use with any power supply between +4.5 V and +16.5 V . The 0 V to 10 V range requires a power supply of +11.4 V to +16.5 V .

Because of its precise factory calibration, the AD5 58 is intended to be operated without user trims for gain and offset; therefore no provisions have been made for such user-trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with VOUT SENSE will increase the output range.

a. OV to 2.56 V Output Range

b. OV to 10 V Output Range

Figure 3. Connection Diagrams
For example if a 0 V to 10.24 V output range is desired ( 40 mV $=1 \mathrm{LSB}$ ), a nominal resistance of $850 \Omega$ is required. It must be remembered that, although the internal resistors all ratiomatch and track, the absolute tolerance of these resistors is typically $\pm 20 \%$ and the absolute TC is typically $-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ( 0 to $-100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ). That must be considered when re-scaling is performed. Figure 4 shows the recommended circuitry for a full-scale output range of 10.24 volts. Internal resistance values shown are nominal.

NOTE: Decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.


Figure 4. 10.24 V Full-Scale Connection

## GROUNDING AND BYPASSING*

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD558 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.
The AD558 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 5 shows how the ground connections should be made.
It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD558, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD558, it is recommended that analog common be selected.


Figure 5. Recommended Grounding and Bypassing

## POWER SUPPLY CONSIDERATIONS

The AD558 is designed to operate from a single positive power supply voltage. Specified performance is achieved for any supply voltage between +4.5 V and +16.5 V . This makes the AD558 ideal for battery-operated, portable, automotive or digital main-frame applications.
The only consideration in selecting a supply voltage is that, in order to be able to use the 0 V to 10 V output range, the power supply voltage must be between +11.4 V and +16.5 V . If, however, the 0 V to 2.56 V range is to be used, power consumption will be minimized by utilizing the lowest available supply voltage (above +4.5 V ).

## TIMING AND CONTROL

The AD558 has data input latches that simplify interface to 8 - and 16 -bit data buses. These latches are controlled by Chip Enable ( $\overline{\mathrm{CE}}$ ) and Chip Select ( $\overline{\mathrm{CS}}$ ) inputs. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are internally "NORed" so that the latches transmit input data to the DAC section when both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are at Logic " 0 ". If the application does not involve a data bus, a " 00 " condition allows for direct operation of the DAC. When either $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CS}}$ go to Logic " 1 ", the input data is latched into the registers

[^8]and held until both $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ return to " 0 ". (Unused $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CS}}$ inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

| Input Data | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{C S}}$ | DAC Data | Latch <br> Condition |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | "transparent" |
| 1 | 0 | 0 | 1 | "transparent" |
| 0 | 5 | 0 | 0 | latching |
| 1 | 5 | 0 | 1 | latching |
| 0 | 0 | 5 | 0 | latching |
| 1 | 0 | 5 | 1 | latching |
| $\mathbf{X}$ | 1 | $\mathbf{X}$ | previous data | latched |
| $\mathbf{X}$ | $\mathbf{X}$ | 1 | previous data | latched |
| Notes: | $\mathbf{X}$ | $=$ Does not matter |  |  |
|  | $=$ Logic Threshold at Positive-Going Transition |  |  |  |

Table I. AD558 Control Logic Truth Table


Figure 6. AD558 Control Logic Function
In a level-triggered latch such as that in the AD558 there is an interaction between data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD558 is tested with $\mathrm{t}_{\mathrm{DS}}=\mathrm{t}_{\mathrm{W}}=200 \mathrm{~ns}$ at $25^{\circ} \mathrm{C}$ and 270 ns at $\mathrm{T}_{\min }$ and $\mathrm{T}_{\max }$, with $\mathrm{t}_{\mathrm{DH}}=10 \mathrm{~ns}$ at all temperatures. Failure to comply with these specifications may result in data not being latched properly.

Figure 7 shows the timing for the data and control signals; $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}}$ are identical in timing as well as in function.


Figure 7. AD558 Timing

## USE OF Vout SENSE

Separate access to the feedback resistor of the output amplifier allows additional application versatility. Figure 8a shows how IXR drops in long lines to remote loads may be cancelled by putting the drops "inside the loop." Figure 8 b shows how the separate sense may be used to provide a higher output current by feeding back around a simple current booster.

a. Compensation for $I \times R$ Drops in Output Lines

b. Output Current Booster

Figure 8. Use of Vout Sense

## OPTIMIZING SETTLING TIME

In order to provide single-supply operation and zero-based output voltage ranges, the AD558 output stage has a passive "pull-down" to ground. As a result, settling time for negativegoing output steps may be longer than for positive-going output steps. The relative difference depends on load resistance and capacitance. If a negative power supply is available, the negative-going settling time may be improved by adding a pulldown resistor from the output to the negative supply as shown in Figure 9. The value of the resistor should be such that, at zero voltage out, current through that resistor is 0.5 mA max.


Figure 9. Improved Settling Time

## BIPOLAR OUTPUT RANGES

The AD558 was designed for operation from a single power supply and is thus capable of providing only unipolar ( 0 V to +2.56 and 0 V to 10 V ) output ranges. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 10 shows how a $\pm 1.28$ volt output range may be achieved when a -5 volt power supply is available. The offset is provided by the AD589 precision 1.2 volt reference which will operate from a +5 volt supply. The AD544 output amplifier can provide the necessary $\pm 1.28$ volt output swing from $\pm 5$ volt supplies. Coding is complementary offset binary.


Figure 10. Bipolar Operation of AD558 from $\pm 5 \mathrm{~V}$ Supplies

## MEASURING OFFSET ERROR

One of the most commonly specified end-point errors associated with real-world nonideal DACs is offset error.
In most DAC testing, the offset error is measured by applying the zero-scale code and measuring the output deviation from 0 volts. There are some DACs, like the AD558 where offset errors may be present but not observable at the zero scale, because of other circuit limitations (such as zero coinciding with single-supply ground) so that a nonzero output at zero code cannot be read as the offset error. Factors like this make testing the AD558 a little more complicated.
By adding a pulldown resistor from the output to a negative supply as shown in Figure 11, we can now readoffset errors at zero code that may not have been observable due to circuit limitations. The value of the resistor should be such that, at zero voltage out, current through the resistor is 0.5 mA max.


Figure 11. Offset Connection Diagrams

## INTERFACING THE AD558 TO MICROPROCESSOR DATA

 BUSESThe AD558 is configured to act like a "write only" location in memory that may be made to coincide with a read only memory location or with a RAM location. The latter case allows data previously written into the DAC to be read back later via the RAM. Address decoding is partially complete for either ROM or RAM. Figure 12 shows interfaces for three popular microprocessor systems.


Figure 12. Interfacing the AD558 to Microprocessors


Figure 13. Full-Scale Accuracy vs. Temperature Performance of AD558


Figure 14. Zero Drift vs. Temperature Performance of AD558
lcc


Figure 15. Quiescent Current vs. Power Supply Voltage for AD558


Figure 16. AD558 Settling Characteristic Detail OV to 2.56V Output Range Full-Scale Step


HORIZONTAL: 500ns/DIV
Figure 17. AD558 Settling Characteristic Detail OV to 10 V Output Range Full-Scale Step


Figure 18. AD558 Logic Timing

## FEATURES

Complete Current Output Converter
High Stability Buried Zener Reference
Laser Trimmed to High Accuracy (1/4LSB Max Error, AD561K, T)
Trimmed Output Application Resistors for 0 to $+10, \pm 5$ Volt Ranges
Fast Settling-250ns to $\mathbf{1 / 2 L S B}$
Guaranteed Monotonicity Over Full Operating Temperature Range
TTLDTL and CMOS Compatible (Positive True Logic)
Single Chip Monolithic Construction
Available in Chip Form
MIL-STD-883-Compliant Versions Available

## PRODUCT DESCRIPTION

The AD561 is an integrated circuit 10-bit digital-to-analog converter combined with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision highspeed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion; they are trimmed to $0.1 \%$ accuracy, thus eliminating external trimmers in many situations.
Several important technologies combine to make the AD561 the most accurate and most stable 10 -bit DAC available. The low temperature coefficient, high stability thin-film network is trimmed at the wafer level by a fine resolution laser system to $0.01 \%$ typical linearity. This results in an accuracy specification of $\pm 1 / 4 \mathrm{LSB}$ max for the K and $T$ versions, and $1 / 2 \mathrm{LSB}$ max for the J and S versions.
The AD561 also incorporates a low noise, high stability subsurface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow custom correction of the temperature coefficient of each device. This results in a typical full-scale temperature coefficient of $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$; the T.C. is tested and guaranteed to $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max for the K and T versions, $60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max for the S , and $80 \mathrm{ppm} / /^{\circ} \mathrm{C}$ for the J .

The AD561 is available in four performance grades. The AD561J and K are specified for use over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and are available in either a 16 -pin hermetically-sealed ceramic DIP or a 16 -pin molded plastic DIP. The AD561S and T grades are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range and are available in the ceramic package.

FUNCTIONAL BLOCK DIAGRAM
TO-116


## PRODUCT HIGHLIGHTS

1. Advanced monolithic processing and laser trimming at the wafer level have made the AD561 the most accurate 10-bit converter available while keeping costs consistent with large volume integrated circuit production. The AD561K and T have $1 / 4 \mathrm{LSB}$ max relative accuracy and $1 / 2 \mathrm{LSB}$ max differential nonlinearity. The low T.C. R-2R ladder guarantees that all AD561 units will be monotonic over the entire operating temperature range.
2. Digital system interfacing is simplified by the use of a positive true straight binary code. The digital input voltage threshold is a function of the positive supply level; connecting $V_{C C}$ to the digital logic supply automatically sets the threshold to the proper level for the logic family being used. Logic sink current requirement is only $25 \mu \mathrm{~A}$.
3. The high speed current steering switches are designed to settle in less than 250 ns for the worst case digital code transition. This allows construction of successive-approximation A/D converters in the 3 to $5 \mu \mathrm{~s}$ range.
4. The AD561 has an output voltage compliance range from -2 to +10 volts, thus allowing direct current-to-voltage conversion with just an output resistor, omitting the op amp. The $40 \mathrm{M} \Omega$ open collector output impedance results in negligible errors due to output leakage currents.
5. The AD561 is available in versions compliant with MIL-STD883. Refer to the Analog Devices Military Products Databook or current AD561/883B data sheet for detailed specifications.

[^9]$\left(T_{A}=+25^{\circ} C, V_{c C}=-15 V\right.$, unless otherwise specified.)


## NOTES

${ }^{*}$ Specifications same as AD561J specs.
Specifications subject to change without notice.

AD561


[^10]
## AD561

## CIRCUIT DESCRIPTION

A simplified schematic with the essential circuit features of the AD561 is shown in Figure 1. The voltage reference, CR1, is a buried zener (or subsurface breakdown diode). This device exhibits far better all-around performance than the NPN baseemitter reverse-breakdown diode (surface zener), which is in nearly universal use in integrated circuits as a voltage reference. Greatly improved long term stability and lower noise are the major benefits the buried zener derives from isolating the breakdown point from surface stress and mobile oxide charge effects. The nominal 7.5 volt device (including temperature compensation circuitry) is driven by a current source to the negative supply so that the positive supply can be allowed to go as low as 4.5 volts. The temperature coefficient of each diode is determined individually; this data is then used to laser trim a compensating circuit to balance the overall T.C. to zero. The typical resulting T.C. is 0 to $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
The negative reference level is inverted and scaled by $\mathrm{A}_{1}$ to give $a+2.5$ volt reference (which can be driven by the low positive supply). The AD561, packaged in the 16 -pin DIP, has the +2.5 volt reference (REF OUT) connected directly to the input of the control amplifier (REF IN). The buffered reference is not directly available externally except through the $2.5 \mathrm{k} \Omega$ bipolar offset resistor.

The $2.5 \mathrm{k} \Omega$ scaling resistor and control amplifier $\mathrm{A}_{2}$ then force a 1 mA reference current to flow through reference transistor Q1, which has a relative emitter area of 8 A . This is accom-
plished by forcing the bottom of the ladder to the proper voltage. Since $Q_{1}$ and $Q_{2}$ have equal emitter areas and have equal $5 \mathrm{k} \Omega$ emitter resistors, $Q_{2}$ also carries 1 mA . The ladder voltage drop constrains $Q_{7}$ (with area 4A) to carry only $0.5 \mathrm{~mA} ; \mathrm{Q}_{8}$ carries 0.25 mA , etc.

The first four significant bit cells are scaled exactly in emitter area to match $\mathrm{Q}_{1}$ for optimum $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{V}_{\mathrm{BE}}$ drift match, as well as for beta match. These effects are insignificant for the lower order bits, which account for a total of only $1 / 16$ of full scale. However, the $18 \mathrm{mV} \mathrm{V}_{\mathrm{BE}}$ difference between two matched transistors carrying emitter currents in a ratio of 2:1 must be corrected. This is done by forcing $120 \mu \mathrm{~A}$ through the $150 \Omega$ interbase resistors. These resistors and the R-2R ladder resistors are actively laser-trimmed at the wafer level to bring total device accuracy to better than 1/4LSB. Sufficient ratio accuracy in the last two bits is obtained by simple emitter area ratio such that it is unnecessary to use additional area for ladder resistors. The current in $\mathrm{Q}_{16}$ is added to the ladder to balance it properly but is not switched to the output; thus full scale is $1023 / 1024 \times 2 \mathrm{~mA}$.

The switching cell of $Q_{3}, Q_{4}, Q_{5}$ and $Q_{6}$ serves to steer the cell current either to ground (BIT 1 low) or to the DAC output (BIT 1 high). The entire switching cell carries the same current whether the bit is on or off, thus minimizing thermal transients and ground current errors. The logic threshold, which is generated from the positive supply (see Digital Logic Interface) is applied to one side of each cell.


Figure 1. Circuit Diagram Showing Reference, Control Amplifier, Switching Cell, R-2R Ladder, and Bit Arrangement of AD561


Figure 2.

ORDERING GUIDE

| MODEL ${ }^{1}$ | TEMP RANGE | $\begin{aligned} & \text { ACCURACY } \\ & \text { @ }+25^{\circ} \mathrm{C} \end{aligned}$ | GAIN T.C. (of F.S. ${ }^{\circ}$ C) | PACKAGE OPTION ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| AD561JD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | 80ppm max | D-16 |
| AD561JN | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | 80ppm max | N-16 |
| AD561KD | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB max | 30ppm max | D-16 |
| AD561KN | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | 30ppm max | N-16 |
| AD561SD | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB max | 60ppm max | D-16 |
| AD561TD | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB max | 30ppm max | D-16 |
| AD561/883B | -55 to $+125^{\circ} \mathrm{C}$ | * | * | * |

[^11]${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD561/883B data sheet.
${ }^{2}$ D = Ceramic DIP; $\mathrm{N}=$ Plastic DIP. For outline information see Package Information section.
*Refer to AD561/883B military data sheet.

## FEATURES

True 12-Bit Accuracy
Guaranteed Monotonicity Over Full Temperature Range Hermetic 24-Pin DIP
TTL/DTL and CMOS Compatibility
Positive True Logic
MIL-STD-883-Compliant Versions Available

## PRODUCT DESCRIPTION

The AD562/AD563 are monolithic 12-bit digital-to-analog converters consisting of especially designed precision bipolar switches and control amplifiers and compatible high stability silicon chromium thin film resistors. The AD563 also includes its own internal voltage reference.

A unique combination of advanced circuit design, high stability SiCr thin film resistor processing and laser trimming technology provide the AD562/AD563 with true 12-bit accuracy. The maximum error at $+25^{\circ} \mathrm{C}$ is limited to $\pm 1 / 2 \mathrm{LSB}$ on all versions and monotonicity is guaranteed over the full operating temperature range.

The AD562 and AD563 are recommended for high accuracy 12-bit D/A converter applications where true 12-bit performance is required, but low cost and small size are considerations. Both devices are also ideal for use in constructing A/D conversion systems and as building blocks for higher resolution D/A systems. J and K versions are specified for operation over the 0 to $+70^{\circ} \mathrm{C}$ temperature range, the S and T for operation over the extended temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## PRODUCT HIGHLIGHTS

1. The AD562 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, the AD563 is recommended with its internal low drift voltage reference.
2. True 12 -bit resolution is achieved with guaranteed monotonicity over the full operating temperature range. Voltage outputs are easily implemented by using an external operational amplifier and the AD562/AD563s internally provided feedback resistors.
3. The devices incorporate a newly developed and fully differential, non-saturating precision current switching cell structure which provides increased immunity to supply voltage variation and also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation.

PIN CONFIGURATIONS

4. The thin film resistor network contains gain, range, and bipolar offset resistors so that various output voltage ranges can be programmed by changing connections to the device terminal leads. Thin film resistors are laser trimmed while the device is powered to accurately calibrate all scale factors. The scale factors are dependent upon the tracking coefficient ( $< \pm 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) of these resistors, rather than upon their absolute temperature coefficients.
5. TTL or CMOS inputs can be accommodated for supply voltages from +5 V to +15 V .
6. Positive true logic eliminates the need for additional inverter components.
7. The AD562 and AD563 are available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current /883B data sheet for detailed specifications.

[^12]| MODEL | $\begin{aligned} & \text { AD562KD/BIN } \\ & \text { AD562KD/BCD } \end{aligned}$ | AD562AD/BIN AD562AD/BCD | AD562SD/BIN AD562SD/BCD |
| :---: | :---: | :---: | :---: |
| DATA INPUTS (positive True, Binary (BCD) and Offset Binary (BCD)) |  |  |  |
| TTL, $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \operatorname{Pin} 2$ |  |  |  |
| Open Circuit |  |  |  |
| Bit ON Logic "1" | +2.0V | * | * |
| Bit OFF Logic "0" | +0.8V max | * | * |
| CMOS, $4.75 \leqslant \mathrm{~V}_{\text {CC }} \leqslant 15.8$, |  |  |  |
|  | Pin 2 Tied to Pin 1 |  |  |
| Bit OFF Logic " 0 " | $30 \% V_{\text {CC }}{ }^{\text {max }}$ | * | * |
| Logic Current (Each Bit) |  |  |  |
| Bit ON Logic "1" | $+20 n A$ typ, +100 nA max | * | * |
| Bit OFF Logic "0" | $-50 \mu \mathrm{~A}$ typ,,$-100 \mu \mathrm{~A}$ max | * | * |
| OUTPUT |  |  |  |
| Current |  |  |  |
| Unipolar | -1.6 mA min,-2.0 mA typ, -2.4 mA max | * | * |
| Bipolar | $\pm 0.8 \mathrm{~mA} \mathrm{~min}, \pm 1.0 \mathrm{~mA}$ typ, $\pm 1.2 \mathrm{~mA}$ max | * | * |
| Resistance (Exclusive of |  |  |  |
| Span Resistors) Unipolar Zero (All Bits OFF) | $5.3 \mathrm{k} \Omega \mathrm{min}, 6.6 \mathrm{k} \Omega$ typ, $7.9 \mathrm{k} \Omega$ max $0.01 \%$ of F.S. | * | * |
| Capacitance | 33 pF typ | * | * |
| Compliance Voltage | -1.5 V to +10 V typ | * |  |
| RESOLUTION |  |  |  |
| Binary | 12 Bits | * | * |
| BCD | 3 Digits | * | * |
| ACCURACY (Error Relative to Full Scale) |  |  |  |
| Binary | $\pm 1 / 2 \mathrm{LSB}$ max | * | $\pm 1 / 4 \mathrm{LSB}$ max |
| BCD | $\pm 1 / 2 \mathrm{LSB}$ max | * | $\pm 1 / 10$ LSB $\max$ |
| DIFFERENTIAL NONLINEARITY | $\pm 1 / 2$ LSB max | * | * |
| SETTLING TIME TO 1/2LSB <br> All Bits ON-to-OFF or OFF-to-ON | $1.5 \mu \mathrm{~s}$ typ | * | * |
| POWER REQUIREMENTS |  |  |  |
| $\mathrm{V}_{\text {CC }},+4.75$ to +15.8 V dc | 15 mA typ, 18 mA max | * | * |
| $\mathrm{V}_{\mathrm{EE}},-15 \mathrm{~V} \mathrm{dc} \pm 5 \%$ | 20 mA typ, 25 mA max | * | * |
| POWER SUPPLY GAIN SENSITIVITY |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}{ }^{\text {@ }}+5 \mathrm{~V} \mathrm{dc}$ | 2ppm of F.S./\% max | * | * |
| $\mathrm{V}_{\mathrm{CC}}{ }^{\text {@ }+15 \mathrm{~V} \text { dc }}$ | 2ppm of F.S./\% max | * | * |
| $\mathrm{V}_{\mathrm{EE}}{ }^{\text {@ }}-15 \mathrm{~V}$ dc | 6ppm of F.S./\% max | * | * |
| TEMPERATURE RANGE |  |  |  |
| Operating | $0 \text { to }+70^{\circ} \mathrm{C} \text { typ }$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \text { typ }$ | * | * |
| TEMPERATURE COEFFICIENT |  |  |  |
| Unipolar Zero | 2ppm of F.S. ${ }^{\circ} \mathrm{C}$ max | * | * |
| Bipolar Zero | 4 ppm of F.S. ${ }^{\circ} \mathrm{C}$ max | * | * |
| Gain | 5 ppm of F.S. $/ /^{\circ} \mathrm{C}$ max | * | 1ppor ${ }^{\text {P }}{ }^{\circ} \mathrm{C}$ |
| Differential Nonlinearity | 2 ppm of F.S. $I^{\circ} \mathrm{C}$ | * | 1 ppm of F.S. $/^{\circ} \mathrm{C}$ |
| MONOTONICITY | Guaranteed Over Full Operating Temperature Range | * | * |
| EXTERNAL ADJUSTMENTS ${ }^{1}$ |  |  |  |
| Gain Error with Fixed $50 \Omega$ Resistor | $\pm 0.2 \%$ of F.S. typ | * | * |
| Bipolar Zero Error with Fixed |  |  |  |
| $50 \Omega$ Resistor | $\pm 0.1 \%$ of F.S. typ | * | * |
| Gain Adjustment Range | $\pm 0.25 \%$ of F.S. typ | * | * |
| Binary Bipolar Zero Adjustments Range | $\pm 0.25 \%$ of F.S. typ | * | * |
| BCD Bipolar Offset Adjustment Range | $\pm 0.17 \%$ of F.S. typ | * | * |
| PROGRAMMABLE OUTPUT |  |  |  |
| RANGES | 0 to +5 V typ | * | * |
|  | -2.5 V to +2.5 V typ | * | * |
|  | 0 V to +10 V typ | * | * |
|  | -5 V to +5 V typ | * | * |
|  | -10 V to +10 V typ | * | * |
| REFERENCE INPUT Input Impedance | $20 \mathrm{k} \Omega$ typ | * | * |

[^13]Specifications subject to change without notice.

| AD563JD/BIN AD563JD/BCD | AD563KD/BIN AD563KD/BCD | AD563SD/BIN <br> AD563SD/BCD | AD563TD/BIN AD563TD/BCD |
| :---: | :---: | :---: | :---: |
| * | * | * | * |
| * |  |  |  |
| * |  |  |  |
| * | * | * | * |
| * | $\begin{aligned} & \pm 1 / 4 \mathrm{LSB} \\ & \pm 1 / 4 \mathrm{LSB} \end{aligned}$ |  | $\begin{aligned} & \text { ** } \\ & \text { ** } \\ & \hline \text { * } \end{aligned}$ |
| * | * | * | * |
| 15 mA typ, $20 \mathrm{~mA} \max$ | *** | *** | *** |
| 3ppm of F.S./\% typ, 10ppm of F.S./\% max 3ppm of F.S./\% typ, 10ppm of F.S./\% max 14ppm of F.S./\% typ, 25ppm of F.S./\% max | $\begin{aligned} & * * * \\ & * * * \\ & * * * \end{aligned}$ | $\begin{aligned} & * * * \\ & * * * \\ & * * * \end{aligned}$ | *** |
| * | * | ${ }_{*}^{-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}}$ | $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |
| With Internal Reference <br> 1ppm of F.S. $/^{\circ} \mathrm{C}$ typ, 2 ppm of F.S. $/{ }^{\circ} \mathrm{C}$ max <br> 10ppm of F.S. ${ }^{\circ} \mathrm{C} \max$ <br> 50ppm of F.S. $I^{\circ} \mathrm{C} \max$ | $\begin{aligned} & * * * \\ & \text { *** } \\ & \text { 20ppm of F.S. } /{ }^{\circ} \mathrm{C} \max \end{aligned}$ | 30ppm of F.S. $/^{\circ} \mathrm{C} \max$ | 10ppm of F.S. $/^{\circ} \mathrm{C} \max$ |
| * | * | * | * |
| With Fixed $10 \Omega$ Resistor $\pm 0.2 \%$ of F.S. typ |  |  |  |
| $*$ $*$ $*$ $*$ |  |  |  |
| $5 \mathrm{k} \Omega$ typ | *** | *** | *** |

## THE AD562/AD563 OFFERS TRUE 12-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

Accuracy: Analog Devices defines accuracy as the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD563, for example, is laser trimmed to $1 / 4$ LSB ( $0.006 \%$ of F.S.) maximum error at $+25^{\circ} \mathrm{C}$ for $K, S$ and $T$ versions . . $1 / 2 L S B$ for the $J$ version.

Monotonicity: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD562/AD563 are monotonic over their full operating temperature range.

Differential Nonlinearity: Monotonic behavior requires that the differential nonlinearity error be $<1$ LSB both at $25^{\circ} \mathrm{C}$ and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a one LSB change in digital input code. For example, for a 10 V full-scale output, a change of one LSB in the digital input code should result in a 2.4 mV change in the analog output $(10 \mathrm{~V} \times 1 / 4096=$ 2.4 mV ). If in actual use, however, a one LSB change in the input code results in a change of 1.3 mV in analog output, the differential nonlinearity would be 1.1 mV , or $0.011 \%$ of $F$.S. The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ could, under worst case conditions for a temperature change of $+25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, add $0.01 \%\left(100^{\circ} \mathrm{C} \times 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ of error. The resulting error could then be as much as $0.006 \%+0.01 \%=0.016 \%$ of $F . S$. ( 1 LSB represents $0.024 \%$ of F.S.). All versions of the AD563 are $100 \%$ tested to be monotonic over the full operating temperature range.

## UNIPOLAR DAC's

## STEP I . . . OUTPUT RANGE

Determine the output range required. For +10 V F.S., connect the external operational amplifier output to Pin 10 and leave Pin 11 unconnected. For +5 V F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.
STEP II . . . ZERO ADJUST
Turn all bits OFF and adjust $\mathbf{R}_{1}$ until op amp output is 0 volts.

## STEP III . . . GAIN ADJUST

Turn all bits ON for binary DAC's (bits 1, 4, 5, 8, 9 and 12 ON for BCD DAC's). Adjust $\mathrm{R}_{2}$ until op amp output is:

| BINARY | BCD |
| :--- | :--- |
| 4.9988V for +5 V Range | 4.9950 for +5 V Range |
| 9.9976 for +10 V Range | 9.9900 for +10 V Range |

## BIPOLAR DAC's

Figure 1 b is a typical connection scheme for the AD563 used in bipolar operation.

## STEP I . . . OUTPUT RANGE

Determine the output range required. For $\pm 10$ V F.S., connect the external op amp output to Pin 11 and leave Pin 10 unconnected. For $\pm 5 \mathrm{~V}$ F.S., connect the external op amp output to Pin 10 and leave Pin 11 unconnected. For $\pm 2.5 \mathrm{~V}$ F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

## STEP II . . . OFFSET ADJUST

Turn all bits OFF and adjust $\mathbf{R}_{\mathbf{3}}$ until op amp output is:

> -2.5000 V for $\pm 2.5 \mathrm{~V}$ Range
> -5.0000 V for $\pm 5 \mathrm{~V}$ Range
> -10.0000 V for $\pm 10 \mathrm{~V}$ Range

STEP III . . . GAIN ADJUST (Bipolar Zero)
Turn bit 1 ON for Binary DAC's (bits 2 and 4 ON for BCD DAC's). Adjust $\mathbf{R}_{2}$ until op amp output is $\mathbf{0}$ volts.

## ORDERING GUIDE

|  |  | TEMP. <br> RANGE | ACCURACY <br> @ $+25^{\circ} \mathrm{C}$ | GAIN T.C. <br> (of F.S. $/^{\circ} \mathrm{C}$ ) | PACKAGE <br> OPTION $^{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD562KD/BIN | Binary | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $5 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD562KD/BCD | Binary Coded Decimal | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $5 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD562AD/BIN | Binary | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm \pm 1 / 2 \mathrm{LSB}$ max | $5 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD562AD/BCD | Binary Coded Decimal | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $5 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD562SD/BIN | Binary | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $5 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD562SD/BCD | Binary Coded Decimal | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 10 \mathrm{LSB} \max$ | $5 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563JD/BIN | Binary | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $50 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563JD/BCD | Binary Coded Decimal | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB} \max$ | $50 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563KD/BIN | Binary | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $20 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563KD/BCD | Binary Coded Decimal | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $20 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563SD/BIN | Binary | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $30 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563SD/BCD | Binary Coded Decimal | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $30 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563TD/BIN | Binary | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $10 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |
| AD563TD/BCD | Binary Coded Decimal | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB} \max$ | $10 \mathrm{ppm} \max$ | $\mathrm{D}-24 \mathrm{~A}$ |

[^14]
## FEATURES

Single Chip Construction
Very High-Speed Settling to 1/2LSB
AD565A: 250ns max
AD566A: 350ns max
Full-Scale Switching Time: 30ns
Guaranteed for Operation with $\pm 12 \mathrm{~V}$ Supplies: AD565A with -12V Supply: AD566A
Linearity Guaranteed Over Temperature: 1/2 LSB max ( $K, T$ Grades)
Monotonicity Guaranteed Over Temperature
Low Power: AD566A = 180mW max;

$$
A D 565 A=225 m W \text { max }
$$

Use with On-Board High-Stability Reference (AD565A)
or with External Reference (AD566A)
Low Cost
MIL-STD-883-Compliant Versions Available

## PRODUCT DESCRIPTION

The AD565A and AD566A are fast 12-bit digital-to-analog converters which incorporate the latest advances in analog circuit design to achieve high speeds at low cost.

The AD565A and AD566A use 12 precision, high-speed bipolar current-steering switches, control amplifier and a laser-trimmed thin-film resistor network to produce a very fast, high accuracy analog output current. The AD565A also includes a buried zener reference that features low-noise, long-term stability and temperature drift characteristics comparable to the best discrete reference diodes.
The combination of performance and flexibility in the AD565A and AD566A has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565A and AD566A have a $10-90 \%$ full-scale transition time less than 35 ns and settle to within $\pm 1 / 2$ LSB in 250 ns max ( 350 ns for AD566A). Both are laser-trimmed at the wafer level to $\pm 1 / 8 \mathrm{LSB}$ typical linearity and are specified to $\pm 1 / 4 \mathrm{LSB}$ max error ( K and T grades) at $+25^{\circ} \mathrm{C}$. High speed and accuracy make the AD565A and AD566A the ideal choice for high-speed display drivers as well as fast analog-to-digital converters.
The laser trimming process which provides the excellent linearity is also used to trim both the absolute value and the tempert ture coefficient of the reference of the AD565A resulting in a typical full-scale gain TC of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. When tighter TC performance is required or when a system reference is available, the AD566A may be used with an external reference.

[^15]AD565A FUNCTIONAL BLOCK DIAGRAM



AD565A and AD566A are available in four performance grades. The $J$ and $K$ are specified for use over the 0 to $+70^{\circ} \mathrm{C}$ temperature range while the S and T grades are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range. All are packaged in a 24 -pin, hermetically sealed, ceramic, dual-in-line package.

## PRODUCT HIGHLIGHTS

1. The wide output compliance range of the AD565A and AD566A are ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
2. The devices incorporate a newly developed, fully differential, nonsaturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562/3 with very fast switching times and an opti-mally-damped settling characteristic.
3. The devices also contain SiCr thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full-scale and bipolar offset errors.
4. The AD565A and AD566A are available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current /883B data sheet for detailed specifications.

AD565A-SPECIFICATIONS


[^16]AD565A/AD566A

| MODEL | MINAD565AS <br> TYP |  |  | MIN | AD565A <br> TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA INPUTS ${ }^{1}$ (Pins 13 to 24) TTL or 5 Volt CMOS Input Voltage |  |  |  |  |  |  |  |
| Bit ON Logic "1" | +2.0 |  | +5.5 | +2.0 |  | +5.5 | $v$ |
| Bit OFF Logic " 0 " |  |  | +0.8 |  |  | +0.8 | v |
| Logic Current (each bit) |  |  |  |  |  |  |  |
| Bit ON Logic " 1 " |  | +120 | +300 |  | +120 | +300 | $\mu \mathrm{A}$ |
| Bit OFF Logic " 0 " |  | +35 | +100 |  | +35 | +100 | $\mu \mathrm{A}$ |
| RESOLUTION |  |  | 12 |  |  | 12 | Bits |
| OUTPUT |  |  |  |  |  |  |  |
| Current |  |  |  |  |  |  |  |
| Unipolar (all bits on) | -1.6 | -2.0 | -2.4 | -1.6 | -2.0 | -2.4 | mA |
| Bipolar (all bits on or off) | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | mA |
| Resistance (exclusive of span resistors) | 6k | 8k | 10k | 6k | 8k | 10k | $\Omega$ |
| Offset |  |  |  |  |  |  |  |
| Unipolar |  | 0.01 | 0.05 |  | 0.01 | 0.05 | \% of F.S. Range |
| Bipolar (Figure 3, $\mathrm{R}_{2}=50 \Omega$ fixe |  | 0.05 | 0.15 |  | 0.05 | 0.1 | \% of F.S. Range |
| Capacitance |  | 25 |  |  | 25 |  |  |
| Compliance Voltage |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | -1.5 |  | $+10$ | -1.5 |  | $+10$ | $v$ |
| ACCURACY (error relative to <br> full scale) $+25^{\circ} \mathrm{C}$ $\pm 1 / 4$ $\pm 1 / 2$    |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & \pm 1 / 4 \\ & (0.006) \end{aligned}$ | (0.012) |  | (0.003) | (0.006) | \% of F.S. Range |
| $T_{\text {min }}$ to $T_{\text {max }}$ |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
|  |  | (0.012) | (0.018) |  | (0.006) | (0.012) | \% of F.S. Range |
| DIFFERENTIAL NONLINEARITY |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | MONOTONICITY GUARANTEED |  |  | MONOTONICITY GUARANTEED |  |  |  |
| TEMPERATURE COEFFICIENTS With Internal Reference |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Unipolar Zero |  | 1 | 2 |  | 1 | 2 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero |  | 5 | 10 |  | 5 | 10 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain (Full Scale) |  | 15 | 30 |  | 10 | 15 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Differential Nonlinearity |  | 2 |  |  | 2 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SETTLING TIME TO 1/2LSB |  |  |  |  |  |  |  |
| All Bits ON-to-OFF or OFF-to-ON |  | 250 | 400 |  | 250 | 400 | ns |
| FULL SCALE TRANSITION |  |  |  |  |  |  |  |
| 10\% to 90\% Delay plus Rise Time |  | 15 | 30 |  | 15 | 30 | ns |
| 90\% to 10\% Delay plus Fall Time |  | 30 | 50 |  | 30 | 50 | ns |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Operating | -55 |  | +125 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 |  | +150 | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}},+11.4$ to +16.5 V dc |  | 3 | 5 |  | 3 | 5 | mA |
| $\mathrm{V}_{\text {EE }},-11.4$ to -16.5 V dc |  | -12 | -18 |  | -12 | -18 | mA |
| POWER SUPPLY GAIN SENSITIVITY ${ }^{2}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}=+11.4$ to +16.5 V dc |  | 3 | 10 |  | 3 | 10 | ppm of F.S./\% |
| $V_{E E}=-11.4$ to -16.5 V dc |  | 15 | 25 |  | 15 | 25 | Ppm of F.S.1\% |
| PROGRAMMABLE OUTPUT |  |  |  |  |  |  |  |
| RANGES (see Figures 2, 3, 4) |  | 0 to +5 |  | 0 to +5 |  |  | V |
|  |  | -2.5 to +2.5 |  | -2.5 to +2.50 to +10 |  |  | V |
|  |  | 0 to +10 |  |  |  |  | V |
|  |  | -5 to +5 |  | -5 to +5 |  |  | V |
|  |  | -10 to +10 |  |  | -10 to + |  | V |
| EXTERNAL ADJUSTMENTS |  |  |  |  |  |  |  |
| Resistor for R2 (Figure 2) |  | $\pm 0.1$ | $\pm 0.25$ |  | $\pm 0.1$ | $\pm 0.25$ | \% of F.S. Range |
| Bipolar Zero Error with Fixed    <br> $50 \Omega$ Resistor for R1 (Figure 3) +0.05 $\pm 0.15$ $\pm 0.05$ |  |  |  |  |  |  | \% of F.S. Range |
| $50 \Omega$ Resistor for R1 (Figure 3) <br> Gain Adjustment Range (Figure 2) | 2) $\pm 0.25$ |  |  | $\pm 0.25$ |  |  | \% of F.S. Range \% of F.S. Range |
| Bipolar Zero Adjustment Range | $\pm 0.15$ |  |  | $\pm 0.15$ |  |  | \% of F.S. Range |
| REFERENCE INPUT Input Impedance | 15k | 20k | 25k | 15k | 20k | 25k | $\Omega$ |
| REFERENCE OUTPUT |  |  |  |  |  |  |  |
| Voltage | 9.90 | 10.00 | 10.10 | 9.90 | 10.00 | 10.10 | v |
| Current (available for external |  |  |  | 1.5 | $2.5$ |  | mA |
| POWER DISSIPATION |  | 225 |  |  | 225 | 345 | mW |

[^17]going quality levels. All min and max specifications are guaranteed
although only those shown in boldface are tested on all production
units.

| MODEL | MIN | $\begin{aligned} & \text { AD566AJ } \\ & \text { TYP } \end{aligned}$ | MAX | MIN | AD566 <br> TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA INPUTS ${ }^{1}$ (Pins 13 to 24) TTL or 5 Volt CMOS Input Voltage |  |  |  |  |  |  |  |
| Bit ON Logic " 1 " | +2.0 |  | +5.5 | +2.0 |  | +5.5 | V |
| Bit OFF Logic " 0 " | 0 |  | +0.8 | 0 |  | +0.8 | V |
| Logic Current (each bit) Bit ON Logic " 1 " Bit OFF Logic " 0 " |  | $\begin{aligned} & +120 \\ & +35 \end{aligned}$ | $\begin{aligned} & +300 \\ & +100 \end{aligned}$ |  | $\begin{aligned} & +120 \\ & +35 \end{aligned}$ | +300 +100 | $\mu \mathrm{A}$ |
| RESOLUTION |  |  | 12 |  |  | 12 | Bits |
| OUTPUT |  |  |  |  |  |  |  |
| Current |  |  |  |  |  |  |  |
| Unipolar (all bits on) | -1.6 | -2.0 | -2.4 | -1.6 | -2.0 | -2.4 | mA |
| Bipolar (all bits on or off) | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | mA |
| Resistance (exclusive of span resistors) | 6k | 8k | 10k | 6k | 8k | 10k | $\Omega$ |
| Offset |  |  |  |  |  |  |  |
| Unipolar (adjustable to zero per Figure 3) |  | 0.01 | 0.05 |  | 0.01 | 0.05 | \% of F.S.R. |
| Bipolar (Figure $4 \mathrm{R}_{1}$ and $R_{2}=50 \Omega$ fixed) |  | 0.05 | 0.15 |  | 0.05 | 0.1 | \% of F.S.R. |
| Capacitance ${ }^{\mathrm{R}_{2}}$ |  | 25 |  |  | 25 |  | pF |
| Compliance Voltage |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | -1.5 |  | $+10$ | -1.5 |  | +10 | V |
| ACCURACY (error relative to full scale) $+25^{\circ} \mathrm{C}$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ |  |  |  | LSB |
|  |  | $(0.006)$ | (0.012) |  | $(0.003)$ | $(0.006)$ | \% of F.S.R. |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
|  |  | (0.012) | (0.018) |  | (0.006) | (0.012) | \% of F.S.R. |
| DIFFERENTIAL NONLINEARITY $+25^{\circ} \mathrm{C}$ |  | $\pm 1 / 2$ | $\pm 3 / 4$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | MON | CITY GU | NTEED | MONO | ITY GU | TEED |  |
| TEMPERATURE COEFFICIENTS |  |  |  |  |  |  |  |
| Unipolar Zero |  | 1 | 2 |  | 1 | 2 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero |  | 5 | 10 |  | 5 | 10 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain (Full Scale) |  | 7 | 10 |  | 3 | 5 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Differential Nonlinearity |  | 2 |  |  | 2 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SETTLING TIME TO 1/2LSB <br> All Bits ON-to-OFF or OFF-to-ON (Figure 8) |  | 250 | 350 |  | 250 | 350 | ns |
| FULL SCALE TRANSITION |  |  |  |  |  |  |  |
| 10\% to 90\% Delay plus Rise Time |  | 15 | 30 |  | 15 | 30 | ns |
| 90\% to 10\% Delay plus Fall Time |  | 30 | 50 |  | 30 | 50 | ns |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{EE}},-11.4$ to -16.5V dc |  | -12 | -18 |  | -12 | -18 | mA |
| POWER SUPPLY GAIN SENSITIVITY ${ }^{2}$ $V_{E E}=-11.4 \text { to }-16.5 \mathrm{~V} \text { dc }$ |  | 15 | 25 |  | 15 | 25 | ppm of F.S./\% |
| PROGRAMMABLE OUTPUT |  |  |  |  |  |  |  |
| RANGE (see Figures 3, 4, 5) |  | 0 to +5 |  |  | 0 to +5 |  | V |
|  |  | -2.5 to |  |  | -2.5 to |  | V |
|  |  | 0 to +10 |  |  | 0 to +1 |  | V |
|  |  | -5 to +5 |  |  | -5 to +5 |  | V |
|  |  | -10 to + |  |  | -10 to |  | V |
| EXTERNAL ADJUSTMENTS |  |  |  |  |  |  |  |
| Gain Error with Fixed $50 \Omega$ Resistor for R2 (Figure 3) |  | $\pm 0.1$ | $\pm 0.25$ |  | $\pm 0.1$ | $\pm 0.25$ | \% of F.S.R. |
| Bipolar Zero Error with Fixed |  |  |  |  |  |  |  |
| $50 \Omega$ Resistor for R1 (Figure 4) |  | $\pm 0.05$ | $\pm 0.15$ |  | $\pm 0.05$ | $\pm 0.1$ | \% of F.S.R. |
| Gain Adjustment Range (Figure 3) | $\pm 0.25$ |  |  | $\pm 0.25$ |  |  | $\%$ of F.S.R. |
| Bipolar Zero Adjustment Range | $\pm 0.15$ |  |  | $\pm 0.15$ |  |  | \% of F.S.R. |
| REFERENCE INPUT Input Impedance | 15k | 20k | 25k | 15k | 20k | 25k | $\Omega$ |
| POWER DISSIPATION |  | 180 | 300 |  | 180 | 300 | mW |
| MULTIPLYING MODE PERFORMANCE (All Models) |  |  |  |  |  |  |  |
| Quadrants |  | Two (2): Bipolar Operation at Digital Input Only |  |  |  |  |  |
| Reference Voltage |  | +1 V to +10 V , Unipolar |  |  |  |  |  |
| Accuracy |  | 10 Bits ( $\pm 0.05 \%$ of Reduced F.S.) for 1V dc Reference Voltage |  |  |  |  |  |
| Reference Feedthrough (unipolar mode, all bits OFF, and 1 to +10 V [p-p], sinewave frequency for $1 / 2 L S B$ [ $p-p$ ] feedthrough) <br> 40kHz typ |  |  |  |  |  |  |  |
| Output Slew Rate 10\%-90\% |  | $5 \mathrm{~mA} / \mu \mathrm{s}$ |  |  |  |  |  |
| 90\%-10\% |  | $1 \mathrm{~mA} / \mu \mathrm{s}$ |  |  |  |  |  |
| Output Settling Time (all bits on and a $0-10 \mathrm{~V}$ |  |  |  |  |  |  |  |
| CONTROL AMPLIFIER |  |  |  |  |  |  |  |
| Full Power Bandwidth |  | 300 kHz |  |  |  |  |  |
| Small-Signal Closed-Loop Bandwidth |  | 1.8 MHz |  |  |  |  |  |

## NOTES

${ }^{1}$ 'The digital input levels are guaranteed but not tested over the temperature range.
${ }^{2}$ The power supply gain sensitivity is tested in reference to a $V_{\text {EE }}$ of -15 V dc .
Specifications subject to change without notice.



## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{CC}}$ to Power Ground . . . . . . . . . . . . . . . 0 OV to +18 V
$\mathrm{~V}_{\mathrm{EE}}$ to Power Ground (AD565A) . . . . . . . . . 0 V to -18 V
Voltage on DAC Output (Pin 9) . . . . . . . . -3 V to +12 V
Digital Inputs (Pins 13 to 24) to
Power Ground . . . . . . . . . . . . . -1.0 V to +7.0 V
Ref in to Reference Ground . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
Bipolar Offset to Reference Ground . . . . . . . . . $\pm 12 \mathrm{~V}$
10 V Span R to Reference Ground . . . . . . . . . . $\pm 12 \mathrm{~V}$
20 V Span R to Reference Ground . . . . . . . . . $\pm 24 \mathrm{~V}$
Ref out (AD565A) . . . . Indefinite Short to Power Ground
Momentary Short to V $\mathrm{V}_{\mathrm{CC}}$
Power Dissipation . . . . . . . . . . . . . . . . . . 1000mW

## PIN DESIGNATIONS



AD565A ORDERING GUIDE

|  | Max Gain T.C. <br> (ppm of F.S. $~^{\circ} \mathrm{C}$ | Temperature <br> Range | Linearity <br> Error Max <br> $@+25^{\circ} \mathrm{C}$ | Package <br> Option ${ }^{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| AD565AJD | 50 | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | Ceramic(D-24) |
| AD565AKD | 20 | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | Ceramic(D-24) |
| AD565ASD | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | Ceramic(D-24) |
| AD565ATD | 15 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | Ceramic(D-24) |

## NOTES

${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog
Devices Military Products Databook or current /883B data sheet.
${ }^{2}$ D $=$ Ceramic DIP. For outline information see Package Information section.
AD566A ORDERING GUIDE

|  | Max Gain T.C. <br> (ppm or F.S. $\left./^{\circ} \mathrm{C}\right)$ | Temperature <br> Range | Linearity <br> Error Max <br> $@+25^{\circ} \mathrm{C}$ | Package <br> Option ${ }^{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| AD566AJD | 10 | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | Ceramic (D-24) |
| AD566AKD | 3 | 0 to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | Ceramic (D-24) |
| AD566ASD | 10 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | Ceramic (D-24) |
| AD566ATD | 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | Ceramic(D-24) |

## NOTES

${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current/883B data sheet.
${ }^{2} \mathrm{D}=$ Ceramic DIP. For outline information see Package Information section.

## Applying the AD565A/AD566A

## GROUNDING RULES

The AD565A and AD566A bring out separate reference and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

## CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below $1 / 2 \mathrm{LSB}$ ). If a $50 \Omega$ fixed resistor is substituted for the $100 \Omega$ trimmer, unipolar zero will typically be within $\pm 1 / 2$ LSB (plus op amp offset), and full scale accuracy will be within $0.1 \%$ ( $0.25 \%$ max). Substituting a $50 \Omega$ resistor for the $100 \Omega$ bipolar offset trimmer will give a bipolar zero error typically within $\pm 2$ LSB (0.05\%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to $\pm 1 / 2$ LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

## FIGURE 1. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 8 , should be grounded if not used for trimming.

## STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts ( $1 \mathrm{LSB}=2.44 \mathrm{mV}$ ). In most cases this trim is not needed, but pin 8 should then be connected to pin 12 .

## STEP II . . . GAIN ADJUST

Turn all bits ON and adjust $100 \Omega$ gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375 V full scale is desired (exactly $2.5 \mathrm{mV} / \mathrm{bit}$ ), insert a $120 \Omega$ resistor in series with the gain resistor at pin 10 to the op amp output.

## FIGURE 2. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

## STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust $100 \Omega$ trimmer R1 to give $\mathbf{- 5 . 0 0 0}$ volts output.

## STEP II . . . GAIN ADJ UST

Turn ON All bits. Adjust $100 \Omega$ gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

## FIGURE 3. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 to +5 volt range or $\pm 2.5$ volt and $\pm 10$ volt bipolar ranges by using the additional 5 k application resistor provided at the 20 volt span $R$ terminal, pin 11. For a 5 volt span ( 0 to +5 or $\pm 2.5$ ), the two 5 k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the $\pm 10$ volt range ( 20 volt span) use the 5 k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The $\pm 10$ volt option is shown in Figure 3.


Figure 1. 0 to +10 V Unipolar Voltage Output


Figure 2. $\pm 5 \mathrm{~V}$ Bipolar Voltage Output


Figure 3. $\pm 10 \mathrm{~V}$ Voltage Output

## CONNECTING THE AD566A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than $0.5 \mathrm{mV} \max$ offset voltage should be used to keep offset errors below $1 / 2$ LSB). If a $50 \Omega$ fixed resistor is substituted for the $100 \Omega$ trimmer, unipolar zero will typically be within $\pm 1 / 2$ LSB (plus op amp offset), and full scale accuracy will be within $0.1 \%$ ( $0.25 \%$ $\max )$. Substituting a $50 \Omega$ resistor for the $100 \Omega$ bipolar offset trimmer will give a bipolar zero error typically within $\pm 2$ LSB ( $0.05 \%$ ).
The AD509 is recommended for buffered voltage-output applications which require a settling time to $\pm 1 / 2 \mathrm{LSB}$ of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

FIGURE 4. UNIPOLAR CONFIGURATION
This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 7, should be grounded if not used for trimming.

## STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts ( $1 \mathrm{LSB}=2.44 \mathrm{mV}$ ). In most cases this trim is not needed, but pin 7 should then be connected to pin 12 .

## STEP II . . . GAIN ADJUST

Turn all bits ON and adjust $100 \Omega$ gain trimmer, R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375 V full scale is desired (exactly $2.5 \mathrm{mV} / \mathrm{bit}$ ), insert a $120 \Omega$ resistor in series with the gain resistor at pin 10 to the op amp output.

## FIGURE 5. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

STEP I . . . OFFSET ADJUST
Turn OFF all bits. Adjust $100 \Omega$ trimmer R1 to give $\mathbf{- 5 . 0 0 0}$ output volts.

## STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust $100 \Omega$ gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.
FIGURE 6. OTHER VOLTAGE RANGES
The AD566A can also be easily configured for a unipolar 0 to +5 volt range or $\pm 2.5$ volt and $\pm 10$ volt bipolar ranges by using the additional 5 k application resistor provided at the 20 volt span $R$ terminal, pin 11 . For a 5 volt span ( 0 to +5 V or $\pm 2.5 \mathrm{~V}$ ), the two 5 k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to $\mathrm{V}_{\text {REF }}$
for the bipolar range. For the $\pm 10$ volt range ( 20 volt span) use the 5 k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The $\pm 10$ volt option is shown in Figure 6.
DIGITAL INPUT
ANALOG OUTPUT

| MSB | LSB | Straight Binary | Offset Binary | Two's Compl.* |
| :--- | :--- | :--- | :--- | :--- |
| 000000000000 | Zero | -Full Scale | Zero |  |
| 011111111111 | Mid Scale -1LSB | Zero-1LSB | +FS -1LSB |  |
| 10000000000 | +1/2 FS | Zero | -FS |  |
| 111111111111 | +FS -1LSB | + Full Scale -1LSB | Zero -1LSB |  |

*Invert the MSB of the offset binary code with an external inverter to obtain two's complement.

Table I. Digital Input Codes


Figure 4. 0 to +10 V Unipolar Voltage Output


Figure 5. $\pm 5 \mathrm{~V}$ Bipolar Voltage Output


Figure 6. $\pm 10 \mathrm{~V}$ Voltage Output

FEATURES
Ultrahigh Speed: Current Settling to 1LSB in 35ns
High Stability Buried Zener Reference on Chip Monotonicity Guaranteed Over Temperature 10.24 mA Full-Scale Output Suitable for Video Applications
Integral and Differential Linearity Guaranteed Over Temperature
0.3 " "Skinny DIP" Packaging

Variable Threshold Allows TTL and CMOS Interface
MIL-STD-883 Compliant Versions Available


## PRODUCT DESCRIPTION

The AD568 is an ultrahigh-speed, 12-bit digital-to-analog converter (DAC) settling to $0.025 \%$ in 35 ns . The monolithic device is fabricated using Analog Devices' Complementary Bipolar (CB) Process. This is a proprietary process featuring high-speed NPN and PNP devices on the same chip without the use of dielectric isolation or multichip hybrid techniques. The high speed of the AD568 is maintained by keeping impedance levels low enough to minimize the effects of parasitic circuit capacitances.

The DAC consists of 16 current sources configured to deliver a 10.24 mA full-scale current. Multiple matched current sources and thin-film ladder techniques are combined to produce bit weighting. The DAC's output is a 10.24 mA full scale (FS) for current output applications or a 1.024 V FS unbuffered voltage output. Additionally, a 10.24 V FS buffered output may be generated using an onboard $1 \mathrm{k} \Omega$ span resistor with an external op amp. Bipolar ranges are accomplished by pin strapping.
Laser wafer trimming insures full 12-bit linearity. All grades of the AD568 are guaranteed monotonic over their full operating temperature range. Furthermore, the output resistance of the DAC is trimmed to $100 \Omega \pm 1.0 \%$. The gain temperature coefficient of the voltage output is $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max (\mathrm{K})$.
The AD568 is available in three performance grades. The AD568JQ and KQ are available in 24-pin cerdip ( $0.3^{\prime \prime}$ ) packages and are specified for operation from 0 to $+70^{\circ} \mathrm{C}$. The AD568SQ features operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and is also packaged in the hermetic $0.3^{\prime \prime}$ cerdip.

## PRODUCT HIGHLIGHTS

1. The ultrafast settling time of the AD568 allows leading edge performance in waveform generation, graphics display and high-speed A/D conversion applications.
2. Pin strapping provides a variety of voltage and current output ranges for application versatility. Tight control of the absolute output current reduces trim requirements in externally-scaled applications.
3. Matched on-chip resistors can be used for precision scaling in high-speed A/D conversion circuits.
4. The digital inputs are compatible with TTL and +5 V CMOS logic families.
5. Skinny DIP ( $0.3^{\prime \prime}$ ) packaging minimizes board space requirements and eases layout considerations.
6. The AD568 is available in versions compliant with MIL-STD883. Refer to the Analog Devices Military Products Databook or current AD568/883B data sheet for detailed specifications.

## AD568 - SPEG|FIGATIONS $\left(@=+25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{C}}, \mathrm{v}_{\mathrm{EE}}= \pm 15 \mathrm{~V}\right.$ unless otherwise noted.)



## NOTES

*Same as AD568J.

[^18]

Figure 1. Functional Block Diagram

PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\text {CC }}$ to REFCOM | 0 V to +18 V |
| :---: | :---: |
| $\mathrm{V}_{\text {EE }}$ to REFCOM | 0 V to -18 V |
| REFCOM to LCOM | +100 mV to -10 V |
| ACOM to LCOM | $\pm 100 \mathrm{mV}$ |
| THCOM to LCOM | $\pm 500 \mathrm{mV}$ |
| SPANs to LCOM | $\pm 12 \mathrm{~V}$ |
| $\mathrm{I}_{\text {BPO }}$ to LCOM | $\pm 5 \mathrm{~V}$ |
| I ${ }_{\text {Out }}$ to LCOM | -5 V to $\mathrm{V}_{\mathrm{TH}}$ |
| Digital Inputs to THCOM | -500 mV to +7.0 V |
| Voltage Across Span Resistor | 12 V |
| $\mathrm{V}_{\text {TH }}$ to THCOM | -0.7 V to +1.4 V |
| Logic Threshold Contro | 5 mA |

Power Dissipation . . . . . . . . . . . . . . . . . . . 1000mW
Storage Temperature Range
Q (Cerdip) Package . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . $175^{\circ} \mathrm{C}$
Thermal Resistance
$\theta_{\text {ja }}$. . . . . . . . . . . . . . . . . . . . . . . . . . $7^{75} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{jc}}$. . . . . . . . . . . . . . . . . . . . . . . . . . $25^{\circ} \mathrm{C} / \mathrm{W}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ORDERING GUIDE

|  | Package <br> Option $^{2}$ | Temperature <br> Range ${ }^{\circ} \mathbf{C}$ | Linearity <br> Error Max. <br> @ $25^{\circ} \mathbf{C}$ | Voltage <br> Gain T.C. <br> Max ppm $/{ }^{\circ} \mathbf{C}$ |
| :--- | :--- | :--- | :--- | :--- |
| AD568JQ | 24-Lead Cerdip (Q-24) | 0 to +70 | $\pm 1 / 2$ | $\pm 50$ |
| AD568KQ | 24-Lead Cerdip (Q-24) | 0 to +70 | $\pm 1 / 4$ | $\pm 30$ |
| AD568SQ | 24-Lead Cerdip(Q-24) | -55 to +125 | $\pm 1 / 2$ | $\pm 50$ |

NOTES
${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD568/883B data sheet. ${ }^{2} \mathrm{Q}=$ Cerdip. For outline information see Package Information section.

## Definitions

LINEARITY ERROR (also called INTEGRAL NONLINEARITY OR INL): Analog Devices defines linearity error as the maximum deviation of the actual analog output from the ideal output (a straight line drawn from 0 to FS) for any bit combination expressed in multiples of 1LSB. The AD568 is laser trimmed to $1 / 4 \mathrm{LSB}(0.006 \%$ of FS ) maximum linearity error at $+25^{\circ} \mathrm{C}$ for the K version and $1 / 2 \mathrm{LSB}$ for the $J$ and $S$ versions.
DIFFERENTIAL LINEARITY ERROR (also called DIFFERENTIAL NONLINEARITY or DNL): DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases.

UNIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal ( 0 V or 0 mA ) when the inputs are set to all $0 s$ is called unipolar offset error.
BIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (negative half-scale) when the inputs are set to all 0 s is called bipolar offset error.
BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal half-scale output of 0 V (or 0 mA ) for bipolar mode when only the MSB is on ( $100 \ldots . .00$ ) is called bipolar zero error.
GAIN ERROR: The difference between the ideal and actual output span of FS - 1LSB, expressed in \% of FS, or LSB, when all bits are on.
GLITCH IMPULSE: Asymmetrical switching times in a DAC give rise to undesired output transients which are quantified by their glitch impulse. It is specified as the net area of the glitch in nV -sec or pA -sec.


Figure 2. AD568 Glitch Impulse
COMPLIANCE VOLTAGE: The range of allowable voltage at the output of a current-output DAC which will not degrade the accuracy of the output current.

SETTLING TIME: The time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

## Connecting the AD568

## UNBUFFERED VOLTAGE OUTPUT

## Unipolar Configuration

Figure 3 shows the AD568 configured to provide a unipolar 0 to +1.024 V output range. In this mode, the bipolar offset terminal, Pin 21, should be grounded if not used for offset trimming.

The nominal output impedance of the AD568 with Pin 19 grounded has been trimmed to $100 \Omega, \pm 1 \%$. Other output impedances can be generated with an external resistor, $\mathrm{R}_{\mathrm{EXT}}$, between Pins 19 and 20. An $\mathrm{R}_{\text {EXT }}$ equalling $300 \Omega$ will yield a total output resistance of $75 \Omega$, while an $R_{\text {EXT }}$ of $100 \Omega$ will provide $50 \Omega$ of output resistance. Note that since the full-scale output current of the DAC remains 10.24 mA , changing the load impedance changes the unbuffered output voltage accordingly. Settling time and full-scale range characteristics for these load impedances are provided in the specifications table.


Figure 3. Unipolar Output Unbuffered 0 to +1.024 V

## Bipolar Configuration

Figure 4 shows the connection scheme used to provide a bipolar
output voltage range of 1.024 V . The bipolar offset $(-0.512 \mathrm{~V})$ occurs when all bits are OFF ( $00 \ldots 00$ ), bipolar zero ( 0 V )


Figure 4. Bipolar Output Unbuffered $\pm 0.512 \mathrm{~V}$
occurs when the MSB is ON with all other bits OFF (10 . . 00 ), and full-scale minus 1 LSB $(0.51175 \mathrm{~V})$ is generated when all bits are ON (11 . . 11). Figure 5 shows an optional bipolar mode with a 2.048 V range. The scale factor in this mode will not be as accurate as the configuration shown in Figure 4, because the laser-trimmed resistor $\mathrm{R}_{\mathrm{L}}$ is not used.
Figure 4 also demonstrates how the internal span resistor may be used to bias the $\mathrm{V}_{\mathrm{TH}}$ pin (Pin 13) from a 5 V supply. This eliminates the requirement for an external $\mathrm{R}_{\mathrm{TH}}$ in applications that do not require the precision span resistor.


Figure 5. Bipolar Output Unbuffered $\pm 1.024 \mathrm{~V}$

## Optional Gain and Zero Adjustment

The gain and offset are laser trimmed to minimize their effects on circuit performance. However, in some applications, it may be desirable to externally reduce these errors further. In those cases, the following procedures are suggested.
UNIPOLAR MODE: (Refer to Figure 6)
Step 1 - Set all bits (BIT 1-BIT 12) to Logic "0" (OFF) - note the output voltage. This is the offset error.

Step 2 - Set all bits to Logic " 1 " (ON). Adjust the gain trim resistor so that the output voltage is equal to the desired full scale minus 1LSB plus the offset error measured in step 1.

Step 3 - Reset all bits to Logic "0" (OFF). Adjust the offset trim resistor for 0 V output.


Figure 6. Unbuffered Unipolar Gain and Zero Adjust

## BIPOLAR MODE (Refer to Figure 7)

Step 1 - Set bits to offset binary "zero" ( $10 \ldots 00$ ). Adjust the zero resistor to produce 0 V at the DAC output. This removes the bipolar zero error.
Step 2 - Set all bits to Logic " 1 " (ON). Adjust gain trim resistor so the output voltage is equal to the desired full-scale minus 1LSB.
Step 3 - (Optional) If precise trimming of the bipolar offset is preferred to trimming of bipolar zero: set all bits to Logic " 0 " (OFF). Trim the zero resistor to produce the desired negative full scale at the DAC output.
Note: this may slightly compromise the bipolar zero trim.


Figure 7. Bipolar Unbuffered Gain and Zero Adjust

## BUFFERED VOLTAGE OUTPUT

For full-scale outputs of greater than 1V, some type of external buffer amplifier is required. The AD840 fills this requirement perfectly, settling to $0.025 \%$ from a 10 V full-scale step in less than 100 ns .
A $1 \mathrm{k} \Omega$ span resistor has been provided on chip for use as a feedback resistor in buffered applications. Using R $_{\text {SPAN }}$ (Pins 15,16 ) introduces a 100 mW code-dependent power source onto the chip which may generate a slight degradation in linearity. Maximum linearity performance can be realized by using an external span resistor.

## Unipolar Inverting Configuration

Figure 8 shows the connections for producing a -10.24 V full-scale swing. This configuration uses the AD568 in the current output mode into a summing junction at the inverting input terminal of
the external op amp. With the load resistor $\mathrm{R}_{\mathrm{L}}$ grounded, the DAC has an output impedance of $100 \Omega$. This produces a noise gain of 11 from the noninverting terminal of the op amp, and hence, satisfies the stability criterion of the AD840 (stable at a gain of 10 ). The addition of a 5 pF compensation capacitor across the $1 \mathrm{k} \Omega$ feedback resistor produces optimal settling. Lower noise gain can be achieved by connecting $\mathrm{R}_{\mathrm{L}}$ to $\mathrm{I}_{\text {OUT }}$, increasing the DAC output impedance to approximately $200 \Omega$, and reducing the noise gain to 6 (illustrated in Figure 9). While the output in this configuration will feature improved noise performance, it is somewhat less stable and may suffer from ringing. The compensation capacitance should be increased to 7 pF to maintain stability at this reduced gain.

Figure 8. Unipolar Output Buffered 0 to -10.24 V

## Bipolar Inverting Configuration

Figure 9 illustrates the implementation of $\mathrm{a}+5.12 \mathrm{~V}$ to -5.12 V bipolar range, achieved by connecting the bipolar offset current, $\mathrm{I}_{\mathrm{BPO}}$, to the summing junction of the external amplifier. Note that since the amplifier is providing an inversion, the full-scale output voltage is -5.12 V , while the bipolar offset voltage (all bits OFF ) is +5.12 V at the amplifier output.


Figure 9. Bipolar Output Buffered $\pm 5.12 \mathrm{~V}$

## Noninverting Configuration

If a positive full-scale output voltage is required, it can be implemented using the AD568 in the unbuffered voltage output mode followed by the AD840 in a noninverting configuration (Figure 10). The noise gain of this topology is 10, requiring only 5 pF across the feedback resistor to optimize settling.


Figure 10. Unipolar Output Buffered 0 to +10.24 V

## Guidelines for Using the AD568

The designer who seeks to combine high speed with high precision faces a challenging design environment. Where tens of milliamperes are involved, fractions of an ohm of misplaced impedance can generate several LSBs of error. Increasing bandwidths make formerly negligible parasitic capacitances and inductances significant. As system performance reaches and exceeds that of the measurement equipment, time-honored test methods may no longer be trustworthy. The DAC's placement on the boundary between the analog and digital domains introduces additional concerns. Proper RF techniques must be used in board design, device selection, supply bypassing, grounding, and measurement if optimal performance is to be realized. The AD568 has been configured to be relatively easy to use, even in some of the more treacherous applications. The device characteristics shown in this datasheet are readily achievable if proper attention is paid to the details. Since a solid understanding of the circuit involved is one of the designer's best weapons against the difficulties of RF design, the following sections provide illustrations, explanations, examples, and suggestions to facilitate successful design with the AD568.

## Current Output vs. Voltage Output

As indicated in Figures 3 through 10, the AD568 has been designed to operate in several different modes depending on the external circuit configuration. While these modes may be categorized by many different schemes, one of the most important distinctions to be made is whether the DAC is to be used to generate an output voltage or an output current. In the current output mode, the DAC output (Pin 20) is tied to some type of summing junction, and the current flowing from the DAC into this summing junction is sensed (e.g., Figures 8 and 9). In this mode, the DAC output scale is insensitive to whether the load resistor, $\mathrm{R}_{\mathrm{L}}$, is shorted (Pin 19 connected to Pin 20), or grounded
(Pin 19 connected to Pin 18). However, this does affect the output impedance of the DAC current and may have a significant impact on the noise gain of the external circuitry. In the voltage output mode, the DAC's output current flows through its own internal impedance (perhaps in parallel with an external impedance) to generate a voltage, as in Figures 3, 4, 5, and 10. In this case, the DAC output scale is directly dependent on the load impedance. The temperature coefficient of the AD568's internal reference is trimmed in such a way that the drift of the DAC output in the voltage output mode is centered on zero. The current output of the DAC will have an additional drift factor corresponding to the absolute temperature coefficient of the internal thin-film resistors. This additional drift may be removed by judicious placement of the $1 \mathrm{k} \Omega$ span resistor in the signal path. For example, in Figures 8 and 9, the current flowing from the DAC into the summing junction could suffer from as much as $150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of thermal drift. However, since this current flows through the internal span resistor (Pins 15 and 16) which has a temperature coefficient that matches the DAC ladder resistors, this drift factor is compensated and the buffered voltage at the amplifier output will be within specified limits for the voltage output mode.

## Output Voltage Compliance

The AD568 has a typical output compliance range of +1.2 V to -2.0 V (with respect to the LCOM Pin). The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, as shown in Figure 11, there is an equivalent output impedance of $200 \Omega$ in parallel with 15 pF at the output terminal which produces an equivalent error current if the voltage deviates from the ladder common. This is a linear effect which does not change with input code. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown resulting in nonlinear performance. The positive compliance limit is not affected by the positive power supply, but is a function of output current and the logic threshold voltage at $\mathrm{V}_{\mathrm{TH}}$, Pin 13.


Figure 11. Equivalent Output

## Digital Input Considerations

The AD568 uses a standard positive true straight binary code for unipolar outputs (all 1s full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all $0 s$ on the inputs, the output will go to negative full scale; with 111 . . 11, the output will go to positive full scale less 1LSB; and with $100 \ldots 00$ (only the MSB on), the output will go to zero.
The threshold of the digital inputs is set at 1.4 V and does not vary with supply voltage. This is provided by a bandgap reference generator, which requires approximately 3 mA of bias current achieved by tying $\mathrm{R}_{\mathrm{TH}}$ to any $+\mathrm{V}_{\mathrm{L}}$ supply where

$$
\mathrm{R}_{\mathrm{TH}}=\left(\frac{+\mathrm{V}_{\mathrm{L}}-1.4 \mathrm{~V}}{3 \mathrm{~mA}}\right)
$$

The input lines operate with small input currents to easily achieve interface with unbuffered CMOS logic. The digital input signals to the DAC should be isolated from the analog output as much as possible. To minimize undershoot, ringing, and possible digital feedthrough noise, the interconnect distances to the DAC inputs should be kept as short as possible. Termination resistors may improve performance if the digital lines become too long. The digital input should be free from large glitches and ringing and have maximum $10 \%$ to $90 \%$ rise and fall times of 5 ns . Figure 12 shows the equivalent digital input circuit of the AD568.


BIT 1 DRIVES 4 OF THESE CELLS IN PARALLEL.
BIT 2 DRIVES 2 CELLS.
BITS 3-12 DRIVE SINGLE CELLS.
Figure 12. Equivalent Digital Input
Due to the high-speed nature of the AD568, it is recommended that high-speed logic families such as Schottky TTL, high-speed CMOS, or the new lines of FAST* TTL be used exclusively. Table I shows how DAC performance can vary depending on the driving logic used. As this table indicates, STTL, HCMOS, and FAST represent the most viable families for driving the AD568.

DAC PERFORMANCE VS. DRIVE LOGIC ${ }^{1}$

| Logic <br> Family | $\begin{aligned} & 10-90 \% \\ & \text { DAC } \\ & \text { Rise Time }^{2} \end{aligned}$ | DACSETTLING TIME2,3 |  |  | Glitch ${ }^{4}$ <br> Impulse | Maximum <br> Glitch <br> Excursion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1\% | 0.1\% | 0.025\% |  |  |
| TTL | 11ns | 18ns | 34ns | 50ns | 2.5 nV -s | 240 mV |
| LSTTL | 11 ns | 28ns | 46ns | 80 ns | 950 pV -s | 160 mV |
| STTL | 9.5 ns | 16ns | 33ns | 50 ns | 850 pV -s | 150 mV |
| HCMOS | 11 ns | 24ns | 38ns | 50ns | 350 pV -s | 115 mV |
| FAST* | 12ns | 16ns | 36ns | 42ns | 1.0 nV -s | 250 mV |

${ }^{\text {' }}$ All values typical, taken in test fixture diagrammed in Figure 13.
${ }^{2}$ Measurements are made for a IV full-scale step into $100 \Omega \mathrm{DAC}$ load resistance.
${ }^{3}$ Settling time is measured from the time the digital input crosses the threshold voltage ( 1.4 V ) to when the output is within the specified range of its final value.
${ }^{4}$ The worst case glitch impulse, measured on the major carry. DAC full scale is IV.
Table I.
The variations in settling times can be attributed to differences in the rise time and current driving capabilities of the various families. Differences in the glitch impulse are predominantly dependent upon the variation in data skew. Variations in these specs occur not only between logic families, but also between different gates and latches within the same family. When selecting a gate to drive the AD568 logic input, pay particular attention to the propagation delay time specs: $\mathrm{t}_{\text {PLH }}$ and $\mathrm{t}_{\text {PHL }}$. Selecting the smallest delays possible will help to minimize the settling time, while selection of gates where $t_{\text {PLH }}$ and $t_{\text {PHL }}$ are closely matched to one another will minimize the glitch impulse resulting from data skew. Of the common latches, the 74374 octal flip-flop provides the best performance in this area for many of the logic families mentioned above.

[^19]

Figure 13. Test Setup for Glitch Impulse and Settling Time Measurements

## Settling Time Considerations

As can be seen from Table I and the specifications page, the settling time of the AD568 is application dependent. The fastest settling is achieved in the current-output mode, since the voltageoutput mode requires the output capacitance to be charged to the appropriate voltage. The DAC's relatively large output current helps to minimize this effect, but settling-time sensitive applications should avoid any unnecessary parasitic capacitance at the output node of voltage output configurations. Direct measurement of the fine scale DAC settling time, even in the voltage output mode, is extremely tricky: analog scope front ends are generally incapable of recovering from overdrive quickly enough to give an accurate settling representation. The plot shown in Figure 14 was obtained using Data Precision's 640 16-bit sampling head, which features the quick overdrive recovery characteristic of sampling approaches combined with high accuracy and relatively small thermal tail.


Figure 14. Zero to Full-Scale Settling

## Glitch Considerations

In many high-speed DAC applications, glitch performance is a critical specification. In a conventional DAC architecture such as the AD568 there are two basic glitch mechanisms: data skew and digital feedthrough. A thorough understanding of these sources can help the user to minimize glitch in any application.
DIGITAL FEEDTHROUGH - As with any converter product, a high-speed digital-to-analog converter is forced to exist on the frontier between the noisy environment of high-speed digital logic and the sensitive analog domain. The problems of this interfacing are particularly acute when demands of high speed (greater than 10 MHz switching times) and high precision ( 12 bits or more) are combined. No amount of design effort can perfectly isolate the analog portions of a DAC from the spectral components of a digital input signal with a 2 ns risetime. Inevitably, once this digital signal is brought onto the chip, some of its higher frequency components will find their way to the sensitive analog nodes, producing a digital feedthrough glitch. To minimize the exposure to this effect, the AD568 has intentionally omitted the on-board latches that have been included in many slower DACs. This not only reduces the overall level of digital activity on chip, it also avoids bringing a latch clock pulse on board, whose opposite edge inevitably produces a substantial glitch, even when the DAC is not supposed to be changing codes. Another path for digital noise to find its way onto a converter chip is through the reference input pin. The completely internal reference featured in the AD568 eliminates this noise input, providing a greater degree of signal integrity in the analog portions of the chip.
DATA SKEW - The AD568, like many of its slower predecessors, essentially uses each digital input line to switch a separate, weighted current to either the output (IOUT) or some other node (ANALOG COM). If the input bits are not changed simultaneously, or if the different DAC bits switch at different speeds, then the DAC output current will momentarily take on some incorrect value. This effect is particularly troublesome at the "carry points", where the DAC output is to change by only one LSB, but several of the larger current sources must be switched to realize this change. Data skew can allow the DAC output to move a substantial amount towards full scale or zero (depending upon the direction of the skew) when only a small transition is desired. Great care was taken in the design and layout of the AD568 to ensure that switching times of the DAC switches are symmetrical and that the length of the input data lines are short and well matched. The glitch-sensitive user should be equally diligent about minimizing the data skew at the AD568's inputs, particularly for the 4 or 5 most significant bits. This can be achieved by using the proper logic family and gate to drive the DAC, and keeping the interconnect lines between the logic outputs and the DAC inputs as short and as well matched as possible, particularly for the most significant bits. The top 6 bits should be driven from the same latch chip if latches are used.

## Glitch Reduction Schemes

BIT-DESKEWING - Even carefully laid-out boards using the proper driving logic may suffer from some degree of data-skew induced glitch. One common approach to reducing this effect is to add some appropriate capacitance (usually several pF ) to each of the 2 or 3 most significant bits. The exact value of each capacitor for a given application should be determined experimentally, as it will be dependent on circuit board layout and the type of driving logic used. Table II presents a few examples of how the glitch impulse may be reduced through passive deskewing.

BIT DELAY GLITCH REDUCTION EXAMPLES ${ }^{1}$

| Logic <br> Family | Gate | Uncompen- <br> sated Glitch | Compensation <br> Used | Compen- <br> sated Glitch |
| :--- | :--- | :--- | :--- | :--- |
| HCMOS | 74157 | $350 \mathrm{pV}-\mathrm{s}$ | $\mathrm{C} 2=5 \mathrm{pF}$ | $250 \mathrm{pV}-\mathrm{s}$ |
| STTL | 74158 | $850 \mathrm{pV}-\mathrm{s}$ | $\mathrm{R} 1=50 \Omega, \mathrm{C} 1=7 \mathrm{pF}$ | $600 \mathrm{pV}-\mathrm{s}$ |

NOTE
${ }^{1}$ Measurements were made using a modified version of the fixture shown in Figure 13, with resistors and capacitors placed as shown in Figure 15. Resistance and capacitance values were set to zero except as noted.

## Table II.

As Figure 15 indicates, in some cases it may prove useful to place a few hundred ohms of series resistance in the input line to enhance the delay effect. This approach also helps to reduce some of the digital feedthrough glitch, as the higher frequency spectral components are being filtered out of the most significant bits' digital inputs.


Figure 15. R-C Bit Deskewing Scheme
THRESHOLD SHIFT - It is also possible to reduce the data skew by shifting the level of logic voltage threshold, $\mathrm{V}_{\mathrm{TH}}$ (Pin 13). This can be readily accomplished by inserting some resistance between the THRESHOLD COM pin (Pin 14) and ground, as in Figure 16. To generate threshold voltages below 1.4V, Pin 13 may be directly driven with a voltage source, leaving Pin 14 tied to the ground plane. As Note 2 in Table III indicates, lowering the threshold voltage may reduce output voltage compliance below the specified limits, which may be of concern in an unbuffered voltage output topology.


Figure 16. Positive Threshold Voltage Shift
Table III shows the glitch reduction achieved by shifting the threshold voltage for HCMOS, STTL, and FAST logic.

THRESHOLD SHIFT FOR GLITCH IMPROVEMENT ${ }^{1}$

| Logic <br> Family | Gate | Uncompen- <br> sated Glitch | Modified <br> Threshold |
| :--- | :--- | :--- | :--- | :--- |
| ${ }^{2}$ |  |  |  | | Resulting |
| :--- |
| Glitch |

## NOTES

${ }^{1}$ Measurements made on a modified version of the circuit shown in Figure 13, with a 1 V full scale.
${ }^{2}$ Use care in any scheme that lowers the threshold voltage since the output voltage compliance of the DAC is sensitive to this voltage. If the DAC is to be operated in the voltage output mode, it is strongly suggested that the threshold voltage be set at least 200 mV above the output voltage full scale.

## Table III.

## Deglitching

Some applications may prove so sensitive to glitch impulse that reduction of glitch impulse by an order of magnitude or more is required. In order to realize glitch impulses this low, some sort of sample-and-hold amplifier (SHA)-based deglitching scheme must be used.
There are high-speed SHAs available with specifications sufficient to deglitch the AD568, however most are hybrid in design at costs which can be prohibitive. A high performance, low cost alternative shown in Figure 17 is a discrete SHA utilizing a high-speed monolithic op amp and high-speed DMOS FET switches.
This SHA circuit uses the inverting integrator architecture. The AD841 operational amplifier used ( 300 MHz gain bandwidth product) is fabricated on the same high-speed process as the AD568. The time constant formed by the $200 \Omega$ resistor and the 100 pF capacitor determines the acquisition time and also band limits the output signal to eliminate slew induced distortion.
A discrete drive circuit is used to achieve the best performance from the SD5000 quad DMOS switch. This switch driving cell is composed of MPS571 RF npn transistors and an MC10124 TTL to ECL translator. Using this technique provides both high speed and highly symmetrical drive signals for the SD5000 switches. The switches are arranged in a single-throw double-pole (SPDT) configuration. The 360 pF "flyback" capacitor is switched to the op amp summing junction during the hold mode to keep switching transients from feeding to the output. This capacitor is grounded during sample mode to minimize its effect on acquisition time.
Circuit layout for a high speed SHA is almost as critical as the design itself. Figure 17 shows a recommended layout of the deglitching cell for a double sided printed circuit board. The layout is very compact with care taken that all critical signal paths are short.


Figure 17. High Performance Deglitcher

## Grounding Rules

The AD568 brings out separate reference, output, and digital power grounds. This allows for optimum management of signal ground currents for low noise and high-speed settling performance. The separate ground returns are provided to minimize changes in current flow in the analog signal paths. In this way, logic return currents are not summed into the same return path with the analog signals.
It is important to understand which supply and signal currents are flowing in which grounds so that they may be returned to the proper power supply in the best possible way.
The majority of the current that flows into the $\mathrm{V}_{\mathrm{CC}}$ supply (Pin 24) flows out (depending on the DAC input code) either the ANALOG COMMON (Pin 18), the LADDER COMMON (Pin 17), and/or IOUT (Pin 20).
The current in the LADDER COMMON is configured to be code independent when the output current is being summed into a virtual ground. If $\mathrm{I}_{\text {OUT }}$ is operated into its own output impedance (or in any unbuffered voltage output mode) the current in LADDER COMMON will become partially code dependent.
The current in the ANALOG COMMON (Pin 18) is an approximate complement of the current in $\mathrm{I}_{\mathrm{OUT}}$, i.e., zero when the DAC is at full scale and approximately 10 mA at zero input code.
A relatively constant current (not code dependent) flows out the REFERENCE COMMON (Pin 23).
The current flowing out of the $\mathrm{V}_{\mathrm{EE}}$ supply (Pin 22) comes from a combination of reference ground and BIPOLAR OFFSET (Pin 21). The plus and minus 15 V supplies are decoupled to the REFERENCE COMMON.
The ground side of the load resistor $\mathrm{R}_{\mathrm{L}}$, ANALOG COMMON and LADDER COMMON should be tied together as close to the package pins as possible. The analog output voltage is then referred to this node and thus it becomes the "high quality" ground for the AD568. The REFERENCE COMMON (and Bipolar offset when not used), should also be connected to this node.

All of the current that flows into the $\mathrm{V}_{\mathrm{TH}}$ terminal (Pin 13) from the resistor tied to the 5 V logic supply (or other convenient positive supply) flows out the THRESHOLD COMMON (Pin 14). This ground pin should be returned directly to the digital ground plane on its own individual line.
The +5 V logic supply should be decoupled to the THRESHOLD COMMON.

Because the $\mathrm{V}_{\text {TH }}$ pin is connected directly to the DAC switches it should be decoupled to the analog output signal common.
In order to preserve proper operation of the DAC switches, the digital and analog grounds need to eventually be tied together. This connection between the ground planes should be made within $1 / 2^{\prime \prime}$ of the DAC.

## The Use of Ground and Power Planes

If used properly, ground planes can perform a myriad of functions on high-speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from one another, with the analog ground plane covering analog signal traces and the digital ground plane confined to areas covering digital interconnect.

The two ground planes should be connected at or near the DAC. Care should be taken to insure that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC and any clock lines. On the analog side, this includes the DAC output signal as well as the supply feeders. The use of wide runs or planes in the routing of power lines is also recommended. This serves the dual function of providing a low series impedance power supply to the part as well as providing some "free" capacitive decoupling to the appropriate ground plane. Figure 18 illustrates the PC board used for the circuit shown in Figure 13. This design was constructed on a simple two-layer board and illustrates many of the points discussed above. If more layers of interconnect are available, even better results are possible.

## Using The Right Bypass Capacitors

Probably the most important external components associated with any high-speed design are the capacitors used to bypass the power supplies. Both selection and placement of these capacitors can be critical and, to a large extent, dependent upon the specifics of the system configurations. The dominant consideration in selection of bypass capacitors for the AD568 is minimization of series resistance and inductance. Many capacitors will begin to look inductive at 20 MHz and above, the very frequencies we are most interested in bypassing. Ceramic and film-type capacitors generally feature lower series inductance than tantalum or electrolytic types. A few general rules are of universal use when approaching the problem of bypassing:
Bypass capacitors should be installed on the printed circuit board with the shortest possible leads consistent with reliable construction. This helps to minimize series inductance in the leads. Chip capacitors are optimal in this respect.
Some series inductance between the DAC supply pins and the power supply plane often helps to filter out high-frequency power supply noise. This inductance can be generated using a small ferrite bead.


Figure 18. Printed Circuit Board Layout

## High-Speed Interconnect and Routing

It is essential that care be taken in the signal and power ground circuits to avoid inducing extraneous voltage drops in the signal ground paths. It is suggested that all connections be short and direct, and as physically close to the package as possible, so that the length of any conduction path shared by external components will be minimized. When runs exceed an inch or so in length, some type of termination resistor may be required. The necessity and value of this resistor will be dependent upon the logic family used.
For maximum ac performance, the DAC should be mounted directly to the circuit board; sockets should not be used as they introduce unwanted capacitive coupling between adjacent pins of the device.

## Applications

## $1 \mu \mathrm{~s}, 12$-BIT SUCCESSIVE APPROXIMATION A/D CONVERTER

The AD568's unique combination of high speed and true 12-bit accuracy can be used to construct a 12-bit SAR-type A/D converter with a sub- $\mu$ s conversion time. Figure 19 shows the configuration used for this application. A negative analog input voltage is converted into current and brought into a summing junction
with the DAC current. This summing junction is bidirectionally clamped with two Shottky diodes to limit its voltage excursion from ground. This voltage is differentially amplified and passed to a high-speed comparator. The comparator output is latched and fed back to the successive approximation register, which is then clocked to generate the next set of codes for the DAC.

## Circuit Details

Figure 20 shows an approximate timing budget for the $A / D$ converter. If 12 cycles are to be completed in $1 \mu \mathrm{~s}$, approximately 80 ns is allowed for each cycle. Since the Shottky diodes clamp the voltage of the summing junction, the DAC settling time approaches the current-settling value of 35 ns , and hence uses up less than half the timing budget.
To maintain simplicity, a simple clock is used that runs at a constant rate throughout the conversion, with a duty cycle of approximately $90 \%$. If absolute speed is worth the additional complexity, the clock frequency can be increased as the conversion progresses since the DAC must settle from increasingly smaller steps.
When seeking a cycle time of less than 100 ns , the delays generated by the older generation SAR registers become problematic.
Newer, higher speed SAR logic chips are becoming available in the classic 2504 pinout that cuts the logic overhead in half. One example of this is Zyrel's ZR2504.
Finding a comparator capable of keeping up with this DAC arrangement is fairly difficult: it must respond to an overdrive of $250 \mu \mathrm{~V}$ ( 1 LSB ) in less than 25 ns . Since no inexpensive com-
parator exists with these specs, special arrangements must be made. The LT1016 comparator provides relatively quick response, but requires at least 5 mV of overdrive to maintain this speed. A discrete preamplifier may be used to amplify the summing junction voltage to sufficiently overdrive the comparator. Care must be exercised in the layout of the preamp/comparator block to avoid introducing comparator instability with the preamp's additional gain.


Figure 20. Typical Clock Cycle for a $1 \mu \mathrm{~s}$ SAR A/D Converter

## AD568

## HIGH-SPEED MULTIPLYING DAC

A powerful use for the AD568 is found in multiplying applications, where the DAC controls the amplitude of a high-speed signal. Specifically, using the AD568 as the control voltage input signal for the AD539 60 MHz analog multiplier and AD5539 wide-band op amp, a high-speed multiplying DAC can be built.

In the application shown in Figure 21, the AD568 is used in a buffered voltage output mode to generate the input to the AD539's control channel. The speed of the AD568 allows oversampling of the control signal waveform voltage, thereby providing increased spectral purity of the amplitude envelope that modulates the analog input channels.

The AD568 is configured in the unbuffered unipolar output mode. The internal $200 \Omega$ load resistor creates the $0-1 \mathrm{~V}$ FS output signal, which is buffered and amplified to a $0-3 \mathrm{~V}$ range suitable for the control channel of the AD539.
A $500 \Omega$ input impedance exists at Pin 1, the input channel. To provide a buffer for the $0-1 \mathrm{~V}$ output signal from the AD568 looking into the impedance and to achieve the full-scale range, the AD841, high-speed, fast settling op amp is included. The gain of 3 is achieved with a $2 \mathrm{k} \Omega$ resistor configured in follower mode with a $1 \mathrm{k} \Omega$ pot and $500 \Omega$ resistor. A $20 \mathrm{k} \Omega$ pot with con-
nections to Pins 3, 4 and 12 is provided for offset trim.
The AD539 can accept two separate input signals, each with a nominal full-scale voltage range of $\pm 2 \mathrm{~V}$. Each signal can then be simultaneously controlled by the AD568 signal at the common input channel, $\mathrm{V}_{\mathbf{x}}$. The current outputs from the two signal channels, Pins 11 and 14, applied to the AD5539 in a subtracting configuration, provide the voltage output signal:

$$
\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{D}}{4096} \times \frac{\mathrm{V}_{\mathrm{Y} 1}-\mathrm{V}_{\mathrm{Y} 2}}{2 \mathrm{~V}} \quad(0 \leqslant \mathrm{D} \leqslant 4095)
$$

For applications where only a single channel is involved, channel $2, \mathrm{~V}_{\mathrm{Y} 2}$, is tied to ground. This provides:

$$
\mathrm{V}_{\mathrm{OUT}}=\frac{\mathrm{D}}{4096} \times \frac{\mathrm{V}_{\mathrm{Y} 1}}{2 \mathrm{~V}} \quad(0 \leqslant \mathrm{D} \leqslant 4095)
$$

Some AD539 circuit details: The control amplifier compensation capacitor for Pin 2, $\mathrm{C}_{\mathrm{C}}$, must have a minimum value of 3000 pF to provide circuit stability. For improved bandwidth and feedthrough, the feedthrough capacitor between Pins 1 and 2 should be $5-20 \%$ of $\mathrm{C}_{\mathrm{C}}$. A Schottky diode at Pin 2 can improve recovery time from small negative values of $\mathrm{V}_{\mathrm{x}}$. Lead lengths along the path of the high-speed signal from AD568 should be kept at a minimum.


Figure 21. Wideband Digitally Controlled Multiplier
AD569

## FEATURES

Guaranteed 16-Bit Monotonicity Monolithic BiMOS II Construction $\pm 0.01 \%$ Typical Nonlinearity 8- and 16-Bit Bus Compatibility $3 \mu$ s Settling to $\mathbf{1 6 - B i t s}$
Low Drift
Low Power
Low Noise

## APPLICATIONS

## Robotics

Closed-Loop Positioning
High-Resolution ADCs
Microprocessor-Based Process Control
MIL-STD-883 Compliant Versions Available

## PRODUCT DESCRIPTION

The AD569 is a monolithic 16-bit digital-to-analog converter (DAC) manufactured in Analog Devices' BiMOS II process. BiMOS II allows the fabrication of low power CMOS logic functions on the same chip as high precision bipolar linear circuitry. The AD569 chip includes two resistor strings, selector switches, decoding logic, buffer amplifiers, and double-buffered input latches.
The AD569's voltage-segmented architecture insures 16-bit monotonicity over time and temperature. Integral nonlinearity is maintained at $\pm 0.01 \%$, while differential nonlinearity is $\pm 0.0004 \%$. The on-chip, high-speed buffer amplifiers provide a voltage output settling time of $3 \mu$ s to within $\pm 0.001 \%$ for a full-scale step.
The reference input voltage which determines the output range can be either unipolar or bipolar. Nominal reference range is $\pm 5 \mathrm{~V}$ and separate reference force and sense connections are provided for high accuracy applications. The AD569 can operate with an ac reference in multiplying applications.
Data may be loaded into the AD569's input latches from 8- and 16 -bit buses. The double-buffered structure simplifies 8 -bit bus interfacing and allows multiple DACs to be loaded asynchronously and updated simultaneously. Four TTL/LSTTL/5V CMOScompatible signals control the latches: $\overline{\mathrm{CS}}, \overline{\mathrm{LBE}}, \overline{\mathrm{HBE}}$, and $\overline{\text { LDAC. }}$
The AD569 is available in five grades: J and K versions are specified from 0 to $+70^{\circ} \mathrm{C}$ and are packaged in a 28 -pin plastic DIP and 28-pin PLCC package; AD and BD versions are specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and are packaged in a 28 -pin ceramic DIP. The SD version, also in a 28 -pin ceramic DIP, is specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. Monotonicity to 16 bits is insured by the AD569's voltagesegmented architecture.
2. The output range is ratiometric to an external reference or ac signal. Gain error and gain drift of the AD569 are negligible.
3. The AD569's versatile data input structure allows loading from 8 - and 16 -bit buses.
4. The on-chip output buffer amplifier can supply $\pm 5 \mathrm{~V}$ into a $1 \mathrm{k} \Omega$ load, and can drive capacitive loads of up to 1000 pF .
5. Kelvin connections to the reference inputs preserve the gain and offset accuracy of the transfer function in the presence of wiring resistances and ground currents.
6. The AD569 is available in versions compliant with MIL-STD883. Refer to the Analog Devices Military Products Databook or current AD569/883B data sheet for detailed specifications.


| Model <br> Parameter | AD569JN/JP/AD |  |  | AD569KN/KP/BD |  |  | AD569SD |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| RESOLUTION |  |  | 16 |  |  | 16 |  |  | 16 | Bits |
| LOGICINPUTS |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ (Logic " ${ }^{\text {" }}$ ) | 2.0 |  | 5.5 | 2.0 |  | 5.5 | 2.0 |  | 5.5 | Volts |
| $V_{\text {IL }}$ (Logic "0") | 0 |  | 0.8 | 0 |  | 0.8 | 0 |  | 0.8 | Volts |
| $\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}\right)$ |  |  | 10 |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}\right)$ |  |  | 10 |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  |  |  |  |  |
| CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Integral Nonlinearity |  | $\pm 0.02$ | $\pm 0.04$ |  | $\pm 0.01$ | $\pm 0.024$ |  |  | $\pm 0.04$ | \% FSR ${ }^{1}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  | $\pm 0.02$ | $\pm 0.04$ |  | $\pm 0.020$ | $\pm 0.024$ |  |  | $\pm 0.04$ | \%FSR |
| Differential Nonlinearity |  | $\pm 1 / 2$ | $\pm 1$ |  | $\pm 1 / 4$ | $\pm 1 / 2$ |  |  | $\pm 1$ | LSB |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  | $\pm 1 / 2$ | $\pm 1$ |  | $\pm 1 / 2$ | $\pm 1$ |  |  | $\pm 1$ | LSB |
| Unipolar Offset ${ }^{2}$ |  |  | $\pm 500$ |  |  | $\pm 350$ |  |  | $\pm 500$ | $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  | $\pm 750$ |  |  | $\pm 450$ |  |  | $\pm 750$ | $\mu \mathrm{V}$ |
| Bipolar Offset ${ }^{2}$ |  |  | $\pm 500$ |  |  | $\pm 350$ |  |  | $\pm 500$ | $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  | $\pm 750$ |  |  | $\pm 450$ |  |  | $\pm 750$ | $\mu \mathrm{V}$ |
| Full Scale Error ${ }^{2}$ |  |  | $\pm 350$ |  |  | $\pm 350$ |  |  | $\pm 350$ | $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  | $\pm 750$ |  |  | $\pm 750$ |  |  | $\pm 750$ | $\mu \mathrm{V}$ |
| Bipolar Zero ${ }^{2}$ |  |  | $\pm 0.04$ |  |  | $\pm 0.024$ |  |  | $\pm 0.04$ | \%FSR |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |  |  | $\pm 0.04$ |  |  | $\pm 0.024$ |  |  | $\pm 0.04$ | \%FSR |
| REFERENCEINPUT |  |  |  |  |  |  |  |  |  |  |
| $+\mathrm{V}_{\text {ReF }} \mathrm{Range}^{3}$ | -5 |  | +5 | -5 |  | +5 | -5 |  | +5 | Volts |
| - $\mathrm{V}_{\text {REF }}$ Range ${ }^{3}$ | -5 |  | +5 | -5 |  | +5 | -5 |  | +5 | Volts |
| Resistance | 15 | 20 | 25 | 15 | 20 | 25 | 15 | 20 | 25 | k $\Omega^{4}$ |
| OUTPUTCHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Voltage | -5 |  | +5 | -5 |  | +5 | -5 |  | +5 | Volts |
| Capacitive Load |  |  | 1000 |  |  | 1000 |  |  | 1000 | pF |
| Resistive Load | 1 |  |  | 1 |  |  | 1 |  |  | k $\Omega$ |
| Short Circuit Current |  | 10 |  |  | 10 |  |  | 10 |  | mA |
| POWER SUPPLIES |  |  |  |  |  |  |  |  |  |  |
| Voltage |  |  |  |  |  |  |  |  |  |  |
| $+V_{s}$ | +10.8 | +12 | +13.2 | +10.8 | + 12 | +13.2 | +10.8 | + 12 | +13.2 | Volts |
| - $\mathrm{V}_{\mathrm{s}}$ | -10.8 | -12 | -13.2 | -10.8 | -12 | -13.2 | -10.8 | -12 | -13.2 | Volts |
| Current |  |  |  |  |  |  |  |  |  |  |
| $+\mathrm{I}_{5}$ |  | +9 | +13 |  | +9 | +13 |  | +9 | +13 | mA |
| - Is |  | -9 | -13 |  | -9 | -13 |  | -9 | -13 | mA |
| Power Supply Sensitivity ${ }^{5}$ |  |  |  |  |  |  |  |  |  |  |
| $+10.8 \mathrm{~V} \leq+\mathrm{V}_{\mathrm{S}} \leq+13.2 \mathrm{~V}$ |  | $\pm 0.5$ | $\pm 2$ |  | $\pm 0.5$ | $\pm 2$ |  | $\pm 0.5$ | $\pm 2$ | ppm/\% |
| $-10.8 \mathrm{~V} \geq-\mathrm{V}_{s} \geq-13.2 \mathrm{~V}$ |  | $\pm 1$ | $\pm 3$ |  | $\pm 1$ | $\pm 3$ |  | $\pm 1$ | $\pm 3$ | ppm/\% |
| TEMPERATURERANGE |  |  |  |  |  |  |  |  |  |  |
| Specified |  |  |  |  |  |  |  |  |  |  |
| JN, KN, JP, KP | 0 |  | + 70 | 0 |  | +70 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| AD, BD | -25 |  | +85 | -25 |  | +85 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| SD |  |  |  |  |  |  | -55 |  | $+125$ | ${ }^{\circ} \mathrm{C}$ |
| Storage |  |  |  |  |  |  |  |  |  |  |
| JN, KN, JP, KP | -65 |  | +150 | -65 |  | + 150 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| AD, BD, SD | -65 |  | +150 | -65 |  | +150 | -65 |  | $+150$ | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ FSR stands for Full-Scale Range, and is 10 V for a -5 to +5 V span.
${ }^{2}$ Refer to Definitions section.
${ }^{3}$ For operation with supplies other than $\pm 12 \mathrm{~V}$, refer to the Power Supply and Reference Voltage Range Section.
${ }^{4}$ Measured between $+V_{\text {REF }}$ Force and $-V_{\text {REF }}$ Force.
${ }^{5}$ Sensitivity of Full-Scale Error due to changes in $+\mathrm{V}_{s}$ and sensitivity of Offset to changes in $-V_{s}$.
Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All $\min$ and $\max$ specifications are guaranteed, although only those shown in boldface are tested on all production units.

## AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance Only and are not subject to test.
$+V_{S}=+12 V_{;}-V_{S}=-12 V_{;}+V_{R E F}=+5 V_{;}-V_{R E F}=-5 V$ except where stated.

| Parameter | Limit | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| Output Voltage Settling (Time to $\pm 0.001 \%$ FS For FS Step) | 5 | $\mu s$ max | No Load Applied <br> (DAC output measured from falling edge of $\overline{\text { LDAC. }}$.) <br> $V_{\text {Out }}$ Load $=1 \mathrm{k} \Omega, C_{\text {LOAD }}=1000 \mathrm{pF}$. <br> (DAC output measured from falling edge of $\overline{\mathrm{LDAC}}$.) |
|  | 3 | $\mu \mathrm{styp}$ |  |
|  | 6 | $\mu s$ max |  |
|  | 4 | $\mu \mathrm{styp}$ |  |
| Digital-to-Analog Glitch Impulse | 500 | nV-sectyp | Measured with $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$. DAC registers alternatively loaded with input codes of $\mathbf{8 0 0 0} \mathbf{H}$ and $0 \mathrm{FFF}_{\mathbf{H}}$ (worst-case |
| Multiplying Feedthrough | -100 | dB max | $\begin{aligned} & +V_{\mathrm{REF}}=1 \mathrm{~V} \text { rms } 10 \mathrm{kHz} \text { sine wave, }, \\ & -V_{\mathrm{REF}}=0 \mathrm{~V} \end{aligned}$ |
| Output Noise Voltage Density ( $1 \mathrm{kHz}-1 \mathrm{MHz}$ ) | 40 | nV/ $\sqrt{\mathrm{Hz}}$ typ | Measured between $\mathrm{V}_{\text {OUT }}$ and $-\mathrm{V}_{\text {REF }}$ |

## TMING CHARACTERISTICS $\left(+v_{S}=+12 V,-V_{S}=-12 V, v_{H}=2.4 V, V_{K}=0.4 V, T_{\min }\right.$ to $\left.T_{\max }\right)$

| Parameter | Limit | Units | Test Conditions/Comments |  |
| :---: | :---: | :---: | :---: | :---: |
| Case $\mathrm{A}^{1}$ |  |  | 150ns Pulse on $\overline{\text { HBE }}, \overline{\text { LBE }}$, and $\overline{\text { LDAC }}$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{HS}}=140 \mathrm{~ns}$ min, $\mathrm{T}_{\mathrm{HH}}=10 \mathrm{~ns}$ min |  |
| $t_{\text {wc }}$ | 120 | ns min | $\overline{\text { CS }}$ Pulse Width |  |
| $\mathrm{t}_{\text {sc }}$ | 60 | ns min | $\overline{\text { CS }}$ Data Setup Time |  |
| $\mathrm{t}_{\mathrm{HC}}$ | 20 | ns min | CS Data Hold Time |  |
| Case $\mathrm{B}^{2}$ |  |  | None |  |
| $\mathrm{twB}^{\text {m }}$ | 70 | ns min | $\overline{\text { HBE }}, \overline{\text { LBE }}$ Pulse Width |  |
| $\mathrm{t}_{\text {SB }}$ | 80 | ns min | $\overline{\text { HBE }}$, LBE Data Setup Time |  |
| $\mathrm{t}_{\mathrm{HB}}$ | 20 | ns min | $\overline{\text { HBE, }}$ LBE Data Hold Time |  |
| $\mathrm{t}_{\text {SCS }}$ | 120 | ns min | $\overline{\mathrm{CS}}$ Setup Time |  |
| $\mathrm{t}_{\mathrm{HCS}}$ | 10 | ns min | $\overline{\text { CS }}$ Hold Time |  |
| $t_{\text {wD }}$ | 120 | ns min | LDAC Pulse Width |  |
| Case $\mathrm{C}^{3}$ |  |  | None |  |
| $\mathrm{t}_{\text {WB }}$ | 120 | $n s$ min | $\overline{\text { HBE }}$, $\overline{\text { LBE }}$ Pulse Width |  |
| $\mathrm{t}_{\text {SB }}$ | 80 | ns min | HBE, LBE Data Setup Time |  |
| $\mathrm{t}_{\mathrm{HB}}$ | 20 | ns min | HBE, $\overline{\text { LBE }}$ Data Hold Time |  |
| $\mathrm{t}_{\text {SCS }}$ | 120 | ns min | $\overline{\text { CS }}$ Setup Time | $\overline{\text { BEE }}+\overline{L E E}$ |
| $\mathrm{t}_{\mathrm{HCS}}$ | 10 | $n \mathrm{nmin}$ | $\overline{\text { CS }}$ Hold Time |  |
| NOTES |  |  |  | $\overline{\text { LDAC }}$ |
| ${ }^{1}$ Write strobe applied to $\overline{\mathrm{CS}}$ as shown in Figure 20a. Address decoding defines which register(s) data is strobed into(see Figure 1). |  |  |  |  |
| ${ }^{2}$ Write strobe applied to $\overline{\mathrm{HBE}}$ and/or $\overline{\text { LBE }}$ as in Figure 19 or applied to $\overline{\text { LDAC }}$ |  |  |  | data |

separately. DAC base address applied to CS (see Figure 2a).
${ }^{3}$ Write strobe applied to $\overline{\mathrm{LDAC}}$ and either $\overline{\mathrm{HBE}}$ or $\overline{\mathrm{LBE}}$ for synchronous load of 16-bit DAC register with one of the 8-bit first-rank registers as shown in Figure 20b (see Figure 2b).


Figure 1. AD569 Timing Diagram-Case A


Figure 2b. AD569 Timing Diagram - Case C

```
ABSOLUTE MAXIMUM RATINGS*
( }\mp@subsup{\textrm{T}}{\textrm{A}}{}=+2\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ unless otherwise noted)
+ VS (Pin 1) to GND (Pin 18) . . . . . . . . . + 18V, -0.3V
- V (Pin 28) to GND (Pin 18) . . . . . . . . . - 18V, +0.3V
+ V (Pin 1) to - V V (Pin 28) . . . . . . . . . +26.4V, -0.3V
Digital Inputs
    (Pins 4-14, 19-27) to GND (Pin 18) . . . . . + + V , -0.3V
+ V REF Force (Pin 3) to + V VRF Sense (Pin 2) . . . . }\pm16.5
- V REF Force (Pin 15) to - V REF Sense (Pin 16) . . . }\pm16.5\textrm{V
\mp@subsup{V}{REF}{}}\mathrm{ Force (Pins 3, 15) to GND (Pin 18) . . . . . . . . . }\pm\mp@subsup{V}{S}{
\mp@subsup{V}{REF}{}}\mathrm{ Sense (Pins 2, 16) to GND (Pin 18) . . . . . . . . . + \V V
VOUT (Pin 17) . . . . . . . . . . . . Indefinite Short to GND
    Momentary Short to + V S, - V S
```

| Power Dissipation (Any Package) . . . . . . . . . . . 1000mW Operating Temperature Range <br> Commercial Plastic (JN, KN, JP, KP Versions) . 0 to $+70^{\circ} \mathrm{C}$ Industrial Ceramic (AD, BD Versions) . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Extended Ceramic (SD Versions) . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature Range (Soldering, 10secs) . . . . . $+300^{\circ} \mathrm{C}$ <br> *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Power Dissipation (Any Package) . . . . . . . . . . . 1000mW
Operating Temperature Range
Commercial Plastic (JN, KN, JP, KP Versions) . 0 to $+70^{\circ} \mathrm{C}$
Industrial Ceramic (AD, BD Versions) . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Extended Ceramic (SD Versions) . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 10secs) . . . . . $+300^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may
cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not
periods may affect device reliability.

## ESD SENSITIVITY

The AD569 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD569 has been classified as a Category A device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the
 foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.


ORDERING GUIDE

| Model ${ }^{1}$ | Integral Nonlinearity |  | Differential Nonlinearity |  | Temperature Range | Package Option ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $+25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {min }}-\mathrm{T}_{\text {max }}$ | $+25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {min }} \mathrm{T}_{\text {max }}$ |  |  |
| AD569JN | $\pm 0.04 \%$ | $\pm 0.04 \%$ | $\pm 1$ LSB | $\pm 1$ LSB | 0 to $+70^{\circ} \mathrm{C}$ | N-28 |
| AD569JP | $\pm 0.04 \%$ | $\pm 0.04 \%$ | $\pm 1$ LSB | $\pm 1$ LSB | 0 to $+70^{\circ} \mathrm{C}$ | P-28A |
| AD569KN | $\pm 0.024 \%$ | $\pm 0.024 \%$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1$ LSB | 0 to $+70^{\circ} \mathrm{C}$ | N-28 |
| AD569KP | $\pm 0.024 \%$ | $\pm 0.024 \%$ | $\pm 1 / 2$ LSB | $\pm 1$ LSB | 0 to $+70^{\circ} \mathrm{C}$ | P-28A |
| AD569AD | $\pm 0.04 \%$ | $\pm 0.04 \%$ | $\pm 1 \mathrm{LSB}$ | $\pm 1$ LSB | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | D-28 |
| AD569BD | $\pm 0.024 \%$ | $\pm 0.024 \%$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 1$ LSB | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | D-28 |
| AD569SD | $\pm 0.04 \%$ | $\pm 0.04 \%$ | $\pm 1$ LSB | $\pm 1$ LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | D-28 |

[^20]
## FUNCTIONAL DESCRIPTION

The AD569 consists of two resistor strings, each of which is divided into 256 equal segments (see Figure 3). The 8 MSBs of the digital input word select one of the 256 segments on the first string. The taps at the top and bottom of the selected segment are connected to the inputs of the two buffer amplifiers A1 and A2. These amplifiers exhibit extremely high CMRR and low bias current, and thus accurately preserve the voltages at the top and bottom of the segment. The buffered voltages from the segment endpoints are applied across the second resistor string, where the 8LSBs of the digital input word select one of the 256 taps. Output amplifier A3 buffers this voltage and delivers it to the output.
Buffer amplifiers A1 and A2 leap-frog up the first string to preserve monotonicity at the segment boundaries. For example, when increasing the digital code from $00 \mathrm{FF}_{\mathrm{H}}$ to $0100_{\mathrm{H}}$, (the first segment boundary), Al remains connected to the same tap on the first resistor, while A2 jumps over it and is connected to the tap which becomes the top of the next segment. This design guarantees monotonicity even if the amplifiers have offset voltages. In fact, amplifier offset only contributes to integral linearity error.

## CAUTION

It is generally considered good engineering practice to avoid inserting integrated circuits into powered-up sockets. This guideline is especially important with the AD569. An empty, powered-up socket configures external buffer amplifiers in an


Figure 3. AD569 Block Diagram
open-loop mode, forcing their outputs to be at the positive or negative rail. This condition may result in a large current surge between the reference force and sense terminals. This current surge may permanently damage the AD569.

## ANALOG CIRCUIT DETAILS

## Definitions

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal output (a straight line drawn from 0 to FS-1LSB) for any bit combination. The AD569's linearity is primarily limited by resistor uniformity in the first divider (upper byte of 16-bit input). The plot in Figure 4 shows the AD569's typical linearity error across the entire output range to be within $\pm 0.01 \%$ of full scale. At $25^{\circ} \mathrm{C}$ the maximum linearity error for the AD569JN, AD and SD grades is specified to be $\pm 0.04 \%$, and $\pm 0.024 \%$ for the KN and BD versions.


Figure 4. Typical Linearity

MONOTONICITY: A DAC is monotonic if the output either increases or remains constant for increasing digital inputs. All versions of the AD569 are monotonic over their full operating temperature range.
DIFFERENTIAL NONLINEARITY: DNL is the measure of the change in the analog output, normalized to full scale, associated with a 1LSB change in the digital input code. Monotonic behavior requires that the differential linearity error be less than 1LSB over the temperature range of interest. For example, for a $\pm 5 \mathrm{~V}$ output range, a change of 1LSB in digital input code should result in a $152 \mu \mathrm{~V}$ change in the analog output ( $1 \mathrm{LSB}=10 \mathrm{~V} /$ 65,536 ). If the change is actually $38 \mu \mathrm{~V}$, however, the differential linearity error would be $-114 \mu \mathrm{~V}$, or $-3 / 4 \mathrm{LSB}$. By leapfrogging the buffer amplifier taps on the first divider, a typical AD569 keeps DNL within $\pm 38 \mu \mathrm{~V}$ ( $\pm 1 / 4 \mathrm{LSB}$ ) around each of the 256 segment boundaries defined by the upper byte of the input word (see Figure 5). Within the second divider, DNL also typically remains less than $\pm 38 \mu \mathrm{~V}$ as shown in Figure 6. Since the second divider is independent of absolute voltage, DNL is the same within the rest of the 256 segments.
OFFSET ERROR: The difference between the actual analog output and the ideal output ( $-\mathrm{V}_{\mathrm{REF}}$ ), with the inputs loaded with all zeros is called the offset error. For the AD569, Unipolar Offset is specified with 0 V applied to $-\mathrm{V}_{\text {REF }}$ and Bipolar Offset is specified with -5 V applied to $-\mathrm{V}_{\mathrm{REF}}$. Either offset is trimmed by adjusting the voltage applied to the $-\mathrm{V}_{\text {REF }}$ terminals.
BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal half-scale output of 0.0000 V when the inputs are loaded with $8000_{\mathrm{H}}$ is called the Bipolar Zero Error. For the AD569, it is specified with $\pm 5 \mathrm{~V}$ applied to the reference terminals.


Figure 5. Typical DNL at Segment Boundary Transitions


Figure 6. Typical DNL Within Segments
MULTIPLYING FEEDTHROUGH ERROR: This is the error due to capacitive feedthrough from the reference to the output with the input registers loaded with all zeroes.
FULL-SCALE ERROR: The AD569's voltage dividing architecture gives rise to a fixed full-scale error which is independent of the reference voltage. This error is trimmed by adjusting the voltage applied to the $+\mathrm{V}_{\text {REF }}$ terminals.

DIGITAL-TO-ANALOG GLITCH IMPULSE: The charge injected into the analog output when a new input is latched into the DAC register gives rise to the Digital-to-Analog Glitch Impulse.

Glitches can be due to either time skews between the input bits or charge injection from the internal switches. Glitch Impulse for the AD569 is mainly due to charge injection, and is measured with the reference connections tied to ground. It is specified as the area of the glitch in nV -secs.
TOTAL ERROR: The worst-case Total Error is the sum of the fixed full-scale and offset errors and the linearity error.

POWER SUPPLY AND REFERENCE VOLTAGE RANGES
The AD569 is specified for operation with $\pm 12$ volt power supplies. With $\pm 10 \%$ power supply tolerances, the maximum reference voltage range is $\pm 5$ volts. Reference voltages up to $\pm 6$ volts can be used but linearity will degrade if the supplies approach their lower limits of $\pm 10.8$ volts ( 12 volts $-10 \%$ ).
If $\pm 12$ volt power supplies are unavailable in the system, several alternative schemes may be used to obtain the needed supply voltages. For example, in a system with $\pm 15 \mathrm{~V}$ supplies, a single Zener diode can be used to reduce one of the supplies to 9 volts with the remaining one left at 15 volts. Figure 7a illustrates this scheme. A 1N753A or equivalent diode is an appropriate choice for the task. Asymmetrical power supplies can be used since the AD569's output is referenced to - $\mathrm{V}_{\text {REF }}$ only and thus floats relative to logic ground (GND, Pin 18). Assuming a worst-case $\pm 1.5$ volt tolerance on both supplies ( $10 \%$ of 15 volts), the maximum reference voltage ranges would be +6 and -2 volts for $+\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ and $-\mathrm{V}_{\mathrm{S}}=-9 \mathrm{~V}$, and +2 to -8 volts for $+\mathrm{V}_{\mathrm{S}}=9 \mathrm{~V}$ and $-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}$.
Alternately, two 3V Zener diodes or voltage regulators can be used to drop each $\pm 15$ volt supply to $\pm 12$ volts, respectively. In Figure 7b, 1N746A diodes are a good choice for this task.
A third method may be used if both $\pm 15$ volt and $\pm 5$ volt supplies are available. Figure 7c shows this approach. A combination of $+\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}$ and $-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}$ can support a reference range of 0 to 6 volts, while supplies of $+V_{S}=+5 \mathrm{~V}$ and $-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}$ can support a reference range of 0 to -8 volts. Again, $10 \%$ power supply tolerances are assumed.
NOTE: Operation with $+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ alters the input latches' operating conditions causing minimum write pulse widths to extend to $1 \mu \mathrm{~s}$ or more. Control signals $\overline{\mathrm{CS}}, \overline{\mathrm{HBE}}, \overline{\mathrm{LBE}}$, and LDAC should, therefore, be tied low to render the latches transparent.

No timing problems exist with operation at $+\mathrm{V}_{\mathrm{S}}=9 \mathrm{~V}$ and $-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}$. However, $10 \%$ tolerances on these supplies generate a worst-case condition at $-\mathrm{V}_{\mathrm{S}}=-16.5 \mathrm{~V}$ and $+\mathrm{V}_{\mathrm{S}}=$ +7.5 V (assuming $+\mathrm{V}_{\mathrm{S}}$ is derived from a +15 V supply). Under these conditions, write pulse widths can stretch to 200 ns with similar degradation of data setup and hold times. However, $\pm 0.75 \mathrm{~V}$ tolerances ( $\pm 5 \%$ ) yield minimal effects on digital timing with write pulse widths remaining below 100 ns .

Finally, Figure 7d illustrates the use of the combination of an AD588 and AD569 in a system with $\pm 15$ volt supplies. As shown, the AD588 is connected to provide $\pm 5 \mathrm{~V}$ to the reference inputs of the AD569. It is doing double-duty by simultaneously regulating the supply voltages for the AD569 through the use of the level shifting zeners and transistors. This scheme utilizes the capability of the outputs of the AD588 to source as well as sink current. Two other benefits are realized by using this approach. The first is that the AD569 is no longer directly connected to the system power supplies. Output sensitivity to variations in those supplies is, therefore, eliminated. The second benefit is
that, should a zener diode fail (a short circuit would be the most likely failure), the supply voltage decreases. This differs from the situation where the diode is used as a series regulator. In that case, a failure would place the unregulated supply voltage on the AD569 terminal.

a. Zener Regulates Negative Supply

b. Diodes Regulate Both Supplies

c. Use of $\pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Supplies

d. AD588 Produces References and Supply Voltages

Figure 7. Power Supply Options

## ANALOG CIRCUIT CONNECTIONS

The AD569 is intended for use in applications where high resolution and stability are critical. Designed as a multiplying D/A converter, the AD569 may be used with a fixed dc reference or an ac reference. $\mathrm{V}_{\text {REF }}$ may be any voltage or combination of voltages at $+V_{\text {FORCE }}$ and $-V_{\text {FORCE }}$ that remain within the bounds set for reference voltages as discussed in the power supply range section. Since the AD569 is a multiplying D/A converter, its output voltage, $\mathrm{V}_{\mathrm{OUT}}$, is proportional to the product of the digital input word and the voltage at the reference terminal. The transfer function is $\mathrm{V}_{\text {OUT }}=\mathrm{D} \cdot \mathrm{V}_{\text {REF }}$ where D is the fractional binary value of the digital word applied to the converter using offset-binary coding. Therefore, the output will range from $-\mathrm{V}_{\text {REF }}$ for a digital input code of all zeros $\left(0000_{\mathrm{H}}\right)$ to $+\mathrm{V}_{\mathrm{REF}}$ for an input code of all ones ( $\mathrm{FFFF}_{\mathrm{H}}$ ).
For applications where absolute accuracy is not critical, the simple reference connection in Figure 8 can be used. Using only the reference force inputs, this configuration maintains linearity and 16-bit monotonicity, but introduces small, fixed offset and gain errors. These errors are due to the voltage drops across resistors $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ shown in Figure 9. With a 10 V reference voltage, the gain and offset errors will range from 80 to 100 mV . Resistors $\mathbf{R}_{\mathrm{A}}$ and $\mathbf{R}_{\mathbf{B}}$ were included in the first resistor string to avoid degraded linearity due to uneven current densities at the string's endpoints. Similarly, linearity would degrade if the reference voltage were connected across the reference sense terminals. Note that the resistance between the force and sense terminals cannot be measured with an ohmmeter; the layout of the thin-film resistor string adds approximately $4 \mathbf{k} \Omega$ of resistance $\left(\mathrm{R}_{\mathrm{S}}\right)$ at the sense tap.


Figure 8. Simple Reference Connection
For those applications in which precision references and high accuracy are critical, buffer amplifiers are used at $+\mathrm{V}_{\text {REF }}$ and $-\mathrm{V}_{\mathrm{REF}}$ as shown in Figure 10 to force the voltage across resistors R1 to R256. This insures that any errors induced by currents flowing through the resistances of the package pins, bond wires, aluminum interconnections, as well as $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ are minimized. Suitable amplifiers are the AD517, AD OP-07, AD OP-27, or the dual amplifier, the AD712. Errors will arise, however, as the buffer amplifiers' bias currents flow through $R_{S}(4 k \Omega)$. If the bias currents produce such errors, resistance can be inserted at the noninverting terminal ( $\mathrm{R}_{\mathrm{BC}}$ ) of the buffer amplifiers to compensate for the errors.


Figure 9. MSB Resistor Divider
Figures 11, 12, and 13 show reference configurations for various output ranges. As shown in Figure 11, the pin-programmable AD588 can be connected to provides tracking $\pm 5 \mathrm{~V}$ outputs with $1-3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature stability. Buffer amplifiers are included for direct connection to the AD569. The optional gain and balance adjust trimmers allow bipolar offset and full-scale errors to be nulled. In Figure 12, the low-cost AD586 provides


Figure 10. Reference Buffer Amplifier Connections
+5 V reference. A dual op amp, the AD712, buffers the reference input terminals preserving the absolute accuracy of the AD569. The optional noise-reduction capacitor and gain adjust trimmer allow further elimination of errors. The low-cost AD584 offers $2.5 \mathrm{~V}, 5 \mathrm{~V}, 7.5 \mathrm{~V}$, and 10 V options and can be connected for $\pm 5 \mathrm{~V}$ tracking outputs as shown in Figure 13. Again, an AD712 is used to buffer the reference input terminals.


Figure 11. Ultralow Drift $\pm 5$ V Tracking Reference


Figure 12. Low-Cost $\pm 5 \mathrm{~V}$ Reference


## MULTIPLYING PERFORMANCE

Figure 14 illustrates the gain and phase characteristics of the AD569 when operated in the multiplying mode. Full-power bandwidth is shown in Figure 14a and the corresponding phase shift is shown in Figure 14b. Performance is plotted for both a full-scale input of $\mathrm{FFFF}_{\mathrm{H}}$ and an input of $\mathbf{8 0 8 0}_{\mathbf{H}}$. An input represents worst-case conditions because it places the buffer taps


Figure 14. Full Power Multiplying Performance
at the midpoints of both dividers. Figure 15 illustrates the AD569's ability to resolve 16 -bits (where 1LSB is 96 dB below full scale) while keeping the noise floor below -130 dB with an ac reference of 1 V rms at 200 Hz .

Multiplying feedthrough is due to capacitive coupling between the reference inputs and the output. As shown in Figure 16,


Figure 15. Multiplying Mode Performance (Input Code $0001_{H}$ )
under worst-case conditions (hex input code 0000), feedthrough remains below -100 dB at ac reference frequencies up to 10 kHz .


Figure 16. Multiplying Feedthrough

## BYPASSING AND GROUNDING RULES

It is generally considered good engineering practice to use bypass capacitors on the device supply voltage pins and to insert small valued resistors in the supply lines to provide a measure of decoupling between various circuits in a system. For the AD569, bypass capacitors of at least $4.7 \mu \mathrm{~F}$ and series resistors of $10 \Omega$ are recommended. The supply voltage pins should be decoupled to Pin 18.

## NOISE

In high-resolution systems, noise is often the limiting factor. A 16 -bit DAC with a 10 volt span has an LSB size of $152 \mu \mathrm{~V}(-96 \mathrm{~dB})$. Therefore, the noise floor must remain below this level in the frequency ranges of interest. The AD569's noise spectral density is shown in Figures 17 and 18. The lowband noise spectrum in Figure 17 shows the $1 / \mathrm{f}$ corner frequency at 1.2 kHz and Figure 18 shows the wideband noise to be below $40 \mathrm{nV} / \sqrt{\mathrm{Hz}}$.


Figure 17. Lowband Noise Spectrum


Figure 18. Wideband Noise Spectrum

## DIGITAL CIRCUIT CONNECTIONS

The AD569's truth table appears in Table I. The High Byte Enable ( $\overline{\mathrm{HBE}})$ and Low Byte Enable ( $\overline{\mathrm{LBE}})$ inputs load the upper and lower bytes of the 16 -bit input when Chip Select ( $\overline{\mathrm{CS}}$ ) is valid (low). A similar strobe to Load DAC ( $\overline{\text { LDAC }}$ ) loads the 16 -bit input into the DAC register and completes the DAC update. The DAC register can either be loaded with a separate write cycle or synchronously with either of the 8 -bit registers in the first rank. A simultaneous update of several AD569s can be achieved by controlling their $\overline{\text { LDAC }}$ inputs with a single control signal.

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{HBE}}$ | $\overline{\text { LBE }}$ | $\overline{\text { LDAC }}$ | OPERATION |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | No Operation |
| $\mathbf{X}$ | 1 | 1 | 1 | No Operation |
| 0 | 0 | 1 | 1 | Enable 8MSBs of First Rank |
| 0 | 1 | 0 | 1 | Enable 8LSBs of First Rank |
| 0 | 1 | 1 | 0 | Enable 16-Bit DAC Register |
| 0 | 0 | 0 | 0 | All Latches Transparent |

Table I. AD569 Truth Table
All four control inputs latches are level-triggered and active low. When the DAC register is loaded directly from a bus, the data at the digital inputs will be reflected in the output any time $\overline{\mathrm{CS}}$, $\overline{\mathrm{LDAC}}, \overline{\mathrm{LBE}}$ and $\overline{\mathrm{HBE}}$ are low. Should this not be the desired case, bring $\overline{\mathrm{LDAC}}$ (or $\overline{\mathrm{HBE}}$ or $\overline{\mathrm{LBE}}$ ) high before changing the data. Alternately, use a second write cycle to transfer the data to the DAC register or delay the write strobe pulse until the appropriate data is valid. Be sure to observe the appropriate data setup and hold times (see Timing Characteristics).
Whenever possible, the write strobe signal should be applied to $\overline{\mathrm{HBE}}$ and $\overline{\mathrm{LBE}}$ with the AD569's decoded address applied to $\overline{\mathrm{CS}}$. A minimum pulse width of 60 ns at $\overline{\mathrm{HBE}}$ and $\overline{\mathrm{LBE}}$ allows the AD569 to interface to the fastest microprocessors. Actually, data can be latched with narrower pulses, but the data setup and hold times must be lengthened.

## 16-Bit Microprocessor Interfaces

Since 16-bit microprocessors supply the AD569's complete 16bit input in one write cycle, the DAC register is often unnecessary. If so, it should be made transparent by grounding $\overline{\mathrm{LDAC}}$. The DAC's decoded address should be applied to $\overline{\mathrm{CS}}$, with the write strobe applied to $\overline{\mathrm{HBE}}$ and $\overline{\mathrm{LBE}}$ as shown in the 68000 interface in Figure 19.


Figure 19. AD569/68000 Interface

a. Simple Interface


## b. Fast Interface

Figure 20. 8-Bit Microprocessor Interface

## 8-Bit Microprocessor Interfaces

Since 8-bit microprocessors require two write cycles to provide the AD569's 16-bit input, the DAC register must be utilized. It is most often loaded as the second byte enters the first rank of latches. This synchronous load method, shown in Figure 20, requires $\overline{\text { LDAC }}$ to be tied to either $\overline{\mathrm{LBE}}$ or $\overline{\mathrm{HBE}}$, depending upon the byte loading sequence. In either case, the propagation delay through the first rank gives rise to longer timing requirements as shown in Figure 2. If the DAC register ( $\overline{\mathrm{LDAC}}$ ) is controlled separately using a third write cycle, the minimum write pulse on $\overline{\mathrm{LDAC}}$ is 70 ns , as shown in Figure 1.

Two basic methods exist for interfacing the AD569 to an 8-bit microprocessor's address and control buses. In either case, at
least one address line is needed to differentiate between the upper and lower bytes of the first rank ( $\overline{\mathrm{HBE}}$ and $\overline{\mathrm{LBE}}$ ). The simplest method involves applying the two addresses directly to $\overline{\mathrm{HBE}}$ and $\overline{\mathrm{LBE}}$ and strobing the data using $\overline{\mathrm{CS}}$ as shown in Figure 20a. However, the minimum pulse width on $\overline{\mathrm{CS}}$ is 70 ns with a minimum data setup time of 60 ns . If operation with a shorter pulse width is required, the base address should be applied to $\overline{\mathrm{CS}}$ with an address line gated with the strobe signal to supply the $\overline{\mathrm{HBE}}$ and $\overline{\mathrm{LBE}}$ inputs (see Figure 20b). However, since the write pulse sees a propagation delay, the data still must remain valid at least 20 ns after the rising edge of the delayed write pulse.

## OUTPUT SETTLING

The AD569's output buffer amplifier typically settles to within $\pm 0.001 \% \mathrm{FS}$ of its final value in $3 \mu \mathrm{~s}$ for a 10 V step. Figure 21 shows settling for negative and positive full-scale steps with no load applied. Capable of sourcing or sinking 5 mA , the output buffer can also drive loads of $1 \mathrm{k} \Omega$ and 1000 pF without loss of stability. Typical settling to $0.001 \%$ under these worst-case conditions is $4 \mu \mathrm{~s}$, and is guaranteed to be a maximum of $6 \mu \mathrm{~s}$. The plots of Figure 21 were generated using the settling test procedure developed specifically for the AD569.
Subranging 16-Bit ADC
The subranging ADC shown in Figure 22 completes a conversion in less than $20 \mu \mathrm{~s}$, including the sample-hold amplifier's sample time. The sample-hold amplifier is allocated $5 \mu \mathrm{~s}$ to settle to 16 bits.
Before the first flash, the analog input signal is routed through the AD630 at a gain of +1 . The lower AD7820 quantizes the signal to the 8 -bit level within $1.4 \mu \mathrm{~s}$, and the 8 -bit result is routed to the AD569 via a digital latch which holds the 8 -bit word for the AD569 and the output logic.
The AD569's reference polarity is reversed so that a full-scale output is -5 V and zero scale is 0 V , thereby subtracting an 8 bit approximation from the original sampled signal. The residue from the analog subtraction is then quantized by the second 8bit flash conversion to recover the 8LSBs. Even though only the AD569's upper 8MSBs are used, the AD569's accuracy defines the A/D converter's overall accuracy. Any errors are directly reflected in the output.

b. Turn-Off Settling

Figure 21. Full-Scale Output Settling

Preceding the second flash, the residue signal must be amplified by a factor of 256 . The OP-37 provides a gain of 25.6 and the AD630 provides another gain of 10 . In this case, the AD630 acts as a gain element as well as a channel control switch. The second flash conversion yields a 9-bit word. This provides one
extra bit of overlap for digital correction of any errors that occurred in the first flash. The correction bit is digitally added to the first flash before the entire 16-bit output is strobed into the output register.


Figure 22. 16-Bit Subranging ADC

## FEATURES

Four Complete Voltage Output DACs
Data Register Readback Feature
"Reset to Zero" Override
Multiplying Operation
Double-Buffered Latches
Surface Mount and DIP Packages
MIL-STD-883 Compliant Versions Available
APPLICATIONS

Automatic Test Equipment<br>Robotics<br>Process Control<br>Disk Drives<br>Instrumentation<br>Avionics

## PRODUCT DESCRIPTION

The AD664 is four complete 12 -bit, voltage-output DACs on one monolithic IC chip. Each DAC has a double-buffered input latch structure and a data readback function. All DAC read and write operations occur through a single microprocessor-compatible I/O port.

The I/O port accommodates 4 -, 8 - or 12 -bit parallel words allowing simple interfacing with a wide variety of microprocessors. A reset to zero control pin is provided to allow a user to simultaneously reset all DAC outputs to zero, regardless of the contents of the input latch. Any one or all of the DACs may be placed in a transparent mode allowing immediate response by the outputs to the input data.

The analog portion of the AD664 consists of four DAC cells, four output amplifiers, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from each DAC is switched to the on-board application resistors and output amplifier. The output range of each DAC cell is programmed through the digital I/O port and may be set to unipolar or bipolar range, with a gain of one or two times the reference voltage. All DACs are operated from a single external reference.
The functional completeness of the AD664 results from the combination of Analog Devices' BiMOS II process, laser-trimmed thin-film resistors and double-level metal interconnects.

## PRODUCT HIGHLIGHTS

1. The AD664 provides four voltage-output DACs on one chip offering the highest density 12 -bit $\mathrm{D} / \mathrm{A}$ function available.
2. The output range of each DAC is fully and independently programmable.
3. Readback capability allows verification of contents of the internal data registers.

## PIN CONFIGURATIONS


4. The asynchronous RESET control returns all D/A outputs to zero volts.
5. DAC-to-DAC matching performance is specified and tested.
6. Linearity error is specified to be $1 / 2 \mathrm{LSB}$ at room temperature and $3 / 4 \mathrm{LSB}$ maximum for the $\mathrm{K}, \mathrm{B}$ and T grades.
7. DAC performance is guaranteed to be monotonic over the full operating temperature range.
8. Readback buffers have tristate outputs.
9. Multiplying-mode operation allows use with fixed or variable, positive or negative external references.
10. The AD664 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD664/883B data sheet for detailed specifications.

ADG6A-SPEGAGATANG $\begin{aligned} & \left(V_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right. \\ & \text { unless otherwise noted })\end{aligned}$


AD664

| Model | JN/JP/AD/AJ/SD |  |  | KN/KP/BD/BJ/BE/TD/TE |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |
| DIGITAL INPUTS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  |  | * |  |  | Volts |
| $\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0.8 | * |  | * | Volts |
| Data Inputs |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ (a $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {LL }}$ | -10 | $\pm 1$ | 10 | * | * | * | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ ( $\mathrm{V}_{\mathrm{IN}}=\mathrm{DGND}$ | -10 | $\pm 1$ | 10 | * | * | * | $\mu \mathrm{A}$ |
| $\overline{\mathrm{CS}} / \mathrm{DS} 0 / \mathrm{DS1} / \overline{\mathrm{RST}} / \overline{\mathrm{RD}} / \overline{\mathrm{LS}}$ |  |  |  |  |  |  |  |
| $I_{\mathrm{IH}} @ V_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LL}}$ | -10 | $\pm 1$ | 10 | * | * | * | $\mu \mathrm{A}$ |
| $\frac{\mathrm{I}_{\text {IH }} @}{} \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{LL}}$ | -10 | $\pm 1$ | 10 | * | * | * | $\mu \mathrm{A}$ |
| $\overline{\mathrm{MS}} / \mathrm{TR}^{12}$ |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ @ $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LL}}$ | -10 | 5 | 10 | * | * | * | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ @ $\mathrm{V}_{\mathrm{IN}}=$ DGND | -10 | -5 | 0 | * | * | * | $\mu \mathrm{A}$ |
| $\overline{\mathrm{QS} 0} / \overline{\mathrm{QSl}} /{/ \mathrm{QS2}^{12}}^{12}$ |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ ( $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{LL}}$ | -10 | 5 | 10 | * | * | * | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ @ $\mathrm{V}_{\mathrm{IN}}=$ DGND | -10 | $\pm 1$ | 10 | * | * | * | $\mu \mathrm{A}$ |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ @ 1.6 mA Sink |  |  | 0.4 |  |  | * | Volts |
| $\mathrm{V}_{\mathrm{OH}}$ @ 0.5 mA Source | 2.4 |  |  | * |  |  | Volts |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| JN/JP/KN/KP | 0 |  | +70 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{AD} / \mathrm{AJ} / \mathrm{BD} / \mathrm{BJ} / \mathrm{BE}$ | -40 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| SD/TD/TE | -55 |  | +125 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1} \mathrm{~A}$ minimum power supply of $\pm 12.0 \mathrm{~V}$ is required for 0 to +10 V and $\pm 10 \mathrm{~V}$ operation. A minimum power supply of $\pm 11.4 \mathrm{~V}$ is required for -5 V to +5 V operation.
${ }^{2}$ For $\mathrm{V}_{\mathrm{CC}}<12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{EE}}>-12 \mathrm{~V}$. Voltage not to exceed 10 V maximum.
${ }^{3}$ Bipolar zero error is the difference from the ideal output ( 0 volts) and the actual output voltage with code 100000000000 applied to the inputs.
${ }^{4}$ Linearity error is defined as the maximum deviation of the actual DAC output from the ideal output (a straight line drawn from 0 to F.S. $-1 L S B$ ).
${ }^{5}$ FSR means Full-Scale Range and is 20 V for $\pm 10 \mathrm{~V}$ range and 10 V for $\pm 5 \mathrm{~V}$ range.
${ }^{6} \mathrm{~A}$ minimum power supply of $\pm 12.0 \mathrm{~V}$ is required for a 10 V reference voltage.
${ }^{7}$ Analog Ground Current is input code dependent.
${ }^{8}$ Gain error matching is the largest difference in gain error between any two DACs in one package.
${ }^{9}$ Offset error matching is the largest difference in offset error between any two DACs in one package.
${ }^{10}$ Bipolar zero error matching is the largest difference in bipolar zero error between any two DACs in one package.
${ }^{11}$ Linearity error matching is the difference in the worst case linearity error between any two DACs in one package.
${ }^{12} 44$-pin versions only.
*Specifications same as JN/JP/AD/AJ/SD.
Specifications subject to change without notice.
Specifications shown in boldface are tested on all production units at final electrical test. Results from those test are used to calculate outgoing quality levels. All $\min$ and max specifications are guaranteed, although only those shown in boldface are tested on all production units

## ABSOLUTE MAXIMUM RATINGS*

(Specifications apply to all grades except where noted.)

$V_{C C}$ to $\mathrm{V}_{\mathrm{EE}}$. . . . . . . . . . . . . . . . . . . . . 0 to +36 V
Digital Inputs . . . . . . . . . . . . . . . . . -0.3 V to +7 V
Analog Outputs . . . . . . . . . . . . . . Indefinite Shorts to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {LIL }}, \mathrm{V}_{\text {EE }}$ and GND

[^21]
## CAUTION

ESD (electrostatic discharge) sensitive device. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



Figure 1a. 44-Pin Block Diagram

## FUNCTIONAL DESCRIPTION

The AD664 combines four complete 12-bit voltage output D/A converters with a fast, flexible digital input/output port on one monolithic chip. It is available in two forms, a 44-pin version shown in Figure la and a 28 -pin version shown in Figure 1b.

## 44-Pin Versions

Each DAC offers flexibility, accuracy and good dynamic performance. The R-2R structure is fabricated from thin-film resistors which are laser-trimmed to achieve $1 / 2$ LSB linearity and guaranteed monotonicity. The output amplifier combines the best features of the bipolar and MOS devices to achieve good dynamic performance and low offset. Settling time is under $10 \mu \mathrm{~s}$ and each output can drive a $5 \mathrm{~mA}, 500 \mathrm{pF}$ load. Short-circuit protection allows indefinite shorts to $\mathrm{V}_{\mathrm{LL}}, \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}$ and GND . The output and span resistor pins are available separately. This feature allows a user to insert current-boosting elements to increase the drive capability of the system, as well as to overcome parasitics.
Digital circuitry is implemented in CMOS logic. The fast, low power, digital interface allows the AD664 to be interfaced with most microprocessors. Through this interface, the wide variety of features on each chip may be accessed. For example, the input data for each DAC is programmed by way of $4-, 8$-, $12-$ or 16 -bit words. The double-buffered input structure of this latch allows all four DACs to be updated simultaneously. A readback feature allows the internal registers to be read back through the same digital port, as either 4-, 8 - or 12 -bit words. When disabled, the readback drivers are placed in a high impedance (tristate) mode. A TRANSPARENT mode allows the input data to pass straight through both ranks of input registers and appear at the DAC with a minimum of delay. One D/A may be placed in the transparent mode at a time, or all four may be made transparent at once. The MODE SELECT feature allows the output range and mode of the DACs to be selected via the data bus inputs. An internal mode select register stores the selections. This register may also be read back to check its contents. A RESET-TO-ZERO feature allows all DACs to be reset to 0 volts out by strobing a single pin.


Figure 1b. 28-Pin Block Diagram

## 28-Pin Versions

The 28 -pin versions are dedicated versions of the 44-pin AD664. Each offers a reduced set of features from those offered in the 44-pin version. This accommodates the reduced number of package pins available. Data is written and read with 12 -bit words only. Output range and mode select functions are also not available in 28 -pin versions. As an alternative, users specify either the UNI (unipolar, 0 to $\mathrm{V}_{\text {REF }}$ ) models or the BIP (bipolar, $-\mathrm{V}_{\mathrm{REF}}$ to $\mathrm{V}_{\text {REF }}$ ) models depending on the application requirements. Finally, the transparent mode is not available on the 28 -pin versions.

|  | Mode $=$ UNI | Mode $=$ BIP |
| :--- | :--- | :--- |
|  | $000000000000=0 \mathrm{~V}$ | $000000000000=-\mathrm{V}_{\text {RIFF }} / 2$ |
| Gain $=1$ | $100000000000=\mathrm{V}_{\text {REF }} / 2$ | $100000000000=0 \mathrm{~V}$ |
|  | $111111111111=\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ | $111111111111=\mathrm{V}_{\text {REF }} / 2-1 \mathrm{LSB}$ |
|  | $000000000000=0 \mathrm{~V}$ | $000000000000=-\mathrm{V}_{\text {REF }}$ |
| Gain $=2$ | $100000000000=\mathrm{V}_{\text {REF }}$ | $100000000000=0 \mathrm{~V}$ |
|  | $111111111111=2 \times \mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ | $11111111111=+\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ |

Table I. Transfer Functions

## DEFINITIONS OF SPECIFICATIONS

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to FS - 1LSB) for any bit conbination. This is also referred to as relative accuracy. The AD664 is laser-trimmed to typically maintain linearity errors at less than $\pm 1 / 4 \mathrm{LSB}$.
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD664 are monotonic over their full operating temperature range.
DIFFERENTIAL LINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at $25^{\circ} \mathrm{C}$ as well as over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a lLSB change in digital input code. For example, for a 10 V full-scale output, a change of 1 LSB in digital input code should result in a 2.44 mV change in the analog output ( $\mathrm{V}_{\mathrm{REF}}=10 \mathrm{~V}$, Gain $=1,1 \mathrm{LSB}=10 \mathrm{~V} \times 1 /$ $4096=2.44 \mathrm{mV}$ ). If in actual use, however, a 1 LSB change in the input code results in a change of only 0.61 mV ( $1 / 4 \mathrm{LSB}$ ) in analog output, the differential nonlinearity error would be -1.83 mV , or $-3 / 4 \mathrm{LSB}$.
GAIN ERROR: DAC gain error is a measure of the difference between the output span of an ideal DAC and an actual device.
UNIPOLAR OFFSET ERROR: Unipolar offset error is the difference between the ideal output $(0 \mathrm{~V})$ and the actual output
of a DAC when the input is loaded with all " $0 s$ " and the MODE is unipolar.
BIPOLAR ZERO ERROR: Bipolar zero error is the difference between the ideal output $(0 \mathrm{~V})$ and the actual output of a DAC when the input code is loaded with the MSB $=$ " 1 " and the rest of the bits $=$ " 0 " and the MODE is bipolar.
SETTLING TIME: Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.
CROSSTALK: Crosstalk is the change in an output caused by a change in one or more of the other outputs. It is due to capacitive and thermal coupling between outputs.
REFERENCE FEEDTHROUGH: The portion of an ac reference signal that appears at an output when all input bits are low. Feedthrough is due to capacitive coupling between the reference input and the output. It is specified in decibels at a particular frequency.
REFERENCE 3dB BANDWIDTH: The frequency of the ac reference input signal at which the amplitude of the full-scale output response falls 3 dB from the ideal response.
GLITCH IMPULSE: Glitch impulse is an undesired output voltage transient caused by asymmetrical switching times in the switches of a DAC. These transients are specified by their net area (in nV -sec) of the voltage vs. time characteristic.


## ANALOG CIRCUIT CONSIDERATIONS

## Grounding Recommendations

The AD664 has two pins, designated ANALOG and DIGITAL ground. The analog ground pin is the "high quality" ground reference point for the device. A unique internal design has resulted in low analog ground current. This greatly simplifies management of ground current and the associated induced voltage drops. The analog ground pin should be connected to the analog ground point in the system. The external reference and any external loads should also be returned to analog ground.
The digital ground pin should be connected to the digital ground point in the circuit. This pin returns current from the logic portions of the AD664 circuitry to ground.
Analog and digital grounds should be connected at one point in the system. If there is a possibility that this connection be broken or otherwise disconnected, then two diodes should be connected between the analog and digital ground pins of the AD664 to limit the maximum ground voltage difference.

## Power Supplies and Decoupling

The AD664 requires three power supplies for proper operation. $\mathrm{V}_{\mathrm{LL}}$ powers the logic portions of the device and requires +5 volts. $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ power the remaining portions of the circuitry and require +12 V to +15 V and -12 V to -15 V , respectively. $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\text {EE }}$ must also be a minimum of two volts greater then the maximum reference and output voltages anticipated.
Decoupling capacitors should be used on all power supply pins. Good engineering practice dictates that the bypass capacitors be located as near as possible to the package pins. $\mathrm{V}_{\text {LL }}$ should be bypassed to digital ground. $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ should be decoupled to analog ground.

## Driving the Reference Input

The reference input of the AD664 can have an impedance as low as $1.3 \mathrm{k} \Omega$. Therefore, the external reference voltage must be able to source up to 7.7 mA of load current. Suitable choices include the 5V AD586, the 10V AD587 and the 8.192V AD689.
The architecture of the AD664 derives an inverted version of the reference voltage for some portions of the internal circuitry. This means that the power supplies must be at least 2 V


Figure 2. Recommended Circuit Schematic
greater than both the external reference and the inverted external reference.

## Output Considerations

Each DAC output can source or sink 5 mA of current to an external load. Short-circuit protection limits load current to a maximum load current of 40 mA . Load capacitance of up to 500 pF can be accomodated with no effect on stability. Should an application require additional output current, a current boosting element can be inserted into the output loop with no sacrifice in accuracy. Figure 3 details this method.


Figure 3. Current-Boosting Scheme
AD664 output voltage settling time is $10 \mu \mathrm{~s}$ maximum. Figure 4 shows the output voltage settling time with a fixed 10 V reference, gain $=1$ and all bits switched from 1 to 0 .


Figure 4. Settling Time; All Bits Switched from On to Off
Alternately, Figure 5 shows the settling characteristics when the reference is switched and the input bits remain fixed. In this case, all bits are "on", the gain is 1 and the reference is switched from -5 V to +5 V .


Figure 5. Settling Time; Input Bits Fixed, Reference Switched

Multiplying Mode Performance
Figure 6 illustrates the typical open-loop gain and phase performance of the output amplifiers of the AD664.


Figure 6. Gain and Phase Performance of AD664 Outputs

## Crosstalk

Crosstalk is a spurious signal on one DAC output caused by a change in the output of one or more of the other DACs. Crosstalk can be induced by capacitive, thermal or load current induced feedthrough. Figure 7 shows typical crosstalk. DAC B is set to output 0 volts. The outputs of DAC A, C and D switch $2 \mathrm{k} \Omega$ loads from 10 V to 0 V . The first disturbance in the output of DAC B is caused by digital feedthrough from the input data lows. The second disturbance is caused by analog feedthrough from the other DAC outputs.


Figure 7. Output Crosstalk

## Output Noise

Wideband output noise is shown in Figure 8. This measurement was made with a 7 MHz noise bandwidth, gain $=1$ and all bits on. The total rms noise is approximately one fifth the visual peak-to-peak noise.

## DIGITAL INTERFACE

As Table II shows, the AD664 makes a wide variety of operating modes available to the user. These modes are accessed or programmed through the high-speed digital port of the quad DAC. On-board registers program and store the DAC input codes and

the DAC operating mode data. All registers are double-buffered to allow for simultaneous updating of all outputs. Register data may be read back to verify the respective contents. The digital port also allows transparent operation. Data from the input pins can be sent directly through both ranks of latches to the DAC.
Partial address decoding is performed by the $\mathrm{DS} 0, \mathrm{DS} 1, \overline{\mathrm{QS} 0}$, $\overline{\mathrm{QS} 1}$ and $\overline{\mathrm{QS} 2}$ address bits. $\overline{\mathrm{QS} 0}, \overline{\mathrm{QS} 1}$ and $\overline{\mathrm{QS} 2}$ allow the 44-pin versions of the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12 -bit parallel words.
The $\overline{\text { RST }}$ pin provides a simple method to reset all output voltages to zero. Its advantages are speed and low software overhead.

## INPUT DATA

In general, two types of data will be input to the registers of the AD664, input code data and mode select data. Input code data sets the DAC inputs while the mode select data sets the gain and range of each DAC.
The versatile I/O port of the AD664 allows many different types of data input schemes. For example, the input code for just one of the DACs may be loaded and the output may or may not be updated. Or, the input codes for all four DACs may be written, and the outputs may or may not be updated.

The same applies for MODE SELECTION. The mode of just one or many of the DACs may be rewritten and the user can choose to immediately update the outputs or wait until a later time to transfer the mode information to the outputs.
A user may also write both input code and mode information into their respective first ranks and then update all second ranks at once.
Finally, transparent operation allows data to be transferred from the inputs to the outputs using a single control line. This feature is useful, for example, in a situation where one of the DACs is used in an A/D converter. The SAR register could be connected directly to a DAC by using the transparent mode of operation. Another use for this feature would be during system calibration where the endpoints of the transfer function of each DAC would be measured. For example, if the full-scale voltages of each DAC were to be measured, then by making all four DACs transparent and putting all " 1 s " on the input port, all four DACs would be at full-scale. This requires far less software overhead than loading each register individually.

| Function | DS1, DS0 | $\overline{L S}$ | $\overline{M S}$ | $\overline{T R}$ | $\overline{\mathbf{Q S O}}, \overline{\mathbf{1}}, \overline{\mathbf{2}}^{\mathbf{1}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{R S T}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load 1st Rank (data) |  |  |  |  |  |  |  |  |
| DACA | 00 | 0 | 1 | 1 | Select Quad | 1 | $1 \rightarrow 0$ | 1 |
| DACB | 01 | 0 | 1 | 1 | Select Quad | 1 | $1 \rightarrow 0$ | 1 |
| DACC | 10 | 0 | 1 | 1 | Select Quad | 1 | $1 \rightarrow 0$ | 1 |
| DACD | 11 | 0 | 1 | 1 | Select Quad | 1 | $1 \rightarrow 0$ | 1 |
| Load 2nd Rank (data) | XX | 1 | 1 | 1 | XXX | 1 | $1 \rightarrow 0$ | 1 |
| Readback 2nd Rank (data) | Select D/A | X | 1 | 1 | Select Quad | 0 | $1 \rightarrow 0$ | 1 |
| Reset | XX | X | X | X | XXX | X | X | 0 |
| Transparent ${ }^{1}$ |  |  |  |  |  |  |  |  |
| All DACs | XX | 1 | 1 | 0 | 000 | 1 | $1 \rightarrow 0$ | 1 |
| DACA | 00 | 0 | 1 | 0 | 000 | 1 | $1 \rightarrow 0$ | 1 |
| DACB | 01 | 0 | 1 | 0 | 000 | 1 | $1 \rightarrow 0$ | 1 |
| DACC | 10 | 0 | 1 | 0 | 000 | 1 | $1 \rightarrow 0$ | 1 |
| DACD | 11 | 0 | 1 | 0 | 000 | 1 | $1 \rightarrow 0$ | 1 |
| Mode Select ${ }^{1,2}$ |  |  |  |  |  |  |  |  |
| 1st Rank | XX | 0 | 0 | 1 | 00X | 1 | $1 \rightarrow 0$ | 1 |
| 2nd Rank | XX | 1 | 0 | 1 | XXX | 1 | $1 \rightarrow 0$ | 1 |
| Readback Mode ${ }^{1}$ | XX | X | 0 | 1 | 00x | 0 | $1 \rightarrow 0$ | 1 |

Notes: $\mathbf{X}=$ don't care.
${ }^{1}$ For 44 -pin versions only. Allow the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12 -bit parallel words. ${ }^{2}$ For $\overline{\mathrm{MS}}, \overline{\mathrm{TR}}, \overline{\mathrm{LS}}=0, \mathrm{a} \overline{\mathrm{MS}} 1$ st write occurs.

The following sections detail the timing requirements for various data loading schemes. All of the timing specifications shown assume $\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V}$, $\mathbf{V}_{\mathrm{EE}}=-15 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LL}}=+5 \mathrm{~V}$.

## Load and Update One DAC Output

In this first example, the object is simply to change the output of one of the four DACs on the AD664 chip. The procedure is to select the address bits that indicate the DAC to be programmed, pull LATCH SELECT $(\overline{\mathrm{LS}})$ low, pull CHIP SELECT( $\overline{\mathrm{CS}})$ low, release $\overline{\mathrm{LS}}$ and then release $\overline{\mathrm{CS}}$. When $\overline{\mathrm{CS}}$ goes low, data enters


Figure 9a. Update Output of a Single DAC

| SYMBOL | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & \operatorname{MIN} \text { (ns) } \end{aligned}$ | $T_{\text {min }}$ to $T_{\text {max }}$ MIN (ns) |
| :---: | :---: | :---: |
| $\mathrm{t}_{\mathbf{L S}}{ }^{\text {* }}$ | 0 | 0 |
| $t_{\text {ds }}$ | 0 | 0 |
| ${ }^{\text {t }}$ D ${ }^{\text {d }}$ | 0 | 0 |
| $\mathbf{t}_{\mathbf{L W}}$ | 50 | 60 |
| $\mathrm{t}_{\mathbf{C H}}$ | 30 | 50 |
| $t_{\text {AS }}$ | 0 | 0 |
| $\mathrm{t}_{\text {AH }}$ | 0 | 0 |
| *FOR $\mathrm{t}_{\mathrm{Ls}}$ INCREA $\mathbf{t}_{\text {LS }}$ IS GR | 0, THE WI D BY THE ATER THA | Thof $\overline{\text { LSMUS }}$ AME AMOUN Ons. |

Figure 9b. Update Output of a Single DAC Timing
the first rank of the input latch. As soon as $\overline{\mathrm{LS}}$ goes high, the data is transferred into the second rank and produces the new output voltage. During this transfer, $\overline{\mathrm{MS}}, \overline{\mathrm{TR}}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{RST}}$ should be held high.

## Preloading the First Rank of One DAC

In this case, the object is to load new data into the first rank of one of the DACs but not the output. As in the previous case, the address and data inputs are placed on the appropriate pins. $\overline{\mathrm{LS}}$ is then brought to " 0 " and then $\overline{\mathrm{CS}}$ is asserted. Note that in this situation, however, $\overline{\mathrm{CS}}$ goes high before $\overline{\mathrm{LS}}$ goes high. The input data is prevented from getting to the second rank and affecting the output voltage.


Figure 10a. Preload First Rank of a DAC

| SYMBOL | $25^{\circ} \mathrm{C}$ $\operatorname{MIN}$ (ns) | $T_{\text {min }}$ to $T_{\text {max }}$ MIN(ns) |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {LS }}$ | 0 | 0 |
| $\mathrm{t}_{\mathrm{LH}}$ | 10 | 15 |
| $\mathrm{tcw}_{\text {c }}$ | 80 | 100 |
| tos | 0 | 0 |
| $\mathrm{t}_{\mathrm{DH}}$ | 10 | 15 |
| $\mathrm{tas}^{\text {a }}$ | 0 | 0 |
| $\mathrm{t}_{\text {AH }}$ | 10 | 15 |

Figure 10b. Preload First Rank of a DAC Timing

This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in the next section.

## Update Second Rank of a DAC

Assuming that a new input code had previously been placed into the first rank of the input latches, the user can update the output of the DAC by simply pulling $\overline{\mathrm{CS}}$ low while keeping $\overline{\mathrm{LS}}$, $\overline{\mathrm{MS}}, \overline{\mathrm{TR}}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{RST}}$ high. Address data is not needed in this case. In reality, all second ranks are being updated by this procedure, but only those which receive data different from that already there would manifest a change. Updating the second rank does not change the contents of the first rank.


Figure 11. Update Second Rank of a DAC
The same options that exist for individual DAC input loading also exist for multiple DAC input loading. That is, the user can choose to update the first and second ranks of the registers or preload the first ranks and then update them at a future time.

## Preload Multiple First Rank Registers

The first ranks of the DAC input registers may be preloaded with new input data without disturbing the second rank data. This is done by transferring the data into the first rank by bringing $\overline{\mathrm{CS}}$ low while $\overline{\mathrm{LS}}$ is low. But $\overline{\mathrm{CS}}$ must return high before $\overline{\mathrm{LS}}$. This prevents the data from the first rank from getting into the second rank. A simple second rank update cycle as shown in Figure 11 would move the "preloaded" information to the DACs.


Figure 12. Preload First Rank Registers

## Load and Update Multiple DAC Outputs

The following examples demonstrate two ways to update all DAC outputs. The first method involves doing all data transfers during one long $\overline{\mathrm{CS}}$ low period. Note that in this case, shown in Figure 13, $\overline{\mathrm{LS}}$ returns high before $\overline{\mathrm{CS}}$ goes high. Data hold time, relative to an address change, is 70 ns . This updates the outputs of all DACs simultaneously.


Figure 13. Update All DAC Outputs
The second method involves doing a $\overline{\mathrm{CS}}$ assertion (low) and an $\overline{\mathrm{LS}}$ toggle separately for each DAC. It is basically a series of preload operations (Figure 10). In this case, illustrated in Figure 14, two $\overline{\mathrm{LS}}$ signals are shown. One, labeled $\overline{\mathrm{LS}}$, goes high before $\overline{\mathrm{CS}}$ returns high. This transfers the "new" input word to the DAC outputs sequentially. The second $\overline{\mathrm{LS}}$ signal, labeled Alternate $\overline{\mathrm{LS}}$, stays low until $\overline{\mathrm{CS}}$ returns high. Using this sequence loads the first ranks with each "new" input word but doesn't update the DAC outputs. To then update all DAC outputs simultaneously would require the signals illustrated in Figure 11.


Figure 14. Load and Update Multiple DACs

## SELECTING GAIN RANGE AND MODES (44-PIN VERSIONS)

The AD664's mode select feature allows a user to configure the gain ranges and output modes of each of the four DACs. On-board switches take the place of up to eight external relays that would normally be required to accomplish this task. The switches are programmed by the mode select word entered via the data I/O port. The mode select word is eight bits wide and occupies the topmost eight bits of the input word. The last four bits of the input word are "don't cares."
Figure 15 shows the format of the MODE SELECT word. The first four bits determine the gain range of the DAC. When set to be a gain of 1 , the output of the DAC spans a voltage of 1 times the reference. When set to a gain of 2, the output of the DAC spans a voltage of 2 times the reference.
The next four bits determine the mode of the DAC. When set to UNIPOLAR, the output goes from 0 to REF or 0 to 2REF. When the BIPOLAR mode is selected, the output goes from $-\mathrm{REF} / 2$ to REF/2 or - REF to REF.


GX = "0"; GAIN = 1
GX $=$ "1"; GAIN $=2$
$M X={ }^{n} 0^{\prime \prime}$; UNIPOLAR
MX = "1"; BIPOLAR
Figure 15. Mode Select Word Format

## Load and Update Mode of One DAC

In this next example, the object is to load new mode information for one of the DACs into the first rank of latches and then immediately update the second rank. This is done by putting the new mode information (8-bit word length) onto the databus. Then $\overline{\mathrm{MS}}$ and $\overline{\mathrm{LS}}$ are pulled low. Following that, $\overline{\mathrm{CS}}$ is pulled low. This loads the mode information into the first rank of latches. $\overline{\mathrm{LS}}$ is then brought high. This action updates the second rank of latches (and, therefore, the DAC outputs). The load cycle ends when $\overline{\mathrm{CS}}$ is brought high.
In reality, this load cycle really updates the modes of all the DACs, but the effect is to only change the modes of those DACs whose mode select information has actually changed.


Figure 16a. Load and Update Mode of One DAC

|  | $25^{\circ} \mathrm{C}$ | $\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\text {MAX }}$ |
| :--- | :--- | :--- |
| SYMBOL |  |  |
| MIN (ns) | MIN (ns) |  |

*FOR $\mathrm{t}_{\mathrm{ts}}>0$, THE WIDTH OF $\overline{\mathrm{SS}}$ MUST BE INCREASED BY THE SAME AMOUNT THAT $\mathrm{t}_{\text {LS }}$ IS GREATER THAN Ons.

Figure 16b. Load and Update Mode of One DAC Timing

## Preloading the Mode Select Register

Mode data can be written into the first rank of the mode select latch without changing the modes currently being used. This feature is useful when a user wants to preload new mode information in anticipation of strobing that in at a future time. Figure 17 illustrates the correct sequence and timing of control signals to accomplish this task.
This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in Figures 17 c and 17 d .


Figure 17a. Preload Mode Select Register

| SYMBOL | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & \operatorname{MIN} \text { (ns) } \end{aligned}$ | $T_{\text {man }}$ to $T_{\text {max }}$ $\operatorname{MiN}(\mathrm{ns})$ |
| :---: | :---: | :---: |
| $\mathbf{t}_{\text {MH }}$ | 10 | 15 |
| $\mathrm{t}_{\text {MS }}$ | 0 | 0 |
| $t \mathrm{ts}$ | 0 | 0 |
| $t_{\text {ds }}$ | 0 | 0 |
| $t_{\text {w }}$ | 80 | 100 |
| $\mathrm{t}_{\text {LH }}$ | 10 | 15 |
| $\mathrm{t}_{\mathrm{DH}}$ | 10 | 15 |

Figure 17b. Preload Mode Select Register Timing


Figure 17c. Update Second Rank of Mode Select Latch

| SYMBOL | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & \operatorname{MIN} \text { (ns) } \end{aligned}$ | $T_{\text {mun }}$ to $T_{\text {max }}$ MIN (ns) |
| :---: | :---: | :---: |
| $t_{\text {MS }}$ | 0 | 0 |
| $\mathrm{t}_{\text {M }}$ | 0 | 0 |
| $t_{w}$ | 80 | 100 |

Figure 17d. Update Second Rank of Mode Select Latch Timing

## Transparent Operation (44-Pin Versions)

Transparent operation allows data from the inputs of the AD664 to be transferred into the DAC registers without the intervening step of being latched into the first rank of latches. Two modes of transparent operation exist, the "partially transparent" mode and a "fully transparent" mode. In the "partially transparent" mode, one of the DACs is transparent while the remaining three continue to use the data latched into their respective input registers. Both modes require a 12 -bit wide input word!
Fully transparent operation can be thought of as a simultaneous load of data from Figure 9a where replacing $\overline{\mathrm{LS}}$ with $\overline{\mathrm{TR}}$ causes all 4 DACs to be loaded at once.

The Fully transparent mode is achieved by asserting lows on $\overline{\mathrm{QS} 0}, \overline{\mathrm{QS} 1}, \overline{\mathrm{QS} 2}, \overline{\mathrm{TR}}$ and $\overline{\mathrm{CS}}$ while keeping $\overline{\mathrm{LS}}$ high in addition to $\overline{M S}$ and $\overline{\mathrm{RB}}$. Figure 18a illustrates the necessary timing relationships. Fully transparent operation will also work with $\overline{\mathrm{TR}}$ tied low (enabled).

. Figure 18a. Fully Transparent Mode

|  | $25^{\circ} \mathrm{C}$ | $\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\text {MAX }}$ |
| :--- | :--- | :--- |
| SYMBOL | MIN (ns) |  |
| MIN $^{\text {(ns) }}$ |  |  |

*FORT ${ }_{\text {Ts }}>0$, THE WIDTH OF TR MUST BE INCREASED BY THE SAME AMOUNT THAT $\mathrm{T}_{\text {Ts }}$ IS GREATER THAN Ons.
Figure 18b. Fully Transparent Mode Timing


Figure 19a. Partially Transparent

|  | $25^{\circ} \mathrm{C}$ <br> SYMBOL <br> MIN (ns) | $\mathbf{T}_{\text {MIN }}$ to TMAX $_{\text {MAX }}$ <br> MIIN) |
| :--- | :--- | :--- |
| $\mathbf{t}_{\text {DS }}$ | 0 | 0 |
| $\mathbf{t}_{\text {AS }}$ | 0 | 0 |
| $\mathbf{t}_{\text {TS }}$ | 0 | 0 |
| $\mathbf{t}_{\mathbf{W}}$ | 80 | 90 |
| $\mathbf{t}_{\text {DH }}$ | 10 | 15 |
| $\mathbf{t}_{\text {AH }}$ | 10 | 15 |
| $\mathbf{t}_{\text {TH }}$ | 10 | 15 |

Figure 19b. Partially Transparent Mode Timing
Partially transparent operation can be thought of as preloading the first rank in Figure 10a without requiring the additional $\overline{C S}$ pulse from Figure 11.
The partially transparent mode is achieved by setting $\overline{\mathrm{CS}}, \overline{\mathrm{QSO}}$, $\overline{\text { QS1 }}, \overline{\mathrm{LS}}$, and $\overline{\mathrm{TR}}$ low while keeping $\overline{\mathrm{RO}}$ and $\overline{\mathrm{MS}}$ high. The address of the transparent DAC is asserted on DS0 and DS1. Figure 19a ilustrates the necessary timing relationships. Partially transparent operation will also work with $\overline{\mathrm{TR}}$ ties low (enabled).

## OUTPUT DATA

Two types of outputs may be obtained from the internal data registers of the AD664 chip, mode select and DAC input code data. Readback data may be in the same forms in which it can be entered; 4 -, 8 -, and 12 -bit wide words ( 12 bits only for 28 -pin versions).

## DAC Data Readback

DAC input code readback data is obtained by setting the address of the DAC (DS0, DS1) and Quads ( $\overline{\mathrm{QS} 0}, \overline{\mathrm{QS} 1}, \overline{\mathrm{QS} 2}$ ) on the


Figure 20a. DAC Input Code Readback

|  | $25^{\circ} \mathrm{C}$ | $\mathbf{T}_{\text {MIN }}$ to $_{\text {Max }}$ <br> SYMBOL |
| :--- | :--- | :--- |
| MIN (ns) | MIN (ns) |  |
| $\mathbf{t}_{\text {As }}$ | 0 | 0 |
| $\mathbf{t}_{\text {RS }}$ | 0 | 0 |
| $\mathbf{t}_{\text {DV }}$ | 130 | 160 |
| $\mathbf{t}_{\mathbf{D F}}$ | 60 | 75 |
| $\mathbf{t}_{\text {AH }}$ | 0 | 0 |
| $\mathbf{t}_{\text {RH }}$ | 0 | 0 |

Figure 20b. DAC Input Code Readback Timing
address pins and bringing the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ pins low. The timing diagram for a DAC code readback operation appears in Figure 20.

## Mode Data Readback

Mode data is read back in a similar fashion. By setting $\overline{\mathrm{MS}}$, $\overline{\mathrm{QS} 0}, \overline{\mathrm{QS} 1}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ low while setting $\overline{\mathrm{TR}}$ and $\overline{\mathrm{RST}}$ high, the mode select word is presented to the I/O port pins. Figure 21 shows the timing diagram for a readback of the mode select data register.


Figure 21a. Mode Data Readback

| $\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | $\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\text {MAX }}$ <br> SYMBOL | MiN (ns) <br> MIN (ns) |
| :--- | :--- | :--- |
| $\mathbf{t}_{\text {AS }}$ | 0 | 0 |
| $\mathbf{t}_{\text {Ms }}$ | 0 | 0 |
| $\mathbf{t}_{\text {DV }}$ | 130 | 160 |
| $\mathbf{t}_{\text {DF }}$ | 60 | 75 |
| $\mathbf{t}_{\text {AH }}$ | 0 | 0 |
| $\mathbf{t}_{\text {MH }}$ | 0 | 0 |

Figure 21b. DAC Mode Readback Timing

## Output Loads

Readback timing is tested with the output loads shown in Figure 22.


Figure 22. Output Loads

## AD664

## Asynchronous Reset Operation

The asynchronous reset signal shown in Figure 23 may be asserted at any time. A minimum pulse width ( $\mathrm{t}_{\mathrm{Rw}}$ ) of 90 ns is required. The reset feature is designed to return all DAC outputs to 0 volts regardless of the mode or range selected. In the 44-pin versions, the modes are reset to unipolar 10V span (gain of 1), and the input codes are rewritten to be " 0 s." Previous DAC code and mode information is erased.


Figure 23a. Asynchronous Reset Operation


Figure 23b. Asynchronous Reset Operation Timing
In the 28 -pin versions of the AD664, the mode remains unchanged, the appropriate input code is rewritten to reset the output voltage to 0 volts. As in the 44 -pin versions, the previous input data is erased.

At power-up, an AD664 may be activated in either the read or write modes. While at the device level this will not produce any problems, at the system level it may. Analog Devices recommends the addition of a simple power-on reset scheme to any system where the possibility of an unknown start-up state could be a problem. The simplest version of this scheme is illustrated in Figure 24.


Figure 24. Power-On Reset

It is obvious from inspection that the scheme shown in Figure 24 is only appropriate for systems in which the $\overline{\mathrm{RST}}$ is otherwise not used. Should the user wish to use the RST pin, an additional logic gate may be included to combine the power-on reset with the reset signal.

## INTERFACING THE AD664 TO MICROPROCESSORS

The AD664 is easy to interface with a wide variety of popular microprocessors. Common architectures include processors with dedicated 8 -bit data and address buses, an 8 -bit bus over which data and address are multiplexed, an 8 -bit data and 16 -bit address partially muxed, and separate 16 -bit data and address buses.

AD664 addressing can be accomplished through either memorymapped or I/O techniques. In memory-mapped schemes, the AD664 appears to the host microprocessor as RAM memory. Standard memory addressing techniques are used to select the AD664. In the I/O schemes, the AD664 is treated as an external I/O device by the host. Dedicated I/O pins are used to address the AD664.

## MC6801 Interface

In Figures 25a-25d, we illustrate a few of the various methods that can be used to connect an AD664 to the popular MC6801 microprocessor. In each of these cases, the MC6801 is intended to be configured in its expanded, nonmultiplexed mode of operation. In this mode, the MC6801 can address 256 bytes of external memory over 8 -bit data (Port 3) and 8 -bit address (Port 4) buses. Eight general-purpose I/O lines (Port 1) are also available. Onboard RAM and ROM provide program and data storage space.

In Figure 25a, the three least significant address bits (P40, P41 and P42) are employed to select the appropriate on-chip addresses for the various input registers of the AD664. Three I/O lines (P17, P16 and P15) are used to select various operating features of the the AD664. IOS and $\mathrm{E}($ nable ) are combined to produce an appropriate $\overline{\mathrm{CS}}$ signal. This addressing scheme leaves the five most significant address bits and five I/O lines free for other tasks in the system.
Figure 25 b shows another way to interface an AD664 to the MC6801. Here we've used the six least significant address lines to select AD664 features and registers. This is a purely memorymapped scheme while the one illustrated in Figure 25a uses some memory-mapping as well as some dedicated I/O pins. In


Figure 25a. Simple AD664 to MC6801 Interface

Figure 25 b , two address lines and all eight I/O lines remain free for other system tasks.
Expansion of the scheme employed in Figure 25a results in that shown in Figure 25c. Here, two AD664s are connected to an MC6801, providing a total of eight 12-bit, software programmable DACs. Again, the three least significant bits of address are used to select the on-chip registers of the AD664. IOS and E, as well
as a fourth address bit, are decoded to provide the appropriate $\overline{\mathrm{CS}}$ signals. Four address and five I/O lines remain uncommitted.
A slightly more sophisticated approach to system expansion is illustrated in Figure 25d. Here, a 74LS138 (1-of-8 decoder) is used to address one of the eight AD664s connected to the MC6801. The three least significant address bits are used to select on-chip register and DAC. The next three address bits are used to select the appropriate AD664. IOS and E gate the 74LS138 output.


Figure 25b. Alternate AD664 to MC6801 Interface


Figure 25c. Interfacing Two AD664s to an MC6801

The schemes in Figure 25 illustrate some of the trade-offs which a designer may make when configuring a system. For example, the designer may use I/O lines instead of address bits or vice versa. This decision may be influenced by other I/O tasks or system expansion requirements. He/she can also choose to implement only a subset of the features available. Perhaps the RST pin isn't really needed. Tying that input pin to $\mathrm{V}_{\text {LOGIC }}$ frees up another I/O or address bit. The same consideration applies to mode select. In all of these cases $\overline{T R}$ is shown tied to $\mathrm{V}_{\text {LOGIC }}$, because the MC6801 cannot provide the 12 -bit-wide input word required for the transparent mode. In situations where transparent operation isn't required, and mode select is also not needed, the designer may consider specifying the DIP version of the device (either the UNI or BIP version).

Each of the schemes illustrated in Figure 25 operates with an MC6801 at clock rates up to and including 1.5 MHz . Similar schemes can be derived for other 8 -bit microprocessors and microcontrollers such as the $8051 / 8086 / 8088 / 6502$, etc. One such scheme developed for the 8051/AD664 is illustrated in Figure 26.

## 8051 Interface

Figure 26 shows the AD664 combined with an $8051 \mu$ controller chip. Three LSBs of address provide the quad and DAC select signals. Control signals from Port 1 select various operating modes such as readback, mode select and reset as well as providing the $\overline{\mathrm{LS}}$ signal. Read and write signals from the 8051 are decoded to provide the $\overline{\mathrm{CS}}$ signal.


Figure 25d. Interfacing Eight AD664s to an MC6801

## IBM PC* Interface

Figure 27 illustrates a simple interface between an IBM PC and an AD664. The three least significant address bits are used to select the Quad and DAC. The next two address bits are used for $\overline{\text { LS }}$ and $\overline{\text { MS }}$. In this scheme, a 12-bit input word requires two load cycles, an 8 -bit word and a 4 -bit word. Another write
is required to transfer the word or words previously written to the second rank. A 12 -bit-wide word again requires at least two read cycles; one for the 8 MSBs and four for the LSBs. The page select signal produces a $\overline{\mathrm{CS}}$ strobe for any address from 300 H to 31 FH .


Figure 26. AD664 to 8051 Interface


Figure 27. AD664 to IBM PC Interface
*IBM PC is a trademark of International Business Machines Corp.

## AD664

Table III, shown below details the memory locations and addresses used by this interface.


Note: Shaded registers are readable.

Table III. IBM PC Memory Map

The following IBM PC Basic routine produces four output voltage ramps from one AD664. Line numbers 10 through 70 define the hardware addresses for the first and second ranks of DAC registers as well as the first and second ranks of the mode select register. Program variables are initialized in line numbers 110 through 130 . Line number 170 writes " 0 s " out to the first rank and, then, the second rank of the mode select register.

Line numbers 200 through 320 calculate output voltages. Finally line numbers 410 through 450 update the first, then the second ranks of the DAC input registers. Hardware registers may be read with the "INP" instruction. For example, the contents of the DAC A register may be accessed with the following command: Line\# $A=\operatorname{INP}(D A C A)$.

| 5 | REM---A0664 LISSAJOUS PATTERNS-- |
| :---: | :---: |
| 10 | REM ---ASSIGN HARDWARE ADDRESSES--- |
| 20 | DACA $=785$ |
| 50 | DACE $=787$ |
| 40 | DACC $=789$ |
| 50 | DACD $=791$ |
| 60 | DAC2ND $=792$ |
| 70 | MODE1 $=769 \cdot \mathrm{MODE2} 2=776$ |
| 80 | REM |
| 90 | REM |
| 100 | REM ---INITIALIZE VARIABLES--- |
| 110 | $X=0: Y 1=128: Y 2=64: Y 3=32$ |
| 120 | $C X=1: C Y 1=1: C Y 2=-1: C Y 3=1$ |
| 130 | $F X=9: F Y 1=5: F Y 2=13: F Y 3=15$ |
| 140 | REM |
| 150 | REM |
| 160 | REM ---INITIALIZE MODES AND GAINS--- |
| 170 | OUT MODE 1,0: OUT MODE2,0 |
| 180 | REM |
| 190 | REM |
| 200 | REM ---CALCULATE YARIABLES--- |
| 210 | $X=X+\mathrm{F}^{*} \mathrm{C} \times$ |
| 220 | $Y 1=Y 1+F Y 1 * C Y 1$ |
| 230 | $Y 2=Y 2+F Y 2 * C Y 2$ |
| 240 | $\mathrm{Y} 3=\mathrm{Y} 3+\mathrm{FY} 3 \times \mathrm{CY}$ |
| 250 | IF $X$ : 255 THENX $=255: C X=-1: 6070270$ |
| 260 | IF $X<0$ THEN $X=0 \cdot \mathrm{CX}=1$ |
| 270 | IF Y 1 : 255 THEN Y $1=255$ : CY1 $=-1:$ G0T0 290 |
| 280 | $\|F Y\|<0$ THENY1 $=0 . C Y 1=1$ |
| 290 | IF Y2, 255 THEN Y2 255 : $\mathrm{CY} 2=-1: \operatorname{coto~} 310$ |
| 300 | IF $\mathrm{Y} 2<0$ THEN $Y 2=0$ : $\mathrm{CY} 2=-1$ |
| 310 | IF Y 3 ) 255 THEN Y $3=255: \mathrm{CY} 3=-1: 10070400$ |
| 320 | IF Y $3<0$ THEN $Y 3=0: C Y 3=1$ |
| 330 | REM |
| 340 | REM |
| 400 | REM ---SEND DAC DȦTA--- |
| 410 | DUT DACA, ${ }^{\text {a }}$ |
| 420 | DIJT OACE, Y I |
| 430 | OUT DACC, 22 |
| 440 | OUT DACO, Y 3 |
| 450 | OUT DACZND, 0 |
| 500 | REM |
| 510 | PEM |
| 520 | REM ---LOOP EACK--- |
| 530 | 6070210 |

## AD664

Simple AD664 to MC68000 Interface
Figure 28 shows an AD664 connected to an MC68000. In this memory-mapped I/O scheme, the "left-justified" data is written in one 12 -bit input word. Four address bits are used to perform the on-chip D/A selection as well as the various operating features. The $\mathrm{R} / \overline{\mathrm{W}}$ signal controls the $\overline{\mathrm{RD}}$ function and system reset controls RST.

This scheme can be converted to write "right-justified" data by connecting the data inputs to DATA bits D0 through D11 respectively. Other options include controlling the $\overline{\mathrm{QSO}}, \overline{\mathrm{QS1}}$ and $\overline{\mathrm{QS} 2}$ pins with $\overline{\mathrm{UDS}}$ and $\overline{\mathrm{LDS}}$ to provide a way to write 8 -bit input and read 8 -bit output words.


Figure 28. AD664 to MC68000 Interface


## APPLICATIONS OF THE AD664

## "Tester-per-Pin" ATE Architecture

Figure 29 shows the AD664 used in a single channel of a digital test system. In this scheme, the AD664 supplies four individual output voltages. Two are provided to the $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOw }}$ inputs of the AD345 pin driver I.C. to set the digital output levels. Two others are routed to the inputs of the AD96687 dual comparator to supply reference levels of the readback features. This approach can be replicated to give as many channels of stimulus/readback as the tester has pins. The AD664 is a particularly appropriate choice for a large-scale system because the low power requirements (under 500 mW ) ease power supply and cooling requirements. Analog ground currents of $600 \mu \mathrm{~A}$ or less make the ground current management task simpler. All DACs can be driven from the same system reference and will track over time and temperature. Finally, the small board area required by the AD664 (and AD345 and AD96687) allows a high functional density.

## X-Y Plotters

Figure 30 is a block diagram of the control section of a micro-processor-controlled X-Y pen plotter. In this conceptual exercise, two of the DACs are used for the X-channel drive and two are used for the Y-channel drive. Each provides either the coarse or fine movement control for its respective channel. This approach offers increased resolution over some other approaches.
A designer can take advantage of the reset feature of the AD664 in the following manner. If the system is designed such that the "HOME" position of the pen (or galvanometer, beam, head or similar mechanism) results when the outputs of all of the DACs are at zero, then no system software is required to home the pen. A simple reset signal is sufficient.
Similarly, the transparent feature could be used to the same end. One code can be sent to all DACs at the same time to send
the pen to the home position. Of course, this would require some software where the previous example would require only a single reset strobe signal!
Drawing scaling can be achieved by taking advantage of the AD664's software programmable gain settings. If, for example, an " $A$ " size drawing is created with gain settings of 1 , then a "C" size drawing can be created by simply resetting all DAC gains to 2 and redrawing the object. Conversely, a " C " size drawing created with gains of 2 can be reduced to " $A$ " size simply by changing the gains to 1 and redrawing. The same principal applies for conversion from " $B$ " size to " $D$ " size or " $D$ " size to " $B$ " size. The multiplying capability of the AD664 provides another scaling option. Changing the reference voltage provides a proportional change in drawing size. Inverting the reference voltage would invert the drawing.
Swapping digital input data from the $\mathbf{X}$ channel to the Y channel would rotate the drawing 90 degrees.


Figure 30. X-Y Plotter Block Diagram

ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Output Range | Gain Error | Linearity Error | Package Options ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD664JN-UNI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 to $+\mathrm{V}_{\text {REF }}$ | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | N-28 |
| AD664JN-BIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | N-28 |
| AD664JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Programmable | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | P-44A |
| AD664KN-UNI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 to $+V_{\text {REF }}$ | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | N-28 |
| AD664KN-BIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | N-28 |
| AD664KP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Programmable | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | P-44A |
| AD664AD-UNI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 to $+\mathrm{V}_{\text {REF }}$ | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | D-28A |
| AD664AD-BIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | D-28A |
| AD664AJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Programmable | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | J-44 |
| AD664BD-UNI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 to $+\mathrm{V}_{\text {REF }}$ | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | D-28A |
| AD664BD-BIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | D-28A |
| AD664BJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Programmable | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | J-44 |
| AD664BE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Programmable | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | E-44A |
| AD664SD-UNI | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 to $+\mathrm{V}_{\text {REF }}$ | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | D-28A |
| AD664SD-BIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ | $\pm 7 \mathrm{LSB}$ | $\pm 0.75 \mathrm{LSB}$ | D-28A |
| AD664TD-UNI | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 to $+V_{\text {REF }}$ | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | D-28A |
| AD664TD-BIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ | $\pm 5 \mathrm{LSB}$ | $\pm 0.5 \mathrm{LSB}$ | D-28A |

## NOTES

${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD664/883B data sheet.
${ }^{2} \mathrm{D}=$ Ceramic DIP; E = Leadless Ceramic Chip Carrier; J = Leaded Chip Carrier; N = Plastic DIP;
P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

## FEATURES

Complete 12-Bit D/A Function<br>Double-Buffered Latch<br>On Chip Output Amplifier<br>High Stability Buried Zener Reference<br>Single Chip Construction<br>Monotonicity Guaranteed Over Temperature<br>Linearity Guaranteed Over Temperature: 1/2LSB max<br>Settling Time: $3 \mu \mathrm{~s}$ max to $0.01 \%$<br>Guaranteed for Operation with $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ Supplies<br>Low Power: $\mathbf{3 0 0} \mathbf{m W}$ Including Reference<br>TTL/5V CMOS Compatible Logic Inputs<br>Low Logic Input Currents<br>MIL-STD-883 Compliant Versions Available

## PRODUCT DESCRIPTION

The AD667 is a complete voltage output 12-bit digital-to-analog converter including a high stability buried Zener voltage reference and double-buffered input latch on a single chip. The converter uses 12 precision high speed bipolar current steering switches and a laser trimmed thin film resistor network to provide fast settling time and high accuracy.
Microprocessor compatibility is achieved by the on-chip doublebuffered latch. The design of the input latch allows direct interface to 4 -, 8 -, 12 -, or 16 -bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 100 ns , allowing use with the fastest available microprocessors.
The functional completeness and high performance in the AD667 results from a combination of advanced switch design, high speed bipolar manufacturing process, and the proven laser wafertrimming (LWT) technology. The AD667 is trimmed at the wafer level and is specified to $\pm 1 / 4 \mathrm{LSB}$ maximum linearity error ( $\mathrm{K}, \mathrm{B}$ grades) at $25^{\circ} \mathrm{C}$ and $\pm 1 / 2 \mathrm{LSB}$ over the full operating temperature range.
The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity, is also used to trim the absolute value of the reference as well as its temperature coefficient. The AD667 is thus well suited for wide temperature range performance with $\pm 1 / 2$ LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

[^22] $4,020,486$; and others pending.

FUNCTIONAL BLOCK DIAGRAM


The AD667 is available in five performance grades. The AD667J and K are specified for use over the 0 to $+70^{\circ} \mathrm{C}$ temperature range and are available in a 28 -pin molded plastic DIP $(\mathrm{N})$ or PLCC (P) package. The AD667S grade is specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range and is available in the ceramic DIP (D) or LCC (E) package. The AD667A and B are specified for use over the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range and are available in a 28 -pin hermetically sealed ceramic DIP (D) package.

## PRODUCT HIGHLIGHTS

1. The AD667 is a complete voltage output DAC with voltage reference and digital latches on a single IC chip.
2. The double-buffered latch structure permits direct interface to 4 -, 8-, 12-, or 16-bit data buses. All logic inputs are TTL or 5 volt CMOS compatible.
3. The internal buried Zener reference is laser-trimmed to 10.00 volts with a $\pm 1 \%$ maximum error. The reference voltage is also available for external application.
4. The gain setting and bipolar offset resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
5. The precision high speed current steering switch and on-board high speed output amplifier settle within $1 / 2 \mathrm{LSB}$ for a 10 V full scale transition in $2.0 \mu \mathrm{~s}$ when properly compensated.
6. The AD667 is available in versions compliant with MIL-STD883. Refer to the Analog Devices Military Products Databook or current AD667/883B data sheet for detailed specifications.



NOTES
${ }^{1}$ The digital input specifications are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, and guaranteed but not tested over the full temperature range.
${ }^{2}$ Adjustable to zero.
${ }^{3}$ FSR means "Full Scale Range" and is 20 V for $\pm 10 \mathrm{~V}$ range and 10 V for the $\pm 5 \mathrm{~V}$ range.
${ }^{4} \mathrm{~A}$ minimum power supply of $\pm 12.5 \mathrm{~V}$ is required for a $\pm 10 \mathrm{~V}$ full scale output and $\pm 11.4 \mathrm{~V}$ is required for all other voltage ranges.
Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

## TIMING SPECIFICATIONS

(All Models, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or +15 V , $\mathrm{V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or -15 V )

| Symbol | Parameter | Min | Typ | Max |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $\mathbf{t}_{\mathrm{DC}}$ | Data Valid to End of $\overline{\mathrm{CS}}$ | 50 | - | - | ns |
| $\mathbf{t}_{\mathrm{AC}}$ | Address Valid to End of $\overline{\mathrm{CS}}$ | 100 | - | - | ns |
| $\mathbf{t}_{\mathrm{CP}}$ | $\overline{\mathrm{CS}}$ Pulse Width | 100 | - | - | ns |
| $\mathbf{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | - | ns |
| $\mathbf{t}_{\mathrm{SETT}}$ | Output Voltage Settling Time | - | 2 | 4 | $\mu \mathrm{~s}$ |

## ABSOLUTE MAXIMUM RATINGS

$V_{C C}$ to Power Ground . . . . . . . . . . . . . . . OV to +18 V
$V_{\text {EE }}$ to Power Ground . . . . . . . . . . . . . . . OV to - 18V
Digital Inputs (Pins 11-15, 17-28)
to Power
Ref In to
Reference Ground . .
Bipolar Offset to Reference Ground . . . . . . . . . . . $\pm 12 \mathrm{~V}$
10V Span R to Reference Ground . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
20V Span R to Reference Ground . . . . . . . . . . . . $\pm 24 \mathrm{~V}$
Ref Out, Vout (Pins 6, 9) . . Indefinite short to power ground Momentary Short to $\mathrm{V}_{\mathrm{CC}}$
Power Dissipation 1000 mW

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Model \& Min \& \[
\begin{aligned}
\& \text { AD667A } \\
\& \text { Typ }
\end{aligned}
\] \& Max \& Min \& \[
\begin{aligned}
\& \text { AD667B } \\
\& \text { Typ }
\end{aligned}
\] \& Max \& Min \& \[
\begin{aligned}
\& \text { AD667S } \\
\& \text { Typ }
\end{aligned}
\] \& Max \& Units \\
\hline ```
DIGITAL INPUTS
Resolution
Logic Levels (TTLCompatible, \(\left.\mathrm{T}_{\text {min }}-\mathrm{T}_{\text {max }}\right)^{1}\)
\(\mathrm{V}_{\text {IH }}\) (Logic " 1 ")
\(\mathrm{V}_{\mathrm{IL}}\) (Logic "0")
\(\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}\right)\)
\(\mathrm{I}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}\right)\)
``` \& \({ }_{0}^{+2.0}\) \& \[
3
\] \& \[
\begin{aligned}
\& 12 \\
\& +5.5 \\
\& +0.8 \\
\& 10 \\
\& 5
\end{aligned}
\] \& \({ }_{0}^{+2.0}\) \& 3
1 \& \[
\begin{aligned}
\& 12 \\
\& +5.5 \\
\& +0.8 \\
\& 10 \\
\& 5
\end{aligned}
\] \& \({ }_{0}^{+2.0}\) \& \& \[
\begin{aligned}
\& 12 \\
\& +5.5 \\
\& +0.7 \\
\& 10 \\
\& 5
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { Bits } \\
\& \mathrm{V} \\
\& \mathrm{~V} \\
\& \mu \mathrm{~A} \\
\& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline ```
TRANSFER CHARACTERISTICS
ACCURACY
Linearity Error @ \(+25^{\circ} \mathrm{C}\)
\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
Differential Linearity Error @ \(+25^{\circ} \mathrm{C}\)
\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
Gain Error \({ }^{2}\)
Unipolar Offset Error \({ }^{2}\)
Bipolar Zero \({ }^{2}\)
``` \& Mon \& \[
\begin{aligned}
\& \pm 1 / 4 \\
\& \pm 1 / 2 \\
\& \pm 1 / 2 \\
\& \text { icity } \mathbf{G u} \\
\& \pm 0.1 \\
\& \pm 1 \\
\& \pm 0.05
\end{aligned}
\] \& \[
\begin{gathered}
\pm 1 / 2 \\
\pm 3 / 4 \\
\pm 3 / 4 \\
\text { anteed } \\
\pm 0.2 \\
\pm 2 \\
\pm 0.1
\end{gathered}
\] \& Mon \& \[
\begin{aligned}
\& \pm 1 / 8 \\
\& \pm 1 / 4 \\
\& \pm 1 / 4 \\
\& \text { icity } \mathbf{~ G u} \\
\& \pm 0.1 \\
\& \pm 1 \\
\& \pm 0.05
\end{aligned}
\] \& \[
\begin{gathered}
\pm 1 / 4 \\
\pm 1 / 2 \\
\pm 1 / 2 \\
\text { anteed } \\
\pm 0.2 \\
\pm 2 \\
\pm 0.1
\end{gathered}
\] \& Mono \& \[
\begin{aligned}
\& \pm 1 / 8 \\
\& \pm 1 / 2 \\
\& \pm 1 / 4 \\
\& \text { icity } \mathbf{G u} \\
\& \pm 0.1 \\
\& \pm 1 \\
\& \pm 0.05
\end{aligned}
\] \& \[
\begin{aligned}
\& \pm 1 / 2 \\
\& \pm 3 / 4 \\
\& \pm 3 / 4 \\
\& \text { anteed } \\
\& \pm 0.2 \\
\& \pm 2 \\
\& \pm 0.1
\end{aligned}
\] \& \begin{tabular}{l}
LSB \\
LSB \\
LSB \\
LSB \\
\(\%\) of FSR \({ }^{3}\) \\
LSB \\
\% of FSR
\end{tabular} \\
\hline \begin{tabular}{l}
DRIFT \\
Differential Linearity \\
Gain (Full Scale) \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\text {min }}\) or \(\mathrm{T}_{\text {max }}\) Unipolar Offset \(\mathrm{T}_{A}=25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\text {min }}\) or \(\mathrm{T}_{\text {max }}\) Bipolar Zero \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\text {min }}\) or \(\mathrm{T}_{\text {max }}\)
\end{tabular} \& \& \[
\begin{aligned}
\& \pm 2 \\
\& \pm 5 \\
\& \pm 1 \\
\& \pm 5
\end{aligned}
\] \& \[
\begin{aligned}
\& \pm 30 \\
\& \pm 3 \\
\& \pm 10
\end{aligned}
\] \& \& \(\pm 2\)
\(\pm 5\) \& \[
\begin{aligned}
\& \pm 15 \\
\& \pm 3 \\
\& \pm 10
\end{aligned}
\] \& \& \(\pm 2\)
\(\pm 15\) \& \[
\begin{aligned}
\& \pm \mathbf{3 0} \\
\& \pm 3 \\
\& \pm 10
\end{aligned}
\] \& \begin{tabular}{l}
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
CONVERSION SPEED \\
Settling Time to \(\pm \mathbf{0 . 0 1 \%}\) of FSR for FSR change ( \(2 \mathrm{k} \Omega \| 500 \mathrm{pF}\) load) with \(10 \mathrm{k} \Omega\) Feedback with \(5 \mathrm{k} \Omega\) Feedback \\
For LSB Change Slew Rate
\end{tabular} \& 10 \& \[
\begin{aligned}
\& 3 \\
\& 2 \\
\& 1
\end{aligned}
\] \& 4
3 \& 10 \& \[
1
\] \& 4
3 \& 10 \& \[
\begin{aligned}
\& 3 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& 4 \\
\& 3
\end{aligned}
\] \& \(\mu \mathrm{s}\) \(\mu \mathrm{s}\) \(\mu \mathrm{s}\) \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
ANALOGOUTPUT \\
Ranges \({ }^{4}\) \\
Output Current \\
Output Impedance (dc) \\
Short Circuit Current
\end{tabular} \& \(\pm 5\) \& \[
\begin{aligned}
\& 2.5, \pm 5 \\
\& 5,+10 \\
\& 0.05
\end{aligned}
\] \& 10

40 \& $\pm 5$ \& $$
\begin{aligned}
& 2.5, \pm 5, \\
& 5,+10 \\
& 0.05
\end{aligned}
$$ \& 10

40 \& \multicolumn{3}{|r|}{$$
\begin{aligned}
& \pm 2.5, \pm 5, \pm 10 \\
& +5,+10
\end{aligned}
$$} \& \[

$$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA} \\
& \Omega \\
& \mathrm{~mA}
\end{aligned}
$$
\] <br>

\hline | REFERENCE OUTPUT |
| :--- |
| External Current | \& \[

$$
\begin{aligned}
& 9.90 \\
& 0.1
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 10.00 \\
& 1.0
\end{aligned}
$$

\] \& 10.10 \& \[

$$
\begin{aligned}
& 9.90 \\
& 0.1
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 10.00 \\
& 1.0
\end{aligned}
$$

\] \& 10.10 \& \[

$$
\begin{aligned}
& 9.90 \\
& 0.1
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 10.00 \\
& 1.0
\end{aligned}
$$

\] \& 10.10 \& \[

$$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA}
\end{aligned}
$$
\] <br>

\hline POWER SUPPLY SENSITIVITY

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=+11.4 \text { to }+16.5 \mathrm{~V} \mathrm{dc} \\
& \mathrm{~V}_{\mathrm{EE}}=-11.4 \text { to }-16.5 \mathrm{~V} \mathrm{dc}
\end{aligned}
$$ \& \& \[

$$
\begin{aligned}
& 5 \\
& 5 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 10 \\
& 10 \\
& \hline
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 10 \\
& 10 \\
& \hline
\end{aligned}
$$

\] \& \& \& \[

$$
\begin{aligned}
& 10 \\
& 10 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \text { ppm of FS/\% } \\
& \text { ppm of FS/\% }
\end{aligned}
$$
\] <br>

\hline ```
POWER SUPPLY REQUIREMENTS
Rated Voltages
Range ${ }^{4}$
Supply Current
+11.4 to +16.5 V dc
-11.4 to -16.5 V dc

``` & \(\pm 11.4\) & \[
\begin{aligned}
& 12, \pm 15 \\
& 8 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \pm 16.5 \\
& 12 \\
& 25
\end{aligned}
\] & \(\pm 11.4\) & \[
\begin{aligned}
& 12, \pm 15 \\
& 8 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \pm 16.5 \\
& 12 \\
& 25
\end{aligned}
\] & \(\pm 11.4\) & \[
\begin{aligned}
& 12, \pm 15 \\
& 8 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \pm 16.5 \\
& 12 \\
& 25 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~mA} \\
& \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification Storage
\end{tabular} & -25
-65 & & \[
\begin{aligned}
& +85 \\
& +150
\end{aligned}
\] & -25
-65 & & \[
\begin{aligned}
& +85 \\
& +150
\end{aligned}
\] & -55
-65 & & \[
\begin{aligned}
& +125 \\
& +150
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{TIMING DIAGRAMS}

WRITE CYCLE \#1
(Load First Rank from Data Bus; A3 = 1)


\section*{WRITE CYCLE \#2}
(Load Second Rank from First Rank; A2, A1, A0 = 1)

\section*{PIN CONNECTIONS}


\section*{THE AD667 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE}

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. The AD667 is laser trimmed to \(1 / 4 \mathrm{LSB}\left(0.006 \%\right.\) of F .S.) maximum error at \(+25^{\circ} \mathrm{C}\) for the \(K\) and \(B\) versions and \(1 / 2 L S B\) for the J, A and \(S\) versions.
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD667 are monotonic over their full operating temperature range.
DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at \(+25^{\circ} \mathrm{C}\) and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44 mV change in the analog output ( \(1 \mathrm{LSB}=10 \mathrm{~V} \times 1 / 4096=2.44 \mathrm{mV}\) ). If in actual use, however, a 1LSB change in the input code results
in a change of only \(0.61 \mathrm{mV}(1 / 4 \mathrm{LSB})\) in analog output, the differential linearity error would be -1.83 mV , or \(-3 / 4 \mathrm{LSB}\). The AD667K and B grades have a max differential linearity error of \(1 / 2 \mathrm{LSB}\), which specifies that every step will be at least 1/2LSB and at most \(11 / 2\) LSB.

\section*{ANALOG CIRCUIT CONNECTIONS}

Internal scaling resistors provided in the AD667 may be connected to produce bipolar output voltage ranges of \(\pm 10, \pm 5\) or \(\pm 2.5 \mathrm{~V}\) or unipolar output voltage ranges of 0 to +5 V or 0 to +10 V .
Gain and offset drift are minimized in the AD667 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table I.


Figure 1. Output Amplifier Voltage Range Scaling Circuit
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Output \\
Range
\end{tabular} & \begin{tabular}{l}
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{l}
Connect \\
Pin9to
\end{tabular} & Connect Pin 1 to & \begin{tabular}{l}
Connect \\
Pin 2 to
\end{tabular} & Connect Pin 4 to \\
\hline \(\pm 10 \mathrm{~V}\) & Offset Binary & 1 & 9 & NC & 6 (through \(50 \Omega\) fixed or \(100 \Omega\) trim resistor) \\
\hline \(\pm 5 \mathrm{~V}\) & Offset Binary & 1 and 2 & 2 and 9 & 1 and 9 & 6 (through \(50 \Omega\) fixed or \(100 \Omega\) trim resistor) \\
\hline \(\pm 2.5 \mathrm{~V}\) & Offset Binary & 2 & 3 & 9 & 6 (through \(50 \Omega\) fixed or \(100 \Omega\) trim resistor) \\
\hline 0 to +10 V & Straight Binary & 1 and 2 & 2 and 9 & 1 and 9 & 5 (or optional trim-See Figure 2) \\
\hline 0 to +5 V & Straight Binary & 2 & 3 & 9 & 5 (or optional trim-See Figure 2) \\
\hline
\end{tabular}

Table I. Output Voltage Range Connections

\section*{Analog Circuit Details-AD667}

\section*{UNIPOLAR CONFIGURATION (Figure 2)}

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar offset terminal, pin 4, should be grounded if not used for trimming.


Figure 2. 0 to +10 V Unipolar Voltage Output

\section*{STEP I . . . ZERO ADJUST}

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts ( \(1 \mathrm{LSB}=2.44 \mathrm{mV}\) ). In most cases this trim is not needed, and pin 4 should be connected to pin 5.
STEP II . . . GAIN ADJUST
Turn all bits ON and adjust \(100 \Omega\) gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of \(\mathbf{1 0 . 0 0 0}\) volts.)

\section*{BIPOLAR CONFIGURATION (Figure 3)}

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all l's).

\section*{STEP I . . . OFFSET ADJUST}

Turn OFF all bits. Adjust \(100 \Omega\) trimmer R1 to give -5.000 volts output.
STEP II . . . GAIN ADJUST
Turn ON all bits. Adjust \(100 \Omega\) gain trimmer R2 to give a reading of +4.9976 volts.


Figure 3. \(\pm 5 \mathrm{~V}\) Bipolar Voltage Output

\section*{INTERNAL/EXTERNAL REFERENCE USE}

The AD667 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to
the best discrete zener reference diodes. The performance of the AD667 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale error and bipolar offset) is done in this configuration.
The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to Ref In and 1.0 mA to Bipolar Offset). A minimum of 0.1 mA is available for driving external loads. The AD667 reference output should be buffered with an external op amp if it is required to supply more than 0.1 mA output current. The reference is typically trimmed to \(\pm 0.2 \%\), then tested and guaranteed to \(\pm 1.0 \%\) max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.
If an external reference is used ( 10.000 V , for example), additional trim range must be provided, since the internal reference has a tolerance of \(\pm 1 \%\), and the AD667 full-scale and bipolar offset are both trimmed with the internal reference. The gain and offset trim resistors give about \(\pm 0.25 \%\) adjustment range, which is sufficient for the AD667 when used with the internal reference.
It is also possible to use external references other than 10 volts. The recommended range of reference voltage is from +8 to +11 volts, which allows both 8.192 V and 10.24 V ranges to be used. The AD667 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range in a particular application, a CMOS multiplying DAC is a better choice.

Reduced values of reference voltage will also permit the \(\pm 12\) volt \(\pm 5 \%\) power supply requirement to be relaxed to \(\pm 12\) volts \(\pm 10 \%\).
It is not recommended that the AD667 be used with external feedback resistors to modify the scale factor. The internal resistors are trimmed to ratio-match and temperature-track the other resistors on the chip, even though their absolute tolerances are \(\pm 20 \%\), and absolute temperature coefficients are approximately \(-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). If external resistors are used, a wide trim range ( \(\pm 20 \%\) ) will be needed and temperature drift will be increased to reflect the mismatch between the temperature coefficients of the internal and external resistors.
Small resistors may be added to the feedback resistors in order to accomplish small modifications in the scaling. For example, if a 10.24 V full-scale is desired, a \(140 \Omega 1 \%\) low-TC metal-film resistor can be added in series with the internal (nominal) \(5 k\) feedback resistor, and the gain trim potentiometer (between pins 6 and 7) should be increased to \(200 \Omega\). In the bipolar mode, increase the value of the bipolar offset trim potentiometer also to \(200 \Omega\).

\section*{GROUNDING RULES}

The AD667 brings out separate analog and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths.

The analog ground at pin 5 is the ground point for the output amplifier and is thus the "high quality" ground for the AD667; it should be connected directly to the analog reference point of the system. The power ground at pin 16 can be connected to the most convenient ground point; analog power return is pre-
ferred. If power ground contains high frequency noise beyond 200 mV , this noise may feed through the converter, thus some caution will be required in applying these grounds.
It is also important to apply decoupling capacitors properly on the power supplies for the AD667 and the output amplifier. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD667 to the analog ground pin of the AD667. Any load driven by the output amplifier should also be referred to the analog ground pin.

\section*{OPTIMIZING SETTLING TIME}

The dynamic performance of the AD667's output amplifier can be optimized by adding a small ( 20 pF ) capacitor across the feedback resistor. Figure 4 shows the improvement in both
large-signal and small-signal settling for the 10 V range. In Figure 4a, the top trace shows the data inputs (DB11-DB0 tied together), the second trace shows the CS pulse (A3-A0 tied low), and the lower two traces show the analog outputs for \(\mathrm{C}_{\mathrm{F}}=0\) and 20 pF respectively.
Figures \(4 b\) and \(4 c\) show the settling time for the transition from all bits on to all bits off. Note that the settling time to \(\pm 1 / 2\) LSB for the 10 V step is improved from 2.4 microseconds to 1.6 microseconds by the addition of the 20 pF capacitor.
Figures 4 d and 4 e show the settling time for the transition from all bits off to all bits on. The improvement in settling time gained by adding \(\mathrm{C}_{\mathrm{C}}=20 \mathrm{pF}\) is similar.


d. Fine-Scale Settling, \(C_{F}=0 p F\)

e. Fine-Scale Settling, \(C_{F}=20 \mathrm{pF}\)

Figure 4. Settling Time Performance

\section*{DIGITAL CIRCUIT DETAILS}

The bus interface logic of the AD667 consists of four independently. addressable registers in two ranks. The first rank consists of three four-bit registers which can be loaded directly from a 4 -, 8 -, 12-, or 16 -bit microprocessor bus. Once the complete 12 -bit data word has been assembled in the first rank, it can be loaded into the 12 -bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values. Figure 5 shows the block diagram of the AD667 logic section.


Figure 5. AD667 Block Diagram

The latches are controlled by the address inputs, A0-A3, and the \(\overline{\mathrm{CS}}\) input. All control inputs are active low, consistent with general practice in microprocessor systems. The four address lines each enable one of the four latches, as indicated in Table II.

All latches in the AD667 are level-triggered. This means that data present during the time when the control signals are valid will enter the latch. When any one of the control signals returns high, the data is latched.
It is permissible to enable more than one of the latches simultaneously. If a first rank latch is enabled coincident with the second rank latch, the data will reach the second rank correctly if the "WRITE CYCLE \# 1 " timing specifications are met.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\overline{\mathbf{C S}}\) & A3 & A2 & A1 & A0 & Operation \\
\hline 1 & X & X & X & X & No Operation \\
\hline X & 1 & 1 & 1 & 1 & No Operation \\
\hline 0 & 1 & 1 & 1 & 0 & Enable 4 LSBs of First Rank \\
\hline 0 & 1 & 1 & 0 & 1 & Enable 4 Middle Bits of First Rank \\
\hline 0 & 1 & 0 & 1 & 1 & Enable 4 MSBs of First Rank \\
\hline 0 & 0 & 1 & 1 & 1 & Loads Second Rank from First Rank \\
\hline 0 & 0 & 0 & 0 & 0 & All Latches Transparent \\
\hline
\end{tabular}

Table II. AD667 Truth Table

\section*{INPUT CODING}

The AD667 uses positive-true binary input coding. Logic " 1 " is represented by an input voltage greater than 2.0 V and logic " 0 " is defined as an input voltage less than 0.8 V .
Unipolar coding is straight binary, where all zeroes \(\left(000_{\mathrm{H}}\right)\) on the data inputs yields a zero analog output and all ones ( \(\mathrm{FFF}_{\mathrm{H}}\) ) yields an analog output lLSB below full scale.
Bipolar coding is offset binary, where an input code of \(000_{\mathrm{H}}\) yields a minus full-scale output, an input of \(\mathrm{FFF}_{\mathrm{H}}\) yields an output 1LSB below positive full scale, and zero occurs for an input code with only the MSB on \(\left(800_{\mathrm{H}}\right)\).

The AD667 can be used with two's complement input coding if an inverter is used on the MSB (DB11).

\section*{DIGITAL INPUT CONSIDERATIONS}

The threshold of the digital input circuitry is set at 1.4 volts and does not vary with supply voltage. The input lines can thus interface with any type of 5 volt logic. The configuration of the input circuit is shown in Figure 6.


Figure 6. Equivalent Digital Input Circuit
The AD667 data and control inputs will float to a logic 0 if left open. It is recommended that any unused inputs be connected to power ground to improve noise immunity.

Fanout for the AD667 is 100 when used with a standard low power Schottky gate output device.

\section*{8-BIT MICROPROCESSOR INTERFACE}

The AD667 interfaces easily to 8-bit microprocessor systems of all types. The control logic makes possible the use of right- or left-justified data formats.
Whenever a 12 -bit DAC is loaded from an 8 -bit bus, two bytes are required. If the program considers the data to be a 12 -bit binary fraction (between 0 and 4095/4096), the data is left-justified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Right-justified data calls for the eight least significant bits to occupy one byte, with the 4 most significant bits residing in the lower half of another byte, simplifying integer arithmetic.

b. Right Justified

Figure 7. 12-Bit Data Formats for 8-Bit Systems

Figure 8 shows an addressing scheme for use with an AD667 set up for left-justified data in an 8-bit system. The base address is decoded from the high-order address bits and the resultant active-low signal is applied to \(\overline{\mathrm{CS}}\). The two LSBs of the address bus are connected as shown to the AD667 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output.


Right-justified data can be similarly accommodated. The overlapping of data lines is reversed, and the address connections are slightly different. The AD667 still occupies two adjacent locations in the processor's memory map. In the circuit of Figure 9 , location X01 loads the 8LSBs and location X10 loads the 4 MSBs and updates the output.


Figure 9. Right-Justified 8-Bit Bus Interface

\section*{AD667}

\section*{USING THE AD667 WITH 12- AND 16-BIT BUSES}

The AD667 is easily interfaced to 12 - and 16-bit data buses. In this operation, all four address lines (A0 through A3) are tied low, and the latch is enabled by \(\overline{\mathrm{CS}}\) going low. The AD667 thus occupies a single memory location.
This configuration uses the first and second rank registers simultaneously. The \(\overline{\mathrm{CS}}\) input can be driven from an active-low decoded address. It should be noted that any data bus activity during the period when \(\overline{\mathrm{CS}}\) is low will cause activity at the AD667 output. If data is not guaranteed stable during this period, the second rank register can be used to provide double buffering.


Figure 10. Connections for 12- and 16-Bit Bus Interface

ORDERING GUIDE
\begin{tabular}{|c|c|c|c|c|}
\hline Model \({ }^{1}\) & Temperature Range - \({ }^{\circ} \mathrm{C}\) & \begin{tabular}{l}
Linearity \\
Error Max \\
@ \(25^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l}
Gain T.C. \\
Max ppm \(/{ }^{\circ} \mathbf{C}\)
\end{tabular} & Package Option \({ }^{2}\) \\
\hline AD667JN & 0 to +70 & \(\pm 1 / 2 \mathrm{LSB}\) & 30 & Plastic DIP (N-28) \\
\hline AD667JP & 0 to +70 & \(\pm 1 / 2\) LSB & 30 & PLCC (P-28A) \\
\hline AD667KN & 0 to +70 & \(\pm 1 / 4 \mathrm{LSB}\) & 15 & Plastic DIP (N-28) \\
\hline AD667KP & 0to +70 & \(\pm 1 / 4 \mathrm{LSB}\) & 15 & PLCC (P-28A) \\
\hline AD667AD & -25 to +85 & \(\pm 1 / 2\) LSB & 30 & Ceramic DIP(D-28) \\
\hline AD667BD & -25 to +85 & \(\pm 1 / 4 \mathrm{LSB}\) & 15 & Ceramic DIP(D-28) \\
\hline AD667SD & -55 to +125 & \(\pm 1 / 2 \mathrm{LSB}\) & 30 & Ceramic DIP(D-28) \\
\hline AD667SE & -55 to +125 & \(\pm 1 / 2 \mathrm{LSB}\) & 30 & LCC(E-28A) \\
\hline AD667/883B & -55 to +125 & * & * & * \\
\hline
\end{tabular}

NOTES
*Refer to AD667/883B military data sheet.
\({ }^{1}\) For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD667/883B data sheet.
\({ }^{2}\) D \(=\) Ceramic DIP; E \(=\) Leadless Ceramic Chip Carrier; \(N=\) Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

\section*{FEATURES}

Ultrahigh Speed: Current Settling to 1 LSB in 90 ns for a Full-Scale Change in Digital Input. Voltage Settling to \(\mathbf{1}\) LSB in 120 ns for a Full-Scale Change in Analog Input
15 MHz Reference Bandwidth
Monotonicity Guaranteed over Temperature
10.24 mA Current Output or 1.024 V Voltage Output

Integral and Differential Linearity Guaranteed over Temperature
\(0.3^{\prime \prime}\) "Skinny DIP" Packaging
MIL-STD-883 Compliant Versions Available

\section*{PRODUCT DESCRIPTION}

The AD668 is an ultrahigh speed, 12-bit, multiplying digital-toanalog converter, providing outstanding accuracy and speed performance in responding to both analog and digital inputs. The AD668 provides a level of performance and functionality in a monolithic device that exceeds that of many contemporary hybrid devices. The part is fabricated using Analog Devices' Complementary Bipolar (CB) Process, which features vertical NPN and PNP devices on the same chip without the use of dielectric isolation. The AD668's design capitalizes on this proprietary process in combination with standard low impedance circuit techniques to provide its unique combination of speed and accuracy in a monolithic part.
The wideband reference input is buffered by a high gain, closed loop reference amplifier. The reference input is essentially a 1 V , high impedance input, but trimmed resistive dividers are provided to readily accommodate 5 V and 1.25 V references. The reference amplifier features an effective small signal bandwidth of 15 MHz and an effective slew rate of \(3 \%\) of full scale/ns.
Multiple matched current sources and thin film ladder techniques are combined to produce bit weighting. The output range can nominally be taken as a 10.24 mA current output or a 1.024 V voltage output. Varying the analog input can provide modulation of the DAC full scale from \(10 \%\) to \(120 \%\) of its nominal value. Bipolar outputs can be realized through pin-strapping to provide two-quadrant operation without additional external circuitry.
Laser wafer trimming insures full 12 -bit linearity and excellent gain accuracy. All grades of the AD668 are guaranteed monotonic over their full operating temperature range. Furthermore, the output resistance of the DAC is trimmed to \(100 \Omega \pm 1.0 \%\).

\section*{FUNCTIONAL BLOCK DIAGRAM}


The AD668 is available in four performance grades. The AD668JQ and KQ are specified for operation from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), the AD668AQ is specified for operation from \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and the AD668SQ specified for operation from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). All grades are available in a 24 -pin cerdip \(\left(0.3^{\prime \prime}\right.\) package.

\section*{PRODUCT HIGHLIGHTS}
1. The fast settling time of the AD668 provides suitable performance for waveform generation, graphics display, and highspeed A/D conversion applications.
2. The high bandwidth reference channel allows high frequency modulation between analog and digital inputs.
3. The AD668's design is configured to allow wide variation of the analog input, from \(10 \%\) to \(120 \%\) of its nominal value.
4. The AD668's combination of high performance and tremendous flexibility makes it an ideal building block for a variety of high speed, high accuracy instrumentation applications.
5. The digital inputs are readily compatible with both TTL and 5 V CMOS logic families.
6. Skinny DIP ( \(0.3^{\prime \prime}\) ) packaging minimizes board space requirements and eases layout considerations.
7. The AD668 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD668/883B data sheet for detailed specifications.

AD668 - SPECIFICATIONS
(@ \(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\), unless otherwise noted)



\section*{NOTES}
*Same as AD668J/A.
\({ }^{1}\) Measured in \(\mathrm{I}_{\text {OUT }}\) mode. Specified at nominal 5 V full-scale reference.
\({ }^{2}\) Measured in \(\mathrm{V}_{\text {OUT }}\) mode, unless otherwise specified. Specified at nominal 5 V full-scale reference.
\({ }^{3}\) Total resistance. Refer to Figure 4.
\({ }^{4}\) At the major carry, driven by HCMOS logic.
\({ }^{5} \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V} p-\mathrm{p}, \mathrm{V}_{\text {IN }}=10 \%\) to \(110 \%, 100 \mathrm{kHz}\). Digital Input All 1s.
\({ }^{6} \mathrm{~V}_{\mathrm{IN}}=200 \mathrm{mV}\) p-p, 1 MHz Sine Wave. Digital Input all 0s. See Figure 20.
\({ }^{7}\) Measured at \(15 \mathrm{~V} \pm 10 \%\) and \(12 \mathrm{~V} \pm 10 \%\).
Specifications shown in boldface are tested on all production units at final electrical test.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{CC}}\) to REFCOM . . . . . . . . . . . . . . . . . . . . . 0 V to +18 V
\(\mathrm{V}_{\mathrm{EE}}\) to REFCOM . . . . . . . . . . . . . . . . . . . . . 0 V to -18 V
REFCOM to LCOM . . . . . . . . . . . . . . . +100 mV to -10 V
ACOM to LCOM . . . . . . . . . . . . . . . . . . . . . . . \(\pm 100 \mathrm{mV}\)
THCOM to LCOM . . . . . . . . . . . . . . . . . . . . . . \(\pm 500 \mathrm{mV}\)
REFCOM to REFIN (1, 2) . . . . . . . . . . . . . . . . . . . . 18 V
\(\mathrm{I}_{\text {BPO }}\) to LCOM . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 5\) V
\(\mathrm{I}_{\text {OUT }}\) to LCOM . . . . . . . . . . . . . . . . . . . . . . -5 V to \(\mathrm{V}_{\mathrm{TH}}\)
Digital Inputs to THCOM . . . . . . . . . . -500 mV to +7.0 V
REFIN1 to REFIN2 . . . . . . . . . . . . . . . . . . . . . . . . 36 V
\(\mathrm{V}_{\text {TH }}\) to THCOM . . . . . . . . . . . . . . . . . -0.7 V to +1.4 V
Logic Threshold Control Input Current . . . . . . . . . . . . 5 mA

\footnotetext{
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . 670 mW
Storage Temperature Range
Q (Cerdip) Package . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . + \(175^{\circ} \mathrm{C}\)
Thermal Resistance
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & \\
\hline
\end{tabular}
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
}

ORDERING GUIDE
\begin{tabular}{|l|l|l|l|l|}
\hline Model \({ }^{\mathbf{1}}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Linearity \\
Error Max \\
@ 25
\end{tabular} & \begin{tabular}{l} 
Voltage \\
Gain T.C. \\
Max ppm \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Package \\
Option \(^{2}\)
\end{tabular} \\
\hline AD668JQ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 30\) & \(\mathrm{Q}-24\) \\
AD668KQ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4\) & \(\pm 15\) & \(\mathrm{Q}-24\) \\
AD668AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 30\) & \(\mathrm{Q}-24\) \\
AD668SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 40\) & \(\mathrm{Q}-24\) \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD668/883B data sheet. \({ }^{2} \mathrm{Q}=\) Cerdip. For outline information see Package Information section.

PIN CONFIGURATION


\section*{DEFINITIONS}

LINEARITY ERROR (also called INTEGRAL NONLINEARITY OR INL): Analog Devices defines linearity error as the maximum deviation of the actual analog output from the ideal output (a straight line drawn from 0 to FS ) for any bit combination expressed in multiples of 1 LSB . The AD668 is laser trimmed to \(1 / 4\) LSB ( \(0.006 \%\) of FS ) maximum linearity error at \(+25^{\circ} \mathrm{C}\) for the K version and \(1 / 2\) LSB for the J and S versions.

DIFFERENTIAL LINEARITY ERROR (also called DIFFERENTIAL NONLINEARITY or DNL): DNL is the measure of the variation in the analog output, normalized to full scale, associated with a 1 LSB change in digital input code.
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases. Monotonic behavior requires that the differential linearity error not exceed 1 LSB in the negative direction.
UNIPOLAR OFFSET ERROR (DAC OFFSET): The DAC offset is the portion of the DAC output that is independent of the digital input. The unipolar DAC offset error is measured as the deviation of the analog output from the ideal ( 0 V or 0 mA ) when the analog input is set to \(100 \%\) and the digital inputs are set to all 0s.

BIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (negative half-scale) when the DAC is connected in the bipolar mode (Pin 16 connected to Pin 20), the analog input is set to \(100 \%\), and the digital inputs are set to all 0 s is called the bipolar offset error.
BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal ( 0 V or 0 mA ) for bipolar mode when only the MSB is on ( \(100 \ldots 00\) ) is called bipolar zero error.
COMPLIANCE VOLTAGE: The allowable voltage excursion at the output node of a DAC which will not degrade the accuracy of the DAC output.
SETTLING TIME (DIGITAL CHANNEL): The time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.
SETTLING TIME (ANALOG CHANNEL): The time required for the output to reach and remain within a specified error band about its final value, measured from the analog input's crossing of it's \(50 \%\) value.
GAIN ERROR: The difference between the ideal and actual output span of FS-1 LSB, expressed either in \% of FS or LSB, when all bits are on is called the gain error.

ANALOG OFFSET ERROR: The analog offset is defined as the offset of the analog amplifier channel, referred to the analog input. Ideally, this would be measured with the analog input at 0 V and the digital input at full scale. Since a 0 V analog input voltage constitutes an undervoltage condition, this specification is determined through linear extrapolation, as indicated in Figure 1.


Figure 1. Derivation of Analog Offset Voltage
GLITCH IMPULSE: Asymmetrical switching times in a DAC may give rise to undesired output transients which are quantified by their glitch impulse. It is specified as the net area of the glitch in pV -sec.


Figure 2. AD668 Major Carry Glitch

\section*{FUNCTIONAL DESCRIPTION}

The AD668 is designed to combine excellent performance with maximum flexibility. The functional block diagram and the simple transfer functions provided below will provide the user with a basic grasp of the AD668's operation. Examples of typical circuit configurations are provided in the section APPLYING THE AD668. Subsequent sections contain more detailed information useful in optimizing DAC performance in high speed, high resolution applications.

\section*{DAC Transfer Function}

The AD668 may be used either in a current-output mode (DAC output connected to a virtual ground) or a voltage-output mode (DAC output connected to a resistive load).

In current output mode:
Unipolar Mode
\[
I_{O U T}=\frac{V_{I N}}{V_{N O M}} \times \frac{D A C \text { code }}{4096} \times 10.24 \mathrm{~mA}
\]

Bipolar Mode
\[
I_{O U T}=\frac{V_{I N}}{V_{N O M}} \times \frac{D A C \text { code }}{4096} \times 10.24 m A-\frac{V_{I N}}{V_{N O M}} \times 5.12 \mathrm{~mA}
\]

In voltage output mode:
\[
V_{O U T}=I_{O U T} \times R_{L O A D}
\]
(for both unipolar and bipolar modes)

\section*{where:}
\(V_{I N}\) - the analog input voltage.
\(V_{\text {NOM }}\) - the nominal full scale of the reference voltage: 1 V , 1.25 V , or 5 V , determined by the wiring configuration of Pins 21 and 22. (See APPLYING THE AD668.)
DAC code - the numerical representation of the DAC's digital inputs; a number between 0 and 4095.
\(R_{\text {LOAD }}\) - the resistance of the DAC output node; the maximum this can be is \(200 \Omega\) (the internal DAC ladder resistance). The on-board load resistor (Pin 19) has been trimmed so that its parallel combination with the DAC ladder resistance is \(100 \Omega\) ( \(\pm 1 \%\) ).
Bipolar mode - produces a bipolar analog output from the digital input by offsetting the normal output current with a precision current source. This offset is achieved by connecting Pin 16 to the DAC output. In the unipolar mode, Pin 16 should be grounded.
If the dc errors are included, the transfer function becomes somewhat more complex:
\[
\begin{aligned}
& I_{O U T}=\left(\frac{V_{I N}}{V_{N O M}}+O F F S E T_{A N A L O G}\right) \times \frac{D A C \text { code }}{4096} \times(1+E) \times 10.24 m A \\
& \quad+O F F S E T_{D I G I T A L} \times \frac{V_{I N}}{V_{N O M}} \times 10.24 m A \\
& -\left(\frac{V_{I N}}{V_{N O M}}+O F F S E T_{A N A L O G}\right) \times\left(5.12 m A+\left[O F F S E T_{B I P O L A R} \times 10.24 m A\right]\right)
\end{aligned}
\]
(Last term is for use in bipolar mode; \(\mathrm{V}_{\text {OUT }}\) is still just \(\mathrm{I}_{\text {OUT }} \times\) \(\mathrm{R}_{\text {LOAD. }}\) )
where:
\(O F F S E T_{A N A L O G}=\) the analog offset error.
\(O F F S E T_{D I G I T A L}=\) is the unipolar digital offset error.
\(O F F S E T_{B I P O L A R}=\) is the bipolar offset error.
\(E=\) the gain error, expressed fractionally.

\section*{Operating Limits:}
\[
0.1<\frac{V_{I N}}{V_{N O M}}<1.2
\]
\(0<V_{\text {IN }} / V_{N O M}<0.1\) constitutes an undervoltage condition and is subject to the specified recovery time.
\(1.2<\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\text {NOM }}\) constitutes an overvoltage condition. This can saturate the DAC transistors, resulting in decreased response
time and can, over extended time, damage the part through excessive power dissipation. Figure 3 indicates the specified regions of operation in both the unipolar and bipolar cases.
The small signal 3 dB bandwidth of the \(\mathrm{V}_{\mathrm{IN}}\) channel is 15 MHz . The large signal 3 dB bandwidth is approximately 10 MHz .
\(\mathrm{V}_{\text {OUT }}\) is limited by the specified output compliance: -2 V to +1.2 V .


Figure 3. Quadrant Plots of the AD668

\section*{CIRCUIT DESCRIPTION OF THE AD668}

Successful design of high speed, high resolution systems demands a designer's solid working knowledge of the components being used. The AD668 has been carefully configured to provide maximum functionality in a variety of applications. While it is beyond the scope of this data sheet to exhaustively cover each potential application topology, the detailed information that follows is intended to provide the designer with a sufficiently thorough understanding of the part's inner workings to allow selection of the circuit topology to best suit the application.

\section*{CURRENT OUTPUT VS. VOLTAGE OUTPUT}

As indicated in the FUNCTIONAL DESCRIPTION, the AD668 output may be taken as either a voltage or a current, depending on external circuit connections. In the current output mode, the DAC output (Pin 20) is tied to a summing junction, and the current flowing from the DAC into this summing junction is sensed. In this mode, the DAC output scale is insensitive to whether the load resistor, \(\mathrm{R}_{\text {LOAD }}\), is shorted (Pin 19 connected to Pin 20), or grounded (Pin 19 connected to Pin 18). However, the connection of this resistor does affect the output impedance of the DAC and may have a significant impact on the noise gain and stability of the external circuitry. Grounding \(\mathbf{R}_{\text {LOAD }}\) will reduce the output impedance, thereby increasing the noise gain and also enhancing the stability of a circuit using a non-unity-gain-stable op amp (see Figure 10).
In the voltage output mode, the DAC's output current flows through its own internal impedance (perhaps in parallel with an external impedance) to generate a voltage. In this case, the DAC output scale is directly dependent on the load impedance. The temperature coefficient of the AD668's transfer function will be lowest when used in the voltage output mode.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The AD668 has an output compliance range of -2.0 V to +1.2 V (with respect to the LCOM pin). The current steering output stages will be unaffected by changes in the output terminal voltage over this range. However, as shown in Figure 4, there is an equivalent output impedance of \(200 \Omega\) in parallel with 15 pF at the output terminal, producing an equivalent error current if the voltage deviates from the ladder common. This is a linear effect which does not change with input code. Operation beyond the maximum compliance limits may cause
either output stage saturation or breakdown, resulting in nonlinear performance. The positive compliance limit is not affected by the positive power supply, but is a function of the output current and the logic threshold voltage at \(\mathrm{V}_{\mathrm{TH}}\), Pin 13.


Figure 4. Equivalent Output Circuit

\section*{ANALOG INPUT CONSIDERATIONS}

The reference input buffer can be viewed as a resistive divider connected to one terminal of an op amp, as shown in Figure 5. A unit DAC current source drives a resistor to produce a voltage that is fed back to the opposite terminal of the op amp. Resistor \(\mathrm{R}_{\text {FEEDBACK }}\) is laser-trimmed to ensure that a 1 V input to node A of the op amp will produce a 10.24 mA DAC output. REFIN1 and REFIN2 may be configured in any way the user chooses to provide a nominal input full scale of 1 V at node A . R1 and R2 are sized and trimmed to provide both a 5:1 voltage divider and a parallel impedance that matches the impedance at node B , thereby reducing the amplifier offset voltage due to bias current. The resistive divider is trimmed with an external \(50 \Omega\) resistor in series with the \(4 \mathrm{k} \operatorname{leg}\left(\mathrm{R}_{2}\right)\). This provides a gain trim range of \(\pm 1 \%\) using a \(100 \Omega\) trim potentiometer (Figure 7). If trimming is not desired, a \(50 \Omega\) resistor may be used in place of the potentiometer to produce the specified gain accuracy, or the resistor may be omitted altogether to produce a nominal gain error of \(+1 \%\).


Figure 5. Equivalent Analog Input Circuitry

\section*{DIGITAL INPUT CONSIDERATIONS}

The AD668 uses a standard positive true straight binary code for unipolar outputs (all 1s full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0 s on the inputs, the output will go to negative full scale; with \(111 \ldots 11\), the output will go to positive full scale less 1 LSB; and with \(100 \ldots 00\) (only the MSB on), the output will go to zero.
The threshold of the digital inputs is set at 1.4 V and does not vary with supply voltage. This reference is provided by a bandgap generator, which requires approximately 3 mA of bias
current achieved by tying \(\mathrm{R}_{\mathrm{TH}}\) to any \(+\mathrm{V}_{\text {LOGIC }}\) supply where:
\[
R_{T H}=\left(\frac{+V_{L O G I C}-1.4 \mathrm{~V}}{3 m A}\right)
\]
(see Figure 6). The digital bit inputs operate with small input currents to easily interface to unbuffered CMOS logic. The digital input signals to the DAC should be isolated from the analog input and output as much as possible. To minimize undershoot, ringing, and digital feedthrough noise, the interconnect distance to the DAC inputs should be kept as short as possible. Termination resistors may improve performance if the digital lines become too long. The digital inputs should be free from large glitches and ringing and have \(10 \%\) to \(90 \%\) rise and fall times on the order of 5 ns .


Figure 6. Equivalent Digital Input
To realize the AD668's specified ac performance, it is recommended that high speed logic families such as Schottky TTL, high speed CMOS, or the new lines of high speed TTL be used exclusively. Table I shows how DAC performance, particularly glitch, can vary depending on the driving logic used. As this table indicates, STTL, HCMOS, and FAST* represent the most viable families for driving the AD668.

Table I. DAC Performance vs. Drive Logic
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Logic \\
Family \({ }^{1}\)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
10.90 \%^{2}
\] \\
DAC Rise \\
Time
\end{tabular}} & \multicolumn{3}{|r|}{Settling Time \({ }^{\text {2, }} 3\)} & \multirow[b]{2}{*}{\begin{tabular}{l}
Glitch \({ }^{4}\) \\
Impulse
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Maximum \\
Glitch \\
Excursion
\end{tabular}} \\
\hline & & 1\% & 0.1\% & \[
\begin{aligned}
& 1 \text { LSB } \\
& (0.025 \%)
\end{aligned}
\] & & \\
\hline TTL & 10.5 ns & 47 ns & 77 ns & 100 ns & 2.5 nV -s & 280 mV \\
\hline LSTTL & 11.25 ns & 35 ns & 60 ns & 120 ns & 1.2 nV -s & 270 mV \\
\hline STTL & 11 ns & 50 ns & 75 ns & 110 ns & 500 pV -s & 200 mV \\
\hline HCMOS & 12 ns & 53 ns & 78 ns & 100 ns & 350 pV -s & 200 mV \\
\hline FAST* & 11.5 ns & 49 ns & 73 ns & 100 ns & 2 nV -s & 250 mV \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) All values typical, taken in test fixture diagrammed in Figure 23.
\({ }^{2}\) Measurements are made for a 1 V full-scale step into \(100 \Omega \mathrm{DAC}\) load resistance.
\({ }^{3}\) Settling time is measured from the time the digital input crosses the threshold voltage \((1.4 \mathrm{~V})\) to when the output is within the specified range of its final value.
\({ }^{4}\) The worst case glitch impulse, measured on the major carry. DAC full scale is 1 V .
*FAST is a registered trademark of National Semiconductor Corporation.
The variations in DAC settling and rise times can be attributed to differences in rise time and current driving capabilities of the various families. Differences in the glitch impulse are predominantly dependent upon the variation in data skew. Variations in
these specs occur not only between logic families, but also between different gates and latches within the same family. When selecting a gate to drive the AD668 logic input, pay particular attention to the propagation delay time specs: \(\mathrm{t}_{\text {PLH }}\) and \(\mathrm{t}_{\text {PHL }}\). Selecting the smallest delays possible will help to minimize the settling time, while selection of gates where \(\mathrm{t}_{\text {PLH }}\) and \(\mathrm{t}_{\text {PHL }}\) are closely matched to one another will minimize the glitch impulse resulting from data skew. Of the common latches, the 74374 octal flip-flop provides the best performance in this area for many of the logic families mentioned above.

\section*{PIN BY PIN CURRENT ACCOUNTING}

The internal wiring and pinout of the AD668 are dictated in large part by current management constraints. When using low impedance, high current, high accuracy parts such as the AD668, great care must be taken in the routing of not only signal lines, but ground and supply lines as well. The following accounting provides a detailed description of the magnitudes and signal dependencies of the currents associated with each of the part's pins. These descriptions are consistent with the functional block diagram as well as the equivalent circuits provided in Figures 4,5 , and 6.
\(\mathbf{V}_{\mathbf{C C}}\) - the current into this pin is drawn predominantly through the DAC current sources and generally runs about 2.2 times the DAC's nominal full scale. By design, this current is independent of the digital input code but is linearly dependent on analog input variations.
REFCOM - this node provides the reference ground for the reference amplifier's current feedback loop (as illustrated in Figure 5) as well as providing the negative supply voltage for most of the reference amplifier. The current consists of 1.2 mA of analog input dependent current and another 3 mA of input independent current. Analog input voltages should always be produced with respect to this voltage.
REFIN1 - has a 1 k series resistance to the reference amplifier input and a 5 k series resistance to REFIN2. REFIN1 may be used in conjunction with REFIN2 to provide a 5:1 voltage divider, or the two may be driven in parallel to provide a high impedance input node (see Figure 5).
REFIN2 - the 4 k side of the input resistive divider. Note also that the combined impedance of these two resistors matches the effective impedance at the other input of the reference amplifier, thereby minimizing the offset due to bias currents. Circuits which alter this effective impedance may suffer increased analog offset and drift performance degradation as a result of the mismatch in these impedances.
\(\mathbf{I}_{\text {OUT }}\) - the output current. In the current output mode with this node tied to a virtual ground, a 10.24 mA nominal full scale output current will flow from this pin. In the voltage output mode, with \(\mathrm{R}_{\mathrm{L}}\) grounded, half of the output current will flow out of \(\mathrm{R}_{\mathrm{L}}\) and the other half will flow out of LCOM. External resistive loading will cause current to be divided between LCOM, \(\mathrm{R}_{\mathrm{L}}\), and \(\mathrm{I}_{\text {OUT }}\) as Figure 4 suggests.
\(\mathbf{R}_{\mathbf{L}}\) - a \(200 \Omega\) resistor with one end internally wired to the output pin. If a \(200 \Omega \pm 20 \%\) DAC output impedance is desired, \(\mathrm{R}_{\mathrm{L}}\) should be shorted to \(\mathrm{I}_{\text {OUT }}\). Grounding \(\mathrm{R}_{\mathrm{L}}\) will provide a DAC output impedance of \(100 \Omega \pm 1 \%\). As noted above, in voltage output configurations, a large portion of the DAC output current will flow through this pin.

ACOM - as indicated in Figure 4, the current flowing out of this pin is effectively the complement of \(\mathrm{I}_{\mathrm{OUT}}\), varying with both analog and digital inputs. Using this current as a signal output is not generally advised, since it is untrimmed and its positive output compliance is limited to the logic low voltage.
LCOM - the current in this node has been carefully configured to be independent of digital code when the output is into a virtual ground, thereby minimizing any detrimental effects of ladder ground resistance on linearity. However, the current in this node is proportional to the analog input voltage and the ground drop here is responsible for the dc analog feedthrough. The nominal value of this current is approximately equal to the DAC full scale.

IBPO - the bipolar offset current flows into this node, with voltage compliance to \(\mathrm{V}_{\mathrm{EE}}+3 \mathrm{~V}\). This is a high impedance current source, and should be grounded if the offset current is not used.
\(\mathbf{V}_{\mathbf{E E}}\) - this voltage may be set anywhere from -10.8 V to -16.5 V . The current in this node consists of 1.2 times the bipolar offset current plus \(500 \mu \mathrm{~A}\) of bias current for the reference amplifier's front end. The negative supply current is independent of digital input but is linearly dependent on analog input.
THCOM - is the ground point for the bandgap diode that generates the threshold voltage. The current coming out of this node is the same as that flowing into \(\mathrm{V}_{\mathrm{TH}}\) plus a codedependent number of base currents (see Figure 6). It is possible to introduce an offset between THCOM and the system common, thereby offsetting the effective logic threshold and positive output compliance voltage.
\(\mathbf{V}_{\mathbf{T H}}\) - as indicated earlier, if given sufficient positive bias current, this voltage will be 1.4 V above THCOM. The necessary bias current can readily be provided by a suitable resistor to any positive supply. As Figure 6 suggests, this node is directly coupled to the DAC output through several base to collector capacitances and hence, should be carefully decoupled to the analog ground.
DIGITAL INPUTS - when a bit is in the high state, the input current is the leakage current of a reverse biased diode. When the bit is driven low, it must sink a base current to ground, and this base current will be proportional to the analog input. Note that the input current for Bit 2 will be twice that for Bits 3-12, and Bit l's current will be 4 times Bit 3's, but all the currents will be below the value specified.

\section*{APPLYING THE AD668}

The following are some typical circuit configurations for the AD668. As Table II indicates, these represent only a sample of the possible implementations.

\section*{5 V REFIN, 1 V UNIPOLAR, UNBUFFERED VOLTAGE OUTPUT}

Figure 7 shows a typical topology for generating an unbuffered voltage output. \(\mathbf{R}_{\mathbf{L}}\) (Pin 19) is grounded, producing a \(100 \Omega\) DAC output resistance that generates a 1.024 V output when the DAC current is at its full scale of 10.24 mA . The presence
of low impedance loads will effect the output voltage swing directly: an external load of \(300 \Omega\) will yield a total output resistance of \(75 \Omega\), and a full scale output of 0.768 V . An external \(100 \Omega\) will reduce the total output resistance to \(50 \Omega\) and the full-scale voltage swing will drop to 0.512 V . Since the bipolar offset current is not used in this configuration, Pin 16 is connected to the analog ground plane.
The input divider has been connected to produce a 5 V full scale reference input by shorting REFIN1 to the analog ground plane and using REFIN2 as the reference input. With a 5 V nominal full scale, the \(10 \%\) to \(120 \%\) reference input range falls between 0.5 V and 6 V . The effective input resistance in this mode is \(5 \mathrm{k} \Omega( \pm 20 \%)\). The ratio of the input divider has been intentionally skewed by \(50 \Omega\) to provide an optional external fine trim for gain adjust. A trim range of \(\pm 1 \%\) is provided by the \(100 \Omega\) trimming potentiometer shown in Figure 7. If trimming is not desired, a \(50 \Omega\) resistor may be used in place of the potentiometer to produce the specified gain accuracy, or, if a \(+1 \%\) nominal gain error is tolerable, the resistor may be omitted altogether.


Figure 7. 5 V REFIN/1 V Unbuffered Unipolar Output

\subsection*{1.25 V REFIN, 1 V BIPOLAR, UNBUFFERED VOLTAGE OUTPUT}

Figure 8 demonstrates another unbuffered voltage output topology, this time implementing a bipolar output and a 1.25 V reference input. The bipolar output is accomplished simply by tying Pin 16 to the output (Pin 20). Note that in this mode, when the digital inputs are all zeros and the analog input is at 1.25 V , -512 mV will be produced at the DAC output. Bipolar zero ( \(0 \mathrm{~V}_{\text {OUT }}\) ) will be produced when the MSB is ON with all other bits OFF ( \(100 \ldots 00\) ), and the full-scale voltage minus 1 LSB \((511.75 \mathrm{mV})\) will be generated when all bits are ON .

The input range of 1.25 V is generated by grounding REFIN2 (through an optional gain trim potentiometer or gain adjust \(50 \Omega\) resistor) and using REFIN1 as the reference input. The input resistance in this mode is also 5 k .


Figure 8. 1.25 V REFIN/ \(\pm 500 \mathrm{mV}\) Unbuffered Bipolar Output

\section*{5 V REFIN, 2 V BIPOLAR, UNBUFFERED VOLTAGE OUTPUT}

Figure 9 demonstrates how a larger unbuffered voltage output swing can be realized. \(\mathrm{R}_{\text {LOAD }}\) (Pin 19) is tied to the DAC output (Pin 20) to produce an output resistance of roughly \(200 \Omega\).


Figure 9. 5 V REFIN/ \(\pm 1\) V Unbuffered Bipolar Output
It should be noted that this impedance is not trimmed, and may vary by as much as \(20 \%\), but this can be compensated by adjusting the reference voltage. It is also important to note that limitations in the DAC output compliance would prohibit use of a 2 V unipolar output voltage swing.

\section*{1 V REFIN, - 10 V UNIPOLAR, BUFFERED VOLTAGE OUTPUT}

Figure 10 shows the implementation of the 1 V full scale for the reference input by tying REFIN1 and REFIN2 together and driving them both with the input voltage. This generates a high input impedance, and some care should be taken to insure that the driving impedance at this node is finite at all times to avoid saturating the reference amplifier. This is typically accomplished by a using a low impedance voltage source to drive the reference, but if the topology calls for this source to be switched out, a high impedance ( \(10 \mathrm{k} \Omega\) ) termination resistor should be used on the REFIN node.


Figure 10. 1 V REFIN/-10 V Unipolar Buffered Output
For full-scale output ranges greater than 2 V , some type of external buffer amplifier is needed. The AD840 fills this requirement perfectly, settling to within \(0.025 \%\) from a 10 V full-scale step in less than 100 ns. As shown in Figure 10, the amplifier establishes a summing node at ground for the DAC output. The output voltage is determined by the amplifier's feedback resistor ( 10.24 V for a 1 k resistor). Note that since the DAC generates a positive current to ground, the voltage at the amplifier output will be negative. A series resistor between the noninverting amplifier input and ground minimizes the offset effects of op amp input bias currents.
The optimal DAC output impedance in buffered output applications depends on the buffer amplifier being used. The AD840 is stable at a gain of 10 , so a lower DAC output impedance (higher noise gain) is desired for stability reasons, and \(\mathrm{R}_{\text {LOAD }}\) should be grounded. The \(100 \Omega\) DAC output impedance produces a noise gain of 11 with the 1 k feedback resistor. If the gain-of-two stable AD842 is used as a buffer, a \(200 \Omega\) DAC output impedance will produce a stable configuration with lower noise gain to the output; hence, \(\mathrm{R}_{\text {LOAD }}\) should be connected to the DAC output.

As noted earlier, these four examples are part of an array of possible configurations available. Table II provides a quick reference chart for the more straightforward applications, but many other input and output signals are possible with some modifications.

The next three circuits provide examples of different analog input drives, including a fixed dc reference, a capacitively coupled ac reference, and a DAC driving the reference channel. Note that the entire spectrum of input and output range configurations are available regardless of the type of reference drive being used.

Table II. AD668 Topology Variations
OUTPUT LEVELS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Nominal \\
Analog \\
Input
\end{tabular} & 0 V to 1 V & -500 mV to \(\mathbf{+ 5 0 0} \mathrm{mV}\) & 0 V to -10 V & +5 V to -5 V & -1 V to +1 V \\
\hline 1 V & \begin{tabular}{l}
Unipolar \\
Unbuffered \(V_{\text {Out }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\text { Pins } 21+22
\]
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Unbuffered \(\mathrm{V}_{\text {Out }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\text { Pins } 21+22
\]
\end{tabular} & \begin{tabular}{l}
Unipolar \\
Buffered \(\mathrm{V}_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\text { Pins } 21+22
\] \\
External Amplifier \\
(See Figure 10)
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Buffered \(V_{\text {Out }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\text { Pins } 21+22
\] \\
External Amplifier
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Unbuffered \(\mathrm{V}_{\text {OUT }}\) \\
\(\mathrm{A}_{\mathrm{IN}}=\) Pins \(21+22\) \\
\(\mathrm{R}_{\mathrm{L}}\) (Pin 19) Tied \\
To \(\mathrm{I}_{\text {OUT }}\) (Pin 20)
\end{tabular} \\
\hline 1.25 V & \begin{tabular}{l}
Unipolar \\
Unbuffered \(V_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 22
\] \\
Pin 21 Grounded
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Unbuffered \(V_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 22
\] \\
Pin 21 Grounded \\
(See Figure 8)
\end{tabular} & \begin{tabular}{l}
Unipolar \\
Buffered \(\mathrm{V}_{\text {OUT }}\) \\
\(\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 22\) \\
Pin 21 Grounded \\
External Amplifier
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Buffered \(\mathrm{V}_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 22
\] \\
Pin 21 Grounded \\
External Amplifier
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Unbuffered \(\mathrm{V}_{\text {OUT }}\) \\
\(\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 22\) \\
Pin 21 Grounded \\
\(\mathrm{R}_{\mathrm{L}}\) (Pin 19) Tied \\
To \(\mathrm{I}_{\text {OUT }}\) (Pin 20)
\end{tabular} \\
\hline 5 V & \begin{tabular}{l}
Unipolar \\
Unbuffered \(\mathrm{V}_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 21
\] \\
Pin 22 Grounded \\
(See Figure 7)
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Unbuffered \(V_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 21
\] \\
Pin 22 Grounded
\end{tabular} & \begin{tabular}{l}
Unipolar \\
Buffered \(\mathrm{V}_{\text {OUT }}\) \\
\(\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 21\) \\
Pin 22 Grounded \\
External Amplifier
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Buffered \(\mathrm{V}_{\text {OUT }}\) \\
\(\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 21\) \\
Pin 22 Grounded \\
External Amplifier
\end{tabular} & \begin{tabular}{l}
Bipolar \\
Unbuffered \(\mathrm{V}_{\text {OUT }}\)
\[
\mathrm{A}_{\mathrm{IN}}=\operatorname{Pin} 21
\] \\
Pin 22 Grounded \\
\(\mathrm{R}_{\mathrm{L}}\) (Pin 19) Tied \\
To \(\mathrm{I}_{\text {OUT }}(\operatorname{Pin} 20)\) \\
(See Figure 9)
\end{tabular} \\
\hline
\end{tabular}

\section*{DC REFERENCE: THE AD586 DRIVING THE AD668}

Figure 11 illustrates one of the more obvious analog input sources: a fixed reference. The AD586 produces a temperaturestable 5 V analog output to drive the AD668 in the 5 V input


Figure 11. AD586 Driving the AD668


Figure 12. AC Hookup

\section*{DAC DRIVE: THE AD568 DRIVING THE AD668}

The circuit shown in Figure 13 produces an analog output proportional to the product of two digital inputs. The AD568 has an on-board fixed reference and generates a full-scale output voltage of 1.024 V (just as the AD668 does in its unbuffered voltage output mode). This output voltage can be used to directly drive the AD668 in the 1 V reference input mode. Note that in this case, the lower 410 codes of the AD568 are out-ofbounds; they produce an undervoltage condition at the AD668 reference input. While the two DACs are similar in many ways, the optimal decoupling schemes differ between the two parts and care should be used to insure that each is implemented appropriately.


Figure 13. AD568 Driving the AD668

\section*{CONSTRUCTION GUIDELINES HIGH FREQUENCY PRINTED CIRCUIT BOARD SUGGESTIONS}

In systems seeking to simultaneously achieve high speed and high accuracy, the implementation and construction of the circuit is often as important as the circuit's design. Proper RF techniques must be used in device selection, placement and routing, and supply bypassing and grounding. In many areas, the performance of the AD668 may exceed the measurement capabilities of common lab instruments, making performance evaluation particularly difficult. The AD668 has been configured to be relatively easy to use in spite of these problems, and realization of the performance indicated in this datasheet should not be difficult if proper care is taken. Figure 14 provides an illustration of the printed circuit board layout used for much of the AD668's characterization. The board represents an implementation of the circuit shown in Figure 23, with the AD586 used to drive the reference channel (as in Figure 11).


Figure 14. PC Board Layout

\section*{THE USE OF GROUND AND POWER PLANES}

If properly implemented, ground planes can perform a myriad of functions on high speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from one another, with the analog ground plane confined to areas covering analog signal traces and the digital ground plane confined to areas covering digital interconnect. The two ground planes should be connected by paths \(1 / 4\) inch to \(1 / 2\) inch wide on both sides of the DAC, as shown in Figure 14. Care should be taken to insure
that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC, as well as any clock signals. On the analog side, this includes the analog input signal, the DAC output signal, and the supply feeders. The use of wide runs or planes in the routing of the power supplies is also recommended. This serves the dual function of providing a low series impedance power supply to the part as well as providing some "free" capacitive decoupling to the appropriate ground plane.

\section*{USING THE RIGHT BYPASS CAPACITORS}

The capacitors used to bypass the power supplies are probably the most important external components in any high speed design. Both selection and placement of these capacitors can be critical and, to a large extent, dependent upon the specifics of the system configuration. The dominant consideration in the selection of bypass capacitors for the AD668 is minimization of series resistance and inductance. Many capacitors will begin to look inductive at 20 MHz and above. Ceramic and film type capacitors generally feature lower series inductance than tantalum or electrolytic types. A few general rules are of universal use when approaching the problem of bypassing.
Bypass capacitors should be installed on the printed circuit board with the shortest possible leads consistent with reliable construction. This helps to minimize series inductance in the leads. Chip capacitors are optimal in this respect.
Some series inductance between the DAC supply pins and the power supply plane may help to filter-out high frequency power supply noise. This inductance can be generated using a small ferrite bead.

\section*{HIGH SPEED INTERCONNECT AND ROUTING}

It is essential that care be taken in the signal and power ground circuits to avoid inducing extraneous voltage drops in the signal ground paths. It is suggested that all connections be short, direct, and as physically close to the package as possible, thereby minimizing the sharing of conduction paths between different currents. When runs exceed an inch or so in length, some type of termination resistor may be required. The necessity and value of this resistor will be dependent upon the logic family used.
For maximum ac performance, the DAC should be mounted directly to the circuit board; sockets should be avoided as they introduce unwanted capacitive coupling between adjacent pins of the device. For purposes of testing and characterization, low profile sockets are preferable to zero-insertion force types.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}

The following plots indicate the typical performance of the AD668 in properly configured circuits. Wherever possible, suggestions are provided to assist the user in achieving the indicated performance levels.

\section*{DC PERFORMANCE}

\section*{Power Consumption vs. \(\mathbf{V}_{\text {REF }} / \mathbf{V}_{\text {NOM }}\)}

As suggested in previous sections, most portions of AD668's current budget are proportional to the analog input signal. As a result, operating the part at a reduced reference voltage offers substantial power savings. This may be particularly attractive in applications featuring a buffered output voltage, since the size of the feedback resistor may be increased to compensate for the reduced DAC current. For example, the DAC could be configured in the 5 V input mode, but driven with a 2.5 V reference,
producing a 5.12 mA full scale output. Reducing the output level has performance ramifications in several areas, as demonstrated later in this section, but the circuit designer is free to trade power dissipation against performance to optimize the AD668 for his application.


Figure 15. Power Consumption vs. Reference Level

\section*{Linearity vs. \(\mathbf{V}_{\text {REF }} / \mathbf{V}_{\text {NOM }}\)}

At reduced current levels, the linearity of the PNP DAC used in the AD668 becomes more sensitive to the mismatch in transistor \(\mathrm{V}_{\mathrm{BE}}\) 's. As Figure 16 indicates, this effect starts to increase fairly dramatically for reference levels less than \(25 \%\) of nominal. Increasing the current level above \(100 \%\) does not appreciably improve the linearity performance since the DAC has been trimmed to perform optimally at the \(100 \%\) reference level.


Figure 16. Linearity vs. Reference Level

\section*{AC PERFORMANCE}

For the purposes of characterizing the frequency domain performance of the AD668, all bits are turned on and the DAC is essentially treated as a voltage amplifier/attenuator. The tests used to generate these performance curves were done using the circuit shown in Figure 12.
\(A C\) characterization in the megahertz region is not trivial, and special consideration is required to produce meaningful results. Probe ground straps are inappropriate at these frequencies; some type of probe socket is required. Signals should be routed either on a PC board over a ground plane or through a coaxial cable. Proper termination impedances should be used throughout the fixturing.

\section*{Large Signal Frequency Response}

Figure 17 represents the gain and phase response of a signal swinging from \(10 \%\) to \(120 \%\) (peak to peak) of the nominal reference input. The DAC reference amplifier has an effective slew
rate or \(30 \mathrm{~V} / \mu \mathrm{s}\) at the DAC output, so there will be slewinduced distortion for full scale swings at greater than 10 MHz .


Figure 17. Large Signal Gain and Phase Response

\section*{Small Signal 3 dB Bandwidth vs. \(\mathbf{V}_{\text {REF }} / \mathbf{V}_{\text {NOM }}\)}

Figure 18 demonstrates the small signal ( \(20 \%\) of nominal reference) bandwidth sensitivity to the analog input's dc bias. The small signal 3 dB bandwidth at \(100 \%\) reference levels is greater than 15 MHz , but the bandwidth remains greater than 10 MHz over the entire nominal reference range. The differential gain and phase for a \(200 \mathrm{mV}, 3 \mathrm{MHz}\) signal are \(0.5 \%\) and \(2^{\circ}\), respectively.


Figure 18. Small Signal Bandwidth vs. DC Reference Level

\section*{Noise Spectrum}

Figure 19 shows the noise spectrum of the DAC with all bits on. The noise floor of -78 dB is just above the noise floor of the instrument being used, in part due to the relatively small ( 1 V ) output signal of the DAC in voltage out mode.


Figure 19. Noise Spectrum

\section*{Analog Feedthrough vs. Frequency}

Analog feedthrough is a measure of the effective signal at the DAC output when all bits are off and a full-scale signal is placed at the analog input. At dc, the feedthrough is a result of analog input dependent ground drops, predominantly through the ladder ground. Good grounding practices will minimize this effect. At high frequencies, the signal may propagate to the output through a variety of capacitive paths. Proper shielding and routing should be implemented to eliminate external coupling between the analog input and the DAC output node.


Figure 20. Analog Feedthrough vs. Frequency

\section*{Reference Channel THD}

THD, or total harmonic distortion, is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental and is expressed in dBs. Figure 21 shows the typical THD of the AD668 reference channel for both large and small signals.


Figure 21. Reference Channel THD vs. Frequency

\section*{TRANSIENT PERFORMANCE}

High accuracy settling time measurements of less than one hundred nanoseconds are extremely difficult to make. The conventional analog amplifiers used in oscilloscope front ends, typically, cannot recover from the overdrive resulting from a full-scale step in sufficient time. Sampling scopes can track much quicker rise times but often provide insufficient accuracy for 12 -bit characterization. Data Precision's new 640 sampling scope provides a good combination of speed and resolution that provides just enough performance to measure the AD668's performance.

\section*{Digital Settling Time}

Figure 22 illustrates the typical settling characteristic of the AD668 to a full-scale change in digital inputs with the analog input fixed at \(100 \%\). The digital driving circuity is shown in Figure 23. This circuit allows the DAC to be toggled between any two codes, and so provides an excellent means of characterizing both settling and glitch performance.


Figure 22. Typical Digital Settling Characteristics


Figure 23. Settling Time Circuit

Digital Settling Time vs. \(\mathbf{V}_{\text {REF }}\)
The reference amplifier loop has been compensated for optimal settling performance at \(\mathrm{V}_{\mathrm{REF}} / \mathrm{V}_{\text {NOM }}=100 \%\), but as Figure 24 indicates, there is relatively little degradation in settling performance for a wide range of reference levels. Consideration of Figures 15,16 , and 24 support that a \(1 / 2\) power solution would see very little degradation in speed or accuracy performance.


Figure 24. Digital Settling Time vs. Reference Level

\section*{Analog Settling Time}

One of the biggest challenges in measuring the settling time of a high accuracy amplifier is producing a clean waveform with which to drive the input. In this case, an AD568 was used to drive the analog channel in the 1 V input mode (see Figure 13).
As indicated by Figure 25, the referred-to-output slew rate is \(30 \mathrm{~V} / \mu \mathrm{s}\) for a 1 V output. This implies that a full-scale analog input sine waves of greater than 10 MHz frequency will suffer some slew-induced distortion. It should be noted that the slewing limitation is in the reference amplifier, not in the DAC output, so a 10 V buffered output voltage would slew at \(300 \mathrm{~V} / \mu \mathrm{s}\), provided the output buffer is sufficiently fast.


Figure 25. Typical Analog Settling Characteristic

\section*{Undervoltage Recovery Time}

The ramifications of exceeding the specified lower limit of \(10 \%\) on the reference channel depend on the extent and duration of the undervoltage condition. Figure 26 illustrates that, after holding the reference at \(0 \%\) (REFIN \(=\) REFCOM \()\) for \(1 \mu \mathrm{~s}\), the AD668 takes 35 ns to return to \(10 \%\) of full scale once the reference is returned to \(100 \%\). This is the worst case: recovery from a completely "off" condition.


Figure 26. Undervoltage Recovery

\section*{Glitch Impulse}

The AD668's glitch at the major carry is illustrated in Figure 2. The AD668 features a conventional DAC architecture that has two basic glitch mechanisms: digital feedthrough and data skew. Careful consideration of these mechanisms will help the glitchconscious user minimize glitch in his application.

\section*{Digital Feedthrough}

As with any converter product, a high speed digital-to-analog converter is forced to exist on the frontier between the noisy environment of high speed digital logic and the sensitive analog domain. The problems of this interfacing are particularly acute when demands of high speed (greater than 10 MHz switching times) and high precision (12 bits or more) are combined. No amount of design effort can perfectly isolate the analog portions of a DAC from the spectral components of a digital input signal with a 2 ns rise time. Inevitably, once this digital signal is brought onto the chip, some of its higher frequency components will find their way to the sensitive analog nodes, producing a digital feedthrough glitch. To minimize the exposure to this effect, the AD668 has intentionally omitted the on-board latches that have been included in many slower DACs. This not only reduces the overall level of digital activity on chip, it also avoids bringing a latch clock pulse on board, whose opposite edge inevitably produces a substantial glitch, even when the DAC is not supposed to be changing codes.

\section*{Data Skew}

The AD668, like many of its slower predecessors, essentially uses each digital input line to switch a separate, weighted current to either the output ( \(\mathrm{I}_{\mathrm{OUT}}\) ) or some other node (ANALOG COM). If the input bits are not changed simultaneously, or if
the different DAC bits switch at different speeds, then the DAC output current will momentarily take on some incorrect value. This effect is particularly troublesome at the "carry points," where the DAC output is to change by only one LSB, but several of the larger current sources must be switched to realize this change. Data skew can allow the DAC output to move a substantial amount towards full scale or zero (depending upon the direction of the skew) when only a small transition is desired. Great care was taken in the design and layout of the AD668 to ensure that switching times of the DAC switches are symmetrical and that the length of the input data lines are short and well matched. The glitch-sensitive user should be equally diligent about minimizing the data skew at the AD668's inputs, particularly for the 4 or 5 most significant bits. This can be achieved by using the proper logic family and gate to drive the DAC, and keeping the interconnect lines between the log outputs and the DAC inputs as short and as well matched as possible, particularly for the most significant bits. The top 6 bits should be driven from the same latch chip if latches are used.

\section*{DEGLITCHING FOR PRECISION WAVEFORM GENERATION}

There are high speed SHAs available with specifications sufficient to deglitch the AD668, however most are hybrid in design at costs which can be prohibitive. A high performance, low cost alternative shown in Figure 27 is a discrete SHA utilizing a high speed monolithic op amp and high speed DMOS FET switches.
This SHA circuit uses the inverting integrator architecture. The AD841 operational amplifier used ( 300 MHz gain bandwidth product) is fabricated on the same high speed process as the AD668. The time constant formed by the \(100 \Omega\) resistor and the 100 pF capacitor determines the acquisition time and also band limits the output signal to eliminate slew induced distortion.
A discrete drive circuit is used to achieve the best performance from the SD5000 quad DMOS switch. This switch driving cell is composed of MPS571 RF npn transistors and an MC10124 TTL to ECL translator. Using this technique provides both high speed and highly symmetrical drive signals for the SD5000 switches. The switches are arranged in a single-throw doublepole (SPDT) configuration. The 360 pF "flyback" capacitor is switched to the op amp summing junction during the hold mode to keep switching transients from feeding to the output. This capacitor is grounded during sample mode to minimize its effect on acquisition time.


Figure 27. High Performance, Low Cost Deglitching Circuit

\section*{AD668}


G denotes ground connection
( O \(0.1 \mu \mathrm{~F}\) BYPASS UNLESS OTHERWISE NOTED

Figure 28a. PCB Layout of Foil Side

Circuit layout for a high speed deglitcher is almost as critical as the design itself. Figure 28 shows the recommended layout of the deglitching cell for a double-sided printed circuit board. The layout is very compact with care taken that all critical signal paths are short.

Performance of the AD668 in waveform generation applications is greatly improved with the use of this deglitching method. Peak harmonics and spurious free dynamic range are typically maintained at -70 dB to -75 dB with update rates up to 10 MHz .


G denotes ground connection
(O) \(0.1 \mu \mathrm{~F}\) BYPASS UNLESS OTHERWISE NOTED

Figure 28b. PCB Layout of Component Side

\section*{FEATURES}

\author{
Complete 16-Bit D/A Function On-Chip Output Amplifier High Stability Buried Zener Reference \\ Monolithic BiMOS II Construction \(\pm 1\) LSB Integral Linearity Error 15-Bit Monotonic over Temperature \\ Microprocessor Compatible 16-Bit Parallel Input Double-Buffered Latches \\ Fast 40 ns Write Pulse \\ Unipolar or Bipolar Output \\ Low Glitch: 15 nV-s \\ Low THD+N: 0.009\% \\ MIL-STD-883 Compliant Versions Available
}

\section*{PRODUCT DESCRIPTION}

The AD669 DACPORT \({ }^{T M}\) is a complete 16 -bit monolithic D/A converter with an on-board reference and output amplifier. It is manufactured on Analog Devices' BiMOS II process. This process allows the fabrication of low power CMOS logic functions on the same chip as high precision bipolar linear circuitry. The AD669 chip includes current switches, decoding logic, an output amplifier, a buried Zener reference and double-buffered latches. The AD669's architecture insures 15 -bit monotonicity over temperature. Integral nonlinearity is maintained at \(\pm 0.003 \%\), while differential nonlinearity is \(\pm 0.003 \% \max\). The on-chip output amplifier provides a voltage output settling time of \(10 \mu\) s to within \(1 / 2\) LSB for a full-scale step.
Data is loaded into the AD669 in a parallel 16-bit format. The double-buffered latch structure eliminates data skew errors and provides for simultaneous updating of DACs in a multi-DAC system. Three TTL/LSTTL/5 V CMOS compatible signals control the latches: \(\overline{\mathrm{CS}}, \overline{\mathrm{L} 1}\) and LDAC.
The output range of the AD669 is pin programmable and can be set to provide a unipolar output range of 0 V to +10 V or a bipolar output range of -10 V to +10 V .
The AD669 is available in seven grades: AN and BN versions are specified from \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and are packaged in a 28 -pin plastic DIP. The AR and BR versions are specified for \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) operation and are packaged in a 28 -pin SOIC. The AQ and BQ versions are also specified from \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), while the SQ version is specified from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The AQ , BQ and SQ versions are all packaged in a hermetic 28-pin cerdip package. The AD669 is also available compliant to MIL-STD-883. Refer to the AD669/883B data sheet for specifications and test conditions.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{PRODUCT HIGHLIGHTS}
1. The AD669 is a complete voltage output 16 -bit DAC with voltage reference and digital latches on a single IC chip.
2. The internal buried Zener reference is laser trimmed to 10.000 volts with a \(\pm 0.2 \%\) maximum error. The reference voltage is also available for external applications.
3. The AD669 is both dc and ac specified. DC specs include \(\pm 1\) LSB INL error and \(\pm 1\) LSB DNL error. AC specs include \(0.009 \%\) THD +N and \(0.0063 \%\) SNR. The ac specifications make the AD669 suitable for signal generation applications.
4. The double-buffered latches on the AD669 eliminate data skew errors while allowing simultaneous updating of DACs in multi-DAC systems.
5. The output range is a pin-programmable unipolar 0 V to +10 V or bipolar -10 V to +10 V output. No external components are necessary to set the desired output range.
6. The AD669 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD669/883B data sheet for detailed specifications.



\footnotetext{
NOTES
\({ }^{1}\) For 16-bit resolution, \(1 \mathrm{LSB}=0.0015 \%\) of \(\mathrm{FSR}=15 \mathrm{ppm}\) of FSR . For 15 -bit resolution, \(1 \mathrm{LSB}=0.003 \%\) of \(\mathrm{FSR}=30 \mathrm{ppm}\) of FSR . For 14 -bit resolution \(1 \mathrm{LSB}=0.006 \%\) of \(\mathrm{FSR}=60 \mathrm{ppm}\) of FSR. FSR stands for Full-Scale Range and is 10 V for a 0 to +10 V span and 20 V for a -10 V to +10 V span.
\({ }^{2}\) Gain error and gain drift measured using the internal reference. Gain drift is primarily reference related. See the Using the AD669 with the AD688 Reference section for further information.
\({ }^{3}\) External current is defined as the current available in addition to that supplied to REF IN and SPAN/BIPOLAR OFFSET on the AD669.
\({ }^{4}\) Operation on \(\pm 12 \mathrm{~V}\) supplies is possible using an external reference like the AD586 and reducing the output range. Refer to the Internal/External Reference Use section.
\({ }^{5}\) Measured with fixed \(50 \Omega\) resistors. Eliminating these resistors increases the gain error by \(0.25 \%\) of FSR (Unipolar mode) or \(0.50 \%\) of FSR (Bipolar mode). Refer to the Analog Circuit Connections section.
*Same as AD669AN/AR specification.
Specifications subject to change without notice.
Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.
}

AC PERFORMANCE CHARACTERISTICS (With the exception of Total Harmonic Distortion + Noise and Signal-to-Noise Ratio, these characteristics are included for design guidance only and are not subject to test. THD+N and SNR are \(100 \%\) tested.
\(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {max }}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}\) except where stated.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & Limit & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
Output Settling Time \\
(Time to \(\pm 0.0008 \%\) FS with \(2 \mathrm{k} \Omega, 1000 \mathrm{pF}\) Load)
\end{tabular} & \[
\begin{aligned}
& 13 \\
& 8 \\
& 10 \\
& 6 \\
& 8 \\
& 2.5
\end{aligned}
\] & \(\mu \mathrm{s}\) max \(\mu \mathrm{s}\) typ \(\mu \mathrm{styp}\) \(\mu \mathrm{styp}\) \(\mu \mathrm{s}\) typ \(\mu \mathrm{s}\) typ & \[
\begin{aligned}
& 20 \mathrm{~V} \text { Step, } \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& 20 \mathrm{~V} \text { Step, } \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& 20 \mathrm{~V} \text { Step, } \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }} \\
& 10 \mathrm{~V} \text { Step, } \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& 10 \mathrm{~V} \text { Step } \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }} \\
& 1 \text { LSB Step, } \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Total Harmonic Distortion + Noise \\
A, B, S Grade \\
A, B, S Grade \\
A, B, S Grade
\end{tabular} & \[
\begin{aligned}
& 0.009 \\
& 0.056 \\
& 5.6
\end{aligned}
\] & \begin{tabular}{l}
\% max \\
\% max \\
\% max
\end{tabular} & \(0 \mathrm{~dB}, 1001 \mathrm{~Hz}\); Sample Rate \(=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \(-20 \mathrm{~dB}, 1001 \mathrm{~Hz}\); Sample Rate \(=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \(-60 \mathrm{~dB}, 1001 \mathrm{~Hz}\); Sample Rate \(=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline Signal-to-Noise Ratio & 0.0063 & \% max & A-Weight Filter; \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline Digital-to-Analog Glitch Impulse & 15 & nV-s typ & DAC Alternately Loaded with 8000H and 7FFFH \\
\hline Digital Feedthrough & 2 & nV-s typ & DAC Alternately Loaded with 0000H and FFFFH; \(\overline{\text { CS }}\) High \\
\hline Output Noise Voltage Density ( \(1 \mathrm{kHz}-1 \mathrm{MHz}\) ) & 120 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured at \(\mathrm{V}_{\text {OUT }}, 20 \mathrm{~V}\) Span; Excludes Reference \\
\hline Reference Noise & 125 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured at REF OUT \\
\hline
\end{tabular}

Specifications subject to change without notice.
Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.

\section*{TIMING CHARACTERISTICS}
\(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{HI}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{L} 0}=0.4 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \text { Limit } \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit } \\
& -40^{\circ} \mathrm{C} \text { to } \\
& +85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit } \\
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & Units \\
\hline (Figure 1a) & & & & \\
\hline \(\mathrm{t}_{\overline{\mathrm{CS}}}\) & 40 & 50 & 55 & ns min \\
\hline \(\mathrm{t}_{\overline{L 1}}\) & 40 & 50 & 55 & ns min \\
\hline \(\mathrm{t}_{\mathrm{DS}}\) & 30 & 35 & 40 & ns min \\
\hline \(\mathrm{t}_{\mathrm{DH}}\) & 10 & 10 & 15 & ns min \\
\hline \(\mathrm{t}_{\text {LH }}\) & 90 & 110 & 120 & ns min \\
\hline \(\mathrm{t}_{\text {Lw }}\) & 40 & 45 & 45 & ns min \\
\hline (Figure 1b) & & & & \\
\hline \(\mathrm{t}_{\text {Low }}\) & 130 & 150 & 165 & ns min \\
\hline \(\mathrm{t}_{\text {HIGH }}\) & 40 & 45 & 45 & ns min \\
\hline \(\mathrm{t}_{\mathrm{DS}}\) & 120 & 140 & 150 & ns min \\
\hline \(\mathrm{t}_{\mathrm{DH}}\) & 10 & 10 & 15 & ns min \\
\hline
\end{tabular}

Specifications subject to change without notice.
Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.


Figure 1a. AD669 Level Triggered Timing Diagram


TIE \(\overline{C S}\) AND/OR \(\overline{L 1}\) TO GROUND OR TOGETHER WITH LDAC
Figure 1b. AD669 Edge Triggered Timing Diagram

\section*{ESD SENSITIVITY}

The AD669 features input protection circuitry consisting of large transistors and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD669 has been classified as a Class 2 device.
Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or

WARNING!
तितोमातो esd sensitive device shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.

\section*{ABSOLUTE MAXIMUM RATINGS*}


PIN CONFIGURATION


ORDERING GUIDE
\(\left.\begin{array}{l|l|l|l|l|l}\hline & \begin{array}{l}\text { Temperature } \\
\text { Range }\end{array} & \begin{array}{l}\text { Linearity } \\
\text { Error Max } \\
\mathbf{T}_{\text {MIN }}-\mathbf{T}_{\text {MAx }}\end{array} & \begin{array}{l}\text { Gain } \\
\text { TC max } \\
\text { ppm }\end{array}{ }^{\circ} \mathrm{C}\end{array}\right)\)\begin{tabular}{l} 
Package \\
Description
\end{tabular}\(\quad\)\begin{tabular}{l} 
Package \\
Option
\end{tabular}
\({ }^{\star} \mathrm{N}=\) Plastic DIP; \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) SOIC. For outline information see Package Information section. **Refer to AD669/883B military data sheet.


THD \(+N\) vs. Temperature

\(T H D+N\) vs. Frequency

\section*{DEFINITIONS OF SPECIFICATIONS}

INTEGRAL NONLINEARITY: Analog Devices defines integral nonlinearity as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to FS-1 LSB) for any bit combination. This is also referred to as relative accuracy.
DIFFERENTIAL NONLINEARITY: Differential nonlinearity is the measure of the change in the analog output, normalized to full scale, associated with a 1 LSB change in the digital input code. Monotonic behavior requires that the differential linearity error be within \(\pm 1\) LSB over the temperature range of interest.
MONOTONICITY: A DAC is monotonic if the output either increases or remains constant for increasing digital inputs with the result that the output will always be a single-valued function of the input.
GAIN ERROR: Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out.
OFFSET ERROR: Offset error is a combination of the offset errors of the voltage-mode DAC and the output amplifier and is measured with all 0 s loaded in the DAC.
BIPOLAR ZERO ERROR: When the AD669 is connected for bipolar output and 10 . . 000 is loaded in the DAC, the deviation of the analog output from the ideal midscale value of 0 V is called the bipolar zero error.
DRIFT: Drift is the change in a parameter (such as gain, offset and bipolar zero) over a specified temperature range. The drift temperature coefficient, specified in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\), is calculated by
measuring the parameter at \(\mathrm{T}_{\text {MIN }}, 25^{\circ} \mathrm{C}\) and \(\mathrm{T}_{\text {MAX }}\) and dividing the change in the parameter by the corresponding temperature change.
TOTAL HARMONIC DISTORTION + NOISE: Total harmonic distortion + noise \((\) THD +N\()\) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (\%).
THD +N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending upon the amplitude of the output signal. Therefore, to be the most useful, THD +N should be specified for both large and small signal amplitudes.
SIGNAL-TO-NOISE RATIO: The signal-to-noise ratio is defined as the ratio of the output with no signal present to the amplitude of the output when a full-scale signal is present. This is measured with a standard A-weight filter.
DIGITAL-TO-ANALOG GLITCH IMPULSE: This is the amount of charge injected from the digital inputs to the analog output when the inputs change state. This is measured at half scale when the DAC switches around the MSB and as many as possible switches change state, i.e., from \(011 \ldots 111\) to 100 . . 000.
DIGITAL FEEDTHROUGH: When the DAC is not selected (i.e., \(\overline{\mathrm{CS}}\) is held high), high frequency logic activity on the digital inputs is capacitively coupled through the device to show up as noise on the \(\mathrm{V}_{\text {OUT }}\) pin. This noise is digital feedthrough.

\section*{THEORY OF OPERATION}

The AD669 uses an array of bipolar current sources with MOS current steering switches to develop a current proportional to the applied digital word, ranging from 0 to 2 mA . A segmented architecture is used, where the most significant four data bits are thermometer decoded to drive 15 equal current sources. The lesser bits are scaled using a \(\mathrm{R}-2 \mathrm{R}\) ladder, then applied together with the segmented sources to the summing node of the output amplifier. The internal span/bipolar offset resistor can be connected to the DAC output to provide a 0 V to +10 V span, or it can be connected to the reference input to provide a -10 V to +10 V span.


Figure 2. AD669 Functional Block Diagram

\section*{ANALOG CIRCUIT CONNECTIONS}

Internal scaling resistors provided in the AD669 may be connected to produce a unipolar output range of 0 V to +10 V or a bipolar output range of -10 V to +10 V . Gain and offset drift are minimized in the AD669 because of the thermal tracking of the scaling resistors with other device components.

\section*{UNIPOLAR CONFIGURATION}

The configuration shown in Figure 3a will provide a unipolar 0 V to +10 V output range. In this mode, \(50 \Omega\) resistors are tied between the span/bipolar offset terminal (Pin 26) and \(\mathrm{V}_{\text {Out }}\) (Pin 25), and between REF OUT (Pin 28) and REF IN (Pin 27). It is possible to use the AD669 without any external components by tying Pin 28 directly to Pin 27 and Pin 26 directly to Pin 25. Eliminating these resistors will increase the gain error by \(0.25 \%\) of FSR.


Figure 3a. 0 V to +10 V Unipolar Voltage Output
If it is desired to adjust the gain and offset errors to zero, this can be accomplished using the circuit shown in Figure 3b. The adjustment procedure is as follows:
STEP1 . . . ZERO ADJUST
Turn all bits OFF and adjust zero trimmer, R4, until the output reads 0.000000 volts ( \(1 \mathrm{LSB}=153 \mu \mathrm{~V}\) ).

\section*{STEP 2 . . . GAIN ADJUST}

Turn all bits ON and adjust gain trimmer, R1, until the output is 9.999847 volts. (Full scale is adjusted to 1 LSB less than the nominal full scale of 10.000000 volts).


Figure 3b. \(0 V\) to +10 V Unipolar Voltage Output with Gain and Offset Adjustment

\section*{BIPOLAR CONFIGURATION}

The circuit shown in Figure 4a will provide a bipolar output voltage from -10.000000 V to +9.999694 V with positive full scale occurring with all bits ON. As in the unipolar mode, resis-
tors R1 and R2 may be eliminated altogether to provide AD669 bipolar operation without any external components. Eliminating these resistors will increase the gain error by \(0.50 \%\) of FSR in the bipolar mode.


Figure 4a. \(\pm 10\) V Bipolar Voltage Output
Gain offset and bipolar zero errors can be adjusted to zero using the circuit shown in Figure 4b as follows:
STEP I . . . OFFSET ADJUST
Turn OFF all bits. Adjust trimmer R2 to give \(\mathbf{- 1 0 . 0 0 0 0 0 0}\) volts output.

\section*{STEP II . . . GAIN ADJUST}

Turn all bits ON and adjust R1 to give a reading of +9.999694 volts.
STEP III . . . BIPOLAR ZERO ADJUST (Optional) In applications where an accurate zero output is required, set the MSB ON, all other bits OFF, and readjust R2 for zero volts output.


Figure \(4 b . \pm 10\) V Bipolar Voltage Output with Gain and Offset Adjustment
It should be noted that using external resistors will introduce a small temperature drift component beyond that inherent in the AD669. The internal resistors are trimmed to ratio-match and temperature-track other resistors on chip, even though their absolute tolerances are \(\pm 20 \%\) and absolute temperature coefficients are approximately \(-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). In the case that external resistors are used, the temperature coefficient mismatch between internal and external resistors, multiplied by the sensitivity of the circuit to variations in the external resistor value, will be the resultant additional temperature drift.

\section*{INTERNAL/EXTERNAL REFERENCE USE}

The AD669 has an internal low noise buried Zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete Zener diode references. The performance of the AD669 is specified with the internal reference driving the DAC since all trimming and testing (especially for gain and bipolar offset) is done in this configuration.
The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 1 mA to REF IN and 1 mA to BIPOLAR OFFSET). A minimum of 2 mA is available for driving external loads. The AD669 reference output should be buffered with an external op amp if it is required to supply more than 4 mA total current. The reference is tested and guaranteed to \(\pm 0.2 \% \max\) error. The temperature coefficient is comparable to that of the gain TC for a particular grade.
If an external reference is used ( 10.000 V , for example), additional trim range should be provided, since the internal reference has a tolerance of \(\pm 20 \mathrm{mV}\), and the AD669 gain and bipolar offset are both trimmed with the internal reference. The optional gain and offset trim resistors in Figures 5 and 6 provide enough adjustment range to null these errors.
It is also possible to use external references other than 10 volts with slightly degraded linearity specifications. The recommended range of reference voltages is +5 V to +10.24 V , which allows \(5 \mathrm{~V}, 8.192 \mathrm{~V}\) and 10.24 V ranges to be used. For example, by using the AD586 5 V reference, outputs of 0 V to +5 V unipolar or \(\pm 5 \mathrm{~V}\) bipolar can be realized. Using the AD586 voltage reference makes it possible to operate the AD669 off of \(\pm 12 \mathrm{~V}\) supplies with \(10 \%\) tolerances.
Figure 5 shows the AD669 using the AD586 5 V reference in the bipolar configuration. This circuit includes two optional potentiometers and one optional resistor that can be used to adjust the gain, offset and bipolar zero errors in a manner similar to that described in the BIPOLAR CONFIGURATION section. Use -5.000000 V and +4.999847 as the output values.


Figure 5. Using the AD669 with the AD586 5 V Reference

\section*{USING THE AD669 WITH THE AD688 HIGH PRECISION VOLTAGE REFERENCE}

The AD669 is specified for gain drift from \(15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) to \(25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (depending upon grade) using its internal 10 volt reference. Since the internal reference contributes the vast majority of this drift, an external high precision voltage reference will greatly improve performance over temperature. As shown in Figure 6, the +10 volt output from the AD688 is used as the AD669 reference. With a \(3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) drift over the industrial temperature range, the AD688 will improve the gain drift by a factor of 5 to a factor of 8 (depending upon the grade of the AD669 being used). Using this combination may result in apparent increases in initial gain error due to the differences between the internal reference by which the device is laser trimmed and the external reference with which the device is actually applied. The AD669 internal reference is specified to be 10 volts \(\pm 20 \mathrm{mV}\) whereas the AD688 is specified as 10 volts \(\pm 5 \mathrm{mV}\). This may result in an additional 5 mV (33 LSBs) of apparent initial gain error beyond the specified AD669 gain error. The circuit shown in Figure 6 also makes use of the -10 V AD688 output to allow the unipolar offset and gain to be adjusted to zero in the manner described in the UNIPOLAR CONFIGURATION section.


Figure 6. Using the AD669 with the AD688 High Precision \(\pm 10\) V Reference

\section*{OUTPUT SETTLING AND GLITCH}

The AD669's output buffer amplifier typically settles to within \(0.0008 \%\) FS ( \(1 / 2 \mathrm{LSB}\) ) of its final value in \(8 \mu \mathrm{~s}\) for a full-scale step. Figures 7a and 7 b show settling for a full-scale and an LSB step, respectively, with a \(2 \mathrm{k} \Omega, 1000 \mathrm{pF}\) load applied. The guaranteed maximum settling time at \(+25^{\circ} \mathrm{C}\) for a full-scale step is \(13 \mu \mathrm{~s}\) with this load. The typical settling time for a 1 LSB step is \(2.5 \mu \mathrm{~s}\).
The digital-to-analog glitch impulse is specified as 15 nV -s typical. Figure 7c shows the typical glitch impulse characteristic at the code \(011 \ldots 111\) to \(100 \ldots 000\) transition when loading the second rank register from the first rank register.

\[
\text { a. }-10 \mathrm{~V} \text { to }+10 \text { V Full-Scale Step Settling }
\]

b. LSB Step Settling

c. D-to-A Glitch Impulse

Figure 7. Output Characteristics

\section*{DIGITAL CIRCUIT DETAILS}

The bus interface logic of the AD669 consists of two independently addressable registers in two ranks. The first rank consists of a 16-bit register which is loaded directly from a 16-bit microprocessor bus. Once the 16 -bit data word has been loaded in the first rank, it can be loaded into the 16 -bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values.
The first rank latch is controlled by \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{LI}}\). Both of these inputs are active low and are level-triggered. This means that data present during the time when both \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{LI}}\) are low will enter the latch. When either one of these signals returns high, the data is latched.
The second rank latch is controlled by LDAC. This input is active high and is also level-triggered. Data that is present when LDAC is high will enter the latch, and hence the DAC will change state. When this pin returns low, the data is latched in the DAC.
Note that LDAC is not gated with \(\overline{\mathrm{CS}}\) or any other control signal. This makes it possible to simultaneously update all of the AD669's present in a multi-DAC system by tying the LDAC pins together. After the first rank register of each DAC has been individually loaded and latched, the second rank registers are then brought high together, updating all of the DACs at the same time. To reduce bit skew, it is suggested to leave 100 ns between the first rank load and the second rank load.

The first rank latch and second rank latch can be used together in a master-slave or edge-triggered configuration. This mode of operation occurs when LDAC and \(\overline{\mathrm{CS}}\) are tied together with \(\overline{\mathrm{LI}}\) tied to ground. Rising edges on the LDAC- \(\overline{\mathrm{CS}}\) pair will update the DAC with the data presented preceding the edge. The timing diagram for operation in this mode can be seen in Figure lb. Note, however, that the sum of \(\mathrm{t}_{\text {LOw }}\) and \(\mathrm{t}_{\text {High }}\) must be long enough to allow the DAC output to settle to its new value.
It is possible to make the second rank register transparent by tying Pin 23 high. Any data appearing in the first rank register will then appear at the output of the DAC. It should be noted, however, that the deskewing provided by the second rank latch is then defeated, and glitch impulse may increase. If it is desired to make both registers transparent, this can be done by tying Pins 5 and 6 low and Pin 23 high. Table I shows the truth table for the AD669, while the timing diagram is found in Figure 1.

Table I. AD669 Truth Table
\begin{tabular}{|c|c|c|c|}
\hline \(\overline{\mathbf{C S}}\) & \(\overline{L 1}\) & LDAC & Operation \\
\hline 0 & 0 & X & First Rank Enable \\
\hline X & 1 & X & First Rank Latched \\
\hline 1 & X & X & First Rank Latched \\
\hline X & X & 1 & Second Rank Enabled \\
\hline X & X & 0 & Second Rank Latched \\
\hline 0 & 0 & 1 & All Latches Transparent \\
\hline
\end{tabular}

\section*{INPUT CODING}

The AD669 uses positive-true binary input coding. Logic " 1 " is represented by an input voltage greater than 2.0 V , and Logic " 0 " is defined as an input voltage less than 0.8 V .
Unipolar coding is straight binary, where all zeros \((0000 \mathrm{H})\) on the data inputs yields a zero analog output and all ones (FFFFH) yields an analog output 1 LSB below full scale.

Bipolar coding is offset binary, where an input code of 0000 H yields a minus full-scale output, an input of FFFFH yields an output 1 LSB below positive full scale, and zero occurs for an input code with only the MSB on \((8000 \mathrm{H})\).
The AD669 can be used with twos complement input coding if an inverter is used on the MSB (DB15).

\section*{DIGITAL INPUT CONSIDERATIONS}

The threshold of the digital input circuitry is set at 1.4 volts. The input lines can thus interface with any type of 5 volt logic. The AD669 data and control inputs will float to indeterminate logic states if left open. It is important that \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{Ll}}\) be connected to DGND and that LDAC be tied to \(V_{L L}\) if these pins are not used.
Fanout for the AD669 is 40 when used with a standard low power Schottky gate output device.

\section*{16-BIT MICROPROCESSOR INTERFACE}

The 16 -bit parallel registers of the AD669 allow direct interfacing to 16 -bit general purpose and DSP microprocessor buses. The following examples illustrate typical AD669 interface configurations.

\section*{AD669 TO ADSP-2101 INTERFACE}

The flexible interface of the AD669 minimizes the required "glue" logic when it is connected in configurations such as the one shown in Figure 8. The AD669 is mapped into the ADSP2101's memory space and requires two wait states using a 12.5 MHz processor clock.


8a. ADSP-2101 to AD669 Interface


8b. Typical Address Decoder
Figure 8. ADSP-2101 to AD669 Interface

In this configuration, the ADSP-2101 is set up to use the internal timer to interrupt the processor at the desired sample rate. The \(\overline{\mathrm{WR}}\) pin and data lines D8-D23 from the ADSP-2101 are tied directly to the \(\overline{\mathrm{Ll}}\) and DB0 through DB15 pins of the AD669, respectively. The decoded signal \(\overline{\mathrm{CS1}}\) is connected to both \(\overline{\mathrm{CS}}\) and LDAC. When a timer interrupt is detected, the ADSP-2101 automatically vectors to the appropriate service routine with minimal overhead. The interrupt routine then instructs the processor to execute a data memory write to the address of the AD669.
The \(\overline{\mathrm{WR}}\) pin and \(\overline{\mathrm{CS1}}\) both go low causing the first 16-bit latch inside the AD669 to be transparent. The data present in the first rank is then latched by the rising edge of \(\overline{\mathrm{WR}}\). The rising edge of \(\overline{\mathrm{CS}}\) will cause the second rank 16 -bit latch to become transparent updating the output of the DAC. The length of \(\overline{\mathrm{WR}}\) is extended by two wait states to comply with the timing requirements of \(\mathrm{t}_{\text {Low }}\) shown in Figure 1 b . It is important to latch the data with the rising edge of \(\overline{\mathrm{WR}}\) rather than the decoded \(\overline{\mathrm{CS}}\). This is necessary to comply with the \(\mathrm{t}_{\mathrm{DH}}\) specification of the AD669.
Figure 8 b shows the circuitry a typical decoder might include. In this case, a data memory write to any address in the range 3000 H to 3400 H will result in the AD669 being updated. These decoders will vary greatly depending on the number of devices memory-mapped by the processor.

\section*{AD669 TO DSP56001 INTERFACE}

Figure 9 shows the interface between the AD669 and the DSP56001. Like the ADSP-2101, the AD669 is mapped into the DSP56001's memory space. This application was tested with a processor clock of \(20.48 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{CYC}}=97.66 \mathrm{~ns}\right)\) although faster rates are possible.
An external clock connected to the \(\overline{\text { IRQA }}\) pin of the DSP56001 interrupts the processor at the desired sample rate. If ac performance is important, this clock should be synchronous with the DSP56001 processor clock. Asynchronous clocks will cause jitter on the latch signal due to the uncertainty associated with the


Figure 9. DSP560001 to AD669 Interface
acknowledgment of the interrupt. A synchronous clock is easily generated by dividing down the clock from the DSP crystal. If ac performance is not important, it is not necessary for \(\overline{\mathrm{IRQA}}\) to be synchronous.
After the interrupt is acknowledged, the interrupt routine initiates a memory write cycle. All of the AD669 control inputs are tied together which configures the input stage as an edge triggered 16 -bit register. The rising edge of the decoded signal latches the data and updates the output of the DAC. It is necessary to insert wait states after the processor initiates the write cycle to comply with the timing requirements \(\mathrm{t}_{\text {Low }}\) shown in Figure 1 b . The number of wait states that are required will vary depending on the processor cycle time. The equation given in Figure 9 can be used to determine the number of wait states given the frequency of the processor crystal.
As an example, the 20.48 MHz crystal used in this application results in \(T=24.4 \mathrm{~ns}\) which means that the required number of wait states is about 2.76 . This must be rounded to the next highest integer to assure that the minimum pulse widths comply with those required by the AD669. As the speed of the processor is increased, the data hold time relative to \(\overline{\mathrm{CS1}}\) decreases. As processor clocks increase beyond 20.48 MHz , a configuration such as the one shown for the ADSP-2101 is the better choice.

\section*{AD669 TO 8086 INTERFACE}

Figure 10 shows the 8086 16-bit microprocessor connected to multiple AD669s. The double-buffered capability of the AD669 allows the microprocessor to write to each AD669 individually and then update all the outputs simultaneously. Processor speeds of 6,8 , and 10 MHz require no wait states to interface with the AD669.

The 8086 software routine begins by writing a data word to the \(\overline{\mathrm{CS}}\) address. The decoder must latch the address using the ALE signal. The decoded \(\overline{\mathrm{CS} 1}\) pulse goes low causing the first rank latch of the associated AD669 to become transparent.
Simultaneously, the 8086 places data on the multiplexed bus which is then latched into the first rank of the AD669 with the rising edge of the \(\overline{\mathrm{WR}}\) pulse. Care should be taken to prevent excessive delays through the decoder potentially resulting in a violation of the AD669 data hold time ( \(\mathrm{t}_{\mathrm{DH}}\) ).

The same procedure is repeated until all three AD669s have had their first rank latches loaded with the desired data. A final write command to the LDAC address results in a high-going pulse that causes the second rank latches of all the AD669s to become transparent. The falling edge of LDAC latches the data from the first rank until the next update. This scheme is easily expanded to include as many AD669s as required.


Figure 10. 8086-to-AD669 Interface

\section*{8-BIT MICROPROCESSOR INTERFACE}

The AD669 can easily be operated with an 8-bit bus by the addition of an octal latch. The 16 -bit first rank register is loaded from the 8 -bit bus as two bytes. Figure 11 shows the configuration when using a 74 HC 573 octal latch.
The eight most significant bits are latched into the 74 HC 573 by setting the "latch enable" control line low. The eight least significant bits are then placed onto the bus. Now all sixteen bits can be simultaneously loaded into the first rank register of the AD669 by setting \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{L} 1}\) low.


Figure 11. Connections for 8-Bit Bus Interface

\section*{Applications Information-AD669}

\section*{NOISE}

In high resolution systems, noise is often the limiting factor. A 16-bit DAC with a 10 volt span has an LSB size of \(153 \mu \mathrm{~V}\) \((-96 \mathrm{~dB})\). Therefore, the noise floor must remain below this level in the frequency range of interest. The AD669's noise spectral density is shown in Figures 12 and 13. Figure 12 shows the DAC output noise voltage spectral density for a 20 V span excluding the reference. This figure shows the \(1 / \mathrm{f}\) corner frequency at 100 Hz and the wideband noise to be below \(120 \mathrm{nV} / \sqrt{\mathrm{Hz}}\). Figure 13 shows the reference noise voltage spectral density. This figure shows the reference wideband noise to be below \(125 \mathrm{nV} / \sqrt{\mathrm{Hz}}\).


Figure 12. DAC Output Noise Voltage Spectral Density


Figure 13. Reference Noise Voltage Spectral Density

\section*{BOARD LAYOUT}

Designing with high resolution data converters requires careful attention to board layout. Trace impedance is the first issue. A \(306 \mu \mathrm{~A}\) current through a \(0.5 \Omega\) trace will develop a voltage drop of \(153 \mu \mathrm{~V}\), which is 1 LSB at the 16 -bit level for a 10 V full-scale span. In addition to ground drops, inductive and capacitive coupling need to be considered, especially when high accuracy analog signals share the same board with digital signals. Finally, power supplies need to be decoupled in order to filter out ac noise.
Analog and digital signals should not share a common path. Each signal should have an appropriate analog or digital return routed close to it. Using this approach, signal loops enclose a
small area, minimizing the inductive coupling of noise. Wide PC tracks, large gauge wire, and ground planes are highly recommended to provide low impedance signal paths. Separate analog and digital ground planes should also be utilized, with a single interconnection point to minimize ground loops. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.
One feature that the AD669 incorporates to help the user layout is the analog pins ( \(\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}\), REF OUT, REF IN, SPAN/BIP OFFSET, \(\mathrm{V}_{\text {OUT }}\) and AGND) are adjacent to help isolate analog signals from digital signals.

\section*{SUPPLY DECOUPLING}

The AD669 power supplies should be well filtered, well regulated, and free from high frequency noise. Switching power supplies are not recommended due to their tendency to generate spikes which can induce noise in the analog system.
Decoupling capacitors should be used in very close layout proximity between all power supply pins and ground. A \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor provides adequate decoupling. \(\mathrm{V}_{\mathrm{CC}}\) and \(\mathrm{V}_{\mathrm{EE}}\) should be bypassed to analog ground, while \(\mathrm{V}_{\mathrm{LL}}\) should be decoupled to digital ground.
An effort should be made to minimize the trace length between the capacitor leads and the respective converter power supply and common pins. The circuit layout should attempt to locate the AD669, associated analog circuitry and interconnections as far as possible from logic circuitry. A solid analog ground plane around the AD669 will isolate large switching ground currents. For these reasons, the use of wire wrap circuit construction is not recommended; careful printed circuit construction is preferred.

\section*{GROUNDING}

The AD669 has two pins, designated analog ground (AGND) and digital ground (DGND.) The analog ground pin is the "high quality" ground reference point for the device. Any external loads on the output of the AD669 should be returned to analog ground. If an external reference is used, this should also be returned to the analog ground.
If a single AD669 is used with separate analog and digital ground planes, connect the analog ground plane to AGND and the digital ground plane to DGND keeping lead lengths as short as possible. Then connect AGND and DGND together at the AD669. If multiple AD669s are used or the AD669 shares analog supplies with other components, connect the analog and digital returns together once at the power supplies rather than at each chip. This single interconnection of grounds prevents large ground loops and consequently prevents digital currents from flowing through the analog ground.

FEATURES
Zero-Chip Interface to Digital Signal Processors
Complete DACPORT \({ }^{\text {m }}\)
On-Chip Voltage Reference
Voltage and Current Outputs
Serial, Twos-Complement Input
\(\pm 3\) V Output
Sample Rates to 390 kSPS
94 dB Minimum Signal-to-Noise Ratio
- \(\mathbf{8 1}\) dB Maximum Total Harmonic Distortion

15-Bit Monotonicity
\(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) Operation
16-Pin Plastic and Ceramic Packages
Available in Commercial, Industrial, and Military Temperature Ranges

\section*{APPLICATIONS}

Digital Signal Processing
Noise Cancellation
Radar Jamming
Automatic Test Equipment
Precision Industrial Equipment
Waveform Generation

\section*{PRODUCT DESCRIPTION}

The AD766 16-bit DSP DACPORT provides a direct, threewire interface to the serial ports of popular DSP processors, including the ADSP-2101, TMS320CXX, and DSP56001. No additional "glue logic" is required. The AD766 is also complete, offering on-chip serial-to-parallel input format conversion, a 16-bit current-steering DAC, voltage reference, and a voltage output op amp. The AD766 is fabricated in Analog Devices' BiMOS II mixed-signal process which provides bipolar transistors, MOS transistors, and thin-film resistors for precision analog circuits in addition to CMOS devices for logic.
The design and layout of the AD766 have been optimized for ac performance and are responsible for its guaranteed and tested 94 dB signal-to-noise ratio to 20 kHz and 79 dB SNR to 250 kHz . Laser-trimming the AD766's silicon chromium thinfilm resistors reduces total harmonic distortion below -81 dB (at 1 kHz ), a specification also production tested. An optional linearity trim pin allows elimination of midscale differential linearity error for even lower THD with small signals.
The AD766's output amplifier provides a \(\pm 3 \mathrm{~V}\) signal with a high slew rate, small glitch, and fast settling. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.

\section*{FUNCTIONAL BLOCK DIAGRAM}


The serial interface consists of bit clock, data, and latch enable inputs. The twos-complement data word is clocked MSB first on falling clock edges into the serial-to-parallel converter, consistent with the serial protocols of popular DSP processors. The input clock can support data transfers up to 12.5 MHz . The falling edge of latch enable updates the internal DAC input register at the sample rate with the sixteen bits most recently clocked into the serial input register.
The AD766 operates over a \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) power supply range. The digital supplies, \(+\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{L}}\), can be separated from the analog signal supplies, \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\), for reduced digital crosstalk. Separate analog and digital ground pins are also provided. An internal bandgap reference provides a precision voltage source to the output amp that is stable over temperature and time.
Power dissipation is typically 120 mW with \(\pm 5 \mathrm{~V}\) supplies and 300 mW with \(\pm 12 \mathrm{~V}\). The AD766 is available in commercial \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.70^{\circ} \mathrm{C}\right)\), industrial \(\left(-40^{\circ} \mathrm{C}\right.\) to \(\left.85^{\circ} \mathrm{C}\right)\), and military \(\left(-55^{\circ} \mathrm{C}\right.\) to \(125^{\circ} \mathrm{C}\) ) grades. Commercial and industrial grade parts are available in a 16 -pin plastic DIP; military parts processed to MIL-STD-883B are packaged in a 16-pin ceramic DIP. See Analog Devices' Military Products Databook or current military data sheet for specifications for the military version.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & \multicolumn{3}{|l|}{Min \(\begin{array}{cc}\text { AD766J } \\ \text { Typ }\end{array} \quad\) Max} & \multicolumn{3}{|l|}{Min \(\begin{gathered}\text { AD766A } \\ \text { Typ }\end{gathered} \quad\) Max} & Units \\
\hline RESOLUTION & & & 16 & & & 16 & Bits \\
\hline ```
DIGITAL INPUTS
    \(\mathrm{V}_{\mathrm{IH}}\)
    \(\mathrm{V}_{\text {IL }}\)
    \(\mathrm{I}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{L}}\)
    \(\mathrm{I}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IL}}=0.4\)
``` & 2.0 & & \[
\begin{aligned}
& +V_{L} \\
& 0.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & 2.0 & & \[
\begin{aligned}
& +V_{L} \\
& 0.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & \begin{tabular}{l}
V
V \\
\(\mu \mathrm{A}\) \(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SERIAL PORT TIMING \\
Serial Clock Period ( \(\mathrm{t}_{\mathrm{CLK}}\) ) \\
Serial Clock HI ( \(\mathrm{t}_{\mathrm{HI}}\) ) \\
Serial Clock LO ( \(\mathrm{t}_{\mathrm{LO}}\) ) \\
Data Valid ( \(\mathrm{t}_{\mathrm{DATA}}\) ) \\
Data Setup ( \(\mathrm{t}_{\mathrm{s}}\) ) \\
Data Hold ( \(\mathbf{t}_{\mathbf{H}}\) ) \\
Clock-to-Latch-Enable ( \(\mathrm{t}_{\text {CTLE }}\) ) \\
Latch-Enable-to-Clock ( \(\mathrm{t}_{\text {Letc }}\) ) \\
Latch Enable HI ( \(\mathrm{t}_{\text {LeHI }}\) ) \\
Latch Enable LO ( \(\mathrm{t}_{\text {LeLo }}\) )
\end{tabular} & \[
\begin{aligned}
& 95 \\
& 30 \\
& 30 \\
& 40 \\
& 15 \\
& 15 \\
& 80 \\
& 15 \\
& 40 \\
& 40
\end{aligned}
\] & & & \[
\begin{aligned}
& 115 \\
& 30 \\
& 70 \\
& 40 \\
& 20 \\
& 20 \\
& 100 \\
& 15 \\
& 40 \\
& 80
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \text { ns }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \({ }^{1}\) \\
Gain Error Gain Drift Midscale Output Voltage Error Bipolar Zero Drift Differential Linearity Error Monotonicity
\end{tabular} & & \[
\begin{aligned}
& \pm 2.0 \\
& \pm 25 \\
& \pm 30 \\
& \pm 4 \\
& \pm 0.001 \\
& 15
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 2.0 \\
& \pm 25 \\
& \pm 30 \\
& \pm 4 \\
& \pm 0.001 \\
& 15
\end{aligned}
\] & & ```
\% of FSR
ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
mV
ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\% of FSR
Bits
``` \\
\hline  & & \[
\begin{aligned}
& -88 \\
& -75 \\
& -37 \\
& -77 \\
& -69 \\
& -25
\end{aligned}
\] & \[
\begin{aligned}
& -81 \\
& -65 \\
& -27 \\
& -72 \\
& -66 \\
& -21
\end{aligned}
\] & & \[
\begin{aligned}
& -88 \\
& -75 \\
& -37 \\
& -77 \\
& -69 \\
& -25
\end{aligned}
\] & \[
\begin{aligned}
& -81 \\
& -65 \\
& -27 \\
& -72 \\
& -66 \\
& -21
\end{aligned}
\] & \begin{tabular}{l}
dB \\
dB \\
dB \\
dB \\
dB \\
dB
\end{tabular} \\
\hline SIGNAL-TO-NOISE RATIO \({ }^{3}\)
20 Hz to \(20 \mathrm{kHz}\left(\mathrm{F}_{\text {OUT }}=1037 \mathrm{~Hz}\right)^{1}\)
20 kHz to \(250 \mathrm{kHz}\left(\mathrm{F}_{\text {OUT }}=49.07 \mathrm{kHz}\right)^{2}\) & \[
\begin{aligned}
& 94 \\
& 79
\end{aligned}
\] & \[
\begin{aligned}
& 102 \\
& 83
\end{aligned}
\] & & \[
\begin{aligned}
& 94 \\
& 79
\end{aligned}
\] & \[
\begin{aligned}
& 102 \\
& 83
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
SETTLING TIME (to \(\pm 0.0015 \%\) of FSR) \\
Voltage Output \({ }^{1}\) \\
6 V Step \\
1 LSB Step \\
Slew Rate \\
Current Output \\
1 mA Step \(10 \Omega\) to \(100 \Omega\) Load \\
\(1 \mathrm{k} \Omega\) Load
\end{tabular} & & \[
\begin{aligned}
& 1.5 \\
& 1.0 \\
& 9 \\
& 350 \\
& 350
\end{aligned}
\] & & & \[
\begin{aligned}
& 1.5 \\
& 1.0 \\
& 9 \\
& 350 \\
& 350
\end{aligned}
\] & & \begin{tabular}{l}
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
ns \\
ns
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Output Configuration \({ }^{1}\) Bipolar Range \\
Output Current \\
Output Impedance \\
Short Circuit Duration \\
Current Output Configuration Bipolar Range \\
Output Impedance ( \(\pm 30 \%\) )
\end{tabular} & \[
\begin{array}{r} 
\pm 2.88 \\
\text { I } \\
\pm 0.7
\end{array}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \pm 3.0 \\
& \pm 8.0 \\
& 0.1
\end{aligned}
\] \\
inite to
\[
\begin{aligned}
& \pm 1.0 \\
& 1.7
\end{aligned}
\]
\end{tabular} & \[
\pm 3.12
\]
\[
\pm 1.3
\] & \[
\begin{array}{r} 
\pm 2.88 \\
\pm \\
\pm 0.7
\end{array}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \pm 3.0 \\
& \pm 8.0 \\
& 0.1
\end{aligned}
\] \\
nite to C
\[
\begin{aligned}
& \pm 1.0 \\
& 1.7
\end{aligned}
\]
\end{tabular} & \[
\pm 3.12
\]
\[
\pm 1.3
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA} \\
& \Omega \\
& \mathrm{~mA} \\
& \mathrm{kA} \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Voltage: \(\begin{aligned} & +V_{\mathrm{L}} \text { and }+V_{\mathrm{S}} \\ & -V_{\mathrm{L}} \text { and }-V_{S}\end{aligned}\) \\
Current Case \(1^{1}: \mathrm{V}_{\mathrm{S}}\) and \(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \quad+\mathrm{I}\)
\[
-\mathrm{V}_{\mathrm{S}} \text { and }-\mathrm{V}_{\mathrm{L}}=-5 \mathrm{~V} \quad-\mathrm{I}
\] \\
Case 2: \(\mathrm{V}_{\mathrm{S}}\) and \(\mathrm{V}_{\mathrm{L}}=+12 \mathrm{~V} \quad+\mathrm{I}\) \\
\(-\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{L}}=-12 \mathrm{~V} \quad-\mathrm{I}\) \\
Case \(3^{4}: \mathrm{V}_{\mathrm{S}}\) and \(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \quad \begin{aligned} & +\mathrm{I} \\ & -\mathrm{V}_{\mathrm{L}} \text { and }-\mathrm{V}_{\mathrm{L}}=-12 \mathrm{~V} \\ & -\mathrm{I}\end{aligned}\) \\
Power Dissipation: \\
\(-\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{L}}=-12 \mathrm{~V}\)
\(\mathrm{~V}_{\mathrm{S}}\) and \(\mathrm{V}_{\mathrm{L}}= \pm 5 \mathrm{~V}^{1}\)
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}} \text { and } \mathrm{V}_{\mathrm{L}}= \pm 12 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}} \text { and } \mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \\
& -\mathrm{V}_{\mathrm{S}} \text { and }-\mathrm{V}_{\mathrm{L}}=-12 \mathrm{~V}^{4}
\end{aligned}
\]
\end{tabular} & \[
\begin{aligned}
& 4.75 \\
& -13.2
\end{aligned}
\] & 12.0
-12.0
10.5
-14
12
-14
120
300
225 & \[
\begin{aligned}
& 13.2 \\
& -4.75 \\
& 15.0 \\
& -15.0 \\
& \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 \\
& -13.2
\end{aligned}
\] & \[
\begin{aligned}
& 12.0 \\
& -12.0 \\
& 10.5 \\
& -14 \\
& 12 \\
& -14 \\
& 120 \\
& 300 \\
& 225 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 13.2 \\
& -4.75 \\
& 15.0 \\
& -15.0 \\
& \\
& 150
\end{aligned}
\] & \begin{tabular}{l}
V \\
mA \\
mA \\
mA \\
mA \\
mA \\
mA \\
mW \\
mW \\
mW
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{l|ccc|ccc|c}
\hline Parameter & \multicolumn{3}{|c|}{\begin{tabular}{c} 
AD766J \\
Typ
\end{tabular}} & Max & Min & \begin{tabular}{c} 
AD766A \\
Typ
\end{tabular} & Max
\end{tabular} Units \begin{tabular}{lllll} 
\\
\hline \begin{tabular}{l} 
TEMPERATURE RANGE \\
\begin{tabular}{l} 
Specified \\
Storage
\end{tabular}
\end{tabular} & 0 & & +70 & -40 \\
& -60 & & +100 & -60 \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) For A grade only, voltage outputs are guaranteed only if \(+V_{S} \geq 7 \mathrm{~V}\) and \(-\mathrm{V}_{\mathrm{S}} \leq-7 \mathrm{~V}\).
\({ }^{2}\) Specified using external op amp, see Figure 3 for more details.
\({ }^{3}\) Tested at full-scale input.
\({ }^{4}\) For A grade only, power supplies must be symmetric, i.e., \(V_{S}=\left|-V_{S}\right|\) and \(+V_{L}=\left|-V_{L}\right|\). Each supply must independently meet this equality within \(\pm 5 \%\). All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 13.2 V
V to AGND . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 13.2 V
\(-\mathrm{V}_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . -13.2 V to 0 V
- V

Digital Inputs to DGND . . . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{L}}\)
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \mathrm{~V}\)
Short Circuit Protection . . . . . . . . Indefinite Short to Ground
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}, 10 \mathrm{sec}\)
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\begin{tabular}{l|l|l}
\multicolumn{2}{c}{ PIN DESIGNATIONS } \\
Pin & Function & Description \\
\hline 1 & \(-\mathrm{V}_{\text {S }}\) & Analog Negative Power Supply \\
2 & DGND & Digital Ground \\
3 & \(\mathrm{~V}_{\mathrm{L}}\) & Logic Positive Power Supply \\
4 & NC & No Connection \\
5 & CLK & Clock Input \\
6 & LE & Latch Enable Input \\
7 & DATA & Serial Data Input \\
8 & \(-\mathrm{V}_{\mathrm{L}}\) & Logic Negative Power Supply \\
9 & \(\mathrm{~V}_{\text {OUT }}\) & Voltage Output \\
10 & \(\mathrm{R}_{\text {F }}\) & Feedback Resistor \\
11 & SJ & Summing Junction \\
12 & AGND & Analog Ground \\
13 & \(\mathrm{I}_{\text {OUT }}\) & Current Output \\
14 & MSB ADJ & MSB Adjustment Terminal \\
15 & TRIM & MSB Trimming Potentiometer Terminal \\
16 & \(\mathrm{~V}_{\text {S }}\) & Analog Positive Power Supply \\
\hline
\end{tabular}

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD766JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-16\) \\
AD766AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\mathrm{N}-16\) \\
AD766SD \(/ 883 \mathrm{~B}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\mathrm{D}-16\) \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP; \(\mathrm{D}=\) Ceramic DIP. For outline information see Package Information section.

\section*{AD766 - Definition of Specifications}

\section*{TOTAL HARMONIC DISTORTION}

Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency. It is expressed in percent (\%) or decibels (dB).
THD is a measure of the magnitude and distribution of integral linearity error and differential linearity error. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD should be specified for both large and small signal amplitudes.

\section*{SETTLING TIME}

Settling Time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. It is the primary measure of dynamic performance.

\section*{BIPOLAR ZERO ERROR}

Bipolar Zero Error or midscale error is the deviation of the actual analog output from the ideal output ( 0 V ) when the 2 s complement input code representing half scale (all 0 s ) is loaded in the input register.

\section*{DIFFERENTIAL LINEARITY ERROR}

Differential Linearity Error is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1 LSB in the negative direction.

\section*{MONOTONICITY}

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

\section*{SIGNAL-TO-NOISE RATIO}

SNR is defined as the ratio of the fundamental to the square root of the sum of the squares for the values of all the nonfundamental, nonharmonic signals for a specified bandwidth. SNR is tested at full-scale input. The AD766 specifies SNR for 20 kHz and 250 kHz bandwidths.

\section*{FUNCTIONAL DESCRIPTION}

Serial input data is clocked into the AD766's shift register by the falling edge of \(\overline{\mathrm{CLK}}\). Data is presumed to be in twoscomplement format with MSB (i.e., the sign bit) clocked in first. The shift register converts the most recently clocked-in 16 bits to a parallel word. The falling edge of the latch enable (LE) signal causes the most recent parallel word to be transferred to the internal DAC input latch. See Figure 2 for detailed serial port timing requirements.
The contents of the DAC input latch cause the 16 -bit DAC to generate a corresponding current. This \(\pm 1 \mathrm{~mA}\) current is available directly on the \(\mathrm{I}_{\text {Out }}\) pin.
To use the internal op amp, connect \(\mathrm{I}_{\text {OUT }}\) (Pin 13) directly to the summing junction pin, SJ (Pin 11) and connect the feedback resistor pin, \(\mathrm{R}_{\mathrm{F}}(\operatorname{Pin} 10)\) to \(\mathrm{V}_{\text {OUT }}\) (Pin 9). Note that the internal op amp is in the inverting configuration. Using the internal \(3 \mathrm{k} \Omega\) feedback resistor, this op amp will produce \(\pm 3 \mathrm{~V}\) outputs.
One advantage of external pins at each end of the feedback resistor is that it allows the user to implement a single pole active low-pass filter simply by adding a capacitor across these pins (Pins 10 and 13). The circuit can best be understood redrawn as shown in Figure 1.


Figure 1. Low-Pass Filter Using External Capacitor

The frequency response from this filter will be
\[
\frac{V_{O U T}(s)}{I_{O U T}}=\frac{-R_{F}}{R_{F} \cdot C \cdot s+1}
\]
where \(R_{F}\) is \(3 \mathrm{k} \Omega( \pm 20 \%)\).


Figure 2. AD766 Serial Input Timing

\section*{Analog Circuit Considerations-AD766}

For applications requiring broader bandwidths and/or even lower noise than that afforded by the AD766's internal op amp, an external op amp can easily by used in its place. \(\mathrm{I}_{\text {OUT }}\) (Pin 13) drives the negative (inverting) input terminal of the external op amp, and its external voltage output is connected to the feedback resistor pin, \(\mathrm{R}_{\mathrm{F}}\) ( Pin 10 ). To insure that the AD766's unused internal op amp remains in a closed-loop configuration, \(\mathrm{V}_{\text {Out }}\) (Pin 9) should be tied to the summing junction pin, SJ (Pin 11).

As an example, Figure 3 shows the AD766 using the AD744 op amp as an external current-to-voltage converter. In this inverting configuration, the AD744 will provide the same \(\pm 3 \mathrm{~V}\) output as the internal op amp would have. Other recommended amplifiers include the AD845 and AD846. Note that a single pole of lowpass filtering could also be attained with this circuit simply by adding a capacitor in parallel with the feedback resistor as just shown in Figure 1.


Figure 3. External Op Amp Connections
Residual DAC differential linearity error around midscale can be externally trimmed out, improving THD beyond the AD766's guaranteed tested specifications. This error is most significant with low-amplitude signals because the ratio of the midscale linearity error to the signal amplitude is greatest in this case, thereby increasing THD. The MSB adjust circuitry shown in Figure 4 can be used for improving THD with low-level signals. Otherwise, the AD766 will operate to its specifications with MSB ADJ (Pin 14) and TRIM (Pin 15) unconnected.


Figure 4. Optional MSB Adjustment Circuit

\section*{ANALOG CIRCUIT CONSIDERATIONS GROUNDING RECOMMENDATIONS}

The AD766 has two ground pins, designated AGND (analog ground) and DGND (digital ground). The analog ground pin is the "high-quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.

The digital ground pin returns ground current from the digital logic portions of the AD766 circuitry. This pin should be connected to the digital common point in the system.
As illustrated in Figure 5, the analog and digital grounds should be connected together at one point in the system.


Figure 5. Recommended Circuit Schematic

\section*{POWER SUPPLIES AND DECOUPLING}

The AD766 has four power supply input pins. \(\pm \mathrm{V}_{\mathrm{S}}\) provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies are designed to operate from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\).
The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies operate the digital portions of the chip, including the input shift register and the input latching circuitry. The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies are also designed to operate from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\). To assure freedom from latch-up, \(-\mathrm{V}_{\mathrm{L}}\) should never go more negative than \(-\mathrm{V}_{\mathrm{S}}\).

Special restrictions on power supplies apply to extendedtemperature range versions of the AD766 that do not apply to the commercial AD766J. First, supplies must be symmetric. That is, \(+V_{S}=\left|-V_{S}\right|\) and \(+V_{L}=\left|-V_{L}\right|\). Each supply must independently meet this equality within \(\pm 5 \%\). Since we require that \(-\mathrm{V}_{\mathrm{S}} \leq-\mathrm{V}_{\mathrm{L}}\) to guarantee latch-up immunity, this symmetry principle implies that the positive analog supply must be greater than or equal to the positive digital supply, i.e., \(\mathrm{V}_{\mathrm{S}} \geq\) \(\mathrm{V}_{\mathrm{L}}\) for extended-temperature range parts. In other words, the digital supply range must be inside the analog supply range. Second, the internal op amp's performance in generating voltage outputs is only guaranteed if \(+\mathrm{V}_{\mathrm{s}} \geq 7 \mathrm{~V}\) (and \(-\mathrm{V}_{\mathrm{S}} \leq-7 \mathrm{~V}\), by the symmetry principle). These constraints do not apply to the AD766J.

Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as the common points. The logic supplies, \(\pm \mathrm{V}_{\mathrm{L}}\), should be decoupled to digital common; and the analog supplies, \(\pm \mathrm{V}_{\mathrm{S}}\), should be decoupled to analog common.

The use of four separate power supplies will reduce feedthrough from the digital portion of the system to the linear portions of the system, thus contributing to the performance as tested. However, four separate voltage supplies are not necessary for good circuit performance. For example, Figure 6 illustrates a

\section*{AD766}
system where only a single positive and a single negative supply are available. In this case, the positive logic and positive analog supplies may both be connected to the single positive supply. The negative logic and negative analog supplies may both be connected to the single negative supply. Performance would benefit from a measure of isolation between the supplies introduced by using simple low-pass filters in the individual power supply leads.


Figure 6. Alternate Recommended Schematic


Figure 7. Power Dissipation vs. Clock Frequency
As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than \(1 \%\) ripple be incorporated into the design of any system using these devices.

MEASUREMENT OF TOTAL HARMONIC DISTORTION
The THD specification of a DSP DAC represents the amount of undesirable signal produced during reconstruction of a digital
waveform. To account for the variety of operating conditions in signal processing applications, the DAC is tested at two output frequencies and at three signal levels over the full operating temperature ranges.
A block diagram of the test setup is shown in Figure 8. In this test setup, a digital data stream, representing a \(0 \mathrm{~dB},-20 \mathrm{~dB}\) or -60 dB sine wave is sent to the device under test. The frequencies used are 1037 Hz and 49.07 kHz . Input data is latched into the AD766 at 500 kSPS . The AD766 under test produces an analog output signal using the on-board op amp for 1 kHz and an external op amp for 50 kHz .
The automatic test equipment digitizes the output test waveform, and then an FFT to 250 kHz is performed on the results of the test. Based on the first 9 harmonics of the fundamental 1037 Hz and the first 3 harmonics of the 49.07 kHz output waves, the total harmonic distortion of the device is calculated. Neither a deglitcher nor an MSB trim is used during the THD test.
The circuit design, layout and manufacturing techniques employed in the production of the AD766 result in excellent THD performance. Figure 9 shows the typical unadjusted THD performance of the AD766 for various amplitudes of 1 kHz and 50 kHz sine waves. As can be seen, the AD766 offers excellent performance even at amplitudes as low as -60 dB . Figure 10 illustrates the typical THD versus frequency performance from the internal amplifier for a filtered AD766 output. At frequencies greater than approximately 30 kHz , depending on the lowpass filter used, an improvement in THD of 3-4 dB over the performance shown in the figure can be achieved. Figure 11 illustrates the consistent THD performance of the AD766 over temperature.


Figure 9. Typical Unadjusted THD


Figure 8. Distortion Test Circuit


Figure 10. Typical THD vs. Frequency


Figure 11. THD vs. Temperature

\section*{INTERFACING THE AD766 TO DIGITAL SIGNAL PROCESSORS}

The AD766 is specifically designed to easily interface to several popular digital signal processors (DSP) without any additional logic. Such an interface reduces the possibility of interface problems and improves system reliability by minimizing component count.

\section*{AD766 TO ADSP-2101}

The ADSP-2101 incorporates two complete serial ports which can be directly interfaced to the AD766 as shown in Figure 12. The SCLK, TFS and DT outputs of the ADSP-2101 are con-
 AD766, respectively. SCLK is internally generated and can be programmed to operate from 94 Hz to 6.25 MHz . Data (DT) is valid on the falling edge of SCLK. After 16 bits have been transmitted, the falling edge of TFS updates the AD766's data latch. Using both serial ports of the ADSP-2101, two AD766's can be directly interfaced with no additional hardware.

\section*{AD766 TO TMS320C25}

Figure 13 shows the zero-chip interface to the TMS320C25. The interface to other TMS320C2X processors is similar. Note that the C25 should be run in continuous mode. The C25's frame synch signal (FSX) will be asserted at the beginning of each 16bit word but will actually latch in the previous word.


Figure 12. AD766 to ADSP-2101/ADSP-2102/
ADSP-2105/ADSP-2111


Figure 13. AD766 to TMS320C25

The CLKS, FSX and DX outputs of the TMS320C25 are connected to the \(\overline{\mathrm{CLK}}, \mathrm{LE}\) and DATA inputs of the AD766, respectively. Data (DX) is valid on the falling edge of CLKX. The maximum serial clock rate of the TMS 320 C 25 is 5 MHz .

\section*{AD766 TO DSP56000/56001}

Figure 14 shows the zero-chip interface to the DSP56000/ 56001 . The SSI of the \(56000 / 56001\) allows serial clock rates up to fosc/4. SCK, SC2 and STD can be directly connected to the \(\overline{\mathrm{CLK}}, \mathrm{LE}\) and DATA inputs of the AD766. The CRA control register of the 56000 allows SCK to be internally generated and software configurable to various divisions of the master clock frequency. The data (STD) is valid on the falling edge of SCK.


Figure 14. AD766 to DSP56000/DSP56001

\section*{FEATURES}

Complete 12-Bit D/A Function On-Chip Output Amplifier High Stability Buried Zener Reference Fast 40ns Write Pulse
\(0.3^{\prime \prime}\) Skinny DIP and PLCC Packages
Single Chip Construction
Monotonicity Guaranteed Over Temperature
Settling Time: \(3 \mu \mathrm{~s}\) max to \(\mathbf{1 / 2 L S B}\)
Guaranteed for Operation with \(\pm 12 \mathrm{~V}\) or \(\pm 15 \mathrm{~V}\) Supplies
TTL/5V CMOS Compatible Logic Inputs
MIL-STD-883 Compliant Versions Available

\section*{PRODUCT DESCRIPTION}

The AD767 is a complete voltage output 12-bit digital-to-analog converter including a high stability buried Zener reference and input latch on a single chip. The converter uses 12 precision high-speed bipolar current steering switches and a laser-trimmed thin-film resistor network to provide high accuracy.
Microprocessor compatibility is achieved by the on-chip latch. The design of the input latch allows direct interface to 12 -bit buses. The latch responds to strobe pulses as short as 40 ns , allowing use with the fastest available microprocessors.
The functional completeness and high performance of the AD767 result from a combination of advanced switch design, high-speed bipolar manufacturing process, and the proven laser wafertrimming (LWT) technology.
The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim the absolute value of the reference as well as its temperature coefficient. The AD767 is thus well suited for wide temperature range performance with \(\pm 1 / 2\) LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full-scale gain T.C. is \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. The AD767 is a complete voltage output DAC with voltage reference and digital latches on a single IC chip.
2. The input latch responds to write pulse widths as short as 40ns assuring direct interface with the industry's fastest microprocessors.
3. The internal buried Zener reference is laser-trimmed to \(\mathbf{1 0 . 0 0}\) volts with a \(\pm 1 \%\) maximum error. The reference voltage is also available for external application.
4. The gain setting and bipolar offset resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser trimmed for minimum full-scale and bipolar offset errors.
5. The precision high-speed current steering switches and on-board high-speed output amplifier settle within 1/2LSB for a 10 V full-scale transition in \(3.0 \mu\) s when properly compensated.
6. The AD767 is available in versions compliant with MIL-STD883. Refer to the Analog Devices Military Products Databook or current AD767/883B data sheet for detailed specifications.

\footnotetext{
*Protected by Patent Numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473;
\(4,020,486\); and others pending.
}


\section*{NOTES}
\({ }^{1}\) AD767 " S " specifications shown for information only. Consult Analog Devices Military Databook or contact factory for a controlled specification sheet.
\({ }^{2} \mathrm{AD} 767 \mathrm{~A}\) Chips specifications are tested at \(+25^{\circ} \mathrm{C}\) and, when in boldface, at \(+85^{\circ} \mathrm{C}\). They are typical at \(-25^{\circ} \mathrm{C}\).
\({ }^{3}\) The digital input specifications are \(100 \%\) tested at \(+25^{\circ} \mathrm{C}\), and guaranteed but not tested over the full temperature range
\({ }^{4}\) Adjustable to zero.
\({ }^{5}\) FSR means "Full-Scale Range" and is 20 V for \(\pm 10 \mathrm{~V}\) range and 10 V for the \(\pm 5 \mathrm{~V}\) range.
\({ }^{6} \mathrm{~A}\) minimum power supply of \(\pm 12.5 \mathrm{~V}\) is required for a \(\pm 10 \mathrm{~V}\) full-scale output and \(\pm 11.4 \mathrm{~V}\) is required for all other voltage ranges.
Specifications subject to change without notice.
Specifications shown in boldface are tested on all production units at final electrical test (except per Notes 1 and 2). Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\[
\begin{aligned}
& \text { VCC to Power Ground . . . . . . . . . . . . . . . } 0 \mathrm{~V} \text { to }+18 \mathrm{~V} \\
& \text { V to Power Ground . . . . . . . . . . . . . . . } 0 \mathrm{~V} \text { to }-18 \mathrm{~V} \\
& \text { Digital Inputs(Pins 11, 13-24) } \\
& \text { to Power Ground . . . . . . . . . . . . . . . . . } 1.0 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
& \text { Ref In to Reference Ground . . . . . . . . . . . . . . } \pm 12 \mathrm{~V} \\
& \text { Bipolar Offset to Reference Ground . . . . . . . . . . . } \pm 12 \mathrm{~V} \\
& \text { 10V Span R to Reference Ground . . . . . . . . . . . . } \pm 12 \mathrm{~V} \\
& \text { 20V Span R to Reference Ground . . . . . . . . . . . . } \pm 24 \mathrm{~V}
\end{aligned}
\]

\section*{TIMING SPECIFICATIONS}
(All Models, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}\) or +15 V , \(\mathrm{V}_{\mathrm{EE}}=-12 \mathrm{~V}\) or -15 V )


Ref Out, \(V_{\text {OUT }}\) (Pins 6, 9) . . Indefinite short to power ground Momentary Short to \(\mathrm{V}_{\mathrm{CC}}\) Power Dissipation . . . . . . . . . . . . . . . . . . . 1000 mW
* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\begin{tabular}{l|l|llll}
\hline Symbol & Parameter & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{DS}}\) & Data Valid to End of \(\overline{\mathrm{CS}}\) & 40 & - & - & ns \\
& \(\left(-25^{\circ} \mathrm{C}\right.\) to \(\left.+85^{\circ} \mathrm{C}\right)\) & 60 & - & - & ns \\
& \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\) & 90 & - & - & ns \\
\hline \(\mathrm{t}_{\mathrm{DH}}\) & Data Hold Time & 10 & - & - & ns \\
& \(\left(-25^{\circ} \mathrm{C}\right.\) to \(\left.+85^{\circ} \mathrm{C}\right)\) & 10 & - & - & ns \\
& \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\) & 20 & - & - & ns \\
\hline \(\mathrm{t}_{\mathrm{Cs}}\) & \(\overline{\mathrm{CS}}\) Pulse Width & 40 & - & - & ns \\
& \(\left(-25^{\circ} \mathrm{C}\right.\) to \(\left.+85^{\circ} \mathrm{C}\right)\) & 60 & - & - & ns \\
& \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\) & 90 & - & - & ns \\
\hline \(\mathrm{t}_{\text {SETT }}\) & Output Voltage Settling Time \({ }^{\star}\) & - & 2 & 4 & \(\mu \mathrm{ss}\) \\
\hline
\end{tabular}
\({ }^{{ }_{t}}{ }_{\text {SETT }}\) is measured referenced to the leading edge of \(t_{\mathrm{CS}}\). If \(\mathrm{t}_{\mathrm{CS}}>\mathrm{t}_{\mathrm{DS}}\), then \(t_{\text {SETT }}\) is measured referenced to the beginning of Data Valid.

PIN CONFIGURATION


ORDERING GUIDE
\begin{tabular}{|c|c|c|c|c|}
\hline Model \({ }^{1}\) & Package Option \({ }^{2}\) & Temperature Range \({ }^{\circ} \mathrm{C}\) & \begin{tabular}{l}
Linearity \\
Error Max \\
\(T_{\text {min }}-T_{\text {max }}\)
\end{tabular} & \begin{tabular}{l}
Gain T.C. \\
Maxppm \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline AD767JN & Plastic DIP (N-24) & 0 to +70 & \(\pm 1 \mathrm{LSB}\) & 30 \\
\hline AD767JP & PLCC(P-28A) & 0 to +70 & \(\pm 1 \mathrm{LSB}\) & 30 \\
\hline AD767KN & Plastic DIP (N-24) & 0 to +70 & \(\pm 1 / 2 \mathrm{LSB}\) & 15 \\
\hline AD767KP & PLCC(P-28A) & 0 to +70 & \(\pm 1 / 2 \mathrm{LSB}\) & 15 \\
\hline AD767AD & Ceramic DIP (D-24A) & -25 to +85 & \(\pm 1\) LSB & 30 \\
\hline AD767BD & Ceramic DIP (D-24A) & -25 to +85 & \(\pm 1 / 2 \mathrm{LSB}\) & 15 \\
\hline \[
\begin{aligned}
& \text { AD767SD/ } \\
& \text { 883B }
\end{aligned}
\] & Ceramic DIP(D-24A) & -55 to +125 & Note 2 & Note 2 \\
\hline AD767A Chips & N/A & -25 to +85 & \(\pm 1 \mathrm{LSB}\) & 30 \\
\hline
\end{tabular}

NOTES
\({ }^{1} \mathrm{D}=\) Ceramic DIP; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.
\({ }^{2}\) For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD767/883B data sheet.

\section*{AD767-Analog Circuit Details}

\section*{THE AD767 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE}

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. - 1LSB) for any bit combination. This is also referred to as relative accuracy. The AD767 is laser trimmed to typically maintain linearity errors at less than \(\pm 1 / 8 \mathrm{LSB}\) for the K and B versions and \(\pm 1 / 2 L S B\) for the \(J, A\) and \(S\) versions. Linearity over temperature is also held to \(\pm 1 / 2 \mathrm{LSB}(\mathrm{K} / \mathrm{B})\) or \(\pm 1 \mathrm{LSB}\) (J/A/S).
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD767 are monotonic over their full operating temperature range.
DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at \(+25^{\circ} \mathrm{C}\) as well as over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full-scale output, a change of 1 LSB in digital input code should result in a 2.44 mV change in the analog output ( \(1 \mathrm{LSB}=10 \mathrm{~V} \times 1 / 4096=2.44 \mathrm{mV}\) ). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61 mV ( \(1 / 4 \mathrm{LSB}\) ) in analog output, the differential nonlinearity error would be -1.83 mV , or -3/4LSB.

GAIN ERROR: DAC gain error is a measure of the difference between an ideal DAC and the actual device's output span. All grades of the AD767 have a maximum gain error of \(0.2 \%\) FS. However, if this is not sufficient, the error can easily be adjusted to zero (see Figures 2 and 3).

UNIPOLAR OFFSET ERROR: Unipolar offset error is a combination of the offset errors of the voltage-mode DAC and the output amplifier and is measured when the AD767 is configured for unipolar outputs. It is present for all codes and is measured with all " 0 s " in the DAC latches. This is easily adjustable to zero when required.
BIPOLAR ZERO ERROR: Bipolar zero errors result from errors produced by the DAC and output amplifier when the AD767 is configured for bipolar output. Again, as with unipolar offset and gain errors, this is easily adjusted to zero when required.

\section*{ANALOG CIRCUIT CONNECTIONS}

Internal scaling resistors provided in the AD767 may be connected to produce bipolar output voltage ranges of \(\pm 10, \pm 5\) or \(\pm 2.5 \mathrm{~V}\) or unipolar output voltage ranges of 0 to +5 V or 0 to +10 V .

Gain and offset drift are minimized in the AD767 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table I.


Figure 1. Output Amplifier Voltage Range Scaling Circuit

\section*{UNIPOLAR CONFIGURATION (Figure 2)}

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar offset terminal, Pin 4, should be grounded if not used for trimming.
STEP I . . . ZERO ADJUST
Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts ( \(1 \mathrm{LSB}=2.44 \mathrm{mV}\) ). In most cases this trim is not needed, and Pin 4 should be connected to Pin 5.

STEP II . . . GAIN ADJUST
Turn all bits ON and adjust \(100 \Omega\) gain trimmer R2 until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.)


Figure 2. 0 to +10 V Unipolar Voltage Output
\begin{tabular}{|c|c|c|c|c|c|}
\hline Output Range & Digital Input Codes & Connect Pin9 to & Connect Pin 1 to & Connect Pin 2 to & Connect Pin 4 to \\
\hline \(\pm 10 \mathrm{~V}\) & Offset Binary & 1 & 9 & NC & 6 (through \(50 \Omega\) fixed or \(100 \Omega\) trim resistor) \\
\hline \(\pm 5 \mathrm{~V}\) & Offset Binary & 1 and 2 & 2 and 9 & 1 and 9 & 6 (through \(50 \Omega\) fixed or \(100 \Omega\) trim resistor) \\
\hline \(\pm 2.5 \mathrm{~V}\) & Offset Binary & 2 & 3 & 9 & 6 (through \(50 \Omega\) fixed or \(100 \Omega\) trim resistor) \\
\hline 0 to +10 V & Straight Binary & 1 and 2 & 2 and 9 & 1 and 9 & 5 (or optional trim-See Figure 2) \\
\hline 0 to +5 V & Straight Binary & 2 & 3 & 9 & 5 (or optional trim - See Figure 2) \\
\hline
\end{tabular}

Table I. Output Voltage Range Connections

\section*{BIPOLAR CONFIGURATION (Figure 3)}

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1s).

\section*{STEP I . . . OFFSET ADJUST}

Turn OFF all bits. Adjust \(100 \Omega\) trimmer R1 to give -5.000 volts output.
STEP II . . . GAIN ADJUST
Turn ON all bits. Adjust \(100 \Omega\) gain trimmer R2 to give a reading of +4.9976 volts.
STEP III . . . BIPOLAR ZERO ADJUST (Optional)
In applications where an accurate zero output is required, set the MSB ON, all other bits OFF, and readjust R1 for zero volts output.


Figure 3. \(\pm 5 \mathrm{~V}\) Bipolar Voltage Output

\section*{INTERNAL/EXTERNAL REFERENCE USE}

The AD767 has an internal low-noise buried Zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high-speed DAC and will give long-term stability equal or superior to the best discrete Zener reference diodes. The performance of the AD767 is specified with the internal reference driving the DAC since all trimming and testing (especially for full-scale error and bipolar offset) is done in this configuration.
The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to Ref In and 1.0 mA to Bipolar Offset). A minimum of 0.1 mA is available for driving external loads.

The AD767 reference output should be buffered with an external op amp if it is required to supply more than 0.1 mA output current. The reference is typically trimmed to \(\pm 0.2 \%\), then tested and guaranteed to \(\pm 1.0 \%\) max error. The temperature coefficient is comparable to that of the full-scale TC for a particular grade.
If an external reference is used ( 10.000 V , for example), additional trim range must be provided, since the internal reference has a tolerance of \(\pm 1 \%\), and the AD767 full-scale and bipolar offset are both trimmed with the internal reference. The gain and offset trim resistors give about \(\pm 0.25 \%\) adjustment range, which is sufficient for the AD767 when used with the internal reference.
It is also possible to use external references other than 10 volts. The recommended range of reference voltage is from +8 to +10.5 volts, which allows both 8.192 V and 10.24 V ranges to be used. The AD767 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range in a particular application, a CMOS multiplying DAC is a better choice.
Reduced values of reference voltage will also permit the \(\pm 12\) volt \(\pm 5 \%\) power supply requirement to be relaxed to \(\pm 12\) volts \(\pm 10 \%\).
It is not recommended that the AD767 be used with external feedback resistors to modify the scale factor. The internal resistors are trimmed to ratio-match and temperature-track the other resistors on the chip, even though their absolute tolerances are \(\pm 20 \%\), and absolute temperature coefficients are approximately
\(-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). If external resistors are used, a wide trim range ( \(\pm 20 \%\) ) will be needed and temperature drift will be increased to reflect the mismatch between the temperature coefficients of the internal and external resistors.

Small resistors may be added to the feedback resistors in order to accomplish small modifications in the scaling. For example, if a 10.24 V full scale is desired, a \(140 \Omega 1 \%\) low-TC metal-film resistor can be added in series with the internal (nominal) 5 k feedback resistor, and the gain trim potentiometer (between Pins 6 and 7) should be increased to \(200 \Omega\). In the bipolar mode, increase the value of the bipolar offset trim potentiometer also to \(200 \Omega\).


Figure 4. Using the AD767 with the AD588 High Precision Reference

USING THE AD767 WITH THE AD588 HIGH PRECISION VOLTAGE REFERENCE
The AD767 is specified for gain drift from \(15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) to \(30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (depending on grade) using its internal 10 volt reference. Since the internal reference contributes the majority of this drift, an external high-precision voltage reference will greatly improve performance over temperature. As shown in Figure 4, the 10 volt output from the AD588 is used as the reference. With a \(1.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) output voltage drift the AD588 contributes less than 1/2LSB gain drift when used with the AD767 over the industrial temperature range. Using this combination may result in apparent increases in full-scale error due to the differences between the internal reference by which the device is laser trimmed and the external reference with which the device is actually applied. The AD767 internal reference is specified to be 10 volts \(\pm 100 \mathrm{mV}\) whereas the AD588 is specified as 10 volts \(\pm 1 \mathrm{mV}\). This may result in up to 101 mV of apparent full-scale error beyond the \(\pm 25 \mathrm{mV}\) specified AD767 gain error. The \(500 \Omega\) potentiometer in series with the reference input allows adequate trim range to null this error.

\section*{GROUNDING RULES}

The AD767 brings out separate analog and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths.
The analog ground at Pin 5 is the ground point for the output amplifier and is thus the "high quality" ground for the AD767; it should be connected directly to the analog reference point of the system. The power ground at Pin 12 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200 mV , this noise may feed through the converter, thus some caution will be required in applying these grounds.
It is also important to apply decoupling capacitors properly on the power supplies for the AD767. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD767 to the analog ground pin of the AD767. Any load driven by the output amplifier should also be referred to the analog ground pin.

\section*{OPTIMIZING SETTLING TIME}

The dynamic performance of the AD767's output amplifier can be optimized by adding a small ( 20 pF ) capacitor across the feedback resistor. Figure 5 shows the improvement in both large-signal and small-signal settling for the 10V range. In Figure 5 a , the top trace shows the data inputs (DB11-DB0 tied together), the second trace shows the CS pulse, and the lower two traces show the analog outputs for \(\mathrm{C}_{\mathrm{F}}=0\) and 20 pF respectively.


Figure 5a. Large Scale Settling

Figures 5 b and 5 c show the settling time for the transition from all bits on to all bits off. Note that the settling time to \(\pm 1 / 2\) LSB for the 10 V step is improved from 2.4 microseconds to 1.6 microseconds by the addition of the 20 pF capacitor.


Figure 5b. Fine-Scale Settling, \(C_{F}=0 p F\)


Figure 5c. Fine-Scale Settling, \(C_{F}=20 p F\)
Figures 5 d and 5 e show the settling time for the transition from all bits off to all bits on. The improvement in settling time gained by adding \(\mathrm{C}_{\mathrm{C}}=20 \mathrm{pF}\) is similar.


Figure 5d. Fine-Scale Settling, \(C_{F}=0 p F\)


Figure 5e. Fine-Scale Settling, \(C_{F}=20 p F\)

\section*{Applications-AD767}

\section*{DIGITAL INPUT CONSIDERATIONS}

The threshold of the digital input circuitry is set at 1.4 volts and does not change with supply voltage. Thus the AD767 digital interface may be driven with any of the popular types of 5 volt logic.
A good engineering practice is to connect unused inputs to power ground to improve noise immunity. Unconnected data and control inputs will float to logic 0 if left open.
The low digital input current of the AD767 eliminates the need for buffer/drivers required by many monolithic converters using bipolar technology. A single low-power Schottky gate, for example, will drive several AD767s when connected to a common bus.

\section*{INPUT CODING}

The AD767 uses positive-true binary input coding. Logic " 1 " is represented by an input voltage greater than 2.0 V , and logic " 0 " is defined as an input voltage less than 0.8 V .
Unipolar coding is straight binary, where all zeroes \(\left(000_{\mathrm{H}}\right)\) on the data inputs yields a zero analog output and all ones ( \(\mathrm{FFF}_{\mathrm{H}}\) ) yields an analog output 1LSB below full scale.
Bipolar coding is offset binary, where an input code of \(000_{\mathrm{H}}\) yields a minus full-scale output, an input of \(\mathrm{FFF}_{\mathrm{H}}\) yields an output 1LSB below positive full scale, and zero occurs for an input code with only the MSB on \(\left(800_{\mathrm{H}}\right)\).
The AD767 can be used with twos complement input coding if an inverter is used on the MSB (DB11).

\section*{MICROPROCESSOR INTERFACE}

The AD767, with its 40 ns minimum \(\overline{\mathrm{CS}}\) pulse width, may be easily interfaced to any of today's high-speed microprocessors. The 12 -bit single buffered input register will accept 12 -bit parallel data from processors such as the 68000, 8086, TMS320 series, and the Analog Devices ADSP-2100. Several illustrative examples follow.

\section*{68000 - AD767 INTERFACE}

Figure 6 illustrates the AD767 interface to a 68000 microprocessor. An active low decoded address is OR'ed with the processor's \(\mathrm{R} / \overline{\mathrm{W}}\) signal to provide \(\overline{\mathrm{CS}}\) and latch data into the AD767. Later in the bus cycle the processor issues the upper ( \(\overline{\mathrm{UDS}}\) ) and lower ( \(\overline{\mathrm{LDS}}\) ) data strobes which are gated with the decoded address to provide \(\overline{\text { DTACK }}\) and terminate the bus cycle. As shown, this interface will support a 12.5 MHz 68000 system.


Figure 6. 68000 - AD767 Interface

\section*{8086 - AD767 INTERFACE}

Interfacing the AD767 to the 8086 16-bit microprocessor requires a minimal amount of external components. A 10 MHz 8086 , for example, generates a 165 ns low write pulse which may be gated
with a decoded address to provide \(\overline{\mathrm{CS}}\) for the AD767. As \(\overline{\mathrm{WR}}\) returns high valid data is latched into the DAC. See Figure 7.


Figure 7. 8086 - AD767 Interface

\section*{TMS32010 - AD767 INTERFACE}

The high-speed digital interface of the AD767 facilitates its use with the TMS32010 microprocessor at speeds up to 20 MHz . In the three multiplexed LSBs of the address bus, PA2 - PA0 are decoded as a port address and OR'ed with the low write enable to generate \(\overline{\mathrm{CS}}\) for the DAC. A simple OUT \(\mathrm{xx}, \mathrm{y}\) instruction will output the data word stored in memory location \(x x\) to any one of eight port locations \(y\).


Figure 8. TMS32010 - AD767 Interface

\section*{TMS32020 - AD767 INTERFACE}

Interfacing the AD767 to the TMS32020 microprocessor is easily achieved by using the TMS32020 I/O port capability. The \(\overline{\text { IS }}\) signal distinguishes the I/O address space from the local program/data memory space and is used to enable a 74LS138 decoder. The decoded port address is then gated with the \(\mathrm{R} / \overline{\mathrm{W}}\) and \(\overline{\text { STRB }}\) signals to provide the AD767 \(\overline{\mathrm{CS}}\).


Figure 9. TMS32020 - AD767 Interface

\section*{ADSP-2100 - AD767 INTERFACE}

The ADSP-2100 single chip DSP processor may be interfaced to the AD767 as shown in Figure 10. With a clock frequency of 32 MHz , and instruction execution in a single 125 ns cycle, the processor will support the AD767 interface with a single wait state.

*LINEAR CIRCUITRY
OMITTED FOR CLARITY
Figure 10. ADSP-2100 - AD767 Interface
At the beginning of the data memory access cycle the processor provides a 14-bit address on the DMA bus. The DMS signal is then asserted enabling a LOW address decode. Valid data is now placed on the data bus and \(\overline{\mathrm{DMWR}}\) is issued. \(\overline{\mathrm{DMWR}}\) is OR'ed with the LOW address decode to generate the AD767 \(\overline{\mathrm{CS}}\).
The LOW decoded address is also gated with the \(\overline{\mathbf{Q}}\) output of a D flip-flop to hold DMACK (Data Memory Acknowledge)

LOW. This forces the processor into a wait state and extends the AD767 \(\overline{\mathrm{CS}}\) by 1 clock cycle. The rising edge of CLKOUT latches \(\overline{\mathbf{Q}}\) HIGH bringing DMACK HIGH. The cycle is now complete.
TMS320C25 - AD767 INTERFACE
Figure 11 illustrates the AD767 interface to a TMS320C25 digital signal processor. Due to the high-speed capability of the processor ( 40 MHz ), a single wait state is required and is easily generated using MSC. A 20 MHz TMS320C25 however, does not require wait states and should be interfaced using the circuit shown in Figure 9.


Figure 11. TMS320C25-AD767 Interface

\section*{FEATURES}

\author{
18-Bit Resolution \\ Low Nonlinearity \\ Differential: \(\pm\) 1/2LSB max \\ Integral: \(\pm \mathbf{1 / 2 L S B}\) max \\ High Stability \\ Differential TC: \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max \\ Integral TC: \(\pm 1 / 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max \\ Gain TC (with Reference): \(\pm 4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max \\ Fast Settling \\ Full Scale: \(\mathbf{4 0 \mu s}\) to \(\pm \mathbf{0 . 0 0 0 1 9 \%}\) \\ LSB: \(6 \mu\) s to \(\pm \mathbf{0 . 0 0 0 1 9 \%}\) \\ Small Hermetic 32-Lead Triple DIP Package \\ Low Cost
}

\section*{APPLICATIONS}

\section*{Automatic Test Equipment \\ Scientific Instrumentation \\ Beam Positioners \\ Digital Audio}

\section*{GENERAL DESCRIPTION}

The AD1139 is the first DAC offering 18-bit resolution (1 part in 262,144 ) and true 18 -bit accuracy in a component size hybrid package. A proprietary bit switching technique provides high accuracy, speed and stability without compromising small size or low cost.

The AD1139 is a complete DAC with precision internal reference, latched data inputs and a quality output voltage amplifier. The analog output voltage ranges are pin programmable to +5 V , \(+10 \mathrm{~V}, \pm 5 \mathrm{~V}\) and \(\pm 10 \mathrm{~V}\). Current output is also provided for use with external amplifiers. The internal precision -10 V reference has a low \(\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum temperature coefficient and is available for ratiometric applications.
The AD 1139 K is a true 18 -bit accurate DAC with \(\pm 1 / 2\) LSB maximum differential and integral nonlinearity. The differential and integral nonlinearity temperature stability is guaranteed at \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum and \(\pm 1 / 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum, respectively.
The AD1139 settles to within \(\pm 1 / 2\) LSB at 18 bits ( \(\pm 0.00019 \%\) ) in \(40 \mu\) s for a full-scale step ( 10 V ). The glitch energy is a low \(400 \mathrm{mV} \times 500 \mathrm{~ns}\) for a major carry, and wideband output noise is only \(15 \mu \mathrm{~V}\).
The AD1139 operates from \(\pm 15 \mathrm{~V}\) dc and +5 V dc power supplies. Digital inputs are 5 V CMOS compatible with binary input coding for unipolar output ranges and offset binary coding for bipolar ranges.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Eighteen-bit resolution with \(\pm 1 / 2\) LSB maximum differential and integral nonlinearity in a hermetic 32-lead triple DIP package.
2. Complete DAC with internal reference, stable low-noise output amplifier, latched DAC inputs, reference output and internal application resistors for programmable output voltage ranges.
3. Temperature compensated internal precision reference with \(\pm 0.1 \%\) maximum initial accuracy and \(\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum tempco.
4. Four pin programmable output voltage ranges \((+5 \mathrm{~V},+10 \mathrm{~V}\), \(\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}\) ) and current output available ( -1 mA , \(\pm 0.5 \mathrm{~mA}\) ).
5. The 18 -bit parallel input latch assists in microprocessor interface.
6. Accurate measurements of the DAC's output are unusually simple since the AD1139 does not suffer from code dependent ground current errors.
7. True analog output remote sense capability.

\section*{AD1139—SPECIFICATIONS (typical @ \(+25^{\circ} \mathrm{C}\) and rated supplies unless otherwise specified.)}



AD1139 Functional Block Diagram

\section*{ANALOG OUTPUT RANGE}

The ADI139 is pin programmable to provide a variety of analog outputs, either current or voltage. A unipolar output current of 0 to -1 mA is available at Pin 3 and can be offset by 0.5 mA (connect Pin 2 to Pin 3) for a biolar output of \(\pm 0.5 \mathrm{~mA}\). Output voltage ranges \((+5 \mathrm{~V},+10 \mathrm{~V}, \pm 5 \mathrm{~V}\) and \(\pm 10 \mathrm{~V})\) are available at Pin 7 by connecting the current output (Pin 3) to the amplifier input (Pin 4) and the appropriate internal feedback resistors to the amplifier output (Pin 7) as shown in Figure 1.


Figure 1. Output Voltage and Trim Configuration

\section*{OFFSET \& GAIN CALIBRATION}

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 1. The offset adjust range is plus \(0.03 \%\) to minus \(0.02 \%\) of full scale range (wiper of potentiometer to REF OUT equals plus \(0.03 \%\) ). The gain adjust range is plus \(0.06 \%\) to minus \(0.08 \%\) of full scale range (wiper to REF OUT equals plus \(0.06 \%\) ). Measurement instruments used should be capable of resolving \(1 \mu \mathrm{~V}\) at plus full scale for the chosen output range and within \(1 \mu \mathrm{~V}\) of zero.
Procedure:
UNIPOLAR MODE
1. Apply a digital input of all " 0 s."
2. Adjust the offset potentiometer until a 0.000000 V output is obtained.
3. Apply a digital input of all " 1 s ."
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).

\section*{BIPOLAR MODE}
1. Apply a digital input of 100 000.
2. Adjust the offset potentiometer until a 0.000000 V output is obtained.
3. Apply a digital input of all " 1 s ."
4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).
\begin{tabular}{|c|c|c|c|}
\hline & Code \(000 . \ldots 00\) & Code 111 . . . 11 & \\
\hline \[
\begin{aligned}
& \hline \text { Unipolar }+5 \mathrm{~V} \\
&+10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \hline 0.000000 \mathrm{~V} \\
& 0.000000 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& +4.999981 \mathrm{~V} \\
& +9.999962 \mathrm{~V}
\end{aligned}
\] & \\
\hline & Code 100 . . . 00 & Code 111 . . . . 11 & Code 000 . . . 00 \\
\hline \[
\begin{aligned}
\text { Bipolar } & \pm 5 \mathrm{~V} \\
& \pm 10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0.000000 \mathrm{~V} \\
& 0.000000 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& +4.999962 \mathrm{~V} \\
& +9.999924 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -5.000000 \mathrm{~V} \\
& -10.000000 \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

Table I. Full-Scale and Offset Calibration Voltages
\begin{tabular}{l|l|l} 
Symbol & Parameter & Requirement \\
\hline \(\mathrm{t}_{\mathrm{tS}}\) & Data Setup Time & 160 ns min \\
\(\mathrm{t}_{\mathrm{DH}}\) & Data Hold Time & 120 ns min \\
\(\mathrm{t}_{\mathrm{WR}}\) & Write Pulse Width & 200 ns min \\
\hline
\end{tabular}

Table II. Timing Requirements

\section*{TIMING DIAGRAM \& LATCH CONTROL}

Timing requirements for the AD1139 are shown in Table II.
The timing diagram is shown in Figure 2. The WRite line controls an 18 -bit wide data input latch. This latch is transparent when the WRite line is LOW, allowing all bits to be accessed directly. When the WRite line is activated HIGH, the data present at the inputs is held in the latch and the appropriate analog voltage is seen at the output.


Figure 2. AD1139 Timing Diagram

\section*{AD1139}

\section*{GROUNDING \& GUARDING}

The current from measurement ground (Pin 1) is small and independent of the digital input code to the DAC. This greatly simplifies making error free analog measurements. Connect this high quality ground to the system's or application's high quality ground. Connect the DAC's power ground (Pin 27) to the system return, also connect the system's high quality ground to the system return. It is most important that the measurement ground (Pin 1) and power ground (Pin 27) be connected externally for proper circuit operation.

The current output pin ( \(\mathrm{I}_{\mathrm{OUT}}, \operatorname{Pin} 3\) ) is sensitive to external noise sources, such as digital input lines. This pin and any components connected to this pin should be surrounded by a grounded guard as shown in Figure 3.


Figure 3. Guarding Recommendations

\section*{REMOTE SENSE APPLICATION}

The AD1139's remote sense capability allows driving heavy loads or long cables without the usual, accompanying gain errors. By sensing at the load, as described in Figure 4, the load current will pass through the amplifier's output and the power ground, but not through the sense lines. The potential gain errors that would be induced by this load current are therefore minimized. The load should not exceed \(\pm 10 \mathrm{~mA}\) or 2 nanofarads to insure proper operation of the AD1139's internal output amplifier.


Figure 4. Remote Sensing

\section*{RATIOMETRIC DAC TESTING APPLICATION}

The AD1139's highly stable reference output can be conveniently used in the testing of other high resolution DACs. Figure 5 describes how the REF OUT (Pin 31) is used as the external reference input to a device-under-test. The gain of the device-under-test will now accurately track the AD1139's gain and eliminate reference contribution to gain error.

When used as a reference DAC to test the integral and differential linearity of 14 - and 16 -bit DACs, the AD1139 provides a measurement capability with just \(1 / 16\) LSB of uncertainty at 14 bits.
Gain and offset errors of the device-under-test (D.U.T.) may be accounted for in software. Once zeroed, the integral linearity error can be measured as the difference between the reference DAC (AD1139) and the D.U.T. as seen at the digital voltmeter.
The differential linearity error is then determined by incrementing or decrementing the D.U.T. digital input by 1LSB, and comparing the new output at the DVM with the previous output. The difference between these two measurements should be exactly one ideal LSB. The amount of disagreement from one ideal LSB is the differential linearity error.


Figure 5. Ratiometric DAC Testing

\section*{IBM* PC INTERFACE}

Figure 6 illustrates a typical IBM personal computer interface which uses three 8 -bit external latches and two decoder chips. The three HCT374 latches are connected to the data bus (D0 through D7). The HCT 138 decoder chip decodes the address bus and enables each latch, including the AD1139's internal DAC latch, to see the appropriate digital word. The HCT688 chip and the HCT 138 decoder define the I/O address space where the four latches will reside. In the Figure 6 example, they reside in the address space as shown in Table III.
\begin{tabular}{l|l|l} 
I/O Address & Selected Latch & Data Bits \\
\hline 380 H & Low Byte & DB0-DB7 \\
381 H & Mid Byte & DB8-DB15 \\
382 H & High Byte & DB16, DB17 \\
383 H & AD1139 Latch & DB0-DB17 \\
\hline
\end{tabular}

Table III. IBM Interface Address Locations

\footnotetext{
*IBM is a trademark of International Business Machines Corp.
}


\section*{LONG-TERM STABILITY VS. TEMPERATURE}

Adjusting the linearity of any DAC after it is installed in the application is often difficult or impossible. It is preferable to maintain some specified accuracy over the useful working life of the product (commonly 5 to 10 years). Stable linearity performance over time can, therefore, be a very important parameter for the DAC.
Accelerated testing to determine the expected linearity stability over time can be accomplished by two different methods. Linearity is first measured at \(+25^{\circ} \mathrm{C}\). The DAC is then operated at a fixed elevated temperature for an extended period of time. The DAC is then retested at \(+25^{\circ} \mathrm{C}\), and the change in linearity error vs. time is calculated. The ARRHENIUS EQUATION (used in reliability calculations) can be used to determine what the acceleration factor is from \(+25^{\circ} \mathrm{C}\) to the elevated test tem-
perature. Knowing the acceleration factor and the linearity error vs. time at the elevated temperature, one could calculate the expected long-term stability of linearity at nominal temperatures.
A second test method determines how long it will take for the linearity to shift by a specific error band (we chose \(\pm 2 \mathrm{ppm}\) for our example) at any specified temperature. The first step is to measure the linearity at a moderately elevated temperature (e.g., \(+85^{\circ} \mathrm{C}\) ) and then monitor how long it takes at this temperature to reach the error band limit. The second step is to perform the same test at a much higher elevated temperature (e.g., \(+125^{\circ} \mathrm{C}\) ). The two resulting time vs. temperature points are then plotted on semilog paper. A line drawn through the two points allows extrapolation to the length of time expected to reach the error band ( \(\pm 2 \mathrm{ppm}\) ) at other temperatures, including \(+25^{\circ} \mathrm{C}\).

Figure 7 shows how long it would take for the AD1139's linearity to drift \(\pm 2 \mathrm{ppm}(1 / 2 \mathrm{LSB})\) at any operating temperature. The uppermost plot shows stability under storage conditions (no power), and the lower plot shows the AD1139's operating stability (under power). The operating vs. storage difference is due to the \(10^{\circ} \mathrm{C}\) temperature rise when the AD1139 is powered.


Figure 7. Nonlinearity vs. Time/Temperature

\section*{BURN-IN}

All AD1139s undergo a 168 hour, powered burn-in @ \(125^{\circ} \mathrm{C}\), prior to laser trimming. This burn-in produces the optimum stability for the resistor network and eliminates infancy defects.
As shown in Figure 7, exposure to elevated temperatures produces an acceleration of the normal aging process. Preconditioning/burnin employed by the user will lead to premature linearity shifts outside of the initial guaranteed specifications. The ADI warranty will not cover DACs that exhibit this type of forced premature specification degradation.

\section*{EXTERNAL AMPLIFIER FOR HIGH SPEED OR HIGH OUTPUT CURRENT}

The AD1139's internal output amplifier is optimized for very low noise, dc stable applications with moderate settling time. Applications requiring higher speed or more output current can use an external amplifier, such as shown in Figure 8. The AD711 settles to within 16 bits in only \(6 \mu\) s for a unipolar full scale step. Other amplifiers may be chosen for differing tradeoffs. The noise gain seen by the output amplifier, depends on the output voltage range selected (see Table IV). The amplifier selected must be stable at the noise gain corresponding to the output range.


Figure 8. External Amplifier for High Speed
\begin{tabular}{c|c} 
Output Voltage Range & Noise Gain \\
\hline 0 to +5 V & 2 \\
0 to +10 V & 3 \\
\(\pm 5 \mathrm{~V}\) & 4 \\
\(\pm 10 \mathrm{~V}\) & 7 \\
\hline
\end{tabular}

Table IV. Noise Gain vs. Output Voltage Range

\section*{SETTLING TIME}

The LSB step and full-scale step typical settling times, to within \(\pm 1 / 2\) LSB at 18 bits, are shown in the Specification Table.
Figure 9 graphically presents the typical settling times to within \(\pm 1 / 2 \mathrm{LSB}\) at resolutions from 12 to 18 bits.


Figure 9. Settling Time vs. Resolution

\section*{FEATURES}

\section*{110 dB SNR}

\section*{Fast Settling Permits \(16 \times\) Oversampling}
\(\pm 3\) V Output
Optional Trim Allows Super-Linear Performance
\(\pm 5\) V Operation
16-Pin Plastic DIP and SOIC Packages
Pin-Compatible with AD1856 \& AD1860 Audio DACs
2s Complement, Serial Input

\section*{APPLICATIONS}

High-End Compact Disc Players
Digital Audio Amplifiers
DAT Recorders and Players
Synthesizers and Keyboards

\section*{PRODUCT DESCRIPTION}

The AD1851/AD1861 is a monolithic PCM audio DAC. The AD1851 is a 16 -bit device, while the AD1861 is an 18-bit device. Each device provides a voltage output amplifier, DAC, serial-to-parallel register and voltage reference. The digital portion of the AD1851/AD1861 is fabricated with CMOS logic elements that are provided by Analog Devices' \(2 \mu \mathrm{~m}\) ABCMOS process. The analog portion of the AD1851/AD1861 is fabricated with bipolar and MOS devices as well as thin-film resistors.

This combination of circuit elements, as well as careful design and layout techniques, results in high performance audio playback. Laser-trimming of the linearity error affords low total harmonic distortion. An optional linearity trim pin is provided to allow residual differential linearity error at midscale to be eliminated. This feature is particularly valuable for low distortion reproductions of low amplitude signals. Output glitch is also small, contributing to the overall high level of performance. The output amplifier achieves fast settling and high slew rates, providing a full \(\pm 3 \mathrm{~V}\) signal at load currents up to 8 mA . When used in current output mode, the AD1851/AD1861 provides a \(\pm 1 \mathrm{~mA}\) output signal. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.
The serial input interface consists of the clock, data and latch enable pins. The serial \(2 s\) complement data word is clocked into the DAC, MSB first, by the external clock. The latch enable signal transfers the input word from the internal serial input register to the parallel DAC input register. The AD1851 input clock can support a 12.5 MHz data rate, while the AD1861 input clock can support a 13.5 MHz data rate. This serial input port is compatible with second generation digital filter chips used in consumer audio products. These filters operate at oversampling rates of \(2 \times, 4 \times, 8 \times\) and \(16 \times\) sampling frequencies.
The critical specifications of THD +N and signal-to-noise ratio are \(100 \%\) tested for all devices.

\section*{FUNCTIONAL BLOCK DIAGRAM}


The AD1851/AD1861 operates with \(\pm 5\) V power supplies, making it suitable for home use markets. The digital supply, \(\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supplies, \(\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\), for reduced digital crosstalk. Separate analog and digital ground pins are also provided. Power dissipation is 100 mW typical.

The AD1851/AD1861 is available in either a 16-pin plastic DIP or a 16-pin plastic SOIC package. Both packages incorporate the industry standard pinout found on the AD1856 and AD1860 PCM audio DACs. As a result, the AD1851/AD1861 is a dropin replacement for designs where \(\pm 5 \mathrm{~V}\) supplies have been used with the AD1856/AD1860. Operation is guaranteed over the temperature range of \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and over the voltage supply range of \(\pm 4.75 \mathrm{~V}\) to \(\pm 5.25 \mathrm{~V}\).

\section*{PRODUCT HIGHLIGHTS}
1. AD1851 16-bit resolution provides 96 dB dynamic range. AD1861 18-bit resolution provides 108 dB dynamic range.
2. No external components are required.
3. Operates with \(\pm 5 \mathrm{~V}\) supplies.
4. Space saving 16-pin SOIC and plastic DIP packages.
5. 100 mW power dissipation.
6. High input clock data rates and \(1.5 \mu \mathrm{~s}\) settling time permits \(2 \times, 4 \times, 8 \times\) and \(16 \times\) oversampling.
7. \(\pm 3 \mathrm{~V}\) or \(\pm 1 \mathrm{~mA}\) output capability.
8. THD + Noise and SNR are \(100 \%\) tested.
9. Pin-compatible with AD1856 \& AD1860 PCM audio DACs.

\section*{AD1851/AD1861 \\ -SPECIFICATIONS \\ ( \(\mathrm{T}_{\mathrm{A}} @+25^{\circ} \mathrm{C}\) and \(\pm 5 \mathrm{~V}\) supplies, unless otherwise noted)}
\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Units \\
\hline \[
\begin{aligned}
& \text { DIGITAL INPUTS } \\
& \mathrm{V}_{\mathrm{IH}} \\
& \mathrm{~V}_{\mathrm{IL}} \\
& \mathrm{I}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{L}} \\
& \mathrm{I}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IL}}=0.4
\end{aligned}
\] & 2.0 & & \[
\begin{aligned}
& +V_{L} \\
& 0.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & \begin{tabular}{l}
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \[
\begin{aligned}
& \hline \text { ACCURACY } \\
& \text { Gain Error } \\
& \text { Midscale Output Voltage }
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 1 \\
& \pm 10
\end{aligned}
\] & & \[
\begin{aligned}
& \% \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DRIFT ( \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ) \\
Total Drift Bipolar Zero Drift
\end{tabular} & & \[
\begin{aligned}
& \pm 25 \\
& \pm 4
\end{aligned}
\] & & \begin{tabular}{l}
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline ```
SETTLING TIME (To \(\pm 0.0015 \%\) of FSR)
    Voltage Output
        6 V Step
        1 LSB Step
        Slew Rate
    Current Output
        1 mA Step \(10 \Omega\) to \(100 \Omega\) Load
        \(1 \mathrm{k} \Omega\) Load
``` & & \[
\begin{aligned}
& 1.5 \\
& 1.0 \\
& 9 \\
& 350 \\
& 350
\end{aligned}
\] & & \begin{tabular}{l}
\(\mu \mathrm{s}\) \(\mu \mathrm{s}\) V/us \\
ns ns
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Output Configuration \\
Bipolar Range \\
Output Current \\
Output Impedance \\
Short Circuit Duration \\
Current Output Configuration \\
Bipolar Range ( \(\pm 30 \%\) ) \\
Output Impedance ( \(\pm 30 \%\) )
\end{tabular} & \[
\begin{aligned}
& \pm 2.88 \\
& \pm 8
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3.0 \\
& 0.1 \\
& \text { te to } \\
& \pm 1.0 \\
& 1.7
\end{aligned}
\] & \[
\pm 3.12
\] & \begin{tabular}{l}
V \\
mA \\
\(\Omega\) \\
mA \\
\(\mathrm{k} \Omega\)
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { POWER SUPPLY } \\
& \text { Voltage } \\
& +V_{L} \text { and }+V_{S} \\
& -V_{\mathrm{S}}
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 \\
& -5.25
\end{aligned}
\] & & \[
\begin{aligned}
& 5.25 \\
& -4.75
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& 0 \\
& -25 \\
& -60
\end{aligned}
\] & +25 & \[
\begin{aligned}
& +70 \\
& +70 \\
& +100
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline WARMUP TIME & 1 & & & min \\
\hline
\end{tabular}

Specifications subject to change without notice.


AD1851 Functional Block Diagram


AD1861 Functional Block Diagram
\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Units \\
\hline RESOLUTION & & & 16 & Bits \\
\hline \multicolumn{5}{|l|}{TOTAL HARMONIC DISTORTION + NOISE} \\
\hline \multicolumn{5}{|l|}{\(0 \mathrm{~dB}, 990.5 \mathrm{~Hz}\)} \\
\hline AD1851N-J, R-J & & 0.003 & 0.004 & \% \\
\hline AD1851N, R & & 0.004 & 0.008 & \% \\
\hline \multicolumn{5}{|l|}{\(-20 \mathrm{~dB}, 990.5 \mathrm{~Hz}\)} \\
\hline AD1851N-J, R-J & & 0.009 & 0.016 & \% \\
\hline AD1851N, R & & 0.009 & 0.040 & \% \\
\hline \multicolumn{5}{|l|}{\(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\)} \\
\hline AD1851N-J, R-J & & 0.9 & 1.6 & \% \\
\hline AD1851N, R & & 0.9 & 4.0 & \% \\
\hline \multicolumn{5}{|l|}{D-RANGE^ (With A-Weight Filter)} \\
\hline \(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) AD1851N, R & 88 & & & dB \\
\hline AD185IN-J, R-J & 96 & & & dB \\
\hline SIGNAL-TO-NOISE RATIO & 107 & 110 & & dB \\
\hline MAXIMUM CLOCK INPUT FREQUENCY & 12.5 & & & MHz \\
\hline \multicolumn{5}{|l|}{ACCURACY} \\
\hline Differential Linearity Error & & \(\pm 0.001\) & & \% of FSR \\
\hline MONOTONICITY & & 14 & & Bits \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline Current & & & & \\
\hline +I & & 10.0 & 13.0 & mA \\
\hline -I & & -10.0 & -15.0 & mA \\
\hline Power Dissipation & & 100 & & mW \\
\hline
\end{tabular}

\section*{AD1861}
\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Units \\
\hline RESOLUTION & & & 18 & Bits \\
\hline ```
TOTAL HARMONIC DISTORTION + NOISE
    \(0 \mathrm{~dB}, 990.5 \mathrm{~Hz}\)
        AD1861N-J, R-J
        AD1861N, R
    \(-20 \mathrm{~dB}, 990.5 \mathrm{~Hz}\)
        AD1861N-J, R-J
        AD1861N, R
    \(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\)
        AD1861N-J, R-J
        AD1861N, R
``` & & \[
\begin{aligned}
& 0.003 \\
& 0.004 \\
& \\
& 0.009 \\
& 0.009 \\
& \\
& 0.9 \\
& 0.9
\end{aligned}
\] & \[
\begin{aligned}
& 0.004 \\
& 0.008 \\
& \\
& 0.016 \\
& 0.040 \\
& \\
& 1.6 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \% \\
& \% \\
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline D-RANGE (With A-Weight Filter) \(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) AD1861N, R AD186IN-J, R-J & \[
\begin{aligned}
& 88 \\
& 96
\end{aligned}
\] & & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline SIGNAL-TO-NOISE RATIO & 107 & 110 & & dB \\
\hline MAXIMUM CLOCK INPUT FREQUENCY & 13.5 & & & MHz \\
\hline ACCURACY Differential Linearity Error & & \(\pm 0.001\) & & \% of FSR \\
\hline MONOTONICITY & & 15 & & Bits \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Current + I -I \\
Power Dissipation
\end{tabular} & & \[
\begin{aligned}
& 10.0 \\
& -10.0 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 13.0 \\
& -15.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline
\end{tabular}

\footnotetext{
*Tested in accordance with EIAJ Test Standard CP-307.
Specifications subject to change without notice.
}

\section*{AD1851/AD1861}

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . 0 V to 6.50 V
\(\mathrm{V}_{\mathrm{S}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . 0 V to 6.50 V
- V \({ }_{\text {S }}\) to AGND . . . . . . . . . . . . . . . . . . . . . -6.50 V to 0 V

Digital Inputs to DGND . . . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{L}}\)
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \mathrm{~V}\)
Short Circuit . . . . . . . . . . . . . . . Indefinite Short to Ground
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}, 10 \mathrm{sec}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-60^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{PIN ASSIGNMENTS}
\begin{tabular}{|c|c|c|}
\hline 2 & \[
\begin{aligned}
& -V_{\mathrm{s}} \\
& \text { DGND }
\end{aligned}
\] & ANALOG NEGATIVE POWER SUPPLY LOGIC GROUND \\
\hline 3 & \(\mathrm{V}_{1}\) & LOGIC POSITIVE POWER SUPPLY \\
\hline 4 & NC & NO CONNECTION \\
\hline 5 & CLK & CLOCK INPUT \\
\hline 6 & LE & LATCH ENABLE INPUT \\
\hline 7 & DATA & SERIAL DATA INPUT \\
\hline 8 & NC & NO INTERNAL CONNECTION* \\
\hline 9 & \(\mathrm{V}_{\text {out }}\) & VOLTAGE OUTPUT \\
\hline 10 & \(\mathrm{R}_{\text {F }}\) & FEEDBACK RESISTOR \\
\hline 11 & SJ & SUMMING JUNCTION \\
\hline 12 & AGND & ANALOG GROUND \\
\hline 13 & Iout & CURRENT OUTPUT \\
\hline 14 & MSB ADJ & MSB ADJUSTMENT TERMINAL \\
\hline 15 & TRIM & MSB TRIMMING POTENTIOMETER TERMINAL \\
\hline 16 & \(\mathrm{V}_{\text {S }}\) & ANALOG POSITIVE POWER SUPPLY \\
\hline
\end{tabular}
*PIN 8 HAS NO INTERNAL CONNECTION; -V FROM AD1856 OR AD1860 SOCKET CAN BE SAFELY APPLIED.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & Resolution & THD+N & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD1851N & 16 Bits & \(0.008 \%\) & \(\mathrm{~N}-16\) \\
AD1851N-J & 16 Bits & \(0.004 \%\) & \(\mathrm{~N}-16\) \\
AD1851R & 16 Bits & \(0.008 \%\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD1851R-J & 16 Bits & \(0.004 \%\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD1861N & 18 Bits & \(0.008 \%\) & \(\mathrm{~N}-16\) \\
AD1861N-J & 18 Bits & \(0.004 \%\) & \(\mathrm{~N}-16\) \\
AD1861R & 18 Bits & \(0.008 \%\) & R-16A \\
AD1861R-J & 18 Bits & \(0.004 \%\) & R-16A \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP Package; \(\mathrm{R}=\) Small Outline (SOIC) Package.

For outline information see Package Information section.

\section*{Typical Performance}


Power Dissipation vs. Clock Frequency


THD vs. Temperature

\section*{TOTAL HARMONIC DISTORTION}

Total harmonic distortion plus noise (THD +N ) is defined as the ratio of the square root of the sum of the squares of the values of the first 19 harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (\%).
THD +N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD +N should be specified for both large ( 0 dB ) and small signal amplitudes ( -20 dB and -60 dB ).
The THD +N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. This specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.

\section*{SETTLING TIME}

Settling time is the time required for the output of the DAC to reach and remain within a specified error band about its final value, measured from the digital input transition. It is a primary measure of dynamic performance.

\section*{MIDSCALE ERROR}

Midscale error, or bipolar zero error, is the deviation of the actual analog output from the ideal output ( 0 V ) when the 2 s complement input code representing half scale is loaded in the input register.

\section*{D-RANGE DISTORTION}

D-range distortion is equal to the value of the total harmonic distortion + noise (THD +N ) plus 60 dB when a signal level of -60 dB below full scale is reproduced. D-range is tested with a 1 kHz input sine wave. This is measured with a standard Aweight filter as specified by EIAJ Standard CP-307.

\section*{SIGNAL-TO-NOISE RATIO}

The signal-to-noise ratio (SNR) is defined as the ratio of the amplitude of the output when a full-scale output is present to the amplitude of the output with no signal present. This is measured with a standard A-weight filter as specified by EIAJ Standard CP-307.


Figure 1. AD1851/AD1861 Functional Block Diagram

\section*{FUNCTIONAL DESCRIPTION}

The AD1851/AD1861 is a complete monolithic PCM audio DAC. No additional external components are required for operation. As shown in Figure 1 above, each chip contains a voltage reference, an output amplifier, a DAC, an input latch and a parallel input register.
The voltage reference consists of a bandgap circuit and buffer amplifier. This combination of elements produces a reference voltage that is unaffected by changes in temperature and age. The DAC output voltage, which is derived from the reference voltage, is also unaffected by these environmental changes.
The output amplifier uses both MOS and bipolar devices to produce low offset, high slew rate and optimum settling time. When combined with the on-chip feedback resistor, the output op amp converts the output current of the AD1851/AD1861 to a voltage output.
The DAC uses a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser-trimming of these resistors further reduces linearity error, resulting in low output distortion.
The input register and serial-to-parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. This contributes to the overall low power dissipation of the AD1851/AD1861.

\section*{AD1851/AD1861}

\section*{Analog Circuit Considerations}

\section*{GROUNDING RECOMMENDATIONS}

The AD1851/AD1861 has two ground pins, designated Analog and Digital ground. The analog ground pin is the "high quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.
The digital ground pin returns ground current from the digital logic portions of the AD1851/AD1861 circuitry. This pin should be connected to the digital common point in the system.
As illustrated in Figure 2, the analog and digital grounds should be connected together at one point in the system.


Figure 2. Recommended Circuit Schematic

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1851/AD1861 has three power supply input pins. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies are designed to operate at \(\pm 5 \mathrm{~V}\).
The \(+V_{L}\) supply operates the digital portions of the chip including the input shift register and the input latching circuitry. The \(+\mathrm{V}_{\mathrm{L}}\) supply is designed to operate at +5 V .
Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as to the common points. The logic supply, \(+\mathrm{V}_{\mathrm{L}}\), should be decoupled to digital common, while the analog supplies, \(\pm \mathrm{V}_{\mathrm{S}}\), should be decoupled to analog common.
The use of three separate power supplies will reduce feedthrough from the digital portion of the system to the linear portion of the system, thus contributing to improved performance.

However, three separate voltage supplies are not necessary for good circuit performance. For example, Figure 3 illustrates a system where only a single positive and a single negative supply are available.

In this example, the positive logic and positive analog supplies must both be connected to +5 V , while the negative analog supply will be connected to -5 V . Performance would benefit from a measure of isolation between the supplies introduced by using simple low pass filters in the individual power supply leads.


Figure 3. Alternate Recommended Schematic

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than \(1 \%\) ripple be incorporated into the design of any system using the AD1851/ AD1861.

\section*{OPTIONAL MSB ADJUSTMENT}

Use of an optional adjustment circuit allows residual differential linearity error around midscale to be eliminated. This error is especially important when low amplitude signals are being reproduced. In those cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases, thereby increasing THD.
Therefore, for best performance at low output levels, the optional MSB adjust circuitry shown in Figure 4 may be used to improve performance. The adjustment should be made with a small signal input ( -20 dB or -60 dB ).


Figure 4. Optional THD Adjust Circuit

\section*{AD1851 DIGITAL CIRCUIT CONSIDERATIONS \\ AD1851 Input Data}

Data is transmitted to the AD1851 in a bit stream composed of 16 -bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable (LE) signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 16th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 5 illustrates the general signal requirements for data transfer to the AD1851.

\title{
сьок ИЛЛЛЛЛЛЛЛЛЛЛЛЛЛ
 \\ 
}

Figure 5. Signal Requirements for AD1851

Figure 6 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1851 are both TTL and 5 V CMOS compatible. The input requirements illustrated in Figures 5 and 6 are compatible with data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD 1851 input clock can run at a 12.5 MHz rate. This clock rate will allow data transfer rates for \(2 \times, 4 \times\) or \(8 \times\) or \(16 \times\) oversampling reconstructions.


Figure 6. Timing Relationships of AD1851 Input Signals

\section*{AD1861 DIGITAL CIRCUIT CONSIDERATIONS}

AD1861 Input Data
Data is transmitted to the AD1861 in a bit stream composed of 18 -bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable (LE) signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 18th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 7 illustrates the general signal requirements for data transfer to the AD1861.

Figure 7. Signal Requirements for AD1861
Figure 8 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1861 are both TTL and 5 V CMOS compatible. The input requirements illustrated in Figures 7 and 8 are compatible with data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD 1861 input clock can run at a 13.5 MHz rate. This clock rate will allow data transfer rates for \(2 \times, 4 \times\) or \(8 \times\) or \(16 \times\) oversampling reconstructions.


Figure 8. Timing Relationships of AD1861 Input Signals

\section*{AD1851/AD1861}

\section*{APPLICATIONS}

Figures 9 through 12 show connection diagrams for the AD1851 and AD1861 and the Yamaha YM3434 and the NPC SM5813AP/APT digital filter chips.


Figure 9. AD1851 with Yamaha YM3434 Digital Filter


Figure 10. AD1861 with Yamaha YM3434 Digital Filter

\section*{AD1851/AD1861}


Figure 11. AD1851 with NPC SM5813AP/APT Digital Filter


Figure 12. AD1861 with NPC SM5813AP/APT Digital Filter

16-Bit PCM Audio DAC

\section*{FEATURES}
0.0025\% THD

Fast Settling Permits \(2 \times, 4 \times\) or \(8 \times\) Oversampling \(\pm 3 \mathrm{~V}\) Output
Optional Trim Allows Superlinear Performance
\(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) Operation
16-Pin Plastic DIP or SOIC Package
Serial Input
APPLICATIONS
Compact Disc Players
Digital Audio Amplifiers
DAT Recorders and Players
Synthesizers and Keyboards

\section*{PRODUCT DESCRIPTION}

The AD1856 is a monolithic 16-bit PCM Audio DAC. Each device provides a voltage output amplifier, 16-bit DAC, 16-bit serial-to-parallel input register and voltage reference. The digital portion of the AD1856 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1856 is fabricated with bipolar and MOS devices as well as thin film resistors.
This combination of circuit elements, as well as careful design and layout techniques, results in high performance audio playback. Laser trimming of the linearity error affords extremely low total harmonic distortion. An optional linearity trim pin is provided to allow residual differential linearity error at midscale to be eliminated. This feature is particularly valuable for low distortion reconstructions of low amplitude signals. Output glitch is also small contributing to the overall high level of performance. The output amplifier achieves fast settling and high slew rates, providing a full \(\pm 3 \mathrm{~V}\) signal at load currents up to 8 mA . The output amplifier is short circuit protected and can withstand indefinite shorts to ground.
The serial input interface consists of the clock, data and latch enable pins. The serial \(2 s\) complement data word is clocked into the DAC, MSB first, by the external data clock. The latch enable signal transfers the input word from the internal serial input register to the parallel DAC input register. The input clock can support a 10 MHz clock rate. This serial input port is compatible with popular digital filter chips used in consumer audio products. These filters operate at oversampling rates of \(2 \times, 4 \times\) and \(8 \times\) sampling frequency.

BLOCK DIAGRAM


The AD1856 can operate with \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) power supplies making it suitable for both the portable and home-use markets. The digital supplies, \(\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supplies, \(\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\), for reduced digital crosstalk. Separate analog and digital ground pins are also provided.
Power dissipation is 110 mW typical with \(\pm 5 \mathrm{~V}\) supplies and is a typical 300 mW when \(\pm 12 \mathrm{~V}\) supplies are used.
The AD1856 is packaged in a 16 -pin plastic DIP or SOIC package and incorporates the industry-standard pinout. Operation is guaranteed over the temperature range of \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and over the voltage supply range of \(\pm 4.75\) to \(\pm 13.2 \mathrm{~V}\).

\section*{PRODUCT HIGHLIGHTS}
1. Total harmonic distortion is \(100 \%\) tested.
2. MSB trim feature allows superlinear operation.
3. The AD 1856 operates with \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) supplies.
4. Serial interface is compatible with digital filter chips.
5. \(1.5 \mu \mathrm{~s}\) settling time permits \(2 \times, 4 \times\) and \(8 \times\) oversampling.
6. No external components are required.
7. 96 dB dynamic range.
8. \(\pm 3 \mathrm{~V}\) or \(\pm 1 \mathrm{~mA}\) output capability.
9. 16-bit resolution.
10. 2 s complement serial input words.
11. Low cost.
12. 16-pin plastic DIP or SOIC package.

AD1856 - SDESFGAATONS (typical at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm 5 \mathrm{~V}\) supplies unless otherwise noted)


Specifications subject to change without notice.
Specifications shown in boldface are tested on all production units at final test.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 13.2V
V \({ }_{\text {s }}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 13.2V
\(-V_{L}\) to DGND. . . . . . . . . . . . . . . . . . . . . . . -13.2 to 0V
\(-V_{\text {S }}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . -13.2 to 0V
Digital Inputs to DGND . . . . . . . . . . . . . . . . . -0.3 to \(\mathrm{V}_{\mathrm{L}}\)
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \mathrm{~V}\)
Short Circuit Protection . . . . . . . . Indefinite Short to Ground
Soldering
. \(+300^{\circ} \mathrm{C}, 10 \mathrm{sec}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-60^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN DESIGNATIONS
\begin{tabular}{cll}
\hline Pin & Function & Description \\
\hline 1 & \(-\mathrm{V}_{\mathrm{S}}\) & Analog Negative Power Supply \\
2 & DGND & Digital Ground \\
3 & \(\mathrm{~V}_{\mathrm{L}}\) & Logic Positive Power Supply \\
4 & NC & No Connection \\
5 & CLK & Data Clock Input \\
6 & LE & Latch Enable Input \\
7 & DATA & Serial Data Input \\
8 & \(-\mathrm{V}_{\mathrm{L}}\) & Logic Negative Power Supply \\
9 & \(\mathrm{~V}_{\text {OUT }}\) & Voltage Output \\
10 & \(\mathrm{R}_{\text {F }}\) & Feedback Resistor \\
11 & SJ \(_{12}\) & AGND \(^{\text {Summing Junction }}\) \\
13 & \(\mathrm{I}_{\text {OUT }}\) & Analog Ground \\
14 & MSB ADJ & Current Output \\
15 & TRIM & MSB Adjustment Terminal \\
16 & \(\mathrm{~V}_{\text {S }}\) & MSB Trimming Potentiometer Terminal \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

\section*{Definition of Specifications}

\section*{TOTAL HARMONIC DISTORTION}

Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency. It is expressed in percent (\%) or decibels (dB).
THD is a measure of the magnitude and distribution of linearity error and differential linearity error. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD should be specified for both large and small signal amplitudes.

\section*{SETTLING TIME}

Settling Time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. It is the primary measure of dynamic performance.

\section*{DYNAMIC RANGE}

Dynamic Range is the specification that indicates the ratio of the smallest signal the converter can resolve to the largest signal it is able to produce. As a ratio, it is usually expressed in decibels
(dB). The theoretical dynamic range of an n-bit converter is approximately \((6 \times \mathrm{n}) \mathrm{dB}\). In the case of the 16 -bit AD1856, that is 96 dB . The actual dynamic range of a converter is less than the theoretical value due to limitations imposed by noise and quantization and other errors.

\section*{BIPOLAR ZERO ERROR}

Bipolar Zero Error is the deviation in the actual analog output from the ideal output ( 0 V ) when the 2 s complement input code representing half scale (all 0 s) is loaded in the input register.

\section*{DIFFERENTIAL LINEARITY ERROR}

Differential Linearity Error is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

\section*{MONOTONICITY}

A \(\mathrm{D} / \mathrm{A}\) converter is monotonic if the output either increases or remains constant as the digital input increases.

\section*{AD1856}

\section*{FUNCTIONAL DESCRIPTION}

The AD1856 is a complete, monolithic 16-bit PCM audio DAC. No additional external components are required for operation. As shown in the block diagram, each chip contains a voltage reference, an output amplifier, a 16-bit DAC, a 16-bit input latch and a 16 -bit serial-to-parallel input register.
The voltage reference consists of a bandgap circuit and buffer amplifier. This circuitry produces an output voltage that is stable over time and temperature changes.
The 16 -bit \(\mathrm{D} / \mathrm{A}\) converter uses a combination of segmented decoder and R-2R architectures to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon-chromium thin film. Laser trimming of these resistors further reduces linearity error resulting in low output distortion.
The output ampiifier uses both MOS and bipolar devices to produce low offset, high slew-rate and optimum settling time. When combined with the on-board feedback resistor, the output op amp can convert the output current of the AD1856 to a voltage output.

\section*{ANALOG CIRCUIT CONSIDERATIONS}

\section*{GROUNDING RECOMMENDATIONS}

The AD1856 has two ground pins, designated ANALOG and DIGITAL ground. The analog ground pin is the "high quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.
The digital ground pin returns ground current from the digital logic portions of the AD1856 circuitry. This pin should be connected to the digital common point in the system.
As illustrated in Figure 1, the analog and digital grounds should be connected together at one point in the system.


Figure 1. Recommended Circuit Schematic

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1856 has four power supply input pins. \(\pm \mathrm{V}_{\text {S }}\) provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies are designed to operate from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\).
The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies operate the digital portions of the chip including the input shift register and the input latching circuitry.

The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies are also designed to operate from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) subject only to the limitation that \(-\mathrm{V}_{\mathrm{L}}\) may not be more negative than \(-\mathrm{V}_{\mathrm{s}}\).
Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as the common points. The logic supplies, \(\pm \mathrm{V}_{\mathrm{L}}\), should be decoupled to digital common; and the analog supplies, \(\pm \mathrm{V}_{\mathrm{S}}\), should be decoupled to analog common.
The use of four separate power supplies will reduce feedthrough from the digital portion of the system to the linear portions of the system, thus contributing to good performance. However,


Figure 2. Alternate Recommended Schematic
four separate voltage supplies are not necessary for good circuit performance. For example, Figure 2 illustrates a system where only a single positive and a single negative supply are available. Given that these two supplies are within the range of \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\), they may be used to power the AD1856. In this case, the positive logic and positive analog supplies may both be connected to the single positive supply. The negative logic and negative analog supplies may both be connected to the single negative supply. Performance would benefit from a measure of isolation between the supplies introduced by using simple lowpass filters in the individual power supply leads.
As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than \(1 \%\) ripple be incorporated into the design of any system using these devices.

\section*{TOTAL HARMONIC DISTORTION}

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.
Analog Devices tests and grades all AD1856s on the basis of THD performance. A block diagram of the test setup is shown in Figure 3. In this test setup, a digital data stream, representing a \(0 \mathrm{db},-20 \mathrm{~dB}\) or -60 dB sine wave is sent to the device under test. The frequency of this waveform is 990.5 Hz . Input data is sent to the AD1856 at a \(4 \times \mathrm{F}_{\mathrm{S}}\) rate \((176.4 \mathrm{kHz})\). The AD1856 under test produces an analog output signal with the on-board op amp.


Figure 3. Block Diagram of Distortion Test Circuit

The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sine wave. A 4096 point FFT is performed on the results of the test. Based on the first 9 harmonics of the fundamental 990.5 Hz output wave, the total harmonic distortion of the device is calculated. Neither a deglitcher nor an MSB trim is used during the THD test.
The circuit design, layout and manufacturing techniques employed in the production of the AD1856 result in excellent THD performance. Figure 4 shows the typical unadjusted THD performance of the AD1856 for various amplitudes of a 1 kHz output signal. As can be seen, the AD1856 offers excellent performance, even at amplitudes as low as -60 dB . Figure 5 illustrates the typical THD vs. frequency performance.


Figure 4. Typical Unadjusted THD vs. Amplitude


Figure 5. Typical THD vs. Frequency

\section*{OPTIONAL MSB ADJUSTMENT}

Use of an optional adjustment circuit allows residual differential linearity errors around midscale to be eliminated. These errors are especially important when low amplitude signals are being reproduced. In those cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases and THD increases.
Therefore, for best performance at low output levels, the optional MSB adjust circuitry shown in Figure 6 may be used. This circuit allows the differential linearity error at midscale to be zeroed out. However, no adjustments are required to meet data sheet specifications.


Figure 6. Optional THD Adjust Circuit

\section*{DIGITAL CIRCUIT CONSIDERATIONS \\ Input Data}

Data is transmitted to the AD1856 in a bit stream composed of 16 -bit words with a serial, MSB first format. Three signals must be present to achieve proper operation: the Data, Clock and Latch Enable signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 16th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 7 illustrates the general signal requirements for data transfer for the AD1856.


Figure 7. Signal Requirements of AD1856
Figure 8 provides the specific timing requirements that must be met in order for the data transfer to be accomplished properly.


Figure 8. Timing Relationships of Input Signals

The input pins of the AD1856 are both TTL and 5 V CMOS compatible, independent of power supply voltages used.
The input requirements illustrated in Figures 7 and 8 are compatible with the data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1856 input clock can run at a 10 MHz rate. This clock rate will allow data transfer rates for \(2 \times, 4 \times\) or \(8 \times\) oversampling reconstruction. The application section of this data sheet contains additional guides for using the AD1856 with various DSP filter chips available from Sony, NPC and Yamaha.

\section*{APPLICATIONS OF THE AD1856 PCM AUDIO DAC}

The AD1856 is a versatile digital-to-analog converter designed for applications in consumer digital audio equipment. Portable, car and home compact disc player, digital audio-amplifier and DAT systems can all use the AD1856. Various circuit architectures are popular in these systems. They include stereo playback sections featuring one DAC per system, one DAC per audio channel (left/right) or even multiple DACs per channel. Furthermore, these architectures use different output reconstruction rates to accomplish these functions including reproduction at the sample rate \(\mathrm{F}_{\mathrm{S}}(1 \times)\), at twice the sample rate \(\left(2 \times \mathrm{F}_{\mathrm{S}}\right)\), at four times the sample rate \(\left(4 \times \mathrm{F}_{\mathrm{S}}\right)\) and even at eight times the sample rate \(\left(8 \times \mathrm{F}_{\mathrm{s}}\right) . \mathrm{F}_{\mathrm{s}}\) is 44.1 kHz for CD and 48 kHz for DAT applications.

\section*{One DAC per System}

Figure 9 shows a circuit using one AD1856 per system to reproduce both stereo channels of a typical first generation digital


Figure 9. AD1856 in a One DAC per System Architecture
audio system. The input data is fed to the AD1856 in a format which alternates between left channel data and right channel data. The output of the AD1856 is switched between the left channel and right channel output sample/hold amplifiers (SHAs). The SHAs demultiplex and deglitch the output of the AD1856. The timing diagram for the control signals for this circuit is shown in Figure 10.
The architecture illustrated in Figure 9 is suitable for low-end home or portable systems. However, its usefulness in mid- or high-end digital audio reproduction is limited by the phase delay which is introduced in the multiplexed output. This phase delay is due to the fact that the information contained in the input bit stream represents left and right channel audio sampled simultaneously but reconstructed alternately. One obvious solution to this problem may be arrived at by incorporating a third, noninverting SHA to delay the output of one channel to "catch up to" the other channel. This eliminates the phase shift by restoring simultaneous reproduction. This solution is illustrated in Figure 11.


Figure 10. Control Signals for One DAC Circuit


Figure 11. Third SHA Eliminates Phase Delay


Figure 12. One DAC per Channel Architecture

\section*{One DAC per Channel}

Another approach used to eliminate phase delay between left and right channels employs one DAC per channel. In this architecture, the input data bit streams for the left channel and the right channel are simultaneously sent and latched into each DAC. This "second generation" approach, shown in Figure 12, is suitable for higher performance digital-audio playback units.

\section*{Two DACs per Channel (Four DAC System)}

Another architecture uses two DACs per channel. In this scheme, shown in Figure 13, each DAC reproduces one half of the output waveform. The advantage obtained is that midscale differential linearity error no longer effects the zero-crossing points of the waveforms. Its effects are shifted to the points where the output waveform crosses \(\pm 3 / 4\) full scale. The result is that THD performance for low amplitude signals is greatly improved. Not shown in Figure 13 is a VLSI circuit required to separate the incoming data into the appropriate form required by each DAC.


Figure 13. Two DACs per Channel Eliminate Midscale Distortion from the Zero-Crossing Points

\section*{DIGITAL FILTERING AND OVERSAMPLING}

Oversampling is a term which refers to playback techniques in which the reconstruction frequency used is an integral ( 2 or more) multiple of the original quantized data rate. For example, in compact disc stereo digital audio playback units, the original quantized data sample rate is 44.1 kHz . Popular oversampling rates are \(2 \times\) or \(4 \times \mathrm{F}_{\mathrm{S}}\) yielding reconstruction rates of 88.2 and 176.4 kHz , respectively.

Oversampling is used to ease the performance constraints of the low-pass filters which usually follow the reconstruction DAC. In any signal reconstructed from sampled data, unwanted frequency components are introduced in the output spectrum; these components are centered at the reconstruction frequency.

When a 44.1 kHz reconstruction frequency is used, the actual frequency band of interest is 20 Hz to 20 kHz , and the band of unwanted "image" frequency components extends from 44.1 kHz to approximately 24 kHz and from 44.1 kHz to 64 kHz . These unwanted components must be removed with a low-pass filter of very high order. First generation digital audio systems often use low-pass filters of 9,11 and even 13 poles. Linear implementations of these filters are expensive, difficult to manufacture and can produce distortion due to varying group delay characteristics.
When a \(2 \times\) reconstruction frequency \((88.2 \mathrm{kHz})\) is used, the lowest unwanted frequency components now extend down to approximately 68 kHz . A \(4 \times\) rate \((176.4 \mathrm{kHz})\) has unwanted components extending down to approximately 156 kHz . The filter response needed to remove these frequency components can now be less steep. This means that a lower order filter may be used resulting in less distortion at lower cost. Linear filters with 3 or 5 poles are adequate to do the job and are quite common in digital audio products employing oversampling techniques.
Oversampling techniques require that the serial input data stream run at the same integral multiple of the original data rate. So, while the constraints on the output low-pass filter are eased, the constraints on the serial digital input port and the settling time of the output stage are not.
The actual oversampling operation takes place in the digital filter chip which is located "upstream" from the DAC. The digital filter accepts data from the media and adds the additional reconstruction points according to the algorithm and coefficients stored in the filter chip. Since the digital filters actually interpolate these additional reconstruction points, they have earned the name "interpolation filters."
The AD1856 is compatible with popular digital filter chips used in digital audio products such as the NPC SM5807, NPC SM5805, Yamaha YM3414, and Sony CXD1136.


Figure 14. NPC SM5807 and AD1856 Interface

\section*{DUAL DAC, \(4 \times \mathrm{F}_{\mathbf{s}}\) OVERSAMPLING ARCHITECTURE}

Figure 14 illustrates the use of an NPC digital filter chip with two AD1856 audio DACs. This scheme achieves four times oversampling reconstruction with a dedicated DAC per channel. In this example of a typical compact disc player application, the digital filter chip accepts serial input words from the digital decoder/processor at a 44.1 kHz sample rate. Through the use of oversampling, the SM5807 transmits data to the two DACs at a 176.4 kHz rate. The serial DAC input data is sent out of the DOUT pin to the serial inputs of the DACs. Left channel and right channel data are sent alternately down the same wire. The Left/Right Channel Output signal, \(\overline{\text { LRCO }}\) and two logic gates demultiplex the data clock signals from BCKO. In this example,
the BCKO rate is \(192 \times \mathrm{F}_{\mathrm{S}}\). However, a \(196 \times \mathrm{F}_{\mathrm{S}}\) clock can be used if \(\overline{S C S L}\) is wired to a logic zero. Finally, left and right channel deglitching signals are provided. At the user's option, these signals may be used to control external sample-hold amplifiers in order to obtain optimal performance.

\section*{ACHIEVING \(8 \times\) F \(_{s}\) OVERSAMPLING WITH AD1856S AND YAMAHA YM3414}

Figure 15 illustrates the combination of a Yamaha YM3414 digital filter chip and two AD1856 audio DACs. In this scheme, the use of a 16.9344 MHz clock allows an 8 times oversampling rate for extremely high performance. In addition, a lower-order lowpass filter may be used without sacrificing performance. The DAC input data is simultaneously transmitted to the input regis-
ters of the DACs through dedicated left and right channel output pins on the YM3414. As before, optional sample/hold signals are provided.


Figure 15. Yamaha YM3414 and AD1856 Interface

ORDERING GUIDE
\begin{tabular}{l|l|l}
\hline Model & THD @ FS & Package Option \\
\hline AD1856N, R & \(0.008 \%\) & N-16, R-16A \\
AD1856N-J, R-J & \(0.004 \%\) & N-16, R-16A \\
AD1856N-K, R-K & \(0.0025 \%\) & N-16, R-16A \\
\hline
\end{tabular}
\({ }^{\star} \mathrm{N}=\) Plastic DIP; \(\mathrm{R}=\) Small Outline IC. For outline information see Package Information section.

18-Bit

\section*{FEATURES}
0.002\% THD + Noise

Fast Settling Permits \(8 \times\) Oversampling \(\pm 3 V\) Output
Optional Trim Allows Superlinear Performance
\(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) Operation
16-Pin Plastic DIP and SOIC Packages
Industry Standard Pinout
2s Complement, Serial Input

\section*{APPLICATIONS}

High End Compact Disc Players
Digital Audio Amplifiers
DAT Recorders and Players
Synthesizers and Keyboards

\section*{PRODUCT DESCRIPTION}

The AD1860 is a monolithic 18-bit PCM Audio DAC. Each device provides a voltage output amplifier, 18 -bit DAC, 18 -bit serial to parallel input register and voltage reference. The digital portion of the AD1860 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1860 is fabricated with bipolar and MOS devices as well as thin film resistors.
This combination of circuit elements, as well as careful design and layout techniques, results in high performance audio playback. Laser trimming of the linearity error affords extremely low total harmonic distortion. An optional linearity trim pin is provided to allow residual differential linearity error at midscale to be eliminated. This feature is particularly valuable for low distortion reproductions of low amplitude signals. Output glitch is also small contributing to the overall high level of performance. The output amplifier achieves fast settling and high slew rates, providing a full \(\pm 3 \mathrm{~V}\) signal at load currents up to 8 mA . When used in current output mode, the AD1860 provides a \(\pm \operatorname{lmA}\) output signal. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.
The serial input interface consists of the clock, data and latch enable pins. The serial 2 s complement data word is clocked into the DAC, MSB first, by the external data clock. The latch enable signal transfers the input word from the internal serial input register to the parallel DAC input register. The input clock can support a 12.5 MHz data rate. This serial input port is compatible with second generation digital filter chips used in consumer audio products. These filters operate at oversampling rates of \(2 \times, 4 \times\) and \(8 \times\) sampling frequencies.


The AD1860 can operate with \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) power supplies making it suitable for both the portable and home use markets. The digital supplies, \(\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supplies, \(\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\), for reduced digital crosstalk. Separate analog and digital ground pins are also provided.
Power dissipation is 110 mW typical with \(\pm 5 \mathrm{~V}\) supplies and is 225 mW typical when \(+5 \mathrm{~V} /-12 \mathrm{~V}\) supplies are used.
The AD1860 is available in either a 16 -pin plastic DIP or a \(16-\) pin plastic SOIC surface mount package. Operation is guaranteed over the temperature range of \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and over the voltage supply range of \(\pm 4.75\) to \(\pm 13.2 \mathrm{~V}\).

\section*{PRODUCT HIGHLIGHTS}
1. 18 -bit resolution provides 108 dB dynamic range.
2. No external components are required.
3. Operates with \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) supplies.
4. 16-pin DIP or space saving SOIC package.
5. 110 mW power dissipation.
6. \(1.5 \mu \mathrm{~s}\) settling time permits \(2 \times, 4 \times\) and \(8 \times\) oversampling.
7. \(\pm 3 \mathrm{~V}\) or \(\pm 1 \mathrm{~mA}\) output capability.
8. THD + Noise is \(100 \%\) tested.

\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Units \\
\hline RESOLUTION & & & 18 & Bits \\
\hline \begin{tabular}{l}
\[
\begin{aligned}
& \hline \text { DIGITAL INPUTS } \mathrm{V}_{\mathrm{IH}} \\
& \\
& \mathrm{~V}_{\mathrm{IL}} \\
& \\
& \mathrm{I}_{\mathrm{IH}}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{L}} \\
& \mathrm{I}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IL}}=0.4
\end{aligned}
\] \\
Clock Input Frequency
\end{tabular} & \[
2.0
\]
\[
12.5
\] & & \[
\begin{aligned}
& +V_{L} \\
& 0.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mu \mathrm{~A} \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error Midscale Output Voltage Differential Linearity Error
\end{tabular} & & \[
\begin{aligned}
& \pm 2.0 \\
& \pm 30 \\
& \pm 0.00
\end{aligned}
\] & & \[
\begin{aligned}
& \% \\
& \mathrm{mV} \\
& \% \text { of FSR }
\end{aligned}
\] \\
\hline \begin{tabular}{cl}
\hline TOTAL HARMONIC DISTORTION + NOISE \\
\(0 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1860N-K,R-K \\
& AD1860N-J,R-J \\
& AD1860N,R \\
\(-20 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1860N-K,R-K \\
& AD1860N-J,R-J \\
& AD1860N,R \\
\(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1860N-K,R-K \\
& AD1860N-J, R-J \\
& AD1860N, R
\end{tabular} & & \[
\begin{aligned}
& 0.002 \\
& 0.002 \\
& 0.004 \\
& 0.006 \\
& 0.010 \\
& 0.010 \\
& 0.9 \\
& 0.9 \\
& 0.9
\end{aligned}
\] & 0.0025
\(\mathbf{0 . 0 0 4}\)
\(\mathbf{0 . 0 0 8}\)
\(\mathbf{0 . 0 2 0}\)
\(\mathbf{0 . 0 2 0}\)
\(\mathbf{0 . 0 4 0}\)
2.0
2.0
\(\mathbf{4 . 0}\) & \[
\begin{aligned}
& \% \\
& \% \\
& \% \\
& \% \\
& \%
\end{aligned}
\]
\[
\%
\]
\[
\%
\]
\[
\%
\]
\% \\
\hline SIGNAL TO NOISE RATIO (A-Weight Filter) & 102 & 108 & & dB \\
\hline \begin{tabular}{l}
DRIFT ( 0 to \(+70^{\circ} \mathrm{C}\) ) \\
Total Drift \\
Bipolar Zero Drift
\end{tabular} & & \[
\begin{aligned}
& \pm 25 \\
& \pm 4
\end{aligned}
\] & & \begin{tabular}{l}
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SETTLING TIME (to \(\pm 0.0015 \%\) of FSR) \\
Voltage Output, 6V Step \\
1LSB Step \\
Slew Rate \\
Current Output 1 mA Step \(10 \Omega\) to \(100 \Omega\) Load \(1 \mathrm{k} \Omega\) Load
\end{tabular} & & \[
\begin{aligned}
& 1.5 \\
& 1.0 \\
& 9 \\
& 350 \\
& 350
\end{aligned}
\] & & \(\mu \mathrm{s}\) \(\mu \mathrm{s}\) V/us ns ns \\
\hline MONOTONICITY & & 15 & & Bits \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Output Configuration \\
Bipolar Range \\
Output Current \\
Output Impedance \\
Short Circuit Duration \\
Current Output Configuration \\
Bipolar Range ( \(\pm 30 \%\) ) \\
Output Impedance ( \(\pm 30 \%\) )
\end{tabular} & \[
\begin{aligned}
& \pm 2.88 \\
& \pm 8
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3.0 \\
& 0.1 \\
& \text { nite to } \\
& \pm 1.0 \\
& 1.7
\end{aligned}
\] & \(\pm 3.12\) & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA} \\
& \Omega \\
& \\
& \mathrm{~mA} \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline ```
POWER SUPPLY
    Voltage \(V_{L}\) and \(V_{S}\)
    Voltage \(-V_{L}\) and \(-V_{S}\)
    Current \(+\mathrm{I}, \mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
        \(-\mathrm{I},-\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
    Current \(+\mathrm{I}, \mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
                \(-\mathrm{I},-\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{S}}=-12 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
    Current \(+\mathrm{I}, \mathrm{V}_{\mathrm{L}}\) and \(+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
        \(-\mathrm{I},-\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{S}}=-12 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
``` & \[
\begin{aligned}
& 4.75 \\
& -13.2
\end{aligned}
\] & \[
\begin{aligned}
& 10.0 \\
& 12.0 \\
& 10.5 \\
& 13.5 \\
& 10 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& 13.2 \\
& -4.75 \\
& 13.0 \\
& -15.0
\end{aligned}
\] & \begin{tabular}{l}
V \\
V \\
mA \\
mA \\
mA \\
mA \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
POWER DISSIPATION \\
\(V_{\text {S }}\) and \(V_{L}= \pm 5 \mathrm{~V}, 10 \mathrm{MHz}\) Clock \\
\(\mathrm{V}_{\mathrm{S}}\) and \(\mathrm{V}_{\mathrm{L}}= \pm 12 \mathrm{~V}, 10 \mathrm{MHz}\) Clock \\
\(\mathrm{V}_{\mathrm{S}}\) and \(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{L}}=-12 \mathrm{~V}, 10 \mathrm{MHz}\) Clock
\end{tabular} & & \[
\begin{array}{r}
110 \\
288 \\
318 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mW} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{l|ccc|c}
\hline & Min & Typ & Max & Units \\
\hline TEMPERATURE RANGE & & & & \\
Specification & 0 & +25 & +70 & \({ }^{\circ} \mathrm{C}\) \\
Operation & -25 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Storage & -60 & & +100 & \({ }^{\circ} \mathrm{C}\) \\
\hline WARMUP TIME & 1 & & min \\
\hline
\end{tabular}

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*
\(\mathrm{V}_{\mathrm{L}}\) to DGND. . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 13.2V
\(\mathrm{V}_{\mathrm{S}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 13.2V
\(-V_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . -13.2 to 0V
- \(\mathrm{V}_{\mathrm{S}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . -13.2 to 0V

Digital Inputs to DGND . . . . . . . . . . . . . . . . . . -0.3 to \(\mathrm{V}_{\mathrm{L}}\)
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \mathrm{~V}\)
Short Circuit . . . . . . . . . . . . . . . .Indefinite Short to Ground
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\), 10sec
Storage Temperature . . . . . . . . . . . . . . . . \(-60^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)

Note
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


THD vs. Temperature


Power Dissipation vs. Clock Frequency


Power Dissipation vs. Supply Voltages

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


PIN ASSIGNMENTS
\begin{tabular}{lll}
\hline 1 & \(-\mathrm{V}_{\mathrm{S}}\) & Analog Negative Power Supply \\
2 & DGND & Logic Ground \\
3 & \(\mathrm{~V}_{\mathrm{L}}\) & Logic Positive Power Supply \\
4 & NC & No Connection \\
5 & CLK & Data Clock Input \\
6 & LE & Latch Enable Input \\
7 & DATA & Serial Data Input \\
8 & \(-\mathrm{V}_{\mathrm{L}}\) & Logic Negative Power Supply \\
9 & \(\mathrm{~V}_{\text {OuT }}\) & Voltage Output \\
10 & \(\mathrm{R}_{\mathrm{F}}\) & Feedback Resistor \\
11 & SJ & Summing Junction \\
12 & AGND & Analog Ground \\
13 & \(\mathrm{I}_{\text {OUT }}\) & Current Output \\
14 & MSB ADJ & MSB Adjustment Terminal \\
15 & TRIM & MSB Trimming Potentiometer Terminal \\
16 & \(\mathrm{~V}_{\mathrm{S}}\) & Analog Positive Power Supply \\
\hline
\end{tabular}

ORDERING GUIDE
\begin{tabular}{l|l|l}
\hline Model & THD @ FS & Package Option \({ }^{\star}\) \\
\hline AD1860N & \(0.008 \%\) & \(\mathrm{~N}-16\) \\
AD1860R & \(0.008 \%\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD1860N-J & \(0.004 \%\) & \(\mathrm{~N}-16\) \\
AD1860R-J & \(0.004 \%\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD1860N-K & \(0.0025 \%\) & \(\mathrm{~N}-16\) \\
AD1860R-K & \(0.0025 \%\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
\hline
\end{tabular}
\({ }^{\star} \mathrm{N}=\) Plastic DIP; R = Small Outline IC (Surface Mount Package). For outline information see Package Information section.

\title{
Definition of Specifications-AD1860
}

\section*{TOTAL HARMONIC DISTORTION + NOISE}

Total Harmonic Distortion plus Noise (THD + N) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (\%).
\(\mathrm{THD}+\mathrm{N}\) is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD +N should be specified for both large and small signal amplitudes.

\section*{SETTLING TIME}

Settling Time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. It is a primary measure of dynamic performance.

\section*{DYNAMIC RANGE}

Dynamic Range is the specification that indicates the ratio of the smallest signal the converter can resolve to the largest signal it is able to produce. As a ratio, it is usually expressed in decibels (dBs). The theoretical dynamic range of an n -bit converter is \((6 \times \mathrm{n}) \mathrm{dB}\). In the case of the 18 -bit AD1860, that is 108 dB . The actual dynamic range of a converter is less than the theoretical value due to limitations imposed by noise and other errors.

\section*{MIDSCALE ERROR}

Midscale Error, or bipolar zero error, is the deviation of the actual analog output from the ideal output ( 0 V ) when the 2 s complement input code representing half scale is loaded in the input register.

\section*{DIFFERENTIAL LINEARITY ERROR}

Differential Linearity Error is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

\section*{MONOTONICITY}

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

\section*{SIGNAL-TO-NOISE RATIO}

The Signal-to-Noise Ratio is defined as the ratio of the amplitude of the output with a full-scale output present to the amplitude of the output when no signal is present. This is measured with a standard A-Weight filter.


\section*{FUNCTIONAL DESCRIPTION}

The AD1860 is a complete monolithic 18 -bit PCM Audio DAC. No additional external components are required for operation. As shown in the block diagram, each chip contains a voltage reference, an output amplifier, an 18 -bit DAC, an 18-bit input latch and an 18 -bit serial to parallel input register.
The voltage reference consists of a bandgap circuit and buffer amplifier. This combination of elements produces a reference voltage that is unaffected by changes in temperature and age. The DAC output voltage, which is derived from the reference voltage, is also unaffected by these environmental changes.

The output amplifier uses both MOS and bipolar devices to produce low offset, high slew rate and optimum settling time. When combined with the on chip feedback resistor, the output op amp converts the output current of the AD1860 to a voltage output.
The 18 -bit \(\mathrm{D} / \mathrm{A}\) converter uses a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser trimming of these resistors further reduces linearity error resulting in low output distortion.

The input register and serial to parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. This contributes to the overall low power dissipation of the AD1860.

\section*{AD1860 - Analog Circuit Considerations}

\section*{GROUNDING RECOMMENDATIONS}

The AD1860 has two ground pins, designated Analog and Digital ground. The analog ground pin is the "high quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.
The digital ground pin returns ground current from the digital logic portions of the AD1860 circuitry. This pin should be connected to the digital common point in the system.
As illustrated in Figure 1, the analog and digital grounds should be connected together at one point in the system.


Figure 1. Recommended Circuit Schematic

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1860 has four power supply input pins. \(\pm \mathrm{V}_{\text {S }}\) provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies are designed to operate from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\).
The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies operate the digital portions of the chip including the input shift register and the input latching circuitry. The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies are also designed to be operated from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) subject only to the limitation that \(-\mathrm{V}_{\mathrm{L}}\) may not be more negative than \(-V_{S}\).
Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as the common points. The logic supplies, \(\pm \mathrm{V}_{\mathrm{L}}\), should be decoupled to digital common; and the analog supplies, \(\pm \mathrm{V}_{\mathrm{S}}\), should be decoupled to analog common.
The use of four separate power supplies will reduce feedthrough from the digital portion of the system to the linear portion of the system, thus contributing to good performance. However,
four separate voltage supplies are not necessary for good circuit. performance. For example, Figure 2 illustrates a system where only a single positive and a single negative supply are available.


Figure 2. Typical Power Supply Sensitivity
Given that these two supplies are within the range of \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\), they may be used to power the AD1860. In this case, the positive logic and positive analog supplies may both be connected to the single positive supply. The negative logic and negative analog supplies may both be connected to the single negative supply. Performance would benefit from a measure of isolation between the supplies introduced by using simple low pass filters in the individual power supply leads.
As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than \(1 \%\) ripple be incorporated into the design of any system using these devices.

\section*{TOTAL HARMONIC DISTORTION + NOISE}

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.
By combining noise measurement with THD measurement, a THD +N specification is produced. This specification measures all undesirable signal produced by the DAC, including harmonic products of the test tone as well as noise.
Analog Devices tests and grades all AD1860s on the basis of THD +N performance. A block diagram of the test setup is shown in Figure 3. In this test setup, a digital data stream representing a \(0 \mathrm{~dB},-20 \mathrm{~dB}\) or -60 dB sinewave is sent to the device under test. The frequency of this waveform in 990.5 Hz .


Figure 3. Block Diagram of DistortionTest Circuit

Input data is sent to the AD 1860 at a \(4 \times \mathrm{F}_{\mathrm{S}}\) rate \((176.4 \mathrm{kHz})\). The AD1860 under test produces an output signal with its onboard op amp. The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sinewave. A 4096 point FFT is performed on the results of the test. Based on the harmonics of the fundamental 990.5 Hz test tone and the noise components, the total harmonic distortion + noise of the device is calculated. Neither a deglitcher nor an MSB trim is used during this test.


Figure 4. Typical THD vs Frequency

The circuit design, layout and manufacturing techniques employed in the production of the AD1860 result in excellent THD performance. Figure 4 shows the typical unadjusted THD performance of the AD1860 for various amplitudes and frequencies of output signals. As can be seen, the AD1860 offers excellent performance, even at low amplitudes.

\section*{OPTIONAL MSB ADJUSTMENT}

Use of an optional adjust circuitry allows residual differential linearity error around midscale to be eliminated. This error is especially important when low amplitude signals are being reproduced. In those cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases, thereby increasing THD.
Therefore, for best performance at low output levels, the optional MSB adjust circuitry shown in Figure 5 may be used to improve performance.


Figure 5. Optional THD Adjust Circuit


Figure 6. Signal Requirements for AD1860

\section*{DIGITAL CIRCUIT CONSIDERATIONS \\ Input Data}

Data is transmitted to the AD1860 in a bit stream composed of 18 -bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 18th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 6 illustrates the general signal requirements for data transfer for the AD1860.

\section*{Timing}

Figure 7 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1860 are both TTL and 5V CMOS compatible, independent of the power supplies used. The input requirements illustrated in Figures 6 and 7 are compatible with the data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1860 input clock can run at a 12.5 MHz rate. This clock rate will allow data transfer rates for \(2 \times, 4 \times\) or \(8 \times\) oversampling reconstruction. The application section of this datasheet contains additional guides for using the AD1860 with various DSP filter chips available from Sony, NPC and Yamaha.


Figure 7. Timing Relationships of Input Signals

\section*{APPLICATIONS OF THE AD1860 PCM AUDIO DAC}

The AD1860 is a versatile digital-to-analog converter designed for applications in consumer digital audio equipment. Portable, car and home compact disc player, digital audio amplifier and DAT schemes can all use the AD1860. Various circuit architectures are popular in these systems. They include stereo playback sections featuring one DAC per system, one DAC per audio
channel (left/right) or multiple DACs per channel. Furthermore, these architectures use different output reconstruction rates to accomplish these functions including reproduction at the sample rate \(F_{S}(1 \times)\), at twice the sample rate \(\left(2 \times F_{S}\right)\), at four times the sample rate \(\left(4 \times F_{S}\right)\) and even at eight times the sample rate \(\left(8 \times \mathrm{F}_{\mathrm{S}}\right) . \mathrm{F}_{\mathrm{S}}\) is 44.1 kHz for CD and 48 kHz for DAT applications.


Figure 8. AD1860 in a One DAC per System Architecture

\section*{One DAC per System}

Figure 8 shows a circuit using one AD1860 per system to reproduce both channels of a typical first generation stereo digital audio system. The input data is fed to the AD1860 in a format which alternates between left channel data and right channel data. The output of the AD1860 is switched between the left channel and right channel output sample/hold amplifiers (SHAs). The SHAs demultiplex and deglitch the output of the AD1860. The timing diagram for the control signals for this circuit are shown in Figure 9.

However, when only two SHAs are used, the actual system performance is limited by the phase delay introduced by the demultiplexed format. This undesirable phase delay is caused by the fact that the data words presented to the inputs of the DAC represent samples taken at precisely the same point in time. But


Figure 9. Control Signals for One DAC Circuit
when reconstructed and demultiplexed by a single DAC, these same outputs occur at slightly different times.
By incorporating a noninverting SHA into the circuit, the phase delay can be eliminated. In Figure 8, the optional SHA ensures that the left channel output appears at the same time as the right channel output. This minor change to the circuit eliminates the artificially induced phase delay by restoring simultaneous outputs.
Following the outputs of the SHAs are low pass filters. These filters are required in any sampled data system to remove unwanted aliased components introduced by the sample and reconstruction operations.

\section*{One DAC per Channel}

A second approach used to eliminate phase delay between left and right channels employs one DAC per channel. In this architecture, the input data bitstream for each channel is transmitted and then latched into the input register of each DAC. This "second generation" approach is illustrated in Figure 10. A standard implementation of a low pass filter is shown at the output of each DAC. An optional sample/hold amplifier could be connected between the DACs and the LPFs to deglitch the outputs. This is not required, however, to achieve the specified performance.

\section*{Two DACs per Channel}

Another architecture uses two DACs per channel. In this scheme each DAC reproduces one half of the output waveform. The advantage obtained with this structure is that midscale differential linearity error no longer affects the zero crossing points of the waveforms. Its effects are shifted to the points where the output waveform crosses \(1 / 2 \pm 1 / 4\) full scale. The result is that THD performance for low amplitude signals is greatly improved.


Figure 10. One DAC per Channel Architecture with LPF

\section*{DIGITAL FILTERING AND OVERSAMPLING}

Oversampling is a term which refers to playback techniques in which the reconstruction frequency used is an integral (2 or more) multiple of the original quantized data rate. For example, in compact disc stereo digital audio playback units, the original quantized data sample rate is 44.1 kHz . Popular oversampling rates are \(2 \times\) or \(4 \times \mathrm{F}_{\mathrm{S}}\), yielding reconstruction rates of 88.2 and 176.4 kHz , respectively.

Oversampling is used to ease the performance constraints of the low pass filters which follow the reconstruction DAC. In any signal reconstructed from sampled data, unwanted frequency components are introduced in the output spectrum; these components are centered at the reconstruction frequency. When a 44.1 kHz reconstruction frequency is used, the actual frequency band of interest is 20 Hz to 20 kHz , and the band of unwanted "image" frequency components extends from 44.1 kHz to approximately 24 kHz . These unwanted components must be removed with a low-pass filter of very high order. First generation digital audio systems often used low-pass filters of 9,11 and even 13 poles. Linear implementations of these filters are expensive, difficult to manufacture and can produce distortion due to varying group delay characteristics.
When a \(2 \times\) reconstruction frequency \((88.2 \mathrm{kHz})\) is used, the lowest frequency components now extend down to approximately

68 kHz . A \(4 \times\) rate \((176.4 \mathrm{kHz})\) has unwanted components extending down to approximately 156 kHz . The filter response needed to remove these frequency components can now be less steep. This means that a lower order filter may be used resulting in less distortion at lower cost. Linear filters with 3 or 5 poles, as shown in Figure 10, are adequate to do the job and are quite common in digital audio products employing oversampling techniques.
Oversampling techniques require the serial input data stream to run at the same integral multiple of the original data rate. So, while the constraints on the output low-pass filter are eased, the constraints on the serial digital input port and the settling time of the output stage are not.
The actual oversampling operation takes place in the digital filter chip (DSP) which is located "upstream" from the DAC. The digital filter accepts data from the media and adds the additional reconstruction points according to the algorithm and coefficients stored in the filter chip. Since the digital filters actually interpolate these additional reconstruction points, they have earned the name "interpolation filters".
The AD1860 is compatible with popular digital filter chips used in digital audio products such as the Sony CXD1088, the Yamaha YM3434 and the NPC SM5813.

Figure 11 illustrates the combination of a second generation digital filter chip, the Sony CXD1088, and the AD1860 audio

DAC. The digital filter chip provides 18 -bit data words to the DACs at \(4 \times F_{S}\). Very high performance can be achieved.




Figure 11. \(4 \times F_{S}\) with the CXD10880

\section*{AD1860}

Figure 12 illustrates the combination of a Yamaha YM3434 digital filter chip and two AD1860 audio DACs. This combination of components results in \(8 \times \mathrm{F}_{\mathrm{S}}\) oversampling reconstruction rates. This rate allows the use of lower order output low pass filters than would be required with lower oversampling rates, without sacrificing performance. In this high performance CD player application, the DAC input data is simultaneously transmitted to the input registers of the DACs through dedicated left
and right channel output pins on the YM3434. This implementation does not require any external components to achieve the full 108 dB dynamic range afforded by the 18 -bit AD1860 audio DAC. As before, optional sample/hold signals are provided.
Figure 13 shows the schematic for \(8 \times F_{S}\) when two AD1860s are used with an NPC SM5813AP/APT digital filter chip. As can be seen, this application is very similar to the one shown in Figure 12. See Figure 10 for an example of a typical LPF.


Figure 12. YM3434 and AD1860 Achieve \(8 \times F_{S}\)


Figure 13. SM5813AP/APT and AD1860 Achieve \(8 \times F_{S}\)

Ultralow Noise 20-Bit Audio DAC

\section*{FEATURES}

119 dB Signal-to-Noise Ratio
102 dB D-Range Performance
\(\pm 1 \mathrm{~dB}\) Gain Linearity
\(\pm 1 \mathrm{~mA}\) Output Current
16-Pin DIP Package
0.0012\% THD + N

\section*{APPLICATIONS}

High-Performance Compact Disc Players
Digital Audio Amplifiers
Synthesizer Keyboards
Digital Mixing Consoles
High-Resolution Signal Processing

\section*{PRODUCT DESCRIPTION}

The AD1862 is a monolithic 20-bit digital audio DAC. Each device provides a 20 -bit DAC, 20 -bit serial-to-parallel input register and voltage reference. The digital portion of the AD1862 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1862 is fabricated with bipolar and MOS devices as well as thin-film resistors.

New design, layout and packaging techniques all combine to produce extremely high-performance audio playback. The design of the AD1862 incorporates a digital offset circuit which improves low-level distortion performance. Low-stress packaging techniques are used to minimize stress-induced parametric shifts. Stress-sensitive circuit elements are located in die areas which are least affected by packaging stress. Laser-trimming of initial linearity error affords extremely low total harmonic distortion. Output glitch is also small, contributing to the overall high level of performance.
The noise performance of the AD1862 is excellent. When used with the recommended two external noise-reduction capacitors, it achieves 119 dB signal-to-noise ratio.
The serial input port consists of the clock, data and latch enable pins. A serial 20-bit, 2 s complement data word is clocked into the DAC, MSB first, by the external data clock. A latch-enable signal transfers the input word from the internal serial input

FUNCTIONAL BLOCK DIAGRAM

register to the DAC input register. The data clock can function at 17 MHz , allowing \(16 \times \mathrm{F}_{\mathrm{s}}\) operation. The serial input port is compatible with second-generation digital filter chips for consumer audio products such as the NPC SM5813 and SM5818.

The AD1862 operates with \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) supplies for the digital power supplies and \(\pm 12 \mathrm{~V}\) supplies for the analog supplies. The digital and analog supplies can be separated for reduced digital crosstalk. Separate analog and digital common pins are also provided. The AD1862 typically dissipates less than 300 mW .

The AD1862 is packaged in a 16 -pin plastic DIP. The operating range is guaranteed to be \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{PRODUCT HIGHLIGHTS}
1. 119 dB signal-to-noise ratio (typical)
2. 102 dB D-Range performance (minimum)
3. \(\pm 1 \mathrm{~dB}\) gain linearity @ -90 dB amplitude
4. 20-bit resolution provides 120 dB of dynamic range
5. \(16 \times \mathrm{F}_{\mathrm{S}}\) operation
6. \(0.0012 \% \mathrm{THD}+\mathrm{N} @ 0 \mathrm{~dB}\) signal amplitude (typical)
7. Space saving 16 -pin DIP package
8. \(\pm 1 \mathrm{~mA}\) output current

\footnotetext{
*Protected by U.S. Patents Numbers: 4,349,811; 4,857,862; 4,855,618;
3,961,326; 4,141,004; 4,902,959.
}
\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Units \\
\hline RESOLUTION & 20 & & & Bits \\
\hline \[
\begin{gathered}
\hline \text { DIGITAL INPUTS } \mathrm{V}_{\mathrm{IH}} \\
\mathrm{~V}_{\mathrm{IL}} \\
\\
\mathrm{I}_{\mathrm{IH}} @ \mathrm{~V}_{\mathrm{IH}}=4.0 \mathrm{~V} \\
\\
\mathrm{I}_{\mathrm{IL}} @ \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}
\end{gathered}
\]
Maximum Clock Input Frequency & \[
2.0
\]
\[
17
\] & \[
\begin{aligned}
& 4.0 \\
& 0.4
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mu \mathrm{~A} \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { ACCURACY } \\
& \text { Gain Error } \\
& \text { Midscale Output Error }
\end{aligned}
\] & & \(\pm 2\) & \[
\begin{aligned}
& \pm 2 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline  & 102 & \[
\begin{aligned}
& -98(0.0012) \\
& -94(0.0019) \\
& -84(0.0063) \\
& -45(0.56)
\end{aligned}
\] & \[
\begin{aligned}
& -96(0.0016) \\
& -92(0.0025) \\
& -80(0.01) \\
& -42(0.8)
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{dB}(\%) \\
& \mathrm{dB}(\%) \\
& \mathrm{dB}(\%) \\
& \mathrm{dB}(\%) \\
& \mathrm{dB}
\end{aligned}
\] \\
\hline \(\begin{array}{cc}\text { SIGNAL-TO-NOISE RATIO }^{2}(\text { EIAJ })^{1} \\ \text { A-Weight Filter } & \text { AD1862N-J } \\ & \text { AD1862N }\end{array}\) & \[
\begin{aligned}
& 113 \\
& 110
\end{aligned}
\] & \[
\begin{aligned}
& 119 \\
& 119
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline GAIN LINEARITY & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
OUTPUT CURRENT \\
Bipolar Range \\
Tolerance \\
Output Impedance ( \(\pm 30 \%\) ) \\
Settling Time
\end{tabular} & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 \\
& 2.1 \\
& 350
\end{aligned}
\] & \(\pm 2\) & \begin{tabular}{l}
mA \\
\% \\
\(\mathrm{k} \Omega\) \\
ns
\end{tabular} \\
\hline \begin{tabular}{l}
FEEDBACK RESISTOR \\
Value \\
Tolerance
\end{tabular} & & \[
\begin{aligned}
& 3 \\
& \pm 1
\end{aligned}
\] & \(\pm 2\) & \[
\begin{aligned}
& \mathrm{k} \Omega \\
& \%
\end{aligned}
\] \\
\hline ```
POWER SUPPLY
    Voltage \(\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{L}}\)
    Voltage \(V_{S}\) and \(-V_{S}\)
    Current \(+\mathrm{I}, \mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, 17 \mathrm{MHz}\) Clock
        \(-\mathrm{I},-\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{S}}=-12 \mathrm{~V}, 17 \mathrm{MHz}\) Clock
``` & \[
\begin{aligned}
& 4.75 \\
& 10.8
\end{aligned}
\] & \[
\begin{aligned}
& \mathbf{1 2 . 0} \\
& \mathbf{1 2 . 0} \\
& 11 \\
& 13
\end{aligned}
\] & \[
\begin{aligned}
& 13.2 \\
& 13.2 \\
& 15 \\
& 16
\end{aligned}
\] & \[
\begin{aligned}
& \pm \mathrm{V} \\
& \pm \mathrm{V} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER DISSIPATION \\
\(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V},-\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{S}}=-12 \mathrm{~V}, 17 \mathrm{MHz}\) Clock
\end{tabular} & & 288 & 372 & mW \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -60
\end{aligned}
\] & +25 & \[
\begin{aligned}
& +70 \\
& +100
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Test Method complies with EIAJ Standard CP-307.
\({ }^{2}\) The signal-to-noise measurement includes noise contributed by the SE5534A op amp used in the test fixture but does not include the noise contributed by the low pass filter used in the test fixture.
Specifications in boldface are tested on all production units at final electrical test.
Specifications subject to change without notice.


Figure 1. \(T H D+N\) vs. Frequency


Figure 3. Broadband Noise ( 20 kHz Bandwidth, Midscale)


Figure 5. \(T H D+N\) vs. Temperature ( 1 kHz )


Figure 2. Noise Density


Figure 4. Gain Linearity


Figure 6. Midscale Differential Linearity

ABSOLUTE MAXIMUM RATINGS*
V \(_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . . 0 to +13.2 V
\(-V_{L}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . . \(-V_{S}\) to 0 V
\(\mathrm{V}_{\mathrm{S}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . . 0 to +13.2 V
\(-V_{\text {S }}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . -13.2 to 0 V
AGND to DGND . . . . . . . . . . . . . . . . . . . -0.3 to +0.3 V
Digital Inputs to DGND . . . . . . . . . . . . . . . . . . -0.3 to \(\mathrm{V}_{\mathrm{L}}\)
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\), 10 sec
Storage Temperature . . . . . . . . . . . . . . . . \(-60^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\)

NOTE
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


PIN CONFIGURATION


PIN DESIGNATIONS
\begin{tabular}{|c|c|c|}
\hline Pin & Function & Description \\
\hline 1 & \(-\mathrm{V}_{\mathrm{S}}\) & Bias Capacitor \\
\hline 2 & \(-\mathrm{V}_{\mathbf{S}}\) & Analog Negative Supply \\
\hline 3 & TRIM & Trim Pot Connection \\
\hline 4 & \(+\mathrm{V}_{\mathrm{L}}\) & Positive Logic Supply \\
\hline 5 & CLK & External Clock Input \\
\hline 6 & LE & Latch Enable Input \\
\hline 7 & D & Data Input \\
\hline 8 & \(-\mathrm{V}_{\mathrm{L}}\) & Negative Logic Supply \\
\hline 9 & DGND & Digital Ground \\
\hline 10 & \(\mathrm{R}_{\mathrm{F}}\) & Feedback Resistor \\
\hline 11 & \(\mathrm{I}_{\text {OUT }}\) & Output Current \\
\hline 12 & AGND & Analog Ground \\
\hline 13 & \(\mathrm{NR}_{1}\) & Reference Capacitor \\
\hline 14 & ADJ & Midscale Adjust \\
\hline 15 & \(\mathrm{NR}_{2}\) & Bias Capacitor \\
\hline 16 & \(+\mathrm{V}_{\text {S }}\) & Positive Analog Supply \\
\hline
\end{tabular}

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline & \begin{tabular}{l} 
Operating \\
Temperature \\
Range
\end{tabular} & THD+N @ FS & SNR & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
Model & AD1862N & \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(-92 \mathrm{~dB}, 0.0025 \%\) & 110 dB \\
AD1862N-J & \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(-96 \mathrm{~dB}, 0.0016 \%\) & 113 dB & \(\mathrm{~N}-16\) \\
\hline
\end{tabular}
\({ }^{\star} \mathrm{N}=\) Plastic DIP. For outline information see Package Information section.

\section*{TOTAL HARMONIC DISTORTION + NOISE}

Total Harmonic Distortion plus Noise (THD +N ) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (\%) or decibels (dB).

\section*{D-RANGE DISTORTION}

D-Range Distortion is the ratio of the signal amplitude to the distortion plus noise at -60 dB . In this case, an A-Weight filter is used. The value specified for D-Range performance is the ratio measured plus 60 dB .

\section*{SETTLING TIME}

Settling Time is the time required for the output to reach and remain within \(\pm 1 / 2\) LSB about its final value, measured from the digital input transition. It is a primary measure of dynamic performance and is usually expressed in nanoseconds (ns).

\section*{SIGNAL-TO-NOISE RATIO}

The Signai-to-Noise Ratio is defined as the ratio of the amplitude of the output with full-scale present to the amplitude of the output when no signal is present. It is expressed in decibels (dB) and measured using an A-Weight filter.

\section*{GAIN LINEARITY}

Gain Linearity is a measure of the deviation of the actual output amplitude from the ideal output amplitude. It is determined by measuring the amplitude of the output signal as the amplitude of that output signal is digitally reduced to a low level. A perfect D/A converter exhibits no difference between the ideal and actual amplitudes. Gain linearity is expressed in decibels (dB).

\section*{MIDSCALE ERROR}

Midscale Error, or bipolar zero error, is the deviation of the actual analog output from the ideal output when the 2 s complement input code representing midscale is loaded in the input register. The AD1862 is a current output D/A converter. Therefore, this error is expressed in \(\mu \mathrm{A}\).


\section*{FUNCTIONAL DESCRIPTION}

The AD1862 is a high performance, monolithic 20-bit audio DAC. Each device includes a voltage reference, a 20 -bit DAC, 20 -bit input latch and a 20 -bit serial-to-parallel input register. A special digital offset circuit, combined with segmentation circuitry, produces excellent THD +N and D -range performance.
Extensive noise-reduction features are utilized to make the noise performance of the AD1862 as high as possible. For example, the voltage reference circuit is a low-noise, 9 volt bandgap cell. This cell supplies the reference voltage to the bipolar offset circuit and the DAC. An external noise-reduction capacitor is connected to NR1 to form a low-pass filter network.
Additional noise-reduction techniques are used in the control amplifier of the DAC. By connecting an external noise-reduction capacitor to NR2 output noise contributions from the control portion of the DAC are similarly reduced. The noise-reduction efforts result in a signal-to-noise ratio of 119 dB .
The design of the AD1862 uses a combination of segmented decoder, R-2R topology and digital offset to produce low distortion at all signal amplitudes. The digital offset technique shifts the midscale output voltage ( 0 V ) away from the MSB transition of the device. Therefore, small amplitude signals are not affected by an MSB change. An extra DAC cell is included to avoid clipping the output at full scale.
The DAC supplies a \(\pm 1 \mathrm{~mA}\) output current to an external I-to-V converter. An on-board \(3 \mathrm{k} \Omega\) feedback resistor is also supplied. Both the output current and feedback resistor are laser-trimmed to \(\pm 2 \%\) tolerance, simplifying the selection of external filter and/or deemphasis network components. The input register and serial-to-parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. Internal TTL-to-CMOS converters are used to insure TTL and 5 V CMOS compatibility.

\section*{Analog Circuit Considerations}

\section*{GROUNDING RECOMMENDATIONS}

The AD1862 has two ground pins, designated analog ground (AGND) and digital ground (DGND). The analog ground pin is the "high-quality" ground reference for the device. The analog ground pin should be connected to the analog common point in the system. The reference bypass capacitor, the noninverting terminal of the current-to-voltage conversion op amp, and any output loads should be connected to this point. The digital ground pin returns ground current from the digital logic portions of the AD1862 circuitry. This pin should be connected to the digital common point in the system.
As illustrated in Figure 7, AGND and DGND should be connected together at one point in the system.


Figure 7. Grounding and Bypassing Recommendations

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1862 has four power supply input pins. \(\pm \mathrm{V}_{\mathrm{S}}\) provide the supply voltages which operate the linear portions of the DAC including the voltage reference and control amplifier. The \(\pm V_{S}\) supplies are designed to operate with \(\pm 12\) volts.
The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies operate the digital portions of the chip including the input shift register, the input latching circuitry and the TTL-to-CMOS level shifters. The \(\pm \mathrm{V}_{\mathrm{L}}\) supplies are designed to be operated from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) supplies subject only to the limitation that \(-\mathrm{V}_{\mathrm{L}}\) may not be more negative than \(-\mathrm{V}_{\mathrm{S}}\).
Decoupling capacitors should be used on all power supply input pins. Good engineering practice suggests that these capacitors be placed as close as possible to the package pins and the common points. The logic supplies, \(\pm \mathrm{V}_{\mathrm{L}}\), should be decoupled to DGND and the analog supplies, \(\pm \mathrm{V}_{\mathrm{s}}\), should be decoupled to AGND.

\section*{EXTERNAL NOISE REDUCTION COMPONENTS}

Two external capacitors are required to achieve low-noise operation. Their correct connection is illustrated in Figure 8. Capacitor Cl is connected between the pin labeled NR1 and analog common. C 1 forms a low-pass filter element which reduces noise contributed by the voltage reference circuitry. The proper choice for this capacitor is a tantalum type with value of \(10 \mu \mathrm{~F}\) or more. This capacitor should be connected to the package pins as closely as possible. This will minimize the effects of parasitic inductance of the leads and connections circuit connections.


NOTE:
PIN 1 IS "HIGH QUALITY" RETURN FOR BIAS CAP.

Figure 8. Noise Reduction Capacitors
Capacitor C2 is connected between the pin labeled NR2 and the negative analog supply, \(-\mathrm{V}_{\mathrm{s}}\). This capacitor reduces the portion of output noise contributed by the control amplifier circuitry. C 2 should be chosen to be a tantalum capacitor with a value of about \(1 \mu \mathrm{~F}\). Again, the connections between the AD1862 and C 2 should be made as short as possible.
The recommended values for C 1 and C 2 are \(10 \mu \mathrm{~F}\) and \(1 \mu \mathrm{~F}\), respectively. The ratio between C 1 and C 2 should be approximately 10. Additional noise reduction can be gained by choosing slightly higher values for C 1 and C 2 such as \(22 \mu \mathrm{~F}\) and \(2.2 \mu \mathrm{~F}\). Figure 2 illustrates the noise performance of the AD1862 with \(10 \mu \mathrm{~F}\) and \(1 \mu \mathrm{~F}\).

\section*{EXTERNAL AMPLIFIER CONNECTIONS}

The AD1862 is a current-output D/A converter. Therefore, an external amplifier, in combination with the on-board feedback resistor, is required to derive an output voltage. Figure 9 illustrates the proper connections for an external operational amplifier. The output of the AD1862 is intended to drive the summing junction of an external current-to-voltage conversion op amp. Therefore, the voltage on the output current pin of the AD1862 should be approximately the same as that on the AGND pin of the device.

The on-board \(3 \mathrm{k} \Omega\) feedback resistor and the \(\pm 1 \mathrm{~mA}\) output current typically have \(\pm 1 \%\) tolerance or less. This makes the choice of external components very simple and eliminates additional trimming. For example, if a user wishes to derive an output voltage higher than the \(\pm 3 \mathrm{~V}\) swing offered by the output current and feedback resistor combination, all that is required is to combine a standard value resistor with the feedback resistor to achieve the appropriate output voltage swing. This technique can be extended to include the choice of elements in the deemphasis network, etc.

\section*{TOTAL HARMONIC DISTORTION + NOISE}

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.
By combining noise measurement with the THD measurement, a THD +N specification is realized. This specification indicates all of the undesirable signal produced by the DAC, including harmonic products of the test tone as well as noise.
Analog Devices tests all AD1862s on the basis of THD+N performance. In this test procedure, a digital data stream representing a \(0 \mathrm{~dB},-20 \mathrm{~dB}\) or -60 dB sine wave is sent to the device under test. The frequency of the waveform is 990.5 Hz . Input data is sent to the AD1862 at an \(8 \times \mathrm{F}_{\mathrm{S}}\) rate \((352.8 \mathrm{kHz})\). The AD1862 under test produces an output current which is converted to an output voltage by an external amplifier. Figure 10 illustrates the recommended test circuit. Deglitchers and trims are not used during this test procedure. The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sine wave. A 4096 point FFT is performed on the test data.


Based upon the harmonics of the fundamental 990.5 Hz test tone, and the noise components in the audio band, the total harmonic distortion + noise of the device is calculated. The AD1862 is available in two performance grades. The AD1862N produces a maximum of \(0.0025 \%\) THD +N at 0 dB signal levels. The higher performance AD1862N-J produces a maximum of \(0.0016 \%\) THD +N at 0 dB signal levels.

\section*{SIGNAL-TO-NOISE RATIO}

The Signal-to-Noise Ratio (SNR) of the AD1862 is tested in the following manner. The amplitude of a 0 dB signal is measured. The device under test is then set to midscale output voltage ( 0 volts). The amplitude of all noise present to 30 kHz is measured. The SNR is the ratio of these two measurements. The SNR figure for the AD1862 includes the output noise contributed by the NE5534 op amp used in the test fixture but does not include the noise contributed by the low-pass filter used in the test fixture.

The AD1862N has a minimum SNR of 110 dB . The higher performance \(\mathrm{AD} 1862 \mathrm{~N}-\mathrm{J}\) has a minimum SNR of 113 dB .


Figure 10. Recommended Test Circuit

\section*{Testing the AD1862}

\section*{OPTIONAL TRIM ADJUSTMENT}

The AD1862 includes an external midscale adjust feature. Should an application require improved distortion performance under small and very small signal amplitudes ( -60 dB and lower), an adjustment is possible. Two resistors and one potentiometer form the adjustment network. Figure 11 illustrates the correct configuration of the external components. Analog Devices recommends that this adjustment be performed with -60 dB signal amplitudes or lower. Minor performance improvement is achieved with larger signal amplitudes such as -20 dB . Almost no improvement is possible when this adjustment is performed with 0 dB signal amplitudes.


Figure 11. External Midscale Adjust

\section*{DIGITAL CIRCUIT CONSIDERATIONS}

\section*{INPUT DATA}

Data is transmitted to the AD1862 in a bit stream composed of 20 -bit words with a serial, 2 s complement, MSB first format. Three signals must be present to achieve proper operation. They are the data, clock and latch enable signals. Input data bits are
clocked into the input register on the rising edge of the clock signal (CLK). The LSB is clocked in on the 20th clock pulse. When all data bits are loaded, a low going latch enable (LE) pulse updates the DAC input. Figure 12a illustrates the general signal requirements for data transfer for the AD1862.


Figure 12a. Input Data

\section*{TIMING}

Figure 12b illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished successfully. The input pins of the AD1862 are both TTL and 5 V CMOS compatible, independent of the power supplies used in the application. The input requirements illustrated in Fig-
ure 12 b are compatible with the data outputs provided by popular digital interpolation filter chips used in digital audio playback systems. The AD1862 input clock will run at 17 MHz allowing data to be transferred at a rate of \(16 \times \mathrm{F}_{\mathrm{s}}\). Of course, it will also function at slower rates such as \(2 \times, 4 \times\) or \(8 \times \mathrm{F}_{\mathrm{s}}\).


Figure 12b. Timing Requirements

The AD1862 is an extremely high performance DAC designed for high-end consumer and professional digital audio applications. Compact disc players, digital preamplifiers, digital musical instruments and sound processors benefit from the extended dynamic range, low THD+Noise and high signal-to-noise ratio. For the first time, the D/A converter is no longer the basic limitation in the performance of a CD player.
The performance of professional audio gear, such as mixing consoles, digital tape recorders and multivoice synthesizers can utilize the wide dynamic range and signal-to-noise ratio to achieve greater performance. And, the AD1862's space saving 16-pin package contributes to compact system design. This permits a system designer to incorporate more voices in multivoice synthesizers, more tracks in multitrack tape recorders and more channels in multichannel mixing consoles.

Furthermore, high-resolution signal processing and waveform generation applications are equally well served by the AD1862.

\section*{HIGH PERFORMANCE CD PLAYER}

Figure 13 illustrates the application of AD1862s in a high performance CD player. Two AD1862s are used, one for the left channel and one for the right channel. The CXD11XX chip decodes the digital data coming from the read electronics and sends it to the SM5813. Input data is sent to each AD1862 by the SM5813 digital interpolating filter. This device operates at 8 times oversampling. The NE5534 op amps are chosen for current-to-voltage converters due to their low distortion and low noise. The output filters are 5 -pole designs. For the purpose of clarity, all bypass capacitors have been omitted from the schematic.


Figure 13. High Performance 20 -Bit \(8 \times\) Oversampling CD Player Application

\section*{AD1862}

\section*{HIGH-RESOLUTION SIGNAL PROCESSING}

Figure 14 illustrates the AD1862 combined with the DSP56000. In high-resolution applications, the combination of the 24 -bit architecture of the DSP56000 and the low noise and high resolution of the AD1862 can produce a high-resolution, low-noise system.
As shown in Figure 14, the clock signal supplied by the DSP processor must be inverted to be compatible with the input of the AD1862. The exact architecture of the output low-pass filter
depends on the sample rate of the output data. In general, the higher the oversampling rate, the fewer number of filter poles are required to prevent aliasing.
The 20-bit resolution is particularly suitable for professional audio, mixing or equalization equipment. Its resolution allows 24 dB of equalization to be performed on 16-bit input words without signal truncation. Furthermore, up to sixteen 16 -bit input words can be mixed and output directly to the AD1862. In this case, no loss of signal information would be encountered.


Figure 14. DSP56001 and AD1862 Produces High Resolution Signal Processing System
\(\square\)

\section*{FEATURES}

Dual Serial Input, Voltage Output DACs
No External Components Required
Operates at \(8 \times\) Oversampling per Channel
\(\pm 5\) Volt to \(\pm 12\) Volt Operation
Cophased Outputs
115 dB Channel Separation
\(\pm 0.3 \%\) Interchannel Gain Matching
0.0017\% THD+N

\section*{APPLICATIONS}

\author{
Multichannel Audio Applications: Compact Disc Players Multi-Voice Keyboard Instruments \\ DAT Players and Recorders \\ Digital Mixing Consoles \\ Multimedia Workstations
}

\section*{PRODUCT DESCRIPTION}

The AD1864 is a complete dual 18-bit DAC offering excellent \(\mathrm{THD}+\mathrm{N}\), while requiring no external components. Two complete signal channels are included. This results in cophased voltage or current output signals and eliminates the need for output demultiplexing circuitry. The monolithic AD1864 chip includes CMOS logic elements, bipolar and MOS linear elements and laser-trimmed thin-film resistor elements, all fabricated on Ana\(\log\) Devices BiMOS II process.
The DACs on the AD1864 chip employ a partially-segmented architecture. The first four MSBs of each DAC are segmented into 15 elements. The 14 LSBs are produced using standard R-2R techniques. Segment and R-2R resistors are laser-trimmed to provide extremely low total harmonic distortion. This architecture minimizes errors at major code transitions resulting in low output glitch and eliminating the need for an external deglitcher. When used in the current output mode, the AD1864 provides two cophased \(\pm 1 \mathrm{~mA}\) output signals.
Each channel is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing \(\pm 3 \mathrm{~V}\) signals at load currents up to 8 mA . Each output amplifier is short-circuit protected and can withstand indefinite short circuits to ground.
The AD1864 was designed to balance two sets of opposing requirements, channel separation and DAC matching. High channel separation is the result of careful layout techniques. At the same time, both channels of the AD1864 have been designed to ensure matched gain and linearity as well as tracking over time and temperature. This assures optimum performance when used in stereo and multi-DAC per channel applications.

\section*{AD1864 DIP BLOCK DIAGRAM}
 connected to standard digital filter chips. This interface employs five signals: Data Left (DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and Clock (CLK). DL and DR are the serial input pins for the left and right DAC input registers. Input data bits are clocked into the input register on the rising edge of CLK. A low-going latch edge updates the respective DAC output. For systems using only a single latch signal, LL and LR may be connected together. For systems using only one DATA signal, DR and DL may be connected together.
The AD1864 operates from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) power supplies. The digital supplies, \(\mathrm{V}_{\mathrm{L}}\) and \(-\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supplies, \(\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\), for reduced digital feedthrough. Separate analog and digital ground pins are also provided. The AD1864 typically dissipates only 225 mW , with a maximum power dissipation of 265 mW .
The AD1864 is packaged in both a 24 -pin plastic DIP and a 28-pin PLCC. Operation is guaranteed over the temperature range of \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and over the voltage supply range of \(\pm 4.75 \mathrm{~V}\) to \(\pm 13.2 \mathrm{~V}\).

\section*{PRODUCT HIGHLIGHTS}
1. The AD1864 is a complete dual 18 -bit audio DAC.
2. 108 dB signal-to-noise ratio for low noise operation.
3. THD +N is typically \(0.0017 \%\).
4. Interchannel gain and midscale matching.
5. Output voltages and currents are cophased.
6. Low glitch for improved sound quality.
7. Both channels are \(100 \%\) tested at \(8 \times \mathrm{F}_{\mathrm{s}}\).
8. Low Power - only 225 mW typ, 265 mW max.
9. 5-wire interface for individual DAC control.

\footnotetext{
*Covered by U.S. Patents Nos: RE 30,586; 3,961,326; 4,141,004;
4,349,811; 4,855,618; 4,857,862
}

AD1864-SPECIFICATIONS \(\left(\mathrm{t}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{v}_{\mathrm{L}}= \pm \mathrm{v}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~F}_{\mathrm{S}}=352.8 \mathrm{kHz}\right.\), without MSB adjustment)


\section*{NOTE}

Specifications shown in boldface are tested on production units at final test without optional MSB adjustment.
*Tested in accordance with EIAJ Test Standard CP-307 with 18-bit data.
Specifications subject to change without notice.


Figure 1. \(T H D+N\) vs. Frequency


Figure 3. \(T H D+N\) vs. Temperature


Figure 5. THD +N vs. Load Resistance


Figure 2. Channel Separation vs. Frequency


Figure 4. Power Dissipation vs. Supply Voltage


Figure 6. Gain Linearity Error vs. Input Amplitude

ABSOLUTE MAXIMUM RATINGS*


\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{WARNING!}

PIN CONFIGURATIONS


PLCC Package


NC \(=\) NO CONNECT

PIN DESIGNATIONS
\begin{tabular}{|c|c|c|c|}
\hline SIGNAL & \multicolumn{3}{|l|}{DESCRIPTION} \\
\hline - \(\mathrm{V}_{\text {S }}\) & \multicolumn{3}{|l|}{Negative Analog Supply} \\
\hline TRIM & \multicolumn{3}{|l|}{Right Channel Trim Network Connection} \\
\hline MSB & \multicolumn{3}{|l|}{Right Channel Trim Potentiometer Connection} \\
\hline \(\mathrm{I}_{\text {OUT }}\) & \multicolumn{3}{|l|}{Right Channel Output Current} \\
\hline AGND & \multicolumn{3}{|l|}{Right Channel Analog Common Pin} \\
\hline SJ & \multicolumn{3}{|l|}{Right Channel Amplifier Summing Junction} \\
\hline \(\mathrm{R}_{\mathrm{F}}\) & \multicolumn{3}{|l|}{Right Channel Feedback Resistor} \\
\hline \(\mathrm{V}_{\text {OUT }}\) & \multicolumn{3}{|l|}{Right Channel Output Voltage} \\
\hline \(+\mathrm{V}_{\mathrm{L}}\) & \multicolumn{3}{|l|}{Positive Digital Supply} \\
\hline DR & \multicolumn{3}{|l|}{Right Channel Data Input Pin} \\
\hline LR & \multicolumn{3}{|l|}{Right Channel Latch Pin} \\
\hline CLK & \multicolumn{3}{|l|}{Clock Input Pin} \\
\hline DGND & \multicolumn{3}{|l|}{Digital Common Pin} \\
\hline LL & \multicolumn{3}{|l|}{Left Channel Latch Pin} \\
\hline DL & \multicolumn{3}{|l|}{Left Channel Data Input Pin} \\
\hline \(-\mathrm{V}_{\mathrm{L}}\) & \multicolumn{3}{|l|}{Negative Digital Supply} \\
\hline \(\mathrm{V}_{\text {OUT }}\) & \multicolumn{3}{|l|}{Left Channel Output Voltage} \\
\hline RF & \multicolumn{3}{|l|}{Left Channel Feedback Resistor} \\
\hline SJ & \multicolumn{3}{|l|}{Left Channel Amplifier Summing Junction} \\
\hline AGND & \multicolumn{3}{|l|}{Left Channel Analog Common Pin} \\
\hline \(\mathrm{I}_{\text {OUT }}\) & \multicolumn{3}{|l|}{Left Channel Output Current} \\
\hline MSB & \multicolumn{3}{|l|}{Left Channel Trim Potentiometer Wiper Connection} \\
\hline TRIM & \multicolumn{3}{|l|}{Left Channel Trim Network Connection} \\
\hline \(+\mathrm{V}_{\text {S }}\) & \multicolumn{3}{|l|}{Positive Analog Supply} \\
\hline & \multicolumn{3}{|l|}{ORDERING GUIDE} \\
\hline & & THD + \({ }^{\text {N }}\) & Package \\
\hline & Model & @ FS & Option* \\
\hline & AD1864N & 0.006\% & N-24 \\
\hline & AD1864N-J & 0.004\% & N-24 \\
\hline & AD1864N-K & 0.0025\% & N-24 \\
\hline & AD1864P & 0.006\% & P-28A \\
\hline & AD1864P-J & 0.004\% & P-28A \\
\hline & \multicolumn{3}{|l|}{\({ }^{\star} \mathrm{N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.} \\
\hline
\end{tabular}

\section*{TOTAL HARMONIC DISTORTION + NOISE}

Total Harmonic Distortion plus Noise (THD +N ) is defined as the ratio of the square root of the sum of the squares of the amplitudes of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent.
THD +N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD +N should be specified for both large \((0 \mathrm{~dB})\) and small ( \(-20 \mathrm{~dB},-60 \mathrm{~dB}\) ) signal amplitudes. THD +N measurements for the AD1864 are made using the first 19 harmonics and noise out to 30 kHz .

\section*{SIGNAL-TO-NOISE RATIO}

The Signal-to-Noise Ratio is defined as the ratio of the amplitude of the output when cide midscale is entered to the amplitude of the output when a cide full scale is entered. It is measured using a standard A-Weight filter. SNR for the AD1864 is measured for noise components up to 30 kHz .

\section*{CHANNEL SEPARATION}

Channel separation is defined as the ratio of the amplitude of a full-scale signal appearing on one channel to the amplitude of that same signal which couples onto the adjacent channel. It is usually expressed in dB . For the AD1864 channel separation is measured in accordance with EIAJ Standard CP-307, Section 5.5.

\section*{D-RANGE DISTORTION}

D-Range distortion is equal to the value of the total harmonic distortion + noise (THD +N ) plus 60 dB when a signal level of 60 dB below full-scale is reproduced. D-Range is tested with a 1 kHz input sine wave. This is measured with a standard A-Weight filter as specified by EIAJ Standard CP-307.

\section*{GAIN ERROR}

The gain error specification indicates how closely the output of a given channel matches the ideal output for given input data. It is expressed in \% of FSR and is measured with a full-scale output signal.

\section*{INTERCHANNEL GAIN MATCHING}

The gain matching specification indicates how closely the amplitudes of the output signals match when producing identical input data. It is expressed in \% of FSR (Full-Scale Range \(=6 \mathrm{~V}\) for the AD1864) and is measured with full-scale output signals.

\section*{MIDSCALE ERROR}

Midscale error is the deviation of the actual analog output of a given channel from the ideal output ( 0 V ) when the 2 s complement input code representing half scale is loaded into the input register of the DAC. It is expressed in mV .

\section*{INTERCHANNEL MIDSCALE MATCHING}

The midscale matching specification indicates how closely the amplitudes of the output signals of the two channels match when the 2 s complement input code representing half scale is loaded into the input register of both channels. It is expressed in mV and is measured with half-scale output signals.


AD1864 DIP Block Diagram

\section*{FUNCTIONAL DESCRIPTION}

The AD1864 is a complete, monolithic, dual 18 -bit audio DAC. No external components are required for operation. As shown in the block diagram, each chip contains two voltage references, two output amplifiers, two 18 -bit serial input registers and two 18-bit DACs.
The voltage reference section provides a reference voltage for each DAC circuit. These voltages are produced by low-noise bandgap circuits. Buffer amplifiers are also included. This combination of elements produces reference voltages that are unaffected by changes in temperature and time.
The output amplifiers use both MOS and bipolar devices and incorporate an all NPN output stage. This design technique produces higher slew rate and lower distortion than previous techniques. Frequency response is also improved. When combined with the appropriate on-chip feedback resistor, the output op amps convert the output current to output voltages.
The 18 -bit D/A converters use a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser trimming of these resistors further reduces linearity errors resulting in low output distortion.
The input registers are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption, contributing to the low glitch and low power dissipation of the AD1864.

\section*{AD1864-Analog Circuit Considerations}

\section*{GROUNDING RECOMMENDATIONS}

The AD1864 has three ground pins, two labeled AGND and one labeled DGND. AGND, the analog ground pins, are the "high quality" ground references for the device. To minimize distortion and reduce crosstalk between channels, the analog ground pins should be connected together only at the analog common point in the system. As shown in Figure 7, the AGND pins should not be connected at the chip.


Figure 7. Recommended DIP Circuit Schematic

The digital ground pin returns ground current from the digital logic portions of the AD1864 circuitry. This pin should be connected to the digital common pin in the system. Other digital logic chips should also be referred to that point. The analog and digital grounds should be connected together at one point in the system, preferably at the power supply.

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1864 has four power supply pins. \(\pm \mathrm{V}_{\text {S }}\) provide the supply voltages which operate the analog portions of the DAC including the voltage references, output amplifiers and control amplifiers. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies are designed to operate from \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\). These supplies should be decoupled to analog common using \(0.1 \mu \mathrm{~F}\) capacitors. Good engineering practice suggests that the bypass capacitors be placed as close as possible to the package pins. This minimizes the parasitic inductive effects of printed circuit board traces.
The \(\pm V_{L}\) supplies operate the digital portions of the chip including the input shift registers and the input latching circuitry. These supplies should be bypassed to digital common using \(0.1 \mu \mathrm{~F}\) capacitors. \(\pm \mathrm{V}_{\mathrm{L}}\) operates with \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) supplies. In order to assure proper operation of the AD1864, \(-\mathrm{V}_{\mathrm{S}}\) must be the most negative power supply voltage at all times.

Though separate positive and negative power supply pins are provided for the analog and digital portions of the AD1864, it is also possible to use the AD1864 in systems featuring a single positive and a single negative power supply. In this case, the \(+\mathrm{V}_{\mathrm{S}}\) and \(+\mathrm{V}_{\mathrm{L}}\) input pins should be connected to the positive power supply. \(-\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{L}}\) should be connected to the single negative supply. This feature allows reduction of the cost and complexity of the system power supply.
As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well-regulated power supplies with less than \(1 \%\) ripple be incorporated into the design of an audio system.

\section*{DISTORTION PERFORMANCE AND TESTING}

The THD +N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD +N specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance. Figure 1 illustrates the typical THD + N performance of the AD1864 versus frequency. A load impedance of at least \(1.5 \mathrm{k} \Omega\) is recommended for best THD +N performance.
Analog Devices tests and grades all AD1864s on the basis of THD +N performance. During the distortion test, a high-speed digital pattern generator transmits digital data to each channel of the device under test. Eighteen-bit data is latched into the DAC at \(352.8 \mathrm{kHz}(8 \times \mathrm{Fs})\). The test waveform is a 990.5 kHz sine wave with \(0 \mathrm{~dB},-20 \mathrm{~dB}\) and -60 dB amplitudes. A 4096 point FFT calculates total harmonic distortion + noise, signal-to-noise ratio, D-Range and channel separation. No deglitchers or MSB trims are used.

\section*{OPTIONAL MSB ADJUSTMENT}

Use of optional adjust circuitry allows residual distortion error to be eliminated. This distortion is especially important when low-amplitude signals are being reproduced. The MSB-adjust circuitry is shown in Figure 8. The trim pot should be adjusted to produce the lowest distortion using an input signal with a -60 dB amplitude.


Figure 8. Optional DIP THD+N Adjust Circuitry

\title{
Digital Circuit Considerations - AD1864
}

\section*{CURRENT OUTPUT MODE}

One or both channels of the AD1864 can be operated in current output mode. \(\mathrm{I}_{\text {Out }}\) can be used to directly drive an external current-to-voltage (I-V) converter. The internal feedback resistor, \(\mathrm{R}_{\mathrm{F}}\), can still be used in the feedback path of the external \(\mathrm{I}-\mathrm{V}\) converter, thus assuring that \(\mathrm{R}_{\mathrm{F}}\) tracks the DAC over time and temperature.
Of course, the AD1864 can also be used in voltage output mode utilizing the onboard I-V converter.

\section*{VOLTAGE OUTPUT MODES}

As shown in the AD1864 block diagram, each channel of the AD1864 is complete with an I-V converter and a feedback resistor. These can be connected externally to provide direct voltage output from one or both AD1864 channels. Figure 7 shows these connections. \(\mathrm{I}_{\mathrm{OUT}}\) is connected to the summing junction, SJ. \(\mathrm{V}_{\text {OUT }}\) is connected to the feedback resistor, \(\mathrm{R}_{\mathrm{F}}\). This implementation results in the lowest possible component count and achieves the performance shown on the specifications page while operating at \(8 \times \mathrm{F}_{\mathrm{S}}\).


Figure 9. AD1864 Control Signals

\section*{INPUT DATA}

Data is transmitted to the AD1864 in a bit stream composed of 18 -bit words with a serial, 2 s complement, MSB first format. Data Left (DL) and Data Right (DR) are the serial inputs for the left and right DACs, respectively. Similarly, Latch Left (LL) and Latch Right (LR) update the left and right DACs. The falling edges of LL and LR cause the last 18 bits which were clocked into the Serial Registers to be shifted into the DACs, thereby updating the DAC outputs. Left and Right channels share the Clock (CLK) signal. Data is clocked into the input registers on the rising edge of CLK.

\section*{TIMING}

Figure 10 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1864 are both TTL and 5 V CMOS compatible.
The minimum clock rate of the AD1864 is at least 12.7 MHz . This clock rate allows data transfer rates of \(2 \times, 4 \times, 8 \times\) and \(16 \times \mathrm{F}_{\mathrm{S}}\) (where \(\mathrm{F}_{\mathrm{S}}\) equals 44.1 kHz ). The applications section of this datasheet contains additional guidelines for using the AD1864.

Figure 9 illustrates the general signal requirements for data transfer for the AD1864.


Figure 10. AD1864 Timing Diagram


Figure 11. Complete \(8 \times F_{s}\) 18-Bit CD Player

\section*{18-BIT CD PLAYER DESIGN}

Figure 11 illustrates an 18-bit CD player design incorporating an AD1864 D/A converter, an AD712 or NE5532 dual op amp and the SM5813 digital filter chip manufactured by NPC. In this design, the SM5813 filter transmits left and right digital data to both channels of the AD1864. The left and right latch signals, LL and LR, are both provided by the word clock signal (WCKO) of the digital filter. The digital filter supplies data at an \(8 \times \mathrm{F}_{\mathrm{S}}\) oversample rate to each channel.
The digital data is converted to analog output voltages by the output amplifiers on the AD1864. Note that no external components are required by the AD1864. Also, no deglitching circuitry is required.

An AD712 or NE5532 dual op amp is used to provide the output antialias filters required for adequate image rejection. One 2-pole filter section is provided for each channel. An additional pole is created from the combination of the internal feedback resistors ( \(\mathrm{R}_{\mathrm{F}}\) ) and the external capacitors C 1 and C 2 . For example, the nominal \(3 \mathrm{k} \Omega \mathrm{R}_{\mathrm{F}}\) with a 360 pF capacitor for C 1 and C 2 will place a pole at approximately 147 kHz , effectively eliminating all high frequency noise components.
Close matching of the ac characteristics of the amplifiers on the AD712 as well as their low distortion make it an ideal choice for the task.
Low distortion, superior channel separation, low power consumption and a low component count are all realized by this simple design.


Figure 12. Cascaded AD1864s in a Multichannel Keyboard Instrument

\section*{MULTICHANNEL DIGITAL KEYBOARD DESIGN}

Figure 12 illustrates how to cascade AD1864s to add multiple voices to an electronic musical instrument. In this example, the data and clock signals are shared between all six DACs. As the data representing an output for a specific voice is loaded, the appropriate DAC is updated. For example, after the 18 bits representing the next output value for Voice \#4 is clocked out on the data line, then "Voice 4 Load" is pulled low. This produces a new output for Voice 4. Furthermore, all voices can be returned to the same output by pulling all six load signals low.

In this application, the advantages of choosing the AD1864 are clear. Its flexible digital interface allows the clock and data to be shared among all DACs. This reduces printed circuit board area requirements and also simplifies the actual layout of the board. The low power requirement of the AD1864 (typically 215 mW ) is an advantage in a multiple DAC system where its power advantage is multiplied by the number of DACs used. The

AD1864 requires no external components, simplifying the design, reducing the total number of components required and enhancing reliability.

\section*{ADDITIONAL APPLICATIONS}

Figures 13 through 16 show connection diagrams for the AD1864 and a number of standard digital filter chips from Yamaha, NPC and Sony. Figure 13 shows the SM5814AP operating with pipelined data. Cophase operation is not available with the SM5814AP in 18-bit mode. Figures 14 through 16 are all examples of cophase operation. Each application operates at \(8 \times \mathrm{F}_{\mathrm{S}}\) for each channel. The 2-pole Rauch low pass filters shown in Figure 11 can be used with all of the applications shown in this data sheet. The AD711 single op amp can also be used in these applications in order to ensure maximum channel separation.


Figure 13. AD1864 with NPC SM5814AP Digital Filter


Figure 14. AD1864 with Yamaha YM3434 Digital Filter


Figure 15. AD1864 with Sony CXD1244S Digital Filter


Figure 16. AD1864 with NPC SM5818AP Digital Filter

\section*{FEATURES}

Dual Serial Input, Voltage Output DACs
No External Components Required
110 dB SNR
0.003\% THD+N

Operates at \(16 \times\) Oversampling per Channel
\(\pm 5\) Volt Operation
Cophased Outputs
116 dB Channel Separation
Pin Compatible with AD1864
DIP or SOIC Packaging
APPLICATIONS
Multichannel Audio Applications:
Compact Disc Players
Multivoice Keyboard Instruments
DAT Players and Recorders
Digital Mixing Consoles
Multimedia Workstations

\section*{PRODUCT DESCRIPTION}

The AD1865 is a complete, dual 18 -bit DAC offering excellent THD +N and SNR while requiring no external components. Two complete signal channels are included. This results in cophased voltage or current output signals and eliminates the need for output demultiplexing circuitry. The monolithic AD1865 chip includes CMOS logic elements, bipolar and MOS linear elements and laser-trimmed thin-film resistor elements, all fabricated on Analog Devices' ABCMOS process.
The DACs on the AD1865 chip employ a partially segmented architecture. The first four MSBs of each DAC are segmented into 15 elements. The 14 LSBs are produced using standard R-2R techniques. Segment and R-2R resistors are laser trimmed to provide extremely low total harmonic distortion. This architecture minimizes errors at major code transitions resulting in low output glitch and eliminating the need for an external deglitcher. When used in the current output mode, the AD1865 provides two \(\pm 1 \mathrm{~mA}\) output signals.
Each channel is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing \(\pm 3 \mathrm{~V}\) signals at load currents up to 8 mA . Each output amplifier is short-circuit protected and can withstand indefinite short circuits to ground.
The AD1865 was designed to balance two sets of opposing requirements, channel separation and DAC matching. High channel separation is the result of careful layout. At the same time, both channels of the AD1865 have been designed to ensure matched gain and linearity as well as tracking over time and temperature. This assures optimum performance when used in stereo and multi-DAC per channel applications.

FUNCTIONAL BLOCK DIAGRAM
(DIP Package)


A versatile digital interface allows the AD1865 to be directly connected to standard digital filter chips. This interface employs five signals: Data Left (DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and Clock (CLK). DL and DR are the serial input pins for the left and right DAC input registers. Input data bits are clocked into the input register on the rising edge of CLK. A low-going latch edge updates the respective DAC output. For systems using only a single latch signal, LL and LR may be connected together. For systems using only one DATA signal, DR and DL may be connected together.
The AD1865 operates with \(\pm 5 \mathrm{~V}\) power supplies. The digital supply, \(\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supplies, \(\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\), for reduced digital feedthrough. Separate analog and digital ground pins are also provided. The AD1865 typically dissipates only 225 mW , with a maximum power dissipation of 260 mW .
The AD1865 is packaged in both a 24 -pin plastic DIP and a 28 -pin SOIC package. Operation is guaranteed over the temperature range of \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and over the voltage supply range of \(\pm 4.75 \mathrm{~V}\) to \(\pm 5.25 \mathrm{~V}\).

\section*{PRODUCT HIGHLIGHTS}
1. The AD1865 is a Complete Dual 18-Bit Audio DAC.
2. 110 dB Signal-To-Noise Ratio for low noise operation.
3. THD +N is typically \(0.003 \%\).
4. Interchannel gain and midscale matching.
5. Output voltages and currents are cophased.
6. Low glitch for improved sound quality.
7. Both channels are \(100 \%\) tested at \(16 \times \mathrm{F}_{\mathrm{s}}\).
8. Low Power-only 225 mW typ, 260 mW max.
9. Five-wire interface for individual DAC control.
10. 24-pin DIP or 28 -pin SOIC packages available.

\footnotetext{
*Protected by U.S. Patents Nos.: RE 30,586; 3,961,326; 4,141,004; 4,349,811; 4,855,618. 4,857,862.
}

\section*{}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Unit \\
\hline RESOLUTION & & 18 & & Bits \\
\hline \begin{tabular}{l}
\begin{tabular}{ll}
\hline DIGITAL INPUTS & \\
& \(\mathrm{V}_{\mathrm{IH}}\) \\
& \(\mathrm{V}_{\mathrm{IL}}\) \\
& \(\mathrm{I}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IH}}=+\mathrm{V}_{\mathrm{L}}\) \\
& \(\mathrm{I}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}\)
\end{tabular} \\
Clock Input Frequency
\end{tabular} & \[
2.0
\]
\[
13.5
\] & & \[
\begin{aligned}
& +V_{L} \\
& 0.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mu \mathrm{~A} \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error Interchannel Gain Matching Midscale Error Interchannel Midscale Matching Gain Linearity ( 0 dB to -90 dB )
\end{tabular} & & \[
\begin{aligned}
& 0.2 \\
& 0.3 \\
& 4 \\
& 5 \\
& <2
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 0.8
\end{aligned}
\] & \[
\begin{aligned}
& \% \text { of FSR } \\
& \% \text { of } \operatorname{FSR} \\
& \mathrm{mV} \\
& \mathrm{mV} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { DRIFT }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \\
& \text { Gain Drift } \\
& \text { Midscale Drift }
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 25 \\
& \pm 4
\end{aligned}
\] & & \begin{tabular}{l}
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{cl}
\hline TOTAL HARMONIC DISTORTION + NOISE^ \\
\(0 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1865N, R \\
& AD1865N-J, R-J \\
\(-20 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1865N, R \\
& AD1865N-J, R-J \\
\(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1865N, R \\
& AD1865N-J, R-J
\end{tabular} & & \[
\begin{aligned}
& 0.004 \\
& 0.003 \\
& 0.010 \\
& 0.010 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 0.006 \\
& 0.004 \\
& 0.040 \\
& 0.020 \\
& 4.0 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \% \\
& \% \\
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { CHANNEL SEPARATION } \\
& 0 \mathrm{~dB}, 990.5 \mathrm{~Hz}
\end{aligned}
\] & 110 & 116 & & dB \\
\hline SIGNAL-TO-NOISE RATIO* ( 20 Hz to 30 kHz ) & 107 & 110 & & dB \\
\hline \[
\begin{array}{cl}
\hline \text { D-RANGE }{ }^{\star} \text { (with A-Weight Filter) } \\
-60 \mathrm{~dB}, 990.5 \mathrm{~Hz} & \text { AD1865N, R } \\
& \text { AD1865N-J, R-J }
\end{array}
\] & \[
\begin{aligned}
& 88 \\
& 94
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 100
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Output Configuration Output Range ( \(\pm 1 \%\) ) \\
Output Impedance \\
Load Current \\
Short Circuit Duration \\
Current Output Configuration \\
Bipolar Output Range ( \(\pm 30 \%\) ) \\
Output Impedance ( \(\pm 30 \%\) )
\end{tabular} & \multicolumn{3}{|l|}{\begin{tabular}{ccc}
\(\pm 2.94\) & \(\pm 3.0\) & \(\pm \mathbf{3 . 0 6}\) \\
\(\pm 8\) & 0.1 & \\
& Indefinite to Common & \\
& & \\
& 1.7 & \\
& &
\end{tabular}} & \[
\begin{aligned}
& \mathrm{V} \\
& \Omega \\
& \mathrm{~mA} \\
& \\
& \mathrm{~mA} \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { POWER SUPPLY } \\
& +\mathrm{V}_{\mathrm{L}} \text { and }+\mathrm{V}_{\mathrm{S}} \\
& -\mathrm{V}_{\mathrm{S}} \\
& +\mathrm{I},+\mathrm{V}_{\mathrm{L}} \text { and }+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} \\
& -\mathrm{I},-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 \\
& -5.25
\end{aligned}
\] & \[
\begin{aligned}
& 5.0 \\
& -5.0 \\
& 22 \\
& -23
\end{aligned}
\] & \[
\begin{aligned}
& 5.25 \\
& -4.75 \\
& 26 \\
& -26
\end{aligned}
\] & V
V mA mA \\
\hline POWER DISSIPATION, \(+\mathrm{V}_{\mathrm{L}}=+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}\) & & 225 & 260 & mW \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& 0 \\
& -25 \\
& -60
\end{aligned}
\] & +25 & \[
\begin{aligned}
& +70 \\
& +70 \\
& +100
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline WARMUP TIME & 1 & & & min \\
\hline
\end{tabular}

\footnotetext{
Specifications shown in boldface are tested on production units at final test without optional MSB adjustment.
\(\star\) Tested in accordance with EIAJ Test Standard CP-307 with 18 -bit data.
Specifications subject to change without notice.
}

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{L}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . . . 0 to 6.0 V
\(\mathrm{V}_{\mathrm{s}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 6.0 V
- \(\mathrm{V}_{\mathrm{S}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . -6.0 to 0 V

AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \mathrm{~V}\)
Digital Inputs to DGND . . . . . . . . . . . . . . . . . -0.3 to \(\mathrm{V}_{\mathrm{L}}\)
Short Circuit Protection . . . . . . . . Indefinite Short to Ground
Soldering Indefinite Short to Ground
. . . . . . . . \(300^{\circ} \mathrm{C}, 10 \mathrm{sec}\)
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION \(\qquad\)
ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|c|c}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & THD+N @ FS & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD1865N & \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(0.006 \%\) & \(\mathrm{~N}-24\) \\
AD1865N-J & \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(0.004 \%\) & \(\mathrm{~N}-24\) \\
AD1865R & \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(0.006 \%\) & \(\mathrm{R}-28\) \\
AD1865R-J & \(-25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(0.004 \%\) & \(\mathrm{R}-28\) \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP, R = Small Outline IC Package. For outline information see Package Information section.

\section*{PIN DESIGNATIONS}
\begin{tabular}{|c|c|c|c|}
\hline DIP & SOIC & & \\
\hline 1 & 22 & \(-\mathrm{V}_{\mathrm{S}}\) & Negative Analog Supply \\
\hline 2 & 23 & TRIM & Right Channel Trim Network Connection \\
\hline 3 & 24 & MSB & Right Channel Trim Potentiometer Wiper Connection \\
\hline 4 & 26 & \(\mathrm{I}_{\text {OUT }}\) & Right Channel Output Current \\
\hline 5 & 28 & AGND & Analog Common Pin \\
\hline 6 & 1 & SJ & Right Channel Amplifier Summing Junction \\
\hline 7 & 2 & \(\mathrm{R}_{\mathrm{F}}\) & Right Channel Feedback Resistor \\
\hline 8 & 3 & \(\mathrm{V}_{\text {Out }}\) & Right Channel Output Voltage \\
\hline 9 & 4 & \(+\mathrm{V}_{\mathrm{L}}\) & Positive Digital Supply \\
\hline 10 & 5 & DR & Right Channel Data Input Pin \\
\hline 11 & 6 & LR & Right Channel Latch Pin \\
\hline 12 & 7 & CLK & Clock Input Pin \\
\hline 13 & 8 & DGND & Digital Common Pin \\
\hline 14 & 9 & LL & Left Channel Latch Pin \\
\hline 15 & 10 & DL & Left Channel Data Input Pin \\
\hline 16 & \[
\begin{aligned}
& 11,16,18 \\
& 25,27
\end{aligned}
\] & NC & No Internal Connection* \\
\hline 17 & 12 & \(\mathrm{V}_{\text {OUT }}\) & Left Channel Output Voltage \\
\hline 18 & 13 & \(\mathrm{R}_{\mathrm{F}}\) & Left Channel Feedback Resistor \\
\hline 19 & 14 & SJ & Left Channel Amplifier Summing Junction \\
\hline 20 & 15 & AGND & Analog Common Pin \\
\hline 21 & 17 & \(\mathrm{I}_{\text {OUT }}\) & Left Channel Output Current \\
\hline 22 & 19 & MSB & Left Channel Trim Potentiometer Wiper Connection \\
\hline 23 & 20 & TRIM & Left Channel Trim Network Connection \\
\hline 24 & 21 & \(+\mathrm{V}_{\text {S }}\) & Positive Analog Supply \\
\hline
\end{tabular}

\footnotetext{
*Pin 16 has no internal connection; \(-V_{L}\) from AD1864 DIP socket can be safely applied.
}

PINOUT
(24-Pin DIP Package)



\section*{AD1865-Definition of Specifications}

\section*{TOTAL HARMONIC DISTORTION + NOISE}

Total harmonic distortion plus noise (THD +N ) is defined as the ratio of the square root of the s 1 m of the squares of the amplitudes of the harmonics and noise \(w\) the value of the fundamental input frequency. It is usually expressed in percent.
THD +N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD +N should be specified for both large \((0 \mathrm{~dB})\) and small ( \(-20 \mathrm{~dB},-60 \mathrm{~dB}\) ) signal amplitudes. THD +N measurements for the AD1865 are made using the first 19 harmonics and noise out to 30 kHz .

\section*{SIGNAL-TO-NOISE RATIO}

The signal-to-noise ratio is defined as the ratio of the amplitude of the output when a full-scale code is entered to the amplitude of the output when a midscale code is entered. It is measured using a standard A-Weight filter. SNR for the AD1865 is measured for noise components out to 30 kHz .

\section*{CHANNEL SEPARATION}

Channel separation is defined as the ratio of the amplitude of a full-scale signal appearing on one channel to the amplitude of that same signal which couples onto the adjacent channel. It is usually expressed in dB . For the AD1865 channel separation is measured in accordance with EIAJ Standard CP-307, Section 5.5.

\section*{D-RANGE DISTORTION}

D-Range distortion is equal to the value of the total harmonic distortion + noise (THD +N ) plus 60 dB when a signal level of -60 dB below full scale is reproduced. D-Range is tested with a 1 kHz input sine wave. This is measured with a standard
A-Weight filter as specified by EIAJ Standard CP-307.

\section*{GAIN ERROR}

The gain error specification indicates how closely the output of a given channel matches the ideal output for given input data. It is expressed in \% of FSR and is measured with a full-scale output signal.

\section*{INTERCHANNEL GAIN MATCHING}

The gain matching specification indicates how closely the amplitudes of the output signals match when producing identical input data. It is expressed in \% of FSR (Full-Scale Range \(=6 \mathrm{~V}\) for the AD1865) and is measured with full-scale output signals.

\section*{MIDSCALE ERROR}

Midscale error is the deviation of the actual analog output of a given channel from the ideal output ( 0 V ) when the twos complement input code representing half scale is loaded into the input register of the DAC. It is expressed in mV and is measured with half-scale output signals.

\section*{INTERCHANNEL MIDSCALE MATCHING}

The midscale matching specification indicates how closely the amplitudes of the output signals of the two channels match when the twos complement input code representing half scale is loaded into the input register of both channels. It is expressed in mV and is measured with half-scale output signals.

\section*{FUNCTIONAL DESCRIPTION}

The AD1865 is a complete, monolithic, dual 18-bit audio DAC. No external components are required for operation. As shown in the block diagram, each chip contains two voltage references, two output amplifiers, two 18 -bit serial input registers and two 18-bit DACs.
The voltage reference section provides a reference voltage for each DAC circuit. These voltages are produced by low-noise bandgap circuits. Buffer amplifiers are also included. This combination of elements produces reference voltages that are unaffected by changes in temperature and age.
The output amplifiers use both MOS and bipolar devices and incorporate an all NPN output stage. This design technique produces higher slew rate and lower distortion than previous techniques. Frequency response is also improved. When combined with the appropriate on-chip feedback resistor, the output op amps convert the output current to output voltages.
The 18 -bit \(\mathrm{D} / \mathrm{A}\) converters use a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser trimming of these resistors further reduces linearity errors resulting in low output distortion.
The input registers are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption, contributing to the low glitch and low power dissipation of the AD1865.


AD1865 Block Diagram (DIP Package)


Figure 1. \(T H D+N(d B)\) vs. Frequency \((\mathrm{kHz})\)


Figure 2. Channel Separation (dB) vs. Frequency (kHz)


Figure 3. \(\mathrm{THD}+\mathrm{N}(\%)\) vs. Temperature \(\left({ }^{\circ} \mathrm{C}\right)\)


Figure 4. \(T H D+N(d B)\) vs. Load Resistance ( \(\Omega\) )


Figure 5. Gain Linearity (dB) vs. Input Amplitude (dB)

\section*{AD1865-Analog Circuit Consideration}

\section*{GROUNDING RECOMMENDATIONS}

The AD1865 has three ground pins, two labeled AGND and one labeled DGND. AGND, the analog ground pins, are the "high quality" ground references for the device. To minimize distortion and reduce crosstalk between channels, the analog ground pins should be connected together only at the analog common point in the system. As shown in Figure 6, the AGND pins should not be connected at the chip.


Figure 6. Recommended Circuit Schematic
The digital ground pin returns ground current from the digital logic portions of the AD1865 circuitry. This pin should be connected to the digital common pin in the system. Other digital logic chips should also be referred to that point. The analog and digital grounds should be connected together at one point in the system, preferably at the power supply.

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1865 has three power supply input pins. \(\pm \mathrm{V}_{\mathrm{S}}\) provides the supply voltages which operate the analog portions of the DAC including the voltage references, output amplifiers and control amplifiers. The \(\pm \mathrm{V}_{\mathrm{S}}\) supplies are designed to operate from \(\pm 5 \mathrm{~V}\) supplies. Each supply should be decoupled to analog common using a \(0.1 \mu \mathrm{~F}\) capacitor in parallel with a \(10 \mu \mathrm{~F}\) capacitor. Good engineering practice suggests that the bypass capacitors be placed as close as possible to the package pins. This minimizes the parasitic inductive effects of printed circuit board traces.

The \(+V_{L}\) supply operates the digital portions of the chip including the input shift registers and the input latching circuitry. This supply should be bypassed to digital common using a \(0.1 \mu \mathrm{~F}\) capacitor in parallel with a \(10 \mu \mathrm{~F}\) capacitor. \(+\mathrm{V}_{\mathrm{L}}\) operates with a +5 V supply. In order to assure proper operation of the \(\mathrm{AD} 1865,-\mathrm{V}_{\mathrm{S}}\) must be the most negative power supply voltage at all times.

Though separate positive power supply pins are provided for the analog and digital portions of the AD1865, it is also possible to use the AD1865 in systems featuring a single +5 V power supply. In this case, both the \(+\mathrm{V}_{\mathrm{S}}\) and \(+\mathrm{V}_{\mathrm{L}}\) input pins should
be connected to the single +5 V power supply. This feature allows reduction of the cost and complexity of the system power supply.
As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than \(1 \%\) ripple be incorporated into the design of an audio system.

\section*{DISTORTION PERFORMANCE AND TESTING}

The THD +N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD +N specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance. Figure 1 illustrates the typical THD + N performance of the AD1865 versus frequency. A load impedance of at least \(1.5 \mathrm{k} \Omega\) is recommended for best THD + N performance.
Analog Devices tests and grades all AD1865s on the basis of THD +N performance. During the distortion test, a high-speed digital pattern generator transmits digital data to each channel of the device under test. Eighteen-bit data is transmitted at \(705.6 \mathrm{kHz}\left(16 \times \mathrm{F}_{\mathrm{s}}\right)\). The test waveform is a 990.5 Hz sine wave with \(0 \mathrm{~dB},-20 \mathrm{~dB}\) and -60 dB amplitudes. A 4096 point FFT calculates total harmonic distortion + noise, signal-to-noise ratio, D-Range and channel separation. No deglitchers or MSB trims are used in the testing of the AD1865.

\section*{OPTIONAL MSB ADJUSTMENT}

Use of optional adjust circuitry allows residual distortion error to be eliminated. This distortion is especially important when low amplitude signals are being reproduced. The MSB adjust circuitry is shown in Figure 7. The trim potentiometer should be adjusted to produce the lowest distortion using an input signal with a -60 dB amplitude.


Figure 7. Optional THD \(+N\) Adjust Circuitry

\section*{Digital Circuit Considerations - AD1865}

\section*{CURRENT OUTPUT MODE}

One or both channels of the AD1865 can be operated in current output mode. \(\mathrm{I}_{\text {OUT }}\) can be used to directly drive an external current-to-voltage (I-V) converter. The internal feedback resistor, \(\mathrm{R}_{\mathrm{F}}\), can still be used in the feedback path of the external I-V converter, thus assuring that \(R_{F}\) tracks the DAC over time and temperature.

Of course, the AD1865 can also be used in voltage output mode in order to utilize the onboard I-V converter.

\section*{VOLTAGE OUTPUT MODES}

As shown on the block diagram, each channel of the AD1865 is complete with an I-V converter and a feedback resistor. These can be connected externally to provide direct voltage output from one or both AD1865 channels. Figure 6 shows these connections. \(\mathrm{I}_{\text {OUt }}\) is connected to the Summing Junction, SJ.
\(\mathrm{V}_{\text {OUT }}\) is connected to the feedback resistor, \(\mathrm{R}_{\mathrm{F}}\). This implementation results in the lowest possible component count and achieves the specifications shown on the Specifications page while operating at \(16 \times \mathrm{F}_{\mathrm{S}}\).


Figure 8. AD1865 Control Signals

\section*{INPUT DATA}

Data is transmitted to the AD1865 in a bit stream composed of 18-bit words with a serial, twos complement, MSB first format. Data Left (DL) and Data Right (DR) are the serial inputs for the left and right DACs, respectively. Similarly, Latch Left (LL) and Latch Right (LR) update the left and right DACs. The falling edge of LL and LR cause the last 18 bits which were clocked into the Serial Registers to be shifted into the DACs, thereby updating the DAC outputs. Left and Right channels share the Clock (CLK) signal. Data is clocked into the input registers on the rising edge of CLK.

\section*{TIMING}

Figure 9 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1865 are both TTL and 5 V CMOS compatible.
The minimum clock rate of the AD1865 is at least 13.5 MHz . This clock rate allows data transfer rates of \(2 \times, 4 \times, 8 \times\) and \(16 \times \mathrm{F}_{\mathrm{S}}\) (where \(\mathrm{F}_{\mathrm{S}}\) equals 44.1 kHz ).

Figure 8 illustrates the general signal requirements for data transfer for the AD1865.


Figure 9. AD1865 Timing Diagram


Figure 10. Complete \(8 \times F_{S} 18\)-Bit CD Player

\section*{18-BIT CD PLAYER DESIGN}

Figure 10 illustrates an 18-bit CD player design incorporating an AD1865 D/A converter, an NE5532 dual op amp and the SM5813 digital filter chip manufactured by NPC. In this design, the SM5813 filter transmits left and right digital data to both channels of the AD1865. The left and right latch signals, LL and LR, are both provided by the word clock signal (WCKO) of the digital filter. The digital filter supplies data at an \(8 \times \mathrm{F}_{\mathrm{s}}\) oversample rate to each channel.
The digital data is converted to analog output voltages by the output amplifiers on the AD1865. Note that no external components are required by the AD1865. Also, no deglitching circuitry is required.

An NE5532 dual op amp is used to provide the output antialias filters required for adequate image rejection. One 2-pole filter section is provided for each channel. An additional pole is created from the combination of the internal feedback resistors \(\left(\mathrm{R}_{\mathrm{F}}\right)\) and the external capacitors C 1 and C 2 . For example, the nominal \(3 \mathrm{k} \Omega \mathrm{R}_{\mathrm{F}}\) with a 360 pF capacitor for C 1 and C 2 will place a pole at approximately 147 kHz , effectively eliminating all high frequency noise components.
Low distortion, superior channel separation, low power consumption and a low parts count are all realized by this simple design.

\section*{MULTICHANNEL DIGITAL KEYBOARD DESIGN}

Figure 11 illustrates how to cascade AD1865's to add multiple voices to an electronic musical instrument. In this example, the data and clock signals are shared between all six DACs. As the data representing an output for a specific voice is loaded, the appropriate DAC is updated. For example, after the 18 -bits representing the next output value for Voice 4 is clocked out on the data line, then "Voice 4 Load" is pulled low. This produces a new output for Voice 4. Furthermore, all voices can be returned to the same output by pulling all six load signals low.

In this application, the advantages of choosing the AD1865 are clear. Its flexible digital interface allows the clock and data to be shared among all DACs. This reduces PC board area requirements and also simplifies the actual layout of the board. The low power requirements of the AD1865 (approximately 225 mW ) is an advantage in a multiple DAC system where any power advantage is multiplied by the number of DACs used. The AD1865 requires no external components, simplifying the design, reducing the total number of components required and enhancing reliability.


Figure 11. Cascaded AD1865s in a Multichannel Keyboard Instrument

\section*{AD1865}

\section*{ADDITIONAL APPLICATIONS}

Figures 12 through 14 show connection diagrams for the AD1865 and standard digital filter chips from Yamaha, NPC and Sony. Each figure is an example of cophase operation operating at \(8 \times \mathrm{F}_{\mathrm{S}}\) for each channel. The 2 -pole Rauch low pass filters shown in Figure 10 can be used with all of the applications shown in this data sheet.


Figure 14. AD1865 with NPC SM5818AP Digital Filter

\section*{FEATURES}

Dual Serial Input, Voltage Output DACs
Single +5 Volt Supply
0.005\% THD+N

Low Power-45 mW
115 dB Channel Separation Operates at \(8 \times\) Oversampling
16-Pin Plastic DIP or SOIC Package
APPLICATIONS
Multimedia Workstations
PC Audio Add-In Boards
Portable CD and DAT Players
Automotive CD and DAT Players
Noise Cancellation

\section*{PRODUCT DESCRIPTION}

The AD1866 is a complete dual 16-bit DAC offering excellent performance while requiring a single +5 V power supply. It is fabricated on Analog Devices' ABCMOS wafer fabrication process. The monolithic chip includes CMOS logic elements, bipolar and MOS linear elements and laser trimmed, thin film resistor elements. Careful design and layout techniques have resulted in low distortion, low noise, high channel separation and low power dissipation.
The DACs on the AD1866 chip employ a partially segmented architecture. The first three MSBs of each DAC are segmented into 7 elements. The 13 LSBs are produced using standard \(\mathrm{R}-2 \mathrm{R}\) techniques. The segments and \(\mathrm{R}-2 \mathrm{R}\) resistors are laser trimmed to provide extremely low total harmonic distortion. The AD1866 requires no deglitcher or trimming circuitry.
Each DAC is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing \(\pm 1 \mathrm{~V}\) signals at load currents up to \(\pm 1 \mathrm{~mA}\). The buffered output signal range is 1.5 V to 3.5 V . The 2.5 V reference voltages eliminate the need for "false ground" networks.

A versatile digital interface allows the AD1866 to be directly connected to all digital filter chips. Fast CMOS logic elements allow for an input clock rate of up to 16 MHz . This allows for operation at \(2 \times, 4 \times, 8 \times\), or \(16 \times\) the sampling frequency (where \(\mathrm{F}_{\mathrm{S}}=44.1 \mathrm{kHz}\) ) for each channel. The digital input pins of the AD1866 are TTL and +5 V CMOS compatible.

FUNCTIONAL BLOCK DIAGRAM


The AD1866 operates on +5 V power supplies. The digital supply, \(\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supply, \(\mathrm{V}_{\mathrm{S}}\), for reduced digital feedthrough. Separate analog and digital ground pins are also provided. In systems employing a single +5 volt power supply, \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}\) should be connected together. In battery operated systems, operation will continue even with reduced supply voltage. Typically, the AD1866 dissipates 45 mW .
The AD1866 is packaged in either a 16 -pin plastic DIP or a 16-pin plastic SOIC package. Operation is guaranteed over the temperature range of \(-35^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and over the voltage supply range of 4.75 V to 5.25 V .

\section*{PRODUCT HIGHLIGHTS}
1. Single supply operation @ +5 V.
2. 45 mW power dissipation.
3. \(\mathrm{THD}+\mathrm{N}\) is \(0.005 \%\) (typical).
4. Signal-to-Noise Ratio is 95 dB (typical).
5. 115 dB channel separation (typical).
6. Compatible with all digital filter chips.
7. 16 -pin DIP and 16 -pin SOIC packages.
8. No deglitcher required.
9. No external adjustments required.

\footnotetext{
*Protected by U.S. Patent Nos: 3,961,326; 4,141,004; 4,349,811; 4,857,862; and patents pending.
}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD186G - SPEGMFGATIONS \(\left(\mathrm{T}_{A}=25^{\circ} \mathrm{C}\right.\) and +5 V supplies unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Unit \\
\hline RESOLUTION & & 16 & & Bits \\
\hline \begin{tabular}{l}
\begin{tabular}{ll}
\hline DIGITAL INPUTS & \(\mathrm{V}_{\mathrm{IH}}\) \\
& \(\mathrm{V}_{\mathrm{IL}}\) \\
& \(\mathrm{I}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{L}}\) \\
& \(\mathrm{I}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IL}}=\mathrm{DGND}\)
\end{tabular} \\
Maximum Clock Input Frequency
\end{tabular} &  & \[
\begin{aligned}
& 1.0 \\
& -10.0
\end{aligned}
\] & 0.8 & \[
\begin{aligned}
& \hline \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mu \mathrm{~A} \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error Gain Matching Miscale Error Midscale Error Matching Gain Linearity Error
\end{tabular} & & \[
\begin{aligned}
& \pm 3 \\
& \pm 3 \\
& \pm 30 \\
& \pm 10 \\
& \pm 3
\end{aligned}
\] & & \[
\begin{aligned}
& \% \text { of FSR } \\
& \% \text { of FSR } \\
& \mathrm{mV} \\
& \mathrm{mV} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline DRIFT ( \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) ) Gain Drift Midscale Drift & & \[
\begin{aligned}
& \pm 100 \\
& -130
\end{aligned}
\] & & \[
\begin{aligned}
& \operatorname{ppm}_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C} \mathrm{C}}
\end{aligned}
\] \\
\hline \begin{tabular}{cc}
\hline TOTAL HARMONIC DISTORTION + NOISE \\
\(0 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1866N \\
& AD1866R \\
\(-20 \mathrm{~dB}, 990.5 / \mathrm{Hz}\) & AD1866N \\
& AD1866R \\
\(-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}\) & AD1866N \\
& AD1866R
\end{tabular} &  & \(\left.\begin{array}{l}0.005 \\ 0.005 \\ 0.02 \\ 0.02 \\ 2.0 \\ 2.0\end{array}\right\}\) & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \% \\
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline CHANNEL SEPARATION \(1 \mathrm{kHz}, 0 \mathrm{~dB}\) & - 108 & - 115 & & dB \\
\hline SIGNAL-TO-NOISE RATIO (with A-Weight Filter) & 4 \% \({ }^{\text {c }}\) & - \(\quad 95\) & & dB \\
\hline D-RANGE (with A-Weight Filter) \% &  & 90 & & dB \\
\hline ```
OUTPUT
    Voltage Output Pins ( \(\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OR}}\) )
        Output Range ( \(\pm 3 \%\) )
        Output Impedance
        Load Current
    Bias Voltage Pins ( \(\mathrm{V}_{\mathrm{BL}}, \mathrm{V}_{\mathrm{BR}}\) )
        Output Range
        Output Impedance
``` &  & \[
\begin{aligned}
& \pm 1 \\
& 0.1 \\
& \pm 1 \\
& +2.5 \\
& 350
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \Omega \\
& \mathrm{~mA} \\
& \mathrm{~V} \\
& \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Specification, \(V_{L}\) and \(V_{S}\) \\
Operation, \(V_{L}\) and \(V_{S}\) \\
\(+\mathrm{I}, \mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\)
\end{tabular} & \[
\begin{aligned}
& 4.75 \\
& 3.5
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 9
\end{aligned}
\] & \[
\begin{aligned}
& 5.25 \\
& 5.25 \\
& 13
\end{aligned}
\] & V mA \\
\hline POWER DISSIPATION & & 45 & 65 & mW \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& -35 \\
& -60 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 85 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

Specifications subject to change without notice.

FEATURES
Dual Serial Input, Voltage Output DACs
Single +5 V Supply
0.004\% THD+N (typical)

Low Power: 50 mW (typical)
\(>115 \mathrm{~dB}\) Channel Separation (typical)
Operates at \(8 \times\) Oversampling
16-Pin Plastic DIP or SOIC Package

\section*{APPLICATIONS}

Portable Compact Disc Players
Portable DAT Players and Recorders
Automotive Compact Disc Players
Automotive DAT Players
Multimedia Workstations

\section*{PRODUCT DESCRIPTION}

The AD1868 is a complete dual 18-bit DAC offering excellent performance while requiring a single +5 V power supply. It is fabricated on Analog Devices' ABCMOS wafer fabrication process. The monolithic chip includes CMOS logic elements, bipolar and MOS linear elements, and laser-trimmed thin-film resistor elements. Careful design and layout techniques have resulted in low distortion, low noise, high channel separation, and low power dissipation.
The DACs on the AD1868 chip employ a partially segmented architecture. The first three MSBs of each DAC are segmented into seven elements. The 15 LSBs are produced using standard R-2R techniques. The segments and R-2R resistors are lasertrimmed to provide extremely low total harmonic distortion. The AD1868 requires no deglitcher or trimming circuitry.
Each DAC is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing \(\pm 1 \mathrm{~V}\) signals at load currents up to \(\pm 1 \mathrm{~mA}\). The buffered output signal range is 1.5 V to 3.5 V . Reference voltages of 2.5 V are provided, eliminating the need for "False Ground" networks.

A versatile digital interface allows the AD1868 to be directly connected to all digital filter chips. Fast CMOS logic elements allow for an input clock rate of up to 13.5 MHz . This allows for operation at \(2 \times, 4 \times, 8 \times\), or \(16 \times\) the sampling frequency (where \(F_{S}\) equals 44.1 kHz ) for each channel. The digital input pins of the AD1868 are TTL and +5 V CMOS compatible.

\section*{FUNCTIONAL BLOCK DIAGRAM}


The AD1868 operates on +5 V power supplies. The digital supply, \(\mathrm{V}_{\mathrm{L}}\), can be separated from the analog supply, \(\mathrm{V}_{\mathrm{S}}\), for reduced digital feedthrough. Separate analog and digital ground pins are also provided. In systems employing a single +5 volt power supply, \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}\) should be connected together. In battery-operated systems, operation will continue even with reduced supply voltage. Typically, the AD1868 dissipates 50 mW .
The AD1868 is packaged in either a 16 -pin plastic DIP or a 16-pin plastic SOIC package. Operation is guaranteed over the temperature range of \(-35^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and over the voltage supply range of 4.75 V to 5.25 V .

\section*{PRODUCT HIGHLIGHTS}
1. Single-supply operation @ +5 V
2. 50 mW power dissipation (typical)
3. THD +N is \(0.004 \%\) (typical)
4. Signal-to-Noise Ratio is 97.5 dB (typical)

5 . \(>115 \mathrm{~dB}\) channel separation (typical)
6. Compatible with all digital filter chips
7. 16-pin DIP and 16-pin SOIC packages
8. No deglitcher required
9. No external adjustments required

\footnotetext{
*Protected by U.S. Patents Numbers: 3,961,326; 4,141,004; 4,349,811; 4,857,862; and patents pending.
}

\begin{tabular}{|c|c|c|c|c|}
\hline & Min & Typ & Max & Units \\
\hline RESOLUTION & & 18 & & Bits \\
\hline \begin{tabular}{l}
\begin{tabular}{ll}
\hline DIGITAL INPUTS & \(\mathrm{V}_{\mathrm{IH}}\) \\
& \(\mathrm{V}_{\mathrm{IL}}\) \\
& \(\mathrm{I}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{L}}\) \\
& \(\mathrm{I}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IL}}=\mathrm{DGND}\)
\end{tabular} \\
Maximum Clock Input Frequency
\end{tabular} & \[
2.4
\]
\[
13.5
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & 0.8 & \[
\begin{aligned}
& \hline \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mu \mathrm{~A} \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error \\
Gain Matching \\
Midscale Error Midscale Error Matching Gain Linearity Error
\end{tabular} & & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 \\
& \pm 15 \\
& \pm 10 \\
& \pm 3
\end{aligned}
\] & & \[
\begin{aligned}
& \% \text { of FSR } \\
& \% \text { of FSR } \\
& \mathrm{mV} \\
& \mathrm{mV} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { DRIFT }\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right) \\
& \text { Gain Drift } \\
& \text { Midscale Drift }
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 100 \\
& \pm 100
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
& \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline  & & \[
\begin{aligned}
& 0.004 \\
& 0.004 \\
& \\
& 0.020 \\
& 0.020 \\
& \\
& 2.0 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& 0.008 \\
& 0.006 \\
& \\
& 0.08 \\
& 0.08 \\
& \\
& 5.0 \\
& 5.0
\end{aligned}
\] & \begin{tabular}{l}
\% \\
\% \\
\% \\
\% \\
\%
\end{tabular} \\
\hline CHANNEL SEPARATION \(1 \mathrm{kHz}, 0 \mathrm{~dB}\) & 108 & \(>115\) & & dB \\
\hline SIGNAL-TO-NOISE RATIO (with A-Weight Filter) & 95 & 97.5 & & dB \\
\hline D-RANGE (with A-Weight Filter) & 86 & 92 & & dB \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Output Pins \(\left(\mathrm{V}_{\mathrm{O}} \mathrm{L}, \mathrm{V}_{\mathrm{O}} \mathrm{R}\right)\) \\
Output Range ( \(\pm 3 \%\) ) \\
Output Impedance \\
Load Current \\
Bias Voltage Pins ( \(\mathrm{V}_{\mathrm{B}} \mathrm{L}, \mathrm{V}_{\mathrm{B}} \mathrm{R}\) ) \\
Output Voltage \\
Output Impedance
\end{tabular} & & \[
\begin{aligned}
& \pm 1 \\
& 0.1 \\
& \pm 1 \\
& \\
& +2.5 \\
& 350
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \Omega \\
& \mathrm{~mA} \\
& \mathrm{~V} \\
& \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Specification, \(V_{L}\) and \(V_{S}\) Operation, \(\mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{S}}\) \(+\mathrm{I}, \mathrm{V}_{\mathrm{L}}\) and \(\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}\)
\end{tabular} & \[
\begin{aligned}
& 4.75 \\
& 3.5
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 5.25 \\
& 5.25 \\
& 14
\end{aligned}
\] & V
V mA \\
\hline POWER DISSIPATION & & 50 & 70 & mW \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& -35 \\
& -60 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 85 \\
& 100 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}

\(\mathrm{V}_{\mathrm{s}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 6 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \mathrm{~V}\)
Digital Inputs to DGND . . . . . . . . . . . . . . . . . . -0.3 to \(\mathrm{V}_{\mathrm{L}}\)
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{Typical Performance of the AD1868}


Figure 1. \(T H D+N\) vs. Frequency


Figure 3. \(T H D+N\) vs. Supply Voltage


Figure 5. \(T H D+N\) vs. Temperature


Figure 2. Channel Separation vs. Frequency


Figure 4. Gain Linearity Error vs. Input Amplitude


Figure 6. Power Supply Rejection Ratio vs. Frequency

\section*{PIN CONFIGURATIONS}


PIN DESIGNATIONS
\begin{tabular}{|c|c|c|}
\hline 1 & \(\mathrm{V}_{\mathrm{L}}\) & Digital Supply (+5 Volts) \\
\hline 2 & LL & Left Channel Latch Enable \\
\hline 3 & DL & Left Channel Data Input \\
\hline 4 & CK & Clock Input \\
\hline 5 & DR & RIGHT Channel Data Input \\
\hline 6 & LR & RIGHT Channel Latch Enable \\
\hline 7 & DGND & Digital Common \\
\hline 8 & \(\mathrm{V}_{\mathrm{B}} \mathrm{R}\) & Right Channel Bias \\
\hline 9 & \(\mathrm{V}_{\text {S }}\) & Analog Supply ( +5 Volts) \\
\hline 10 & \(\mathrm{V}_{\mathrm{O}} \mathrm{R}\) & Right Channel Output \\
\hline 11 & NRR & Right Channel Noise Reduction \\
\hline 12 & AGND & Analog Common \\
\hline 13 & NRL & Left Channel Noise Reduction \\
\hline 14 & \(\mathrm{V}_{\mathrm{O}} \mathrm{L}\) & Left Channel Output \\
\hline 15 & \(\mathrm{V}_{\text {S }}\) & Analog Supply ( +5 Volts) \\
\hline 16 & \(\mathrm{V}_{\mathrm{B}} \mathrm{L}\) & Left Channel Bias \\
\hline
\end{tabular}

\section*{DEFINITION OF SPECIFICATIONS}

\section*{Total Harmonic Distortion + Noise}

Total harmonic distortion plus noise (THD +N ) is defined as the ratio of the square root of the sum of the squares of the amplitudes of the harmonics and noise to the amplitude of the fundamental input frequency. It is usually expressed in percent (\%) or decibels (dB).

\section*{D-Range Distortion}

D-range distortion is the ratio of the amplitude of the signal at an amplitude of -60 dB to the amplitude of the distortion plus noise. In this case, an A-weight filter is used. The value specified for D-range performance is the ratio measured plus 60 dB .

\section*{Signal-to-Noise Ratio}

The signal-to-noise ratio is defined as the ratio of the amplitude of the output when a full-scale output is present to the amplitude of the output with no signal present. It is expressed in decibels (dB) and measured using an A-weight filter.

\section*{Gain Linearity}

Gain linearity is a measure of the deviation of the actual output amplitude from the ideal output amplitude. It is determined by measuring the amplitude of the output signal as the amplitude of that output signal is digitally reduced to a lower level. A perfect D/A converter exhibits no difference between the ideal and actual amplitudes. Gain linearity is expressed in decibels (dB).

\section*{Midscale Error}

Midscale error is the difference between the analog output and the bias when the twos complement input code representing midscale is loaded in the input register. Midscale error is expressed in mV .

\section*{FUNCTIONAL DESCRIPTION}

The AD1868 is a complete, voltage output dual 18 -bit digital audio DAC which operates with a single +5 volt supply. As shown in the block diagram, each channel contains a voltage reference 18 -bit, serial-to-parallel input register, 18 -bit inputlatch, 18 -bit DAC, and an output amplifier.
The voltage reference section provides a reference voltage and a false ground voltage for each channel. The low noise bandgap circuits produce reference voltages that are unaffected by changes in temperature, time, and power supply.
The output amplifier uses both MOS and bipolar devices and incorporates an NPN class-A output stage. It is designed to produce high slew rate, low noise, low distortion, and optimal frequency response.
Each 18-bit DAC uses a combination of segmented decoder and R-2R architecture to achieve good integral and differential linearity. The resistors which form the ladder structure are fabricated with silicon-chromium thin film. Laser-trimming of these resistors further reduces linearity error, resulting in low output distortion.
The input registers are fabricated with CMOS logic gates. These gates allow fast switching speeds and low power consumption, contributing to the fast digital timing, low glitch, and low power dissipation of the AD1868.


AD1868 Functional Block Diagram

\section*{ANALOG CIRCUIT CONSIDERATIONS GROUNDING RECOMMENDATIONS}

The AD1868 has two ground pins, designated as AGND (Pin 12) and DGND (Pin 7). The analog ground, AGND, serves as the "high quality" reference ground for analog signals and as a return path for the supply current from the analog portion of the device. The system analog common should be located as close as possible to Pin 12 to minimize any voltage drop which may develop between these two points, although the internal circuit is designed to minimize signal dependence of the analog return current.
The digital ground, DGND, returns ground current from the digital logic portion of the device. This pin should be connected to the digital common node in the system. As shown in Figure 7, the analog and digital grounds should be joined at one point in the system. When these two grounds are remotely connected such as at the power supply ground, care should be taken to minimize the voltage difference between the DGND and AGND pins in order to ensure the specified performance.

\section*{POWER SUPPLIES AND DECOUPLING}

The AD1868 has three power supply input pins. \(\mathrm{V}_{\mathrm{S}}\) (Pins 9 and 15) provide the supply voltages which operate the analog portion of the device including the 18 -bit DACs, the voltage references, and the output amplifiers. The \(\mathrm{V}_{\mathrm{S}}\) supplies are designed to operate with a +5 V supply. These pins should be decoupled to analog common using a \(0.1 \mu \mathrm{~F}\) capacitor. Good engineeringpractice suggests that the bypass capacitors be placed as close as possible to the package pins. This minimizes the inherent inductive effects of printed circuit board traces.
\(\mathrm{V}_{\mathrm{L}}\) (Pin 1) operates the digital portions of the chip including the input shift registers and the input latching circuitry. \(\mathrm{V}_{\mathrm{L}}\) is also designed to operate with a +5 V supply. This pin should be bypassed to digital common using a \(0.1 \mu \mathrm{~F}\) capacitor, again placed as close as possible to the package pin. Figure 7 illustrates the correct connection of the digital and analog supply bypass capacitors.
An important feature of the AD1868 audio DAC is its ability to operate at reduced power supply voltages. This feature is very important in portable battery-operated systems. As the batteries discharge, the supply voltage drops. Unlike any other audio DAC, the AD1868 can continue to function at supply voltages as low as 3.5 V . Because of its unique design, the power requirements of the AD1868 diminish as the battery voltage drops, further extending the operating time of the system.


Figure 7. Recommended Circuit Schematic

\section*{NOISE REDUCTION CAPACITORS}

The AD1868 has two noise-reduction pins designated as NRL (Pin 13) and NRR (Pin 11). It is recommended that external noise-reduction capacitors be connected from these pins to AGND to reduce the output noise contributed by the voltage reference circuitry. As shown in Figure 7, each of these pins should be bypassed to AGND with a \(4.7 \mu \mathrm{~F}\) or larger capacitor. The connections between the capacitors, package pins and AGND should be as short as possible to achieve the lowest noise.

\section*{USING \(V_{B} L\) AND \(V_{B} R\)}

The AD1868 has two bias voltage reference pins, designated as \(\mathrm{V}_{\mathrm{B}} \mathrm{R}(\operatorname{Pin} 8)\) and \(\mathrm{V}_{\mathrm{B}} \mathrm{L}(\operatorname{Pin} 16)\). These pins supply a dc reference voltage equal to the center of the output voltage swing. These bias voltages replace "False Ground" networks previously required in single-supply audio systems. At the same time, they allow dc-coupled systems, improving audio performance.
Figure 8a illustrates the traditional approach used to generate False Ground voltages in single-supply audio systems. This circuit requires additional power and circuit board space.


Figure 8a. Schematic Using False Ground


Figure 8b. Circuitry Using Voltage Biases
The AD1868 eliminates the need for "False Ground" circuitry. \(\mathrm{V}_{\mathrm{B}} \mathrm{R}\) and \(\mathrm{V}_{\mathrm{B}} \mathrm{L}\) generate the required bias voltages previously generated by the "False Ground." As shown in Figure \(8 \mathrm{~b}, \mathrm{~V}_{\mathrm{B}} \mathrm{R}\) and \(\mathrm{V}_{\mathrm{B}} \mathrm{L}\) may be used as the reference point in each output channel. This permits a de-coupled output signal path. This eliminates ac-coupling capacitors and improves low frequency performance. It should be noted that these bias outputs have relatively high output impedance and will not drive output currents larger than \(100 \mu \mathrm{~A}\) without degrading the specified performance.

\section*{DISTORTION PERFORMANCE AND TESTING}

The THD +N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. Therefore, the THD +N specification provides a direct method to classify and choose an audio DAC for a desired level of performance.

Figure 1 illustrates the typical THD +N versus frequency performance of the AD1868. It is evident that the THD + N performance of the AD1868 remains stable at all three levels through a wide range of frequencies. A load impedance of at least \(2 \mathrm{k} \Omega\) is recommended for best THD +N performance.
Analog Devices tests and grades all AD1868s on the basis of THD + N performance. During the distortion test, a high speed digital pattern generator transmits digital data to each channel of the device under test. Eighteen-bit data is latched into the DAC at \(352.8 \mathrm{kHz}\left(8 \times \mathrm{F}_{\mathrm{S}}\right)\). The test waveform is a 990.5 Hz sine wave with \(0 \mathrm{~dB},-20 \mathrm{~dB}\), and -60 dB amplitudes. A 4096-point FFT calculates total harmonic distortion + noise, signal-to-noise ratio, and D-range. No deglitchers or external adjustments are used.

\section*{DIGITAL CIRCUIT CONSIDERATIONS INPUT DATA}

The AD1868 digital input port employs five signals: Data Left (DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and Clock (CLK). DL and DR are the serial inputs for the left and right DACs, respectively. Input data bits are clocked into the input register on the rising edge of CLK. The falling edges of LL and LR cause the last 18 bits which were clocked into the serial registers to be shifted into the DACs, thereby updating the respective DAC outputs. For systems using only a single latch signal, LL and LR may be connected together. For systems using only one DATA signal, DR and DL may be connected together. Data is transmitted to the AD1868 in a bit stream composed of 18 -bit words with a serial, twos complement, MSB first format. Left and right channels share the Clock (CLK) signal.
Figure 9 illustrates the general signal requirements for data transfer for the AD1868.


Figure 9. AD1868 Control Signals

\section*{TIMING}

Figure 10 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1868 are TTL and 5 V CMOS compatible.
The maximum clock rate of the AD1868 is specified to be at least 13.5 MHz . This clock rate allows data transfer rates of \(2 \times\), \(4 \times, 8 \times\), and \(16 \times \mathrm{F}_{\mathrm{S}}\) (where \(\mathrm{F}_{\mathrm{S}}\) equals 44.1 kHz ). The applications section of this data sheet contains additional guidelines for using the AD1868.


Figure 10. AD1868 Input Signal Timing

\section*{APPLICATIONS OF THE AD1868}

The AD1868 is a high performance audio DAC specifically designed for portable and automotive digital audio applications. These market segments have technical requirements fundamentally different than those found in the high end or home-use market segments. Portable equipment must rely on components which require low amounts of power to offer reasonable playing times. Also, battery voltages drop as the end of the discharge cycle is approached. The AD1868's ability to operate from a single +5 V supply makes it a good choice for battery-operated gear. As the battery voltage drops, the power dissipation of the

AD1868 drops. This extends the usable battery life. Finally, as the battery supply voltage drops, the bias voltages and signal swings also drop, preventing signal clipping and abrupt degradation of distortion. Figure 3 illustrates that THD +N performance of the AD1868 remains constant through a wide range of supply voltages.
Automotive equipment rely on components which are able to consistently perform in a wide range of temperatures. In addition, due to the limited space available in automotive applications, small size is essential. The AD1868 is able to satisfy both of these requirements. The device has guaranteed operation between \(-35^{\circ} \mathrm{C}\) and \(+85^{\circ} \mathrm{C}\), and the 16 -pin DIP or 16 -pin SOIC package is particularly attractive where overall size is important.
Since the AD1868 provides dc bias voltages, the entire signal chain can be dc-coupled. This eliminate ac-coupling capacitors from the signal path, improving low frequency performance and lowering system cost and size.

In summary, the AD1868 is an excellent choice for batteryoperated portable or automotive digital audio systems. In the following sections, some examples of high performance audio applications featuring the AD1868 are described.

\section*{AD1868 with Sony CXD2550P Digital Filter}

Figure 11 illustrates an 18-bit CD player design incorporating an AD1868 DAC, a Sony CXD2550P digital filter and 2-pole antialias filters. This high performance, single-supply design operates at \(8 \times \mathrm{F}_{\mathrm{s}}\) and is suitable for portable and automotive applications. In this design, the CXD2550P filter transmits left and right channel digital data to the AD1868. The left and right latch signals, LL and LR, are both provided by the word clock signal (LRCKO) of the digital filter. The digital data is converted to low distortion output voltages by the output amplifiers on the AD1868. Also, no deglitching circuitry or external adjustments are required. Bypass capacitors, noise-reduction capacitors and the antialias filter details are omitted for clarity.


Figure 11. AD1868 with Sony CXD2550P Digital Filter

\section*{ADDITIONAL APPLICATIONS}

In addition to CD player designs, the AD1868 is suitable for similar applications such as DAT, portable musical instruments, Laptop and Notebook personal computers, and PC audio I/O boards. The circuit techniques illustrated are directly applicable in those applications.

Figures 12, 13, and 14 show connection diagrams for the AD1868 with popular digital filter chips from NPC and Yamaha. Each application operates at \(8 \times \mathrm{F}_{\mathrm{S}}\) operation. Please refer to the appropriate sections of this data sheet for additional information.


Figure 12. AD1868 with NPC SM5813 Digital Filter


Figure 13. AD1868 with NPC SM5818AP Digital Filter


Figure 14. AD1868 with Yamaha YM3434 Digital Filter

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
THD+N \\
\(@ \mathbf{F}_{\mathbf{s}}\)
\end{tabular} & SNR & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD1868N & \(0.008 \%\) & 95 dB & \(\mathrm{~N}-16\) \\
AD1868R & \(0.008 \%\) & 95 dB & R-16 \\
AD1868N-J & \(0.006 \%\) & 95 dB & N-16 \\
AD1868R-J & \(0.006 \%\) & 95 dB & R-16 \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP; \(\mathrm{R}=\) SOIC. For outline
information see Package Information section.

\section*{FEATURES}

Dynamic Range: 88.5dB
Resolution: \(\mathbf{0 . 3 7 5 d B}\)
On-Chip Data Latches
Full \(\pm 25 \mathrm{~V}\) Input Range Multiplying DAC
Low Distortion
Single +5 V Supply
Latch-Up Free (No Protection Schottky Required)
APPLICATIONS
Digitally Controlled AGC Systems
Audio Attenuators
Wide Dynamic Range A/D Converters
Sonar Systems
Function Generators

\section*{GENERAL DESCRIPTION}

The LOGDAC \({ }^{\text {TM }}\) AD7111 is a CMOS multiplying D/A converter which can attenuate an analog input signal over the range 0 to -88.5 dB in 0.375 dB steps.
The degree of attenuation is determined by an 8 -bit data word which is latched into on-chip data latches using microprocessor compatible control signals \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\). Operating frequency range of the device is from de to several hundred kHz .

The device is available in a standard 16-pin DIP and in a 20-terminal surface mount package.

FUNCTIONAL BLOCK DIAGRAM

\begin{tabular}{l|l|l|l}
\hline & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Specified \\
Accuracy \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7111KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 0 dB to 60 dB & \(\mathrm{~N}-16\) \\
AD7111BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 0 dB to 60 dB & \(\mathrm{Q}-16\) \\
AD7111TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 0 dB to 60 dB & \(\mathrm{Q}-16\) \\
AD7111LN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 0 dB to 72 dB & \(\mathrm{~N}-16\) \\
AD7111CQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 0 dB to 72 dB & \(\mathrm{Q}-16\) \\
AD7111UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 0 dB to 72 dB & \(\mathrm{Q}-16\) \\
AD7111TE \(/ 883 \mathrm{~B}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 0 dB to 60 dB & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

\footnotetext{
* \(\mathbf{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{Q}=\) Cerdip.

For outline information see Package Information section.
}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & AD7111L/C
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & /U GRADES
\[
T_{A}=T_{\min }, T_{\max }
\] & \[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & B/T GRADES
\[
\mathbf{T}_{\mathbf{A}}=\mathbf{T}_{\min }, \mathbf{T}_{\max }
\] & Units & Conditions/Comments \\
\hline NOMINAL RESOLUTION & 0.375 & 0.375 & 0.375 & 0.375 & dB & \\
\hline ```
ACCURACY RELATIVE TO OdB ATTENUATION
    0.375dB Steps:
        Accuracy \leqslant }\pm0.17\textrm{dB
        Monotonic
    0.75dB Steps:
        Accuracy }\leqslant\pm0.35\textrm{dB
        Monotonic
    1.5dB Steps:
        Accuracy }\leqslant\pm0.7\textrm{dB
        Monotonic
    3.0dB Steps:
        Accuracy }\leqslant\pm1.4\textrm{dB
        Monotonic
    6.0dB Steps:
        Accuracy }\leqslant\pm2.7\textrm{dB
        Monotonic
``` & \begin{tabular}{l}
0 to 36 \\
0 to 54 \\
0 to 48 \\
0 to 72 \\
0 to 54 \\
Full Range \\
0 to 66 \\
Full Range \\
0 to 72 \\
Full Range
\end{tabular} & \begin{tabular}{l}
0 to 36 \\
0 to 54 \\
0 to 42 \\
0 to 66 \\
0 to 48 \\
0 to 78 \\
0 to 54 \\
Full Range \\
0 to 60 \\
Full Range
\end{tabular} & \begin{tabular}{l}
0 to 30 \\
0 to 48 \\
0 to 42 \\
0 to 72 \\
0 to 48 \\
0 to 85.5 \\
0 to 60 \\
Full Range \\
0 to 60 \\
Full Range
\end{tabular} & \begin{tabular}{l}
0 to 30 \\
0 to 48 \\
0 to 36 \\
0 to 60 \\
0 to 42 \\
0 to 72 \\
0 to 48 \\
Full Range \\
0 to 48 \\
Full Range
\end{tabular} & \begin{tabular}{l}
dB min \\
dB min \\
dB min \\
dB min \\
dB min \\
dB min \\
dB min \\
\(\mathrm{dB} \min\)
\end{tabular} & \begin{tabular}{l}
Guaranteed attenuation ranges for specified step sizes \\
Full Range is from 0 to 88.5 dB
\end{tabular} \\
\hline GAIN ERROR & \(\pm 0.1\) & \(\pm 0.15\) & \(\pm 0.15\) & \(\pm 0.20\) & dB max & \\
\hline \(V_{\text {IN }}\) INPUT RESISTANCE (PIN 15) & 9/11/15 & 9/11/15 & 7/11/18 & 7/11/18 & \(\mathrm{k} \Omega\) min/typ/max & \\
\hline \begin{tabular}{l}
RFB INPUT RESISTANCE \\
(PIN 16)
\end{tabular} & 9.3/11.5/15.7 & 9.3/11.5/15.7 & 7.3/11.5/18.8 & 7.3/11.5/18.8 & \(\mathrm{k} \Omega\) min/typ/max & \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
\(\mathrm{V}_{\mathrm{IH}}\) (Input High Voltage) \\
\(\mathrm{V}_{\mathrm{IL}}\) (Input Low Voltage) \\
Input Leakage Current
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10
\end{aligned}
\] & \begin{tabular}{l}
\(V\) min \\
\(V_{\text {max }}\) \\
\(\mu \mathrm{A}\) max
\end{tabular} & Digital Inputs \(=\mathrm{V}_{\mathrm{DD}}\) \\
\hline  & \[
\begin{aligned}
& 0 \\
& 0 \\
& 350 \\
& 175 \\
& 10 \\
& 3
\end{aligned}
\] & 0
0
500
250
10
4.5 & \[
\begin{aligned}
& 0 \\
& 0 \\
& 350 \\
& 175 \\
& 10 \\
& 3
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 500 \\
& 250 \\
& 10 \\
& 4.5
\end{aligned}
\] & ns min ns min ns min ns min ns min \(\mu \mathrm{s}\) min & \begin{tabular}{l}
Chip Select to Write Setup Time Chip Select to Write Hold Time Write Pulse Width \\
Data Valid to Write Setup Time Data Valid to Write Hold Time Refresh Time
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
\(V_{D D}\) \\
IDD
\end{tabular} & \[
\begin{aligned}
& +5 \\
& 1 \\
& 500 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& 4 \\
& 1000 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& 1 \\
& 500 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& 4 \\
& 1000 \\
& \hline
\end{aligned}
\] & V mA max \(\mu \mathrm{A}\) max & \[
\begin{aligned}
& \text { Digital Inputs }=V_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} . \text { See Figure } 7 .
\end{aligned}
\] \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.

\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for design guidance only and are not subject to test.
\(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V}\) dc except where stated, \(\mathrm{I}_{\mathrm{OUT}}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\), output amplifier AD544 except where stated.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{AD7111L/C/U GRADES} & \multicolumn{2}{|l|}{AD7111K/B/T GRADES} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Conditions/Comments} \\
\hline & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathbf{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathbf{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) & & \\
\hline DC Supply Rejection, \(\Delta\) Gain/ \(\Delta V_{\text {DD }}\) & 0.001 & 0.005 & 0.001 & 0.005 & dB per \% max & \(\Delta V_{\text {DD }}= \pm 10 \%\), Input Code \(=00000000\) \\
\hline Propagation Delay & 3.0 & 4.5 & 3.0 & 4.5 & \(\mu \mathrm{s}\) max & Full Scale Change Measured from \(\overline{\text { WR }}\) going high, \(\overline{\mathrm{CS}}=0 \mathrm{~V}\). \\
\hline Digital-to-Analog Glitch Impulse & 100 & - & 100 & - & nV secs typ & \begin{tabular}{l}
Measured with ADLH0032CG as Output Amplifier for Input Code Transition 10000000 to 00000000. \\
C1 of Figure 1 is \(\mathbf{0 p F}\)
\end{tabular} \\
\hline Output Capacitance, Pin 1 & 185 & 185 & 185 & 185 & pF max & \\
\hline Input Capacitance, Pin 15 and Pin 16 & 7 & 7 & 7 & 7 & PF max & \\
\hline Feedthrough at 1 kHz & -94 & -72 & -92 & -68 & \(\mathrm{dB} \max\) & Feedthrough is also determined by circuit \\
\hline Total Harmonic Distortion & -91 & -91 & -91 & -91 & dB typ & layout (see Figure 4). \\
\hline Output Noise Voltage Density & 70 & 70 & 70 & 70 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) max & \(\mathrm{V}_{\text {IN }}=6 \mathrm{~V}\) rms at 1 kHz \\
\hline Digital Input Capacitance & 7 & 7 & 7 & 7 & pF max & Includes AD544 Amplifier Noise \\
\hline
\end{tabular}

Specifications subject to change without notice.
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
ABSOLUTE MAXIMUM RATINGS* \\
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\end{tabular} & \\
\hline \(\mathrm{V}_{\text {DD }}\) (to DGND) & 7V \\
\hline \(\mathrm{V}_{\text {IN }}\) (to AGND) & +35V \\
\hline Digital Input Voltage to DGND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Iout to AGND & . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \(\mathrm{V}_{\text {IN }}\) to AGND . . & \(\pm 35 \mathrm{~V}\) \\
\hline AGND to DGND & . 0 to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline DGND to AGND & 0 to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Power Dissipation (Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & 450 mW \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) by & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Operating Temperature Range
Commercial (K, L Versions) . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (B, C Versions) . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (T, U Versions) . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{TERMINOLOGY}

RESOLUTION: Nominal change in attenuation when moving between two adjacent codes.
MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.
FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.
OUTPUT LEAKAGE CURRENT: Current which appears on the lout terminal with all digital inputs high.
TOTAL HARMONIC DISTORTION: A measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.
ACCURACY: The difference (measured in dB ) between the ideal transfer function as listed in Table I and the actual transfer function as measured with the device.
OUTPUT CAPACITANCE: Capacitance from IOUT to ground.

DIGITAL-TO-ANALOG GLITCH IMPULSE: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with \(\mathrm{V}_{\text {IN }}=\) AGND.
PROPAGATION DELAY: This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching \(90 \%\) of its final value.
WRITE CYCLE TIMING DIAGRAM

1. ALL INPUT SIGNAL RISE AND FALL TIMES

ALL INPUT SIGNAL RISE AND FALL TIMES
MEASURED FROM 10\% TO \(90 \%\) OF VOD. \(V\) VD MEASRED
\(=+5 \mathrm{~V}, \mathrm{t}_{\mathrm{f}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ms}\).
2. TIMING MEASUREMENT REFERENCE LEVEL Is \(\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}\).

\section*{PIN CONFIGURATIONS}


\section*{AD7111}

\section*{CIRCUIT DESCRIPTION}

\section*{GENERAL CIRCUIT INFORMATION}

The AD7111 consists of a 17 -bit R-2R CMOS multiplying D/A converter with extensive digital logic. The logic translates the 8 -bit binary input into a 17 -bit word which is used to drive the D/A converter. Input data on the D7-D0 bus is loaded into the input data latches using \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control signals. The rising edge of \(\overline{W R}\) latches the input data and initiates the internal data transfer to the decoder. A minimum time \(\mathrm{t}_{\mathrm{RFSH}}\), the refresh time, is required for the data to propagate through the decoder before a new data write is attempted.
The transfer function for the circuit of Figure 1 is given by:
\[
\begin{aligned}
& V_{O}=-V_{\text {IN }} 10 \exp -\frac{0.375 \mathrm{~N}}{20} \\
& \left|\frac{\mathrm{~V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right| \mathrm{dB}=-0.375 \mathrm{~N}
\end{aligned}
\]

Where 0.375 is the step size (resolution) in dB and N is the input code in decimal for values 0 to 239 . For \(240 \leqslant N \leqslant 255\) the output is zero. Table I gives the output attenuation relative to 0 dB for all possible input codes.
The graphs on the last page give a pictorial representation of the specified accuracy and monotonic ranges for all grades of the AD7111. High attenuation levels are specified with less. accuracy than low attenuation levels. The range of monotonic behavior depends upon the attenuation step size used. For example, the AD7111L is guaranteed monotonic in 0.375 dB steps from 0 to -54 dB inclusive and in 0.75 dB steps from 0 to -72 dB inclusive. To achieve monotonic operation over the entire 88.5 dB range it is necessary to select input codes so


Figure 1. Typical Circuit Configuration
that the attenuation step size at any point is consistent with the step size guaranteed for monotonic operation at that point.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 2 shows a simplified circuit of the D/A converter section of the AD7111 and Figure 3 gives an approximate equivalent circuit.
The current source I LeAKAGE is composed of surface and junction leakages and as with most semiconductor devices, approximately doubles every \(10^{\circ} \mathrm{C}\)-see Figure 11 . The resistor \(\mathrm{R}_{\mathrm{O}}\) as shown in Figure 3 is the equivalent output resistance of the device which varies with input code (excluding all 0 's code) from \(0.8 R\) to \(2 R\). \(R\) is typically \(11 \mathrm{k} \Omega\). COUT is the capacitance due to the N channel switches and varies from about 60 pF to 185 pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A converters" which is available from Analog Devices, Publication Number G479-15-8/78.


Figure 2. Simplified D/A Circuit of AD7111

\(g\left(V_{i N}, N\right)\) IS THE THEVENIN EQUIVALENT VOLTAGE GENERATOR
DUE TO THE INPUT VOLTAGE VIN, THE BINARY ATTENUATION FACTOR N AND THE TRANSFER FUNCTION OF THE R-2R LADDER.

Figure 3. Equivalent Analog Output Circuit of AD7111
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline D7-D4 & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 & 1000 & 1001 & 1010 & 1011 & 1100 & 1101 & 1110 & 1111 \\
\hline 0000 & 0.0 & 0.375 & 0.75 & 1.125 & 1.5 & 1.875 & 2.25 & 2.625 & 3.0 & 3.375 & 3.75 & 4.125 & 4.5 & 4.875 & 5.25 & 5.625 \\
\hline 0001 & 6.0 & 6.375 & 6.75 & 7.125 & 7.5 & 7.875 & 8.25 & 8.625 & 9.0 & 9.375 & 9.75 & 10.125 & 10.5 & 10.875 & 11.25 & 11.625 \\
\hline 0010 & 12.0 & 12.375 & 12.75 & 13.125 & 13.5 & 13.875 & 14.25 & 14.625 & 15.0 & 15.375 & 15.75 & 16.125 & 16.5 & 16.875 & 17.25 & 17.625 \\
\hline 0011 & 18.0 & 18.375 & 18.75 & 19.125 & 19.5 & 19.875 & 20.25 & 20.625 & 21.0 & 21.375 & 21.75 & 22.125 & 22.5 & 22.875 & 23.25 & 23.625 \\
\hline 0100 & 24.0 & 24.375 & 24.75 & 25.125 & 25.5 & 25.875 & 26.25 & 26.625 & 27.0 & 27.375 & 27.75 & 28.125 & 28.5 & 28.875 & 29.75 & 29.625 \\
\hline 0101 & 30.0 & 30.375 & 30.75 & 31.125 & 31.5 & 31.875 & 32.25 & 32.625 & 33.0 & 33.375 & 33.75 & 34.125 & 34.5 & 34.875 & 35.25 & 35.625 \\
\hline 0110 & 36.0 & 36.375 & 36.75 & 37.125 & 37.5 & 37.875 & 38.25 & 38.625 & 39.0 & 39.375 & 39.75 & 40.125 & 40.5 & 40.875 & 41.25 & 41.625 \\
\hline 0111 & 42.0 & 42.375 & 42.75 & 43.125 & 43.5 & 43.875 & 44.25 & 44.625 & 45.0 & 45.375 & 45.75 & 46.125 & 46.5 & 46.875 & 47.25 & 47.625 \\
\hline 1000 & 48.0 & 48.375 & 48.75 & 49.125 & 49.5 & 49.875 & 50.25 & 50.625 & 51.0 & 51.375 & 51.75 & 52.125 & 52.5 & 52.875 & 53.25 & 53.625 \\
\hline 1001 & 54.0 & 54.375 & 54.75 & 55.125 & 55.5 & 55.875 & 56.25 & 56.625 & 57.0 & 57.375 & 57.75 & 58.125 & 58.5 & 58.875 & 59.25 & 59.625 \\
\hline 1010 & 60.0 & 60.375 & 60.75 & 61.125 & 61.5 & 61.875 & 62.25 & 62.625 & 63.0 & 63.375 & 63.75 & 64.125 & 64.5 & 64.875 & 65.25 & 65.625 \\
\hline 1011 & 66.0 & 66.375 & 66.75 & 67.125 & 67.5 & 67.875 & 68.25 & 68.625 & 69.0 & 69.375 & 69.75 & 70.125 & 70.5 & 70.875 & 71.25 & 71.625 \\
\hline 1100 & 72.0 & 72.375 & 72.75 & 73.125 & 73.5 & 73.875 & 74.25 & 74.625 & 75.0 & 75.375 & 75.75 & 76.125 & 76.5 & 76.875 & 77.25 & 77.625 \\
\hline 1101 & 78.0 & 78.375 & 78.75 & 79.125 & 79.5 & 79.875 & 80.25 & 80.625 & 81.0 & 81.375 & 81.75 & 82.125 & 82.5 & 82.875 & 83.25 & 83.625 \\
\hline 1110 & 84.0 & 84.375 & 84.75 & 85.125 & 85.5 & 85.875 & 86.25 & 86.625 & 87.0 & 87.375 & 87.75 & 88.125 & 88.5 & 88.875 & 89.25 & 89.625 \\
\hline 1111 & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE & MUTE \\
\hline
\end{tabular}

Table I. Ideal Attenuation in dB vs. Input Code

\section*{Applications Information - AD7111}

\section*{DYNAMIC PERFORMANCE}

The dynamic performance of the AD7111 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from \(V_{\text {IN }}\) to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7111 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.


Figure 4. Suggested Layout for AD7111 and Op-Amp It is recommended that when using the AD 7111 with a high speed amplifier, a capacitor (C1) be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30 pF and 50 pF , compensates for the phase lag introduced by the ou tput capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7111 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C 1 is shown in the middle trace and the response with C 1 in circuit is shown in the bottom trace.


Figure 5. Response of AD7111 with AD517


Figure 6. Response of AD7111 with AD544
In conventional CMOS D/A converter design parasitic capacitance in the N -channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result
from digital feedthrough. The AD7111 has been designed to minimize these glitches as much as possible.
For operation beyond 250 kHz , capacitor C 1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 12. In circuits where C1 is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7111.
Feedthrough and absolute accuracy are sensitive to output leakage current effects. For this reason it is recommended that \(25^{\circ} \mathrm{C}\) as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 11.
Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7111 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

\section*{STATIC ACCURACY PERFORMANCE}

The D/A converter section of the AD7111 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.
Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor \(\mathrm{R}_{\mathrm{FB}}\). It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD5 17 or AD544) to minimize this offset.
Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7111 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. It is recommended that an amplifier with less than \(50 \mu \mathrm{~V}\) of input offset be used (such as the AD517 or AD OP-07) in dc applications. Amplifiers with higher offset voltage may cause audible "thumps" in ac applications due to dc output changes.
The AD7111 accuracy is specified and tested using only the internal feedback resistor. Any Gain Error (i.e., mismatch of \(\mathrm{R}_{\mathrm{FB}}\) to the R-2R ladder) that may exist in the AD7111 D/A converter circuit results in a constant attenuation error over the whole range. The AD7111 accuracy is specified relative to OdB attenuation, hence "Gain" trim resistors-R1 and R2 in Figure 1-can be used to adjust \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }}\) precisely (i.e., 0 dB attenuation) with input code 00000000 . The accuracy and monotonic range specifications of the AD7111 are not affected in any way by this gain trim procedure. For the AD7111L/C/U grades, suitable values for R1 and R2 of Figure 1 are \(\mathrm{R} 1=500 \Omega, \mathrm{R} 2=180 \Omega\); for the \(\mathrm{K} / \mathrm{B} / \mathrm{T}\) grades suitable values are \(\mathrm{R} 1=1000 \Omega, \mathrm{R} 2=270 \Omega\). For additional information on gain error the reader is referred to Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs" by Phil Burton available from Analog Devices Inc., Publication Number E630-10-6/81.

\section*{AD7111 - Typical Performance Characteristics}


Figure 7. Typical Supply Current vs. Logic Input Level


Figure 8. Typical Attenuation Error for 0.75dB Steps


Figure 9. Typical Attenuation Error for 3dB Steps vs. Temperature


Figure 10. Accuracy Specification for \(K / B / T\) Grade Devices at \(T_{A}=+25^{\circ} C\)


Figure 11. Output Leakage Current vs. Temperature


Figure 12. Frequency Response with AD544 and AD517 Amplifiers


Figure 13. Distortion vs. Frequency Using AD544 Amplifier


Figure 14. Accuracy Specification for L/C/U Grade Devices at \(T_{A}=+25^{\circ} C\)

\section*{FEATURES}

Dynamic Range 85.5dB
Resolution 1.5dB
Full \(\pm 25\) V Input Range Multiplying DAC
Full Military Temperature Range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Low Distortion
Low Power Consumption
Latch Proof Operation (Schottky Diodes Not Required)
Single 5V to 15V Supply

\section*{APPLICATIONS}

Digitally Controlled AGC Systems
Audio Attenuators
Wide Dynamic Range A/D Converters
Sonar Systems
Function Generators

\section*{GENERAL DESCRIPTION}

The LOGDAC \({ }^{\mathrm{TM}}\) AD7118 is a CMOS multiplying D/A converter which attenuates an analog input signal over the range 0 to -85.5 dB in 1.5 dB steps. The analog output is determined by a six-bit attenuation code applied to the digital inputs. Operating frequency range of the device is from dc to several hundred kHz .
The device is manufactured using an advanced monolithic silicon gate thin-film on CMOS process and is packaged in a 14-pin dual-in-line package.

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Specified \\
Accuracy \\
Range
\end{tabular} & \begin{tabular}{c} 
Package \\
Option
\end{tabular} \\
\hline AD7118KN & 0 to \(+70^{\circ} \mathrm{C}\) & 0 to 42 dB & \(\mathrm{~N}-16\) \\
AD7118LN & 0 to \(+70^{\circ} \mathrm{C}\) & 0 to 48 dB & \(\mathrm{~N}-16\) \\
AD7118BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 0 to 42 dB & \(\mathrm{Q}-16\) \\
AD7118CQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 0 to 48 dB & \(\mathrm{Q}-16\) \\
AD7118TQ \({ }^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 0 to 42 dB & \(\mathrm{Q}-16\) \\
AD7118UQ \(^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 0 to 48 dB & \(\mathrm{Q}-16\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} \mathrm{~N}=\) Plastic DIP; \(\mathrm{Q}=\) Cerdip. For outline information see Package Information section.
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add /883B to part number.

\section*{FUNCTIONAL DIAGRAM}


PIN CONFIGURATION (Not to Scale)


LOGDAC is a trademark of Analog Devices, Inc.
 amplifier AD544 except where stated)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\)} & \multirow[b]{2}{*}{UNITS} & \multirow[t]{2}{*}{TEST CONDITIONS/ COMMENTS} \\
\hline PARAMETER & \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) & \(\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}\) & \(V_{\text {DD }}=+5 \mathrm{~V}\) & \(\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}\) & & \\
\hline NOMINAL RESOLUTION & 1.5 & 1.5 & 1.5 & 1.5 & dB & \\
\hline ```
ACCURACY RELATIVE TO VIN
    AD7118L/C/U
        0 to -30 dB
        -31.5 to -42 dB
        -43.5 to -48 dB
    AD7118K/B/T
        0 to -30 dB
        -31.5 to -42 dB
``` & \[
\begin{aligned}
& \pm 0.35 \\
& \pm 0.7 \\
& \pm 1.0 \\
& \pm 0.5 \\
& \pm 0.75
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.35 \\
& \pm 0.5 \\
& \pm 0.7 \\
& \\
& \pm 0.5 \\
& \pm 0.75
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.4 \\
& \pm 0.8 \\
& \pm 1.3 \\
& \pm 0.5 \\
& \pm 1.0
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.4 \\
& \pm 0.7 \\
& \pm 1.0 \\
& \pm 0.5 \\
& \pm 0.8
\end{aligned}
\] & \begin{tabular}{l}
dB max dB max dB max \\
dB max dB max
\end{tabular} & Accuracy is measured using circuit of Figure 1 and includes any effects due to mismatch between \(\mathrm{R}_{\mathrm{FB}}\) and the \(\mathrm{R}-2 \mathrm{R}\) ladder circuit. \\
\hline \begin{tabular}{cl|}
\hline MONOTONIC RANGE & \\
Nominal 1.5dB Steps & L/C/U Grade \\
& K/B/T Grade \\
Nominal 3dB Steps & All Grades \\
\hline
\end{tabular} & Monotonic Code Ran Monotonic & Over Full Over Full Cod & \[
\begin{aligned}
& 0 \text { to }-72 \\
& 0 \text { to }-66 \\
& \text { lange } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0 \text { to }-72 \\
& 0 \text { to }-66
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{~dB}
\end{gathered}
\] & Digital Inputs 000000 to 110000 Digital Inputs 000000 to 101100 \\
\hline \begin{tabular}{ll}
\hline \(\mathrm{V}_{\text {IN }}\) INPUT RESISTANCE & All Grades \\
(PIN 12) & L/C/U Grade \\
& K/B/T Grade
\end{tabular} & \[
\begin{aligned}
& \hline 9 \\
& 17 \\
& 21 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 9 \\
& 17 \\
& 21
\end{aligned}
\] & \[
\begin{aligned}
& \hline 9 \\
& 17 \\
& 21
\end{aligned}
\] & \[
\begin{aligned}
& 9 \\
& 17 \\
& 21 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{k} \Omega\) min \\
\(\mathrm{k} \Omega\) max \\
\(k \Omega\) max
\end{tabular} & \\
\hline \begin{tabular}{ll}
\hline R FB INPUT RESISTANCE \(^{\text {(PIN 13) }}\) & All Grades \\
& L/C/U Grade \\
& K/B/T Grade
\end{tabular} & \[
\begin{aligned}
& 9.45 \\
& 18 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 9.45 \\
& 18 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 9.45 \\
& 18 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 9.45 \\
& 18 \\
& 22
\end{aligned}
\] & \(k \Omega\) min \(k \Omega\) max \(k \Omega\) max & \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage Requirements \(\mathrm{V}_{\mathrm{IH}}\) Input Low Voltage Requirements \(\mathrm{V}_{\text {IL }}\) Input Leakage Current
\end{tabular} & \[
\begin{aligned}
& 3.0 \\
& 0.8 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 \\
& 1.5 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& 3.0 \\
& 0.8 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 \\
& 1.5 \\
& \pm 10
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {min }}\) \\
V max \\
\(\mu \mathrm{A}\) max
\end{tabular} & Digital Inputs \(=\mathrm{V}_{\mathrm{DD}}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
\(V_{D D}\) for Specified Accuracy \\
IDD
\end{tabular} & 5
-
0.5 & -
15
1 & 5
-1 & \[
\begin{aligned}
& - \\
& 15 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
\(V\) min \\
\(V_{\text {max }}\) \(m A \max\)
\end{tabular} & Digital Inputs \(=\mathbf{0 V}\) or \(\mathrm{V}_{\mathrm{DD}}\) (See Figure 7) \\
\hline
\end{tabular}

Specifications subject to change without notice.

\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for design guidance only and are not subject to test.
\(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V}\) except where stated, \(\mathrm{I}_{\mathrm{OUT}}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\), output amplifier AD544 except where stated.


Specifications subject to change without notice.


\section*{Applications Information-AD7118}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
ABSOLUTE MAXIMUM RATINGS* \\
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\end{tabular} & \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) (to DGND) & 7V \\
\hline \(\mathrm{V}_{\text {IN }}\) (to AGND) & . \(\pm 35 \mathrm{~V}\) \\
\hline Digital Input Voltage to DGND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\text {OUT }}\) to AGND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline AGND to DGND & \(\ldots 0\) to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline DGND to AGND & . 0 to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Power Dissipation (Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & 450 mW \\
\hline Derates Above \(+75^{\circ} \mathrm{C}\) by & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
Operating Temperature Range
Commercial (K, L Versions) . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (B, C Versions) . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (T, U Versions) . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periodsmay affect device
}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{TERMINOLOGY}

RESOLUTION: Nominal change in attenuation when moving between two adjacent binary codes.
MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.
FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.
OUTPUT LEAKAGE CURRENT: Current which appears on the lout terminal with all digital inputs high.
TOTAL HARMONIC DISTORTION: Is a measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.
ACCURACY: Is the difference (measured in dB ) between the ideal transfer function as listed in Table 1 and the actual transfer function as measured with the device.

OUTPUT CAPACITANCE: Capacitance from IOUT to ground. DIGITAL-TO-ANALOG GLITCH IMPULSE: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with \(V_{\text {IN }}=\) AGND.

PROPAGATION DELAY: This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching \(90 \%\) of its final value.
INTERMODULATION DISTORTION: Is a measure of the interaction which takes place within the circuit between two sinusoids applied simultaneously to the input.
The reader is referred to Hewlett Packard Application Note 192 for further information.

\section*{AD7118}

\section*{CIRCUIT DESCRIPTION}

\section*{GENERAL CIRCUIT INFORMATION}

The AD7118 consists of a 17-bit R-2R CMOS multiplying D/A converter with extensive digital input logic. The logic translates the 6 -bit binary input into a 17 -bit word which is used to drive the D/A converter. Table I gives the nominal output voltages (and levels relative to \(0 \mathrm{~dB}=10 \mathrm{~V}\) ) for all possible input codes. The transfer function for the circuit of Figure 1 is given by:
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}=-\mathrm{V}_{\mathrm{IN}} 10 \exp -\left\{\frac{1.5 \mathrm{~N}}{20}\right\} \\
& \text { or }\left|\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}}\right|=-1.5 \mathrm{~N}
\end{aligned}
\]
where \(N\) is the binary input for values 0 to 57 . For \(60 \leqslant N \leqslant 63\) the output is zero. See note 3 at bottom of Table 1 .


Figure 1. Typical Circuit Configuration

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 2 shows a simplified circuit of the D/A converter section of the AD7118 and Figure 3 gives an approximate equivalent circuit.

The current source I IEAKAGE is composed of surface and junction leakages and as with most semiconductor devices, roughly doubles every \(10^{\circ} \mathrm{C}\)-see Figure 10. The resistor \(\mathrm{R}_{\mathrm{O}}\) as shown in Figure 3 is the equivalent output resistance of the device which varies with input code (excluding all 0 's code) from 0.8 R to 2 R . R is typically \(12 \mathrm{k} \Omega\). Cout is the capacitance due to the N channel switches and varies from about 50 pF to 80 pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to
"Application Guide to CMOS Multiplying D/A Converters" which is available from Analog Devices, Publication Number G479-15-8/78.


Figure 2. Simplified D/A Circuit of AD7118


Figure 3. Equivalent Analog Output Circuit of AD7118
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline N & \begin{tabular}{l}
Digital Input \\
D5 D0
\end{tabular} & Attenuation dB & Vout \({ }^{1}\) & N & Digital Input & Attenuation & Vout \({ }^{1}\) \\
\hline 0 & 000000 & 0.0 & 10.00 & 31 & 011111 & 46.5 & 0.0473 \\
\hline 1 & 000001 & 1.5 & 8.414 & 32 & 100000 & 48.0 & 0.0398 \\
\hline 2 & 000010 & 3.0 & 7.079 & 33 & 100001 & 49.5 & 0.0335 \\
\hline 3 & 000011 & 4.5 & 5.957 & 34 & 100010 & 51.0 & 0.0282 \\
\hline 4 & 000100 & 6.0 & 5.012 & 35 & 100011 & 52.5 & 0.0237 \\
\hline 5 & 000101 & 7.5 & 4.217 & 36 & 100100 & 54.0 & 0.0200 \\
\hline 6 & 000110 & 9.0 & 3.548 & 37 & 100101 & 55.5 & 0.0168 \\
\hline 7 & 000111 & 10.5 & 2.985 & 38 & 100110 & 57.0 & 0.0141 \\
\hline 8 & 001000 & 12.0 & 2.512 & 39 & 100111 & 58.5 & 0.0119 \\
\hline 9 & 001001 & 13.5 & 2.113 & 40 & 101000 & 60.0 & 0.0100 \\
\hline 10 & 001010 & 15.0 & 1.778 & 41 & 101001 & 61.5 & 0.00841 \\
\hline 11 & 001011 & 16.5 & 1.496 & 42 & 101010 & 63.0 & 0.00708 \\
\hline 12 & 001100 & 18.0 & 1.259 & 43 & 101011 & 64.5 & 0.00596 \\
\hline 13 & 001101 & 19.5 & 1.059 & 44 & 101100 & 66.0 & 0.00501 \\
\hline 14 & 001110 & 21.0 & 0.891 & 45 & 101101 & 67.5 & 0.00422 \\
\hline 15 & 001111 & 22.5 & 0.750 & 46 & 101110 & 69.0 & 0.00355 \\
\hline 16 & 010000 & 24.0 & 0.631 & 47 & 101111 & 70.5 & 0.00299 \\
\hline 17 & 010001 & 25.5 & 0.531 & 48 & 110000 & 72.0 & 0.00251 \\
\hline 18 & 010010 & 27.0 & 0.447 & 49 & 110001 & 73.5 & 0.00211 \\
\hline 19 & 010011 & 28.5 & 0.376 & 50 & 110010 & 75.0 & 0.00178 \\
\hline 20 & 010100 & 30.0 & 0.316 & 51 & 110011 & 76.5 & 0.00150 \\
\hline 21 & 010101 & 31.5 & 0.266 & 52 & 110100 & 78.0 & 0.00126 \\
\hline 22 & 010110 & 33.0 & 0.224 & 53 & 110101 & 79.5 & 0.00106 \\
\hline 23 & 010111 & 34.5 & 0.188 & 54 & 110110 & 81.0 & 0.000891 \\
\hline 24 & 011000 & 36.0 & 0.158 & 55 & 110111 & 82.5 & 0.000750 \\
\hline 25 & 011001 & 37.5 & 0.133 & 56 & 111000 & 84.0 & 0.000631 \\
\hline 26 & 011010 & 39.0 & 0.112 & 57 & 111001 & 85.5 & 0.000531 \\
\hline 27 & 011011 & 40.5 & 0.0944 & & & & \\
\hline 28 & 011100 & 42.0 & 0.0794 & & & & \\
\hline 29 & 011101 & 43.5 & 0.0668 & 60 & \(1111 \mathrm{XX}^{2}\) & \(\infty\) & \\
\hline 30 & 011110 & 45.0 & 0.0562 & 60 & 1111 XX & \(\infty\) & \\
\hline
\end{tabular}

NOTES
\({ }^{1} \mathrm{~V}_{\text {IN }}=-10 \mathrm{Vdc}\)
\({ }^{2} \mathrm{X}=1\) or 0 . Output is fully muted for \(\mathrm{N} \geq 60\)
\({ }^{3}\) Monotonic operation is not guaranteed for \(\mathrm{N}=58,59\)

\section*{DYNAMIC PERFORMANCE}

The dynamic performance of the AD7118 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from \(V_{\text {IN }}\) to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7118 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.


Figure 4. Suggested Layout for AD7118 and Op Amp
It is recommended that when using the AD7118 with a high speed amplifier, a capacitor C 1 be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30 pF and 50 pF , compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7118 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C 1 is shown in the middle trace and the response with C 1 in circuit is shown in the bottom trace.


Figure 5. Response of AD7118 with AD517L


Figure 6. Response of AD7118 with AD544S
In conventional CMOS D/A converter design parasitic capacitance in the N -channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result from digital feedthrough. The AD7118 has been designed to minimize these glitches as much as possible. It is recommended that for minimum glitch energy the AD7118 be operated with \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\). This will reduce the available energy for coupling
across the parasitic capacitance. It should be noted that the accuracy of the AD7118 improves as \(\mathrm{V}_{\mathrm{DD}}\) is increased (see Figure 8) but the device maintains monotonic behavior to at least -66 dB in the range \(5 \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 15\) volts.
For operation beyond 250 kHz , capacitor C 1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 11. In circuits where \(\mathbf{C 1}\) is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7118.
Feedthrough and absolute accuracy for attenuation levels beyond 42 dB are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7118 be kept as close to \(25^{\circ} \mathrm{C}\) as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 10.
Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7118 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

\section*{STATIC ACCURACY PERFORMANCE}

The D/A converter section of the AD7118 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.
Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor \(\mathbf{R}_{\text {FB }}\). It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD517 or AD544) to minimize this offset.
Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7118 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. To achieve an output offset error less than one half the smallest step size, it is recommended that an amplifier with less than \(50 \mu \mathrm{~V}\) of input offset be used (such as the AD517 or AD OP-07).
If dc accuracy is not critical in the application, it should be noted that amplifiers with offset voltage up to approximately 2 millivolts can be used. Amplifiers with higher offset voltage may cause audible "thumps" due to dc output changes.
The AD7118 accuracy is specified and tested using only the internal feedback resistor. It is not recommended that "gain" trim resistors be used with the AD7118 because the internal logic of the circuit executes a proprietary algorithm which approximates a logarithmic curve with a binary D/A converter: as a result no single point on the attenuator transfer function can be guaranteed to lie exactly on the theoretical curve. Any "gain-error" (i.e., mismatch of \(\mathrm{R}_{\mathrm{FB}}\) to the \(\mathrm{R}-2 \mathrm{R}\) ladder) that may exist in the AD7118 D/A converter circuit results in a constant attenuation error over the whole range. Since the gain-error of CMOS multiplying D/A converters is normally less than \(1 \%\), the accuracy error contribution due to "gainerror" effects is normally less than 0.09 dB .

\section*{AD7118-Typical Performance Characteristics}


Figure 7. Digital Threshold \& Power Supply Current vs Power Supply


Figure 8. DC Attenuation Error vs. Attenuation \& \(V_{D D}\)


Figure 9. DC Attenuation Error vs. Attenuation \& Temperature


Figure 10. Output Leakage Current vs Temperature at \(V_{D D}=\) 5, 10 and 15 Volts


Figure 11. Frequency Response with AD544 and AD517 Amplifiers


Figure 12. Distortion vs. Frequency Using AD544 Amplifier

FEATURES

\author{
8-Bit CMOS DAC with Output Amplifier Operates with Single or Dual Supplies Low Total Unadjusted Error: Less than 1 LSB Over Temperature Extended Temperature Range Operation \(\mu\) P-Compatible with Double Buffered Input Standard 18-Pin DIPs and 20-Terminal Surface Mount Package and SOIC Package
}

\section*{GENERAL DESCRIPTION}

The AD7224 is a precision 8-bit, voltage-output, digital-to-analog converter with output amplifier and double buffered interface logic on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.
The double buffered interface logic consists of two 8-bit registersan input register and a DAC register. Only the data held in the DAC register determines the analog output of the converter. The double buffering allows simultaneous update in a system containing multiple AD7224's. Both registers may be made transparent under control of three external lines, \(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}\) and \(\overline{\text { LDAC. With both registers transparent, the } \overline{\text { RESET }} \text { line functions }}\) like a zero override; a useful function for system calibration cycles. All logic inputs are TTL and CMOS (5V) level compatible and the control logic is speed compatible with most 8 -bit microprocessors.
Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V when using dual supplies. The part is also specified for single supply operation using a reference of +10 V . The output amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load.

The AD7224 is fabricated in an all ion-implanted high speed Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. DAC and Amplifier on CMOS Chip

The single-chip design of the 8-bit DAC and output amplifier is inherently more reliable than multi-chip designs. CMOS fabrication means low power consumption ( 35 mW typical with single supply).
2. Low Total Unadjusted Error The fabrication of the AD7224 on Analog Devices Linear Compatible CMOS (LC \({ }^{2}\) MOS) process, coupled with a novel DAC switch-pair arrangement, enables an excellent total unadjusted error of less than 1LSB over the full operating temperature range.
3. Single or Dual Supply Operation

The voltage-mode configuration of the AD7224 allows operation from a single power supply rail. The part can also be operated with dual supplies giving enhanced performance for some parameters.
4. Versatile Interface Logic

The high speed logic allows direct interfacing to most microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7224 in multiple DAC systems. The part also features a zero override function.

\section*{AD7224-SPECIFICATIONS}

DIUA SIJPPI \({ }^{\left(V_{D D}=11.4 V\right.}\) to \(16.5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V} \pm 10 \%\); AGND \(=\mathrm{DGND}=\mathrm{OV} ; \mathrm{V}_{\text {REF }}+2 \mathrm{~V}\) to \(\left(\mathrm{V}_{D D}-4 \mathrm{~V}\right)^{1}\) unless otherwise stated. UAL SUPPLY All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \[
\underset{\substack{\text { Versions }}}{\mathbf{K}, \mathbf{B}, \mathbf{T}}
\] & \begin{tabular}{l}
\[
\mathbf{L}, \mathbf{C}, \mathbf{U}
\] \\
Versions
\end{tabular} & Units & Conditions/Comments \\
\hline \begin{tabular}{l}
STATICPERFORMANCE \\
Resolution \\
Total Unadjusted Error \\
Relative Accuracy \\
Differential Nonlinearity \\
Full Scale Error \\
Full Scale Temperature Coefficient \\
Zero Code Error \\
Zero Code Error Temperature Coefficient
\end{tabular} & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1 \\
& \pm 1 \\
& \pm 3 / 2 \\
& \pm 20 \\
& \pm 30 \\
& \pm 50
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 1 \\
& \pm 1 / 2 \\
& \pm 1 \\
& \pm 1 \\
& \pm 20 \\
& \pm 20 \\
& \pm 30 \\
& \hline
\end{aligned}
\] & Bits LSB max LSB max LSB max LSB max \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max \(m \max _{\text {max }}\) \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) typ & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}
\] \\
Guaranteed Monotonic
\[
\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V} \text { to } 16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCEINPUT \\
Voltage Range Input Resistance Input Capacitance \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 2 \text { to }\left(V_{D D}-4\right) \\
& 8 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 2 \text { to }\left(V_{D D}-4\right) \\
& 8 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\text {min }} \text { to } \mathrm{V}_{\text {max }} \\
& \mathrm{k} \Omega \text { min } \\
& \mathrm{pF} \text { max }
\end{aligned}
\] & Occurs when DAC is loaded with all l's. \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Leakage Current Input Capacitance \({ }^{3}\) Input Coding
\end{tabular} & \begin{tabular}{l}
2.4 \\
0.8 \\
\(\pm 1\) \\
8 \\
Binary
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8 \\
& \text { Binary } \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(V\) min \\
\(V_{\text {max }}\) \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\text {IN }}=\mathbf{O}\) or \(\mathrm{V}_{\text {DD }}\) \\
\hline \begin{tabular}{l}
DYNAMICPERFORMANCE \\
Voltage Output Slew Rate \({ }^{3}\) Voltage Output Settling Time \({ }^{3}\) Positive Full Scale Change Negative Full Scale Change Digital Feedthrough Minimum Load Resistance
\end{tabular} & \[
\begin{aligned}
& 2.5 \\
& 5 \\
& 7 \\
& 50 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 5 \\
& 7 \\
& 50 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
V/us min \\
\(\mu \mathrm{s}\) max \\
\(\mu\) s max \\
nV secs typ \\
\(k \Omega\) min
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} \text {; Settling Time to } \pm 1 / 2 \mathrm{LSB} \\
& \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V} \text {; Setting Time to } \pm 1 / 2 \mathrm{LSB} \\
& \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OUT}}=+10 \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
\(V_{D D}\) Range \\
\(V_{s S}\) Range \\
\(I_{D D}\) \\
@ \(25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
Iss \\
@25드․ \\
\(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
\end{tabular} & \[
\begin{aligned}
& 11.4 / 16.5 \\
& 4.5 / 5.5 \\
& 4 \\
& 6 \\
& 3 \\
& 5 \\
& \hline
\end{aligned}
\] & \(11.4 / 16.5\)
\(4.5 / 5.5\)
4
6
3
5 & \begin{tabular}{l}
\[
\begin{aligned}
& \mathbf{V}_{\text {min }} / V_{\text {max }} \\
& \mathbf{V}_{\text {min }} / V_{\text {max }}
\end{aligned}
\] \\
\(m_{\text {m max }}\) \\
\(m_{\text {m }}\) max \\
mA max \\
\(\mathrm{mA}_{\text {max }}\)
\end{tabular} & \begin{tabular}{l}
For Specified Performance \\
For Specified Performance \\
Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\)
\end{tabular} \\
\hline ```
SWITCHING CHARACTERISTICS \({ }^{4}\)
    \(\mathrm{t}_{1}\)
        \(@ 25^{\circ} \mathrm{C}\)
        \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
``` & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & ns \(\min\) ns min & Chip Select/Load DACPulse Width \\
\hline \[
\begin{aligned}
& \mathrm{t}_{2} @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & ns min ns min & Write/Reset Pulse Width \\
\hline \(t_{3}\)
\[
\begin{aligned}
& @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & ns min ns min & Chip Select/Load DAC to Write Setup Time \\
\hline 4
\[
\begin{aligned}
& @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & ns min ns min & Chip Select/Load DAC to Write Hold Time \\
\hline \(t_{5}\)
\[
\begin{aligned}
& @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 90 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 90 \\
& 100
\end{aligned}
\] & ns \(\min ^{n}\) ns \(\min\) & Data Valid to Write Setup Time \\
\hline \(t_{6}\)
\[
\begin{aligned}
& @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & ns min ns \(\min\) & Data Valid to Write Hold Time \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Maximum possible reference voltage.
\({ }^{2}\) Temperature ranges are as follows:
K, L Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Sample Tested at \(25^{\circ} \mathrm{C}\) by Product Assurance to ensure compliance.
\({ }^{4}\) Switching characteristics apply for single and dual supply operation.
Specifications subject to change without notice.
 SINGLE SUPPLY \(\mathrm{I}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \hline \mathbf{K}, \mathbf{B}, \mathbf{T} \\
& \text { Versions }
\end{aligned}
\] & L, C, U Versions & Units & Conditions/Comments \\
\hline \begin{tabular}{l}
STATICPERFORMANCE \\
Resolution \\
Total Unadjusted Error \({ }^{3}\) \\
Differential Nonlinearity \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1
\end{aligned}
\] & Bits LSB max LSB max & Guaranteed Monotonic \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Input Resistance Input Capacitance \({ }^{4}\)
\end{tabular} & \[
\begin{aligned}
& 8 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& 100
\end{aligned}
\] & \(k \Omega\) min pF max & Occurs when DAC is loaded with all l's. \\
\hline DIGITAL INPUTS Input High Voltage, \(\mathbf{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Leakage Current Input Capacitance \({ }^{4}\) Input Coding & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8 \\
& \text { Binary }
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8 \\
& \text { Binary }
\end{aligned}
\] & \(V_{\text {min }}\) \(V_{\text {max }}\) \(\mu\) A max pF max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }}\) \\
\hline DYNAMIC PERFORMANCE Voltage Output Slew Rate \({ }^{4}\) Voltage Output Settling Time \({ }^{4}\) Positive Full Scale Change Negative Full Scale Change Digital Feedthrough \({ }^{3}\) Minimum Load Resistance & \[
\begin{aligned}
& 5 \\
& 20 \\
& 50 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 20 \\
& 50 \\
& 2 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} / \mu \mathrm{s} \min\) \\
us max \\
\(\mu\) max \\
\(\mathbf{n V}\) secs typ \\
\(k \Omega\) min
\end{tabular} & \[
\begin{aligned}
& \text { Setting Time to } \pm 1 / 2 \text { LSB } \\
& \text { Settling Time to } \pm 1 / 2 \mathrm{LSB} \\
& \mathrm{~V}_{\text {REF }}=0 \mathrm{~V} \\
& \mathrm{~V}_{\text {out }}=+10 \mathrm{~V} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
\(V_{D D}\) Range \\
\(\mathrm{I}_{\mathrm{DD}}\) \\
\(@ 25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
\end{tabular} & \[
\begin{aligned}
& 14.25 / 15.75 \\
& 4 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 14.25 / 15.75 \\
& 4 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\min } / \mathrm{V}_{\max } \\
& \mathrm{mA} \max \\
& \mathrm{~mA} \max
\end{aligned}
\] & \begin{tabular}{l}
For Specified Performance \\
Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\)
\end{tabular} \\
\hline ```
SWITCHINGCHARACTERISTICS}\mp@subsup{}{}{4
    t
        @25`
        T
``` & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & ns min ns min & Chip Select/Load DAC Pulse Width \\
\hline \[
\begin{aligned}
& \mathrm{t}_{2} @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & 150
200 & \[
\begin{aligned}
& 150 \\
& 200
\end{aligned}
\] & ns min ns min & Write/Reset Pulse Width \\
\hline \(t_{3}\)
\[
\begin{aligned}
& @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & 0
0 & 0 & ns \(\min\) ns min & Chip Select/Load DAC to Write Setup Time \\
\hline \[
\begin{aligned}
& \mathrm{t}_{4} @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & 0 & 0 & ns min ns min & Chip Select/Load DAC to Write Hold Time \\
\hline \[
t_{5}
\]
\[
\begin{aligned}
& @ 25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 90 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 90 \\
& 100
\end{aligned}
\] & ns min ns \(\min\) & Data Valid to Write Setup Time \\
\hline \[
\begin{aligned}
& \mathrm{t}_{0}{ }_{\mathrm{T}}{ }^{25^{\circ} \mathrm{C}} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & ns min ns min & Data Valid to Write Hold Time \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Maximum possible reference voltage
\({ }^{2}\) Temperature ranges are as follows:
K, L Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Sample Tested at \(25^{\circ} \mathrm{C}\) by Product Assurance to ensure compliance
\({ }^{4}\) Switching characteristics apply for single and dual supply operation.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS＊


\section*{NOTES}
\({ }^{1}\) The outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded．Typically short circuit current to AGND is 60 mA ．
＊Stresses above those listed under＂Absolute Maximum Ratings＂may cause permanent damage to the device．This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model \(^{\mathbf{1}}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Total \\
Unadjusted \\
Error（LSB）
\end{tabular} & \begin{tabular}{c} 
Package \\
Option
\end{tabular} \\
\hline AD7224KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \max\) & \(\mathrm{~N}-18\) \\
AD7224LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{~N}-18\) \\
AD7224KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \max\) & P－20A \\
AD7224LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & P－20A \\
AD7224KR－1 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \max\) & R－20 \\
AD7224LR－1 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & R－20 \\
AD7224BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \max\) & Q－18 \\
AD7224CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & Q－18 \\
AD7224TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \max\) & Q－18 \\
AD7224UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & Q－18 \\
AD7224TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \max\) & E－20A \\
AD7224UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & E－20A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL－STD－883 processed parts，add \(/ 883\) B to part number．
Contact your local sales office for military data sheet．
\({ }^{2} \mathbf{E}=\) Leadless Ceramic Chip Carrier； \(\mathbf{N}=\) Plastic DIP； \(\mathbf{P}=\) Plastic Leaded； \(\mathbf{Q}=\) Cerdip； \(\mathbf{R}=\) SOIC．For outline information see Package Information section．

\section*{CAUTION}

ESD（electrostatic discharge）sensitive device．The digital control inputs are diode protect－ ed；however，permanent damage may occur on unconnected devices subject to high energy electrostatic fields．Unused devices must be stored in conductive foam or shunts．The protective foam should be discharged to the destination socket before devices are removed．


\section*{PIN CONFIGURATIONS}


\section*{TERMINOLOGY}

\section*{TOTAL UNADJUSTED ERROR}

Total Unadjusted Error is a comprehensive specification which includes full scale error, relative accuracy and zero code error. Maximum output voltage is \(\mathrm{V}_{\text {REF }}\) - 1 LSB (ideal) where 1LSB (ideal) is \(\mathrm{V}_{\mathrm{REF}} / 256\). The LSB size will vary over the \(\mathrm{V}_{\text {REF }}\) range. Hence the zero code error, relative to LSB size, will increase as \(\mathrm{V}_{\text {REF }}\) decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the \(\mathrm{V}_{\text {REF }}\) range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V .

\section*{RELATIVE ACCURACY}

Relative Accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after
allowing for zero code error and full scale error and is normally expressed in LSB's or as a percentage of full scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1 L S B\) max over the operating temperature range ensures monotonicity.

\section*{DIGITAL FEEDTHROUGH}

Digital Feedthrough is the glitch impulse transferred to the output due to a change in the digital input code. It is specified in nV secs and is measured at \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\).

\section*{FULL SCALE ERROR}

Full Scale Error is defined as:
Measured Value - Zero Code Error - Ideal Value

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7224 contains an 8-bit voltage-mode digital-to-analog converter. The output voltage from the converter has the same polarity as the reference voltage allowing single supply operation. A novel DAC switch pair arrangement on the AD7224 allows a reference voltage range from +2 V to +12.5 V .

The DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS single pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.


Figure 1. D/A Simplified Circuit Diagram
The input impedance at the \(\mathrm{V}_{\text {REF }}\) pin is code dependent and can vary from \(8 \mathrm{k} \Omega\) minimum to infinity. The lowest input impedance occurs when the DAC is loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminal is also code dependent and typically varies from 25 pF to 50 pF .
The \(V_{\text {our }}\) pin can be considered as a digitally programmable voltage source with an output voltage of:
\[
\mathrm{V}_{\mathrm{OUT}}=\mathrm{D} \cdot \mathrm{~V}_{\mathrm{REF}}
\]
where D is a fractional representation of the digital input code and can vary from 0 to 255/256.

\section*{OP-AMP SECTION}

The voltage-mode D/A converter output is buffered by a unity gain non-inverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load and can drive capacitive loads of 3300 pF .


Figure 2. Variation of \(I_{\text {SINk }}\) with \(V_{\text {OUt }}\)
The AD7224 can be operated single or dual supply resulting in different performance in some parameters from the output amplifier. In single supply operation ( \(\mathrm{V}_{\mathrm{Ss}}=\mathbf{0 V}=\mathrm{AGND}\) ) the sink capability of the amplifier, which is normally \(400 \mu \mathrm{~A}\), is reduced as the output voltage nears AGND. The full sink capability of \(400 \mu \mathrm{~A}\) is maintained over the full output voltage range by tying \(\mathrm{V}_{\text {ss }}\) to -5 V . This is indicated in Figure 2.
Settling-time for negative-going output signals approaching AGND is similarly affected by \(\mathrm{V}_{\text {Ss }}\). Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by \(\mathrm{V}_{\text {ss }}\).
Additionally, the negative \(\mathrm{V}_{\text {ss }}\) gives more head-room to the output amplifier which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

\section*{DIGITAL SECTION}

The AD7224 digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by an on-chip distributed diode
between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( \(V_{\mathrm{DD}}\) and DGND ) as practically possible.

\section*{INTERFACE LOGIC INFORMATION}

Table I shows the truth table for AD7224 operation. The part contains two registers, an input register and a DAC register. \(\overline{\mathrm{CS}}\) and \(\overline{W R}\) control the loading of the input register while \(\overline{\text { LDAC }}\) and \(\overline{\mathrm{WR}}\) control the transfer of information from the input register to the DAC register. Only the data held in the DAC register will determine the analog output of the converter.
\begin{tabular}{llll|l}
\(\overline{\text { RESET }}\) & \(\overline{\text { LDAC }}\) & \(\overline{\text { WR }}\) & \(\overline{\text { CS }}\) & Function \\
\hline H & L & L & L & Both Registers are Transparent \\
H & X & H & X & Both Registers are Latched \\
H & H & X & H & Both Registers are Latched \\
H & H & L & L & Input Register Transparent \\
H & H & F & L & Input Register Latched \\
H & L & L & H & DAC Register Transparent \\
H & L & F & H & \begin{tabular}{l} 
DAC Register Latched \\
Both Registers Loaded \\
With All Zeros \\
L
\end{tabular} \\
X & X & X & H & H \\
Both Register Latched With \\
All Zeros and Output Remains \\
at Zero
\end{tabular}
\(\mathbf{H}=\) High State, \(L=\) Low State, \(X=\) Don't Care. All control inputs are level triggered.

Table I. AD7224 Truth Table
All control signals are level-triggered and therefore either or both registers may be made transparent; the input register by keeping \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) "LOW", the DAC register by keeping \(\overline{\text { LDAC }}\) and \(\overline{\text { WR }}\) "LOW". Input data is latched on the rising edge of \(\bar{W} R\).

The contents of both registers are reset by a low level on the \(\overline{\text { RESET }}\) line. With both registers transparent, the RESET line functions like a zero override with the output brought to 0 V for the duration of the RESET pulse. If both registers are latched, a "LOW" pulse on RESET will latch all 0's into the registers and the output remains at 0 V after the \(\overline{\text { RESET }}\) line has returned "HIGH". The RESET line can be used to ensure power-up to 0 V on the AD7224 output and is also useful, when used as a zero override, in system calibration cycles. Figure 3 shows the input control logic for the AD7224.


Figure 3. Input Control Logic


Figure 4. Write Cycle Timing Diagram

\section*{SPECIFICATION RANGES}

For the DAC to maintain specified accuracy, the reference voltage must be at least 4 V below the \(\mathrm{V}_{\text {DD }}\) power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.
With dual supply operation, the AD7224 has an extended \(V_{D D}\) range from \(+12 \mathrm{~V} \pm 5 \%\) to \(+15 \mathrm{~V} \pm 10 \%\) (i.e., from +11.4 V to +16.5 V ). Operation is also specified for a single \(\mathrm{V}_{\mathrm{DD}}\) power supply of \(+15 \mathrm{~V} \pm 5 \%\).
Performance is specified over a wide range of reference voltages from 2V to ( \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ) with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5 V bandgap reference and the AD584, a precision +10 V reference. Note that in order to achieve an output voltage range of 0 V to +10 V , a nominal \(+15 \mathrm{~V} \pm 5 \%\) power supply voltage is required by the AD7224.

\section*{GROUND MANAGEMENT}

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7224. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7224 AGND and DGND pins (IN914 or equivalent).

\section*{Applying the 7224}

\section*{UNIPOLAR OUTPUT OPERATION}

This is the basic mode of operation for the AD7224, with the output voltage having the same positive polarity as \(\mathrm{V}_{\text {REF }}\). The AD7224 can be operated single supply (V \(\mathrm{Vs}_{\text {s }}=\) AGND) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative \(\mathrm{V}_{\mathrm{SS}}\) ). Connections for the unipolar output operation are shown in Figure 5. The voltage at \(\mathrm{V}_{\text {REF }}\) must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.


Figure 5. Unipolar Output Circuit
\begin{tabular}{|c|c|}
\hline DAC Register Contents MSB LSB & Analog Output, Vout \\
\hline 11111111 & \(+\mathrm{V}_{\mathrm{REF}}\left(\frac{255}{256}\right)\) \\
\hline 10000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)\) \\
\hline 10000000 & \(+\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{\mathrm{V}_{\text {REF }}}{2}\) \\
\hline 01111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)\) \\
\hline 00000001 & \[
+\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{256}\right)
\] \\
\hline 00000000 & OV \\
\hline \multicolumn{2}{|l|}{Note: \(1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REF}}\right)\left(2^{-8}\right)=\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)\)} \\
\hline
\end{tabular}

Table II. Unipolar Code Table

\section*{BIPOLAR OUTPUT OPERATION}

The AD7224 can be configured to provide bipolar output operation using one external amplifier and two resistors. Figure 6 shows a circuit used to implement offset binary coding. In this case
\[
\mathrm{V}_{\mathrm{O}}=\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \cdot\left(\mathrm{D} \mathrm{~V}_{\mathrm{REF}}\right)-\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \cdot\left(\mathrm{V}_{\mathrm{REF}}\right)
\]

With R1 = R2
\[
\mathrm{V}_{\mathrm{O}}=(2 \mathrm{D}-1) \cdot \mathrm{V}_{\mathrm{REF}}
\]
where D is a fractional representation of the digital word in the DAC register.

Mismatch between R1 and R2 causes gain and offset errors; therefore, these resistors must match and track over temperature. Once again, the AD7224 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 6 with \(\mathbf{R 1}=\mathbf{R} 2\).


2

Figure 6. Bipolar Output Circuit
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { DACRe } \\
& \text { MSB }
\end{aligned}
\] & egister Contents LSB & Analog Output, \(\mathbf{V}_{\mathbf{O}}\) \\
\hline 1111 & 1111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline 1000 & 0001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)\) \\
\hline 1000 & 0000 & 0V \\
\hline 0111 & 1111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)\) \\
\hline 0000 & 0001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline 0000 & 0000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{128}{128}\right)=-\mathrm{V}_{\text {REF }}\) \\
\hline
\end{tabular}

Table III. Bipolar (Offset Binary) Code Table

\section*{AGND BIAS}

The AD7224 AGND pin can be biased above system GND (AD7224 DGND) to provide an offset "zero" analog output voltage level. Figure 7 shows a circuit configuration to achieve this. The output voltage, \(\mathrm{V}_{\text {OUT }}\), is expressed as:
\[
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\text {BIAS }}+\mathrm{D} \cdot\left(\mathrm{~V}_{\mathbf{I N}}\right)
\]
where \(D\) is a fractional representation of the digital word in the DAC register and can vary from 0 to 255/256.
For a given \(V_{\text {IN }}\), increasing AGND above system GND will reduce the effective \(V_{D D}-V_{\text {REF }}\) which must be at least 4 V to ensure specified operation. Note that \(V_{D D}\) and \(V_{\text {SS }}\) for the AD7224 must be referenced to DGND.


Figure 7. AGND Bias Circuit

\section*{AD7224-Microprocessor Interface}


Figure 8. AD7224 to 8085A/8088 Interface


Figure 10. AD7224 to Z-80 Interface


Figure 9. AD7224 to 6809/6502 Interface


Figure 11. AD7224 to 68008 Interface

\section*{8-Bit CMOS D/A Converter with Voltage Output}

PM-7224

\section*{FEATURES}
- Internal Output Amplifier
- Double-Buffered Data Inputs
- Microprocessor Compatible
- Adjustment Free ( \(\mathbf{1 1 / 2}\) LSB Total Error)
- Guaranteed Monotonicity
- Single or Dual Supply Operation
- Space Saving 0.3" Wide 18-Pin DIP
- TTL5V CMOS Compatible
- Fast Data Load, \(\mathrm{t}_{\text {WR }}=90 \mathrm{~ns}\) (All Temperatures)
- Single Specification Table for Both Dual and Single Power Supply Operation
- Avallable in Die Form

\section*{APPLICATIONS}
- Process/Industrial Controls
- Automatic Test Equipment
- Op Amp Offset Adjust
- Gain Adjust
- Attenuation
- Medical Equipment

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{cccc}
\hline & \multicolumn{3}{c}{ PACKAGE } \\
\cline { 2 - 4 } \begin{tabular}{c} 
TOTAL \\
UNADJUSTED \\
ERROR
\end{tabular} & \begin{tabular}{c} 
MILITARY* \\
TEMPERATURE
\end{tabular} & \begin{tabular}{c} 
EXTENDED \\
INDUSTRIAL \\
TEMPERATURE
\end{tabular} & \begin{tabular}{c} 
COMMERCIAL \\
TEMPERATURE
\end{tabular} \\
\hline\(\pm 1 / 2 \mathrm{LSB}\) & PM7224AX & PM7224EX & PM7224GP \\
\(\pm 1\) LSB & PM7224BX & PM7224FX & - \\
\(\pm 1 \mathrm{LSB}\) & PM7224BRC/883 & PM7224FS & - \\
\(\pm 1 \mathrm{LSB}\) & - & PM7224FPC & - \\
\(\pm 1 \mathrm{LSB}\) & - & PM7224FP & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

CROSS REFERENCE
\begin{tabular}{ccc}
\hline PMI & ADI & TEMPERATURE RANGE \\
\hline PM7224AX & AD7224UQ & \\
PM7224BX & AD7224TQ & MIL \\
\hline PM7224EX & AD7224CQ & \multirow{2}{*}{ IND } \\
PM7224FX & AD7224BQ & \\
\hline PM7224GP & AD7224LN & \\
PM7224FPC & AD7224KP & COM \\
PM7224FP & AD7224KN & \\
\hline
\end{tabular}

\section*{GENERAL DESCRIPTION}

The PM-7224 is an improved version of the AD7224, which is an 8 -bit, double-buffered, voltage output, CMOS digital-to-analog converter. It consists of a CMOS output amplifier, two 8-bit registers, interface control logic, and an R-2R resistor ladder network on a single monolithic chip.

\section*{PIN CONNECTIONS}


FUNCTIONAL BLOCK DIAGRAM


PC board-space and costs are greatly reduced by eliminating the need for an external amplifier and associated trim circuitry.

Excellent zero code error is achieved for both single and dual supply operation by laser trimming the offset during manufacturing. The internal amplifier can deliver up to 5 mA into a \(2 \mathrm{k} \Omega\) load and can drive a 3300 pF capacitive load.
A reset pin simplifies system power-up and/or calibration cycles. It allows the DAC to momentarily be reset to OV and function like a zero-override when both registers are transparent; however, the DAC output will remain at OV when both registers are latched.

The PM-7224 can be operated with either a single or dual supply; however, zero code error can be improved using dual supplies.
PMI's advanced oxide-isolated, silicon-gate, CMOS process allows the PM-7224's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highlystable thin-film R-2R resistor ladder, aids in the PM-7224's excellent full-scale and zero-code error temperature coefficients. It also results in an inherently reliable DAC and output amplifier.
The PM-7224 is a CMOS monolithic chip that fits into a space saving 18 -pin, \(0.3^{\prime \prime}\) wide, DIP package. With faster AC timing and tighter single and dual supply operation specifications, it is an improved replacement for the AD7224.

ABSOLUTE MAXIMUM RATINGS \(\left(T_{A}=+25^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\(V_{D D}\) to AGND or DGND ....................................... \(-0.3 \mathrm{~V},+17 \mathrm{~V}\)
\(\mathrm{~V}_{\mathrm{SS}}\) to AGND or DGND .............................................. \(-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{aligned}
& V_{D D} \text { to } V_{S S} \ldots . . . \\
& \text { AGND to DGND }
\end{aligned}
\] &  & & 3, \(V_{\text {DD }}\) \\
\hline Digital Input Voltag & & & \(\checkmark\) \\
\hline \(V_{\text {REF }}\) to AGND .... & & & DD \\
\hline \(V_{\text {OUT }}\) to AGND (Nota & . & & , \(V_{\text {DD }}\) \\
\hline Operating Tempera & & & \\
\hline Military, \(A X / B X\). & & -5 & \(125^{\circ} \mathrm{C}\) \\
\hline Extended Industri & X/FP/FPC/ & ... - & \(+85^{\circ} \mathrm{C}\) \\
\hline Commercial, GP & & & \(70^{\circ} \mathrm{C}\) \\
\hline Junction Temperatur & & & \(150^{\circ} \mathrm{C}\) \\
\hline Storage Temperatu & & & \(150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature & g, 10 sec ) & & \(300^{\circ} \mathrm{C}\) \\
\hline PACKAGE TYPE & \(\Theta_{\text {jA }}\) (Note 5) & \(\theta_{\text {IC }}\) & UNITS \\
\hline 18-Pin Hermetic DIP ( X ) & 84 & 15 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 18-Pin Plastic DIP (P) & 75 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC) & 98 & 38 & \({ }^{\circ} \mathrm{C}\) W \\
\hline 18 -Pin SOL (S) & 89 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC (PC) & 76 & 36 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Outputs may be shorted to AGND provided the package power dissipation is not exceeded. Typical output short circuit current to AGND is 50 mA .
2. The digital inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep device in conductive foam at all times until ready for use.
3. Use proper anti-static handling procedures.
4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum ratings conditions for extended periods may affect device reliability.
5. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.

\section*{Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.}

ELECTRICAL CHARACTERISTICS: DUALSUPPLY: \(V_{D D}=+11.4 \mathrm{~V}\) to \(+16.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \%\); AGND \(=\mathrm{DGND}=0 \mathrm{~V}\); \(\mathrm{V}_{\mathrm{REF}}=+2 \mathrm{~V}\) to ( \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ); or SINGLE SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7224AX/BX; \(\mathrm{T}_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7224 \mathrm{EX} / \mathrm{FX} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} ; \mathrm{T}_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7224 \mathrm{GP}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM-7224 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & 8 & - & - & Bits \\
\hline Total Unadjusted Error (Note 1) & TUE & PM-7224A/E/G PM-7224B/F & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Relative Accuracy & INL & PM-7224A/E/G PM-7224B/F & - & - & \[
\pm 1 / 2
\] & L.SB \\
\hline Differential Nonlinearity (Note 2) & DNL & \[
\begin{aligned}
& \text { PM-7224A/E/G } \\
& \text { PM-7224B/F }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Full-Scale Error & Gfse & \[
\begin{aligned}
& \text { PM-7224A/E/G } \\
& \text { PM-7224B/F }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Full-Scale Temperature Coefficient (Note 3) & Tcgas & & - & \(\pm 1\) & \(\pm 20\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[b]{2}{*}{Zero Error Code} & \multirow[b]{2}{*}{\(V_{\text {ZSE }}\)} & DUAL SUPPLY: PM-7224A/E/G PM-7224B/F & - & - & \[
\begin{array}{r} 
\pm 5 \\
\pm 20 \\
\hline
\end{array}
\] & \multirow[b]{2}{*}{mV} \\
\hline & & \[
\begin{aligned}
& \text { SINGLE SUPPLY: } \\
& \text { PM-7224A/E/G } \\
& \text { PM-7224B/F }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 10 \\
\pm 20
\end{array}
\] & \\
\hline Zero Error Code Temperature Coefficient (Note 3) & \(\mathrm{TCV}_{\text {zs }}\) & & - & \(\pm 10\) & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.}

ELECTRICAL CHARACTERISTICS: DUAL SUPPLY: \(V_{D D}=+11.4 \mathrm{~V}\) to \(+16.5 \mathrm{~V} ; \mathrm{V}_{S S}=-5 \mathrm{~V} \pm 10 \% ;\) AGND \(=D G N D=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=\) +2 V to \(\left(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right)\); or SINGLE SUPPLY: \(\mathrm{V}_{D D}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{S S}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7224 \mathrm{AX} / \mathrm{BX} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7224 \mathrm{EX} / \mathrm{FX} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7224 \mathrm{GP}\), unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM-7224 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUT} \\
\hline Voltage Range (Note 4) & & DUAL SUPPLY ONLY & 2 & - & \(\left(V_{D D}-4\right)\) & V \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & 8 & - & - & \(\mathrm{k} \Omega\) \\
\hline Input Capacitance (Note 3) & \(\mathrm{C}_{\text {IN }}\) & Digital Inputs = all 1's & - & - & 100 & pF \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & V \\
\hline Digital Input Low & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & V \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(V_{I N}=O V\) or \(V_{D D}\) & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance \\
(Note 3)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & & - & - & 8 & pF \\
\hline Input Coding & & & & BINARY & & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLIES} \\
\hline Power Supply Rejection Ratio & PSRR & & - & - & 0.005\% & \%/\% \\
\hline Positive Supply Current (Note 5) & \(I_{\text {DD }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp Range }
\end{aligned}
\] & - & - & 4 & mA \\
\hline Negative Supply Current (Note 5) & \(\mathrm{I}_{\text {SS }}\) & DUAL SUPPLY ONLY
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp Range }
\end{aligned}
\] & - & - & 3
5 & mA \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline \(\mathrm{V}_{\text {OUT }}\) Slew Rate (Note 3) & SR & & 2.5 & - & - & \(\mathrm{V} / \mu \mathrm{S}\) \\
\hline \(\mathrm{V}_{\text {Out }}\) Settling Time Positive or Negative (Note 3, 6) & \(\mathrm{t}_{\mathrm{S}}\) & & - & - & 5 & \(\mu \mathrm{S}\) \\
\hline Digital Feedthrough (Note 3) & Q & & - & 10 & - & nVs \\
\hline Minimum Load Resistance & \(\mathrm{R}_{\text {L(MIN })}\) & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) & 2 & - & - & \(k \Omega\) \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS (Note 3)} \\
\hline Chip Select/Load DAC Pulse-Width & \(\mathrm{t}_{1}\) & & 90 & - & - & ns \\
\hline Write/Reset Pulse-Width & \(\mathrm{t}_{2}\) & & 90 & - & - & ns \\
\hline Chip Select/Load DAC to Write Setup Time & \(\mathrm{t}_{3}\) & & 0 & - & - & ns \\
\hline Chip Select/Load DAC to Write Hold Time & \(\mathrm{t}_{4}\) & & 0 & - & - & ns \\
\hline Data Valid to Write Setup Time & \(\mathrm{t}_{5}\) & & 90 & - & - & ns \\
\hline Data Valid to Write Hold Time & \(\mathrm{t}_{6}\) & & 10 & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
2. All devices guaranteed monotonic over the full operating temperature range.
3. Guaranteed by design and not subject to production test.
4. \(V_{D D}-4\) volts is the maximum reference voltage for the above specifications.
5. \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\); outputs unloaded.
6. \(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\); to where output settles to \(1 / 2\) LSB.

\section*{PM-7224}

DICE CHARACTERISTICS


\section*{Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.}

WAFER TEST LIMITS: DUAL SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) to \(+16.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \% ; A G N D=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+2 \mathrm{~V}\) to \(\left(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right)\). SINGLE SUPPLY; \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{S S}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\); unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PM-7224GBC \\
LIMIT
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 8 & Bits \\
\hline Total Unadjusted Error (Note 1) & TUE & & \(\pm 1\) & LSB MAX \\
\hline Relative Accuracy & INL & & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity (Note 2) & DNL & & \(\pm 1\) & LSB MAX \\
\hline Full Scale Error & \(\mathrm{G}_{\text {FSE }}\) & & \(\pm 1\) & LSB MAX \\
\hline Zero Code Error & \(\mathrm{V}_{\text {ZSE }}\) & & \(\pm 20\) & mV MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Voltage Range (Note 3) & \(V_{\text {REF }}\) & DUAL SUPPLY ONLY & 2 to ( \(\left.\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right)\) & V \\
\hline Reference Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & 8 & k \(\Omega\) MIN \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Inputs High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & \(V\) MIN \\
\hline Digital Inputs Low & \(\mathrm{V}_{\mathrm{INL}}\) & & 0.8 & \(V \mathrm{MAX}\) \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(V_{I N}=O V\) or \(V_{D D}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Input Coding & & & BINARY & \\
\hline \multicolumn{5}{|l|}{POWER SUPPLIES} \\
\hline Positive Supply Current (Note 4) & \(I_{D D}\) & & 4 & mA MAX \\
\hline Negative Supply Current (Note 4) & \(\mathrm{I}_{\text {ss }}\) & DUAL SUPPLY ONLY & 3 & mA MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
3. \(V_{D D}-4\) volts is the maximum reference voltage for the above specifications.
2. All dice guaranteed monotonic over the full operating temperature range.
4. \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{INL}}\) or \(\mathrm{V}_{\mathrm{INH}}\); output unloaded.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}

DIFFERENTIAL NONLINEARITY
vs \(\mathbf{V}_{\text {Ref }}\)


TOTAL UNADJUSTED ERROR
vs CODE AT \(T_{A}=-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\),
\(+125^{\circ} \mathrm{C}\) (ALL SUPERIMPOSED)


RELATIVE ACCURACY WITH SINGLE +5V SUPPLY

                CURRENT (IDD) vs
                LOGIC LEVEL


RELATIVE ACCURACY vs CODE
AT \(T_{A}=-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\) (ALL SUPERIMPOSED)


POWER SUPPLY CURRENT vs TEMPERATURE


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


\section*{BURN-IN CIRCUIT}


\section*{PARAMETER DEFINITIONS}

\section*{TOTAL UNADJUSTED ERROR}

This specification includes Full-Scale-Error, Relative Accuracy, and Zero-Code-Error. Ideal full scale output is \(\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}\), and 1 LSB is \(V_{\text {REF }} \times\left(2^{-n}\right)\).

\section*{DIGITAL FEEDTHROUGH}

Digital feedthrough are the switching transients coupled to the output of the DAC due to a change in digital input code. It is expressed in nano-Volt-seconds and measured with \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\).
Refer to PMI 1986 Data Book Section 11 for additional digital-to-analog converter definitions.


\section*{GENERAL CIRCUIT DESCRIPTION}

\section*{CONVERTER SECTION}

The PM-7224 contains an output buffer amplifier, a highlystable, thin-film, R-2R resistor ladder network, 8-bit input and DAC registers, and interface control logic. Also included are eight single-pole double-throw NMOS transistor switches. These transistors were designed to switch between \(\mathrm{V}_{\text {REF }}\) and AGND and are controlled by the digital input code.

A simplified circuit of the R-2R resistor ladder and output is illustrated in Figure 1. The ladder is shown connected to the amplifier in the voltage-mode configuration. The advantages gained in operating the ladder in the voltage mode are two-fold: it allows the DAC to be operated with a single supply, and the ladder resistance/capacitance modulation encountered in the current mode configuration are eliminated. The modulation (caused by the varying digital code) is now presented to the low-impedance reference voltage source (most voltage reference output-impedances are low enough so that its output voltage will not be affected by the varying digital code). The

FIGURE 1: Simplified DAC Circuit Configuration. (Switches are shown for all " 1 's" on the digital inputs.)

amplifier's input terminal now "sees" a constant resistance/ capacitance and thus, the output offset voltage modulation is eliminated. Also, digital glitches fed through the switch capacitance to the output will be greatly reduced; it will be absorbed by the low output-impedance of the external reference resulting in a "cleaner" output voltage.
Figure 1 also shows the amplifier configured to operate as a buffer amplifier resulting in no signal inversion from input to output ( \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{V}_{\text {OUT }}\) ). Also, note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the applications section under AGND biasing.
For proper operation, maximum \(V_{\text {REF }}\) should be limited to \(V_{D D}\) minus 4 volts. This means that in order to operate the DAC with +10 V at the reference input terminal, \(\mathrm{V}_{\mathrm{DD}}\) must be at least +14 V .
The voltage output equation is given by:
\[
V_{\text {OUT }}=V_{\text {REF }} \times D / 256
\]
where \(D\) is the digital input code integer number that is between 0 and 255.

\section*{BUFFER AMPLIFIER SECTION}

The R-2R resistor ladder network has a typical resistance of \(10 \mathrm{k} \Omega\); a \(100 \mathrm{k} \Omega\) load would cause a 23 LSB gain error. Therefore, in order to drive a \(2 k \Omega\) load, the R-2R ladder was terminated with a stable CMOS buffer amplifier. The amplifier can drive 10 volts across a \(2 \mathrm{k} \Omega\) load delivering 5 mA , and can easily drive a 3300pF capacitive load. The PM-7224's output can also withstand an indefinite short-circuit to AGND to typically 50 mA . The output may also be shorted to any voltage between \(V_{D D}\) and \(V_{S s}\); however, care must be taken to not exceed the device maximum power dissipation.
The amplifier's output stage is an intrinsic NPN bipolar transistor. It is derived from the \(\mathrm{P}^{-}\)well and the substrate. This transistor provides a low-impedance high-output current capability using only a small part of the chip area. The emitter of this NPN transistor is loaded with a \(400 \mu \mathrm{~A}\) NMOS currentsource referenced to \(\mathrm{V}_{\mathrm{Ss}}\). This current is sunk into the negative supply allowing the amplifier's output to go directly to ground.
A simplified schematic of the output amplifier is shown in Figure 2. It shows the current-source connection between the NPN output transistor's emitter and \(\mathrm{V}_{\mathrm{ss}}\). Figure 3 depicts a typical plot for the dual and single supply current sink capability of the DAC versus output voltage. Let's take a closer look at what happens to its behavior by referring to Figures 2 and 3.

It can be seen that with dual supplies the current-source is still in its high impedance (saturation) state when the output reaches 0 volts. This is due to the 5 volts ( \(\mathrm{V}_{\mathrm{SS}}\) ) across the current-source that is sinking the \(400 \mu \mathrm{amps}\). When \(\mathrm{V}_{\mathrm{SS}}=0\) volts, however, the current sink capability is reduced as the output voltage approaches 0 volts; the current-source is coming out of its saturation region and starts appearing resistive.
The amplifier's current-limiting and buffering abilities are achieved with an NMOS transistor and a series resistor, see

Figure 2. The transistor operates as a source follower driving the resistor and output transistor.
The amplifier's internal gain stages were designed so that they maintain sufficient gain over its common mode range; this results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during the manufacturing process; this eliminates offset trimming by the user in most applications. The amplifier's offset is included in the data sheet under "total unadjusted error" specification.

FIGURE 2: Amplifier Output Stage


FIGURE 3: DAC Output Current Sink


\section*{DIGITAL SECTION}

The digital inputs are CMOS inverters. They were designed to convert TTL and 5 V CMOS input logic levels into CMOS levels to drive the internal circuitry. A simple internal 5 V regulator is used to ensure the high speed timing requirements.

The PM-7224's digital inputs are TTL and CMOS (5V) compatible between the \(V_{D D}\) range of +11.4 V to +16.5 V . As shown in Figure 4, these inputs are protected from electrostatic-discharge and build-up with two internal distributed-diodes; they are connected between \(V_{D D}\) and DGND. Each input has a typical input current of less than 1 nA .

Figure 4 also shows the equivalent logic circuit for the digital data input register structure. This circuit drives the DAC register. The digital controls \(\phi\) and \(\bar{\phi}\) shown are controlled by the external \(\overline{\mathrm{WR}}\), and \(\overline{\mathrm{CS}}\) signals.

FIGURE 4: Input Register Structure


\section*{INTERFACE CONTROL LOGIC SECTION}

Figure 5 shows the PM-7224's input control logic structure with its input register and DAC register; also shown is the equivalent logic circuitry. The \(\overline{W R}\) signal is required when loading data into either register and is used in conjunction with either \(\overline{C S}\) or \(\overline{\text { LDAC. }} \overline{C S}\) loads data into the input register, and \(\overline{\text { LDAC }}\) loads data into the DAC register. Data is latched in the input register on the rising edge of the \(\overline{W R}\) pulse. The DAC's analog output voltage is determined by the data contained in the DAC register. See Table 1.
TABLE 1
\begin{tabular}{ccccc}
\hline\(\overline{\text { RESET }}\) & \(\overline{\text { LDAC }}\) & \(\overline{\text { WR }}\) & \(\overline{\text { CS }}\) & \multicolumn{1}{c}{ FUNCTION } \\
\hline H & L & L & L & \begin{tabular}{l} 
Both Registers are Transparent \\
H
\end{tabular} \\
X & H & X & \begin{tabular}{l} 
Both Registers are Latched
\end{tabular} \\
H & H & X & H & \begin{tabular}{l} 
Both Registers are Latched \\
H
\end{tabular} \\
H & L & L & \begin{tabular}{l} 
Input Register is Transparent
\end{tabular} \\
H & H & A & L & Input Register is Latched \\
H & L & L & H & DAC Register is Transparent \\
H & L & I & H & \begin{tabular}{l} 
DAC Register is Latched \\
L
\end{tabular} \\
X & X & X & \begin{tabular}{c} 
Both Registers Loaded with all \\
Zeros
\end{tabular} \\
f & H & H & H & \begin{tabular}{c} 
Both Registers Loaded with all \\
Zeros and the Output Remains \\
at Zero
\end{tabular} \\
F & L & L & L & \begin{tabular}{c} 
Both Registers are Transparent \\
(output follows the input)
\end{tabular} \\
\hline
\end{tabular}
\(H=\) High State \(L=\) Low State \(X=\) Don't Care
Table 1 shows that the DAC is transparent when \(\overline{\mathrm{WR}}, \overline{\mathrm{CS}}\), and \(\overline{\text { LDAC }}\) are low, and the input register is transparent when \(\overline{W R}\) and \(\overline{\mathrm{CS}}\) only are low. Also shown is the data being latched into the input register on the rising edge of the \(\overline{W R}\) signal.
Also provided with the PM-7224 is a \(\overline{\text { RESET }}\) pin as shown in Figure 5. A low RESET signal will reset both registers to zero. If
the DAC is in the transparent mode, the DAC output will go to OV for as long as the reset line remains low. If the DAC is in the latched mode, the output will go to OV (and remain there) on the rising edge of the reset signal.
Figure 6 shows the PM-7224 write timing diagram.
FIGURE 5: Input Control Logic


FIGURE 6: Write Timing Diagram


\section*{APPLICATIONS INFORMATION}

\section*{POWER SUPPLY}

The PM-7224 data sheet is specified with a dual or single power supply condition. The dual supply specifications are specified with a positive supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) range of +11.4 V to +16.5 V and a negative supply ( \(\mathrm{V}_{\mathrm{SS}}\) ) of -5 V . The specified reference voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ) under these conditions range from +2 V to \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\). For those applications requiring +10 volts at the output ( \(\mathrm{V}_{\mathrm{REF}}=\) +10 V ), \(\mathrm{V}_{\mathrm{DD}}\) must be +14 V minimum to meet data sheet limits.

The specified \(\mathrm{V}_{\mathrm{REF}}\) for the single supply specifications is +10 V . \(\mathrm{V}_{\mathrm{REF}}\) voltage limitation of \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) for dual or single power supply applications must be observed. This will ensure that the PM-7224's multiplying capabilities are preserved.
Although the PM-7224 can operate well with either a single or dual power supply, improved zero-code error can be achieved by using dual supplies.

\section*{DYNAMIC PERFORMANCE}

The PM-7224's settling time is limited by the internal amplifier's slew rate; however, it sports an impressive settling time of \(5 \mu \mathrm{~s}\) using a dual or single power supply. Settling time is not affected by the DAC's output voltage polarity, positive or negative. The PM-7224 also has minimum signal overshoot or ringing.

\section*{AGND BIASING}

Some applications may require a DC offset voltage level at the DAC's output. This may be easily accomplished with the PM-7224; the desired DC offset voltage can be applied to the AGND pin as shown in Figure 7. The DAC's TTL/CMOS compatibility is not affected. Note that \(V_{D D}\) and \(V_{S S}\) must be referenced to DGND.
The DAC's output voltage expression under this condition is:
\[
V_{\text {OUT }}=A G N D \text { bias }+V_{\text {IN }} \times D / 256
\]
where AGND bias is the voltage level above DGND and \(D\) is the digital input code integer number that is between 0 and 255.

FIGURE 7: AGND Biasing Scheme


\section*{MULTIPLYING OPERATION}

The PM-7224 has good multiplying capabilities if the reference input signal level is kept within +2 V and \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\), with \(\mathrm{V}_{\mathrm{DD}}\) of +16.5 V , the maximum input signal level is +12.5 V ; however, it is recommended that \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%\) and the AC voltage swing between +2 V and \(\mathrm{V}_{D D}-4 \mathrm{~V}\). The signal must be AC coupled and biased up with a voltage divider as shown in Figure 8. A buffer amplifier should be used to ensure that the DAC's V \({ }_{\text {REF }}\) impedance does not load the resistor divider, R1 and R2.

FIGURE 8: AC Signal Input Scheme


The \(V_{\text {REF }}\) small-signal frequency response ( -3 dB bandwidth) for the PM-7224 is typically 1.5 MHz . Its small-signal harmonic distortion is less than -57 dB at 1 kHz and -55 dB at 100 kHz .

\section*{+5V SINGLE SUPPLY OPERATION}

Although a +5 V performance specification table is not listed, the PM-7224 can operate well with only a single +5 V supply (see Figure 9). This will then limit the reference input voltage level to a maximum of +1 V ; the \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) limitation must still be observed.

FIGURE 9: Relative Accuracy With Single +5 V Operation

\section*{GENERAL GROUND MANAGEMENT}

Digital transient voltages between AGND and DGND can appear as noise at the PM-7224's output. It is, therefore, recommended that AGND and DGND be tied together at the device socket; each ground is then brought out separately to their respective common ground points. A word of caution is worth mentioning here: ground loops can be created if both grounds are tied together at more than one location, i.e., at the device socket and back at the power supplies, or at any other location. These ground loops can cause noisy digital ground currents to flow through the analog ground paths and destroy its integrity. Analog ground should be maintained as a high quality ground.
If system requirements dictate the use of one common return line for each ground, then the DAC should be placed as close to the power supplies as possible. Also, for those systems that require both grounds be separated, two Schottky diodes should be tied in inverse parallel between AGND and DGND at the device socket.

\section*{POWER SUPPLY DECOUPLING}

Power supply decoupling capacitors are important to suppress oscillations and noise transients from entering the system and causing system errors. Noise transients are generated from digital switching or switching power supplies; and oscillations on the power supply lines are caused by lead inductances combined with stray capacitance.

High and low frequency decoupling capacitors at the device socket is strongly recommended; a \(0.01 \mu \mathrm{~F}\) ceramic in parallel with a 1 to \(10 \mu \mathrm{~F}\) tantalum decoupling capacitors should be used.

\section*{BASIC APPLICATIONS}

\section*{UNIPOLAR OPERATION}

Figure 10 shows the PM-7224 configured to operate in the unipolar mode; the analog output voltage is of a single positive polarity only. Table 2 shows the code for this mode of operation.

FIGURE 10: Unipolar Operation


TABLE 2: Unipolar Code Table (Refer to Figure 10)


It shows no signal inversion between \(+\mathrm{V}_{\text {REF }}\) and \(\mathrm{V}_{\text {OUT }}\). Also note that the analog output voltage is equal to \(V_{\text {REF }}\) multiplied by the digital input code, hence, multiplying DAC.
The expression for 1 LSB and \(V_{\text {OUT }}\) is:
\[
1 \mathrm{LSB}=\mathrm{V}_{\text {REF }} \times 2^{-8} \text {, or } V_{\text {REF }} \times 1 / 256
\]
and
\[
V_{\text {OUT }}=V_{\text {REF }} \times D / 256
\]
where D is the digital input integer between 0 and 255.

\section*{BIPOLAR OPERATION}

Figure 11 illustrates the bipolar mode of operation for the PM-7224. This mode allows the output voltage to swing plus or minus and is determined by the digital input code; see Table 3 for R1 \(=\) R2. This configuration requires an external amplifier and two resistors.

The output voltage expression is given by:
\[
V_{\text {OUT }}=\left((1+R 2 / R 1) \times D / 256 \times V_{R E F}\right)-\left(R 2 / R 1 \times V_{R E F}\right)
\]
where \(D\) is the digital input code integer between 0 and 255. If R1 = R2, then V \({ }_{\text {OUT }}\) becomes:
\[
V_{\text {OUT }}=(2 \times D / 256-1) \times V_{R E F}
\]

To keep gain and offset errors at a minimum, R1 and R2 should be matched to \(\pm 0.1 \%\) and track over the operating temperature range of interest.

FIGURE 11: Bipolar Operation


TABLE 3: Bipolar (Offset Binary) Code Table (Refer to Figure 11)


\section*{PROGRAMMABLE OP AMP OFFSET ADJUST}

The PM-7224 can be used for op amp offset trim adjustments under microprocessor control. Offsets caused by temperature drifts can also be trimmed by the microprocessor during a periodic calibration cycle.
The PM-7224 uses the input offset voltage nulling pins normally provided on most amplifiers as shown in Figure 12. A fixed bias current is provided to pin 5 of the op amps offset null pin with R2, and R1 (connected to the DAC's voltage output pin) provides the variable current to pin 1.

FIGURE 12: Op Amp Offset Adjust (See Text)


For a plus or minus ( \(\pm\) ) offset adjust control, the current through R1 must equal the current through R2 when the PM7224 is at half scale, binary code \(=10000000\).
The resistor values R1 and R2 should be chosen to give the required offset adjustment range desired. Lower values provide a larger range; however, resolution will be sacrificed. Reversing the op amp connections, pin 1 and 5 , will reverse the offset adjustment direction.
Some op amps are not provided with offset adjustment pins. In these cases, the circuit configuration of Figure 13 can be used. Again, the current through resistor R4 must equal the current through R3 with the PM-7224 at half scale, digital code \(=\) 10000000 . With the circuit components shown, the maximum adjustment range is \(\pm 5 \mathrm{mV}\). Incremental adjustment resolution is \(39 \mu \mathrm{~V}\) per bit.

\section*{MICROPROCESSOR INTERFACING}

Interfacing the PM-7224 to a microprocessor is simplified by virtue of its loading structure simplicity. Data from the processor is loaded into the DAC by use of only two control lines, the write strobe ( \(\overline{\mathrm{WR}})\) and chip select \((\overline{\mathrm{CS}})\). The data is then output with
the \(\overline{W R}\) and \(\overline{\text { LDAC }}\) signal. Figures 14 through 17 show various popular microprocessor interface configurations.

FIGURE 14: PM-7224 to 8085A Interface (Only digital interface portion of PM-7224 shown for clarity.)


FIGURE 15: PM-7224 to Z-80 Interface (Only digital interface portion of PM-7224 shown for clarity.)


FIGURE 13: Alternate Offset Adjust (See Text)

\({ }^{*} R 1=500 \mathrm{k} \Omega ; R 2=1 \mathrm{k} \Omega ; R 3=330 \mathrm{k} \Omega ; R 4=1 \mathrm{M} \Omega\)

FIGURE 16: PM-7224 to 6809 Interface (Only digital interface portion of PM-7224 shown for clarity.)


FIGURE 17: PM-7224 to 68008 Microprocessor (Only digital interface portion of PM-7224 shown for clarity.)


ANALOG
DEVICES
Quad 8-Bit DAC with Separate Reference Inputs

\section*{FEATURES}

\author{
Four 8-Bit DACs with Output Amplifiers \\ Separate Reference Input for Each DAC \(\mu \mathrm{P}\) Compatible with Double-Buffered Inputs Simultaneous Update of All Four Outputs Operates with Single or Dual Supplies Extended Temperature Range Operation No User Trims Required \\ Skinny 24-Pin DIP, SOIC and 28-Terminal Surface Mount Packages
}

\section*{GENERAL DESCRIPTION}

The AD7225 contains four 8-bit voltage output digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. Each D/A converter has a separate reference input terminal. No external trims are required to achieve full specified performance for the part.
The double-buffered interface logic consists of two 8-bit registers per channel-an input register and a DAC register. Control inputs A0 and A1 determine which input register is loaded when \(\overline{\mathrm{WR}}\) goes low. Only the data held in the DAC registers determines the analog outputs of the converters. The double-buffering allows simultaneous update of all four outputs under control of \(\overline{\text { LDAC. All logic inputs are TTL and CMOS (5V) level compatible }}\) and the control logic is speed compatible with most 8 -bit microprocessors.
Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V when using dual supplies. The part is also specified for single supply operation using a reference of +10 V . Each output buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load.
The AD7225 is fabricated on an all ion-implanted high-speed Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuitry on the same chip.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{PRODUCT HIGHLIGHTS}
1. DACs and Amplifiers on CMOS Chip

The single-chip design of four 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one end of the package and all digital inputs at the other.
2. Single or Dual Supply Operation

The voltage-mode configuration of the AD7225 allows single supply operation. The part can also be operated with dual supplies giving enhanced performance for some parameters.
3. Versatile Interface Logic

The AD7225 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. The double-buffered interface allows simultaneous update of the four outputs.
4. Separate Reference Input for Each DAC

The AD7225 offers great flexibility in dealing with input signals with a separate reference input provided for each DAC and each reference having variable input voltage capability.

\section*{AD7225-SPECIFICATIONS}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \mathbf{K}, \mathbf{B} \\
& \text { Versions }{ }^{2}
\end{aligned}
\] & \[
\begin{aligned}
& \text { L,C } \\
& \text { Versions }{ }^{2}
\end{aligned}
\] & T Version & U Version & Units & Conditions/Comments \\
\hline \multicolumn{7}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & 8 & 8 & 8 & 8 & Bits & \\
\hline Total Unadjusted Error & \(\pm 2\) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & LSB max & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline Full Scale Error & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Full Scale Temp. Coeff. & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & ppm/ \({ }^{\circ} \mathrm{Ctyp}\) & \(\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V}\) to \(16.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Zero Code Error @ 25 \({ }^{\circ} \mathrm{C}\) & \(\pm 25\) & \(\pm 15\) & \(\pm 25\) & \(\pm 15\) & \(m V_{\text {max }}\) & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 30\) & \(\pm 20\) & \(\pm 30\) & \(\pm 20\) & \(m V\) max & \\
\hline Zero Code Error Temp Coeff. & \(\pm 30\) & \(\pm 30\) & \(\pm 30\) & \(\pm 30\) & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) typ & \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUT} \\
\hline Voltage Range & \(2 \mathrm{to}\left(\mathrm{V}_{\mathrm{DD}}-4\right)\) & \(2 \mathrm{to}\left(\mathrm{V}_{\mathrm{DD}}-4\right)\) & 2 to ( \(\left.\mathrm{V}_{\mathrm{DD}}-4\right)\) & \(2 \mathrm{to}\left(\mathrm{V}_{\mathrm{DD}}-4\right)\) & \(\mathrm{V}_{\text {min }}\) to \(\mathrm{V}_{\text {max }}\) & \\
\hline Input Resistance & 11 & 11 & 11 & 11 & \(\mathrm{k} \Omega_{\text {min }}\) & \\
\hline Input Capacitance \({ }^{3}\) & 100 & 100 & 100 & 100 & pF max & Occurs when each DAC is loaded with all l's \\
\hline Channel-to-Channel Isolation \({ }^{3}\) & 60 & 60 & 60 & 60 & dB min & \(\mathrm{V}_{\text {REF }}=10 \mathrm{~V}\) p-pSine Wave @ 10 kHz \\
\hline AC Feedthrough \({ }^{3}\) & -70 & -70 & -70 & -70 & \(\mathrm{dB}_{\text {max }}\) & \(\mathrm{V}_{\mathrm{REF}}=10 \mathrm{~V}\) p-pSine Wave@ 10 kHz \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & 2.4 & 2.4 & \(V_{\text {min }}\) & \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) max & \\
\hline Input Leakage Current & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }}\) \\
\hline Input Capacitance \({ }^{3}\) & 8 & 8 & 8 & 8 & pF max & \\
\hline Input Coding & Binary & Binary & Binary & Binary & & \\
\hline \multicolumn{7}{|l|}{DYNAMICPERFORMANCE} \\
\hline Voltage Output Slew Rate \({ }^{3}\) & 2.5 & 2.5 & 2.5 & 2.5 & \(\mathrm{V} / \mathrm{\mu s}\) min & \\
\hline Voltage Output Settling Time \({ }^{3}\) & & & & & & \\
\hline Positive Full Scale Change & 5 & 5 & 5 & 5 & \(\mu s\) max & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Negative Full Scale Change & 5 & 5 & 5 & 5 & \(\mu \mathrm{s}\) max & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Digital Feedthrough \({ }^{3}\) & 50 & 50 & 50 & 50 & nV secstyp & Code transition all 0 's to all l's. \\
\hline Digital Crosstalk \({ }^{3}\) & 50 & 50 & 50 & 50 & \(n \mathrm{n}\) secs typ & Code transition all 0's to all l's. \\
\hline Minimum Load Resistance & 2 & 2 & 2 & 2 & \(\mathbf{k} \boldsymbol{\Omega}\) min & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) \\
\hline \multicolumn{7}{|l|}{POWER SUPPLIES} \\
\hline \(\mathrm{V}_{\text {DD }}\) Range & 11.4/16.5 & 11.4/16.5 & 11.4/16.5 & 11.4/16.5 & \(\mathbf{V}_{\text {min }} / \mathbf{V}_{\text {max }}\) & For Specified Performance \\
\hline \(\mathrm{I}_{\text {DD }}\) & 10 & 10 & 12 & 12 & mA max & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline Iss & 9 & 9 & 10 & 10 & \(m A\) max & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS \({ }^{\mathbf{3 , 4}}\)} \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{1}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 95 & 95 & 95 & 95 & ns min & Write Pulse Width \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 120 & 120 & 150 & 150 & \(n s\) min & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{2}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 0 & 0 & 0 & 0 & ns min & Address to Write Setup Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 0 & 0 & 0 & 0 & ns min & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{3}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 0 & 0 & 0 & 0 & ns min & Address to Write Hold Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 0 & 0 & 0 & 0 & \(n s \min\) & \\
\hline \multicolumn{7}{|l|}{\(t_{4}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 70 & 70 & 70 & 70 & ns min & Data Valid to Write Setup Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 90 & 90 & 90 & 90 & ns min & \\
\hline \multicolumn{7}{|l|}{\(t_{5}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 10 & 10 & 10 & 10 & ns min & Data Valid to Write Hold Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 10 & 10 & 10 & 10 & ns min & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{6}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 95 & 95 & 95 & 95 & ns min & Load DAC Pulse Width \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 120 & 120 & 150 & 150 & \(n s\) min & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Maximum possible reference voltage.
\({ }^{2}\) Temperature ranges are as follows:
K, L. Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Sample Tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{4}\) Switching characteristics apply for single and dual supply operation.
Specifications subject to change without notice.

SINGLE SUPPLY \({ }^{\left(V_{D D}=+15 V\right.} \pm 5 \% ; V_{S S}=A G N D=D G N D=O V ; V_{\text {REF }}=+10 V^{1}\) unless otherwise stated. All specifications
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \text { K, B } \\
& \text { Versions }{ }^{2}
\end{aligned}
\] & \[
\begin{aligned}
& \mathbf{L}, \mathbf{C} \\
& \text { Versions }{ }^{2}
\end{aligned}
\] & TVersion & U Version & Units & Conditions/Comments \\
\hline \multicolumn{7}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & 8 & 8 & 8 & 8 & Bits & \\
\hline Total Unadjusted Error \({ }^{3}\) & \(\pm 2\) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & LSB max & \\
\hline Differential Nonlinearity \({ }^{3}\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline \multicolumn{7}{|l|}{REFERENCEINPUT} \\
\hline Input Resistance & 11 & 11 & 11 & 11 & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance \({ }^{4}\) & 100 & 100 & 100 & 100 & pF max & Occurs when each DAC is loaded with all \\
\hline Channel-to-Channel Isolation \({ }^{3,4}\) & 60 & 60 & 60 & 60 & dB min & \(\mathrm{V}_{\text {REF }}=10 \mathrm{~V}\) p-p Sine Wave (a 10 kHz \\
\hline AC Feedthrough \({ }^{3,4}\) & -70 & -70 & -70 & -70 & dB max & \(\mathrm{V}_{\text {REF }}=10 \mathrm{~V}\) p-p Sine Wave \(@ 10 \mathrm{kHz}\) \\
\hline \multicolumn{7}{|l|}{DIGITALINPUTS} \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & 2.4 & 2.4 & \(V_{\text {min }}\) & \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & 0.8 & 0.8 & 0.8 & \(V_{\text {max }}\) & \\
\hline Input Leakage Current & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }}\) \\
\hline Input Capacitance \({ }^{4}\) & 8 & 8 & 9 & 8 & pF max & \\
\hline Input Coding & Binary & Binary & Binary & Binary & & \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Voltage Output Slew Rate \({ }^{4}\) & 2 & 2 & 2 & 2 & \(\mathrm{V} / \mu \mathrm{s}\) min & \\
\hline \multicolumn{7}{|l|}{Voltage Output Settling Time \({ }^{4}\)} \\
\hline Positive Full Scale Change & 5 & 5 & 5 & 5 & \(\mu s\) max & Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Negative Full Scale Change & 7 & 7 & 7 & 7 & \(\mu s\) max & Settling Time to \(\pm 1 / 2\) LSB \\
\hline Digital Feedthrough \({ }^{\text {3,4 }}\) & 50 & 50 & 50 & 50 & nV secs typ & Code transition all 0's to all l's. \\
\hline Digital Crosstalk \({ }^{3,4}\) & 50 & 50 & 50 & 50 & nV secs typ & Code transition all 0's to all l's. \\
\hline Minimum Load Resistance & 2 & 2 & 2 & 2 & \(\mathrm{k} \Omega\) min & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) \\
\hline \multicolumn{7}{|l|}{POWER SUPPLIES} \\
\hline \(V_{\text {DD }}\) Range & 14.25/15.75 & 14.25/15.75 & 14.25/15.75 & 14.25/15.75 & \(\mathrm{V}_{\text {min }} / \mathrm{V}_{\text {max }}\) & For Specified Performance \\
\hline \(\mathrm{I}_{\mathrm{DD}}\) & 10 & 10 & 12 & 12 & \(m A\) max & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS \({ }^{4}\)} \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{1}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 95 & 95 & 95 & 95 & ns min & Write Pulse Width \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 120 & 120 & 150 & 150 & ns min & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{2}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 0 & 0 & 0 & 0 & ns min & Address to Write Setup Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 0 & 0 & 0 & 0 & \(n s \min\) & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{3}\)} \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 0 & 0 & 0 & 0 & ns min & Address to Write Hold Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 0 & 0 & 0 & 0 & ns min & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{t}_{4}\)} \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 70 & 70 & 70 & 70 & \(n s\) min & Data Valid to Write Setup Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 90 & 90 & 90 & 90 & ns min & \\
\hline \multicolumn{7}{|l|}{\(t_{5}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 10 & 10 & 10 & 10 & ns min & Data Valid to Write Hold Time \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 10 & 10 & 10 & 10 & ns min & \\
\hline \multicolumn{7}{|l|}{\(t_{6}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 95 & 95 & 95 & 95 & ns min & Load DAC Pulse Width \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 120 & 120 & 150 & 150 & ns min & \\
\hline
\end{tabular}

NOTES
\({ }^{2}\) Maximum possible reference voltage.
\({ }^{2}\) Temperature ranges are as follows: K, L Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Sample Tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{4}\) Switching characteristics apply for single and dual supply operation.
Specifications subject to change without notice.

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model \(^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Total \\
Unadjusted \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7225KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & N-24 \\
AD7225LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & N-24 \\
AD7225KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & P-28A \\
AD7225LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & P-28A \\
AD7225KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & R-24 \\
AD7225LR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & R-24 \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883 processed parts, add /883B to part number. Contact your local sales office for military data sheet.
\begin{tabular}{l|l|l|l}
\hline Model \(^{\mathbf{1}}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Total \\
Unadjusted \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option \(^{2}\)
\end{tabular} \\
\hline AD7225BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & Q-24 \\
AD7225CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & Q-24 \\
AD7225TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & Q-24 \\
AD7225UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & Q-24 \\
AD7225TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & E-28A \\
AD7225UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & E-28A \\
\hline
\end{tabular}

\footnotetext{
\({ }^{2}\) E \(=\) Leadless Ceramic Chip Carrier; \(\mathbf{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) SOIC. For outline information see Package Information section.
}

\section*{ABSOLUTE MAXIMUM RATINGS*}


    Industrial (B, C Versions) . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended ( T , U Versions) \(\ldots . . . . .-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
NOTES
\({ }^{1}\) Outputs may be shorted to any voltage in the range \(\mathrm{V}_{\mathrm{SS}}\) to \(\mathrm{V}_{\mathrm{DD}}\) provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to AGND or \(\mathrm{V}_{\mathrm{ss}}\) is 50 mA .
*Stress above those listed under "Absolute Maximum Ratings" may cause permanent amage to the device. This is a stress rating only and functional operation of the device this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

PIN CONFIGURATIONS




\section*{TERMINOLOGY}

\section*{TOTAL UNADJUSTED ERROR}

Total Unadjusted Error is a comprehensive specification which includes full scale error, relative accuracy, and zero code error. Maximum output voltage is \(\mathrm{V}_{\text {REF }}\) - 1LSB (ideal), where 1 LSB (ideal) is \(\mathrm{V}_{\mathrm{REF}} / 256\). The LSB size will vary over the \(\mathrm{V}_{\text {REF }}\) range. Hence the zero code error will, relative to the LSB size, increase as \(\mathrm{V}_{\text {REF }}\) decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the \(\mathrm{V}_{\text {REF }}\) range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V .

\section*{RELATIVE ACCURACY}

Relative Accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero code error and full scale error and is normally expressed in LSB's or as a percentage of full scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of
\(\pm\) 1LSB max over the operating temperature range ensures monotonicity.

\section*{DIGITAL FEEDTHROUGH}

Digital Feedthrough is the glitch impulse transferred to the output of the DAC due to a change in its digital input code. It is specified in nV secs and is measured at \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\).

\section*{DIGITAL CROSSTALK}

Digital Crosstalk is the glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter. It is specified in nV secs and is measured at \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\).

\section*{AC FEEDTHROUGH}

AC Feedthrough is the proportion of reference input signal which appears at the output of a converter when that DAC is loaded with all 0's.

\section*{CHANNEL-TO-CHANNEL ISOLATION}

Channel-to-channel isolation is the proportion of input signal from the reference of one DAC (loaded with all l's) which appears at the output of one of the other three DACs (loaded with all 0 's). The figure given is the worst case for the three other outputs and is expressed as a ratio in dBs.

\section*{FULL SCALE ERROR}

Full Scale Error is defined as:
Measured Value - Zero Code Error - Ideal Value


Figure 1. Channel-to-Channel Matching


Figure 3. Differential Nonlinearity vs. \(V_{\text {REF }}\)


Figure 2. Relative Accuracy vs. VREF


Figure 4. Power Supply Current vs. Temperature


Figure 5. Zero Code Error vs. Temperature


Figure 6. Broadband Noise

\section*{AD7225}

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7225 contains four, identical, 8-bit voltage-mode digital-toanalog converters. Each D/A converter has a separate reference input. The output voltages from the converters have the same polarity as the reference voltages, allowing single supply operation. A novel DAC switch pair arrangement on the AD7225 allows a reference voltage range from +2 V to +12.5 V on each reference input.
Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for channel \(\mathbf{A}\) is shown in Figure 7. Note that AGND (Pin 6) is common to all four DACs.


Figure 7. D/A Simplified Circuit Diagram
The input impedance at any of the reference inputs is code dependent and can vary from \(11 \mathrm{k} \Omega\) minimum to infinity. The lowest input impedance at any reference input occurs when that DAC is loaded with the digital code 01010101 . Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 15 pF to 35 pF .
Each \(V_{\text {out }}\) pin can be considered as a digitally programmable voltage source with an output voltage of:
\(\mathbf{V}_{\text {OUTX }}=\mathbf{D}_{\mathbf{X}} \cdot \mathbf{V}_{\text {REFX }}\)
where \(D_{\mathbf{X}}\) is fractional representation of the digital input code and can vary from 0 to 255/256.
The output impedance is that of the output buffer amplifier.

\section*{OP-AMP SECTION}

Each voltage mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load and can drive capacitive loads of 3300 pF .
The AD7225 can be operated single or dual supply; operating with dual supplies results in enhanced performance in some parameters which cannot be achieved with single supply operation. In single supply operation ( \(\mathrm{V}_{\text {ss }}=\mathbf{0 V}=\mathrm{AGND}\) ) the sink capability of the amplifier, which is normally \(400 \mu \mathrm{~A}\), is reduced as the output voltage nears AGND. The full sink capability of \(400 \mu \mathrm{~A}\) is maintained over the full output voltage range by tying \(\mathrm{V}_{\text {SS }}\) to -5 V . This is indicated in Figure 8.

\section*{Settling-time for negative-going output signals approaching} AGND is similarly affected by VSs. Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by \(\mathbf{V}_{\text {SS }}\).


Figure 8. Variation of \(I_{\text {SINK }}\) with \(V_{O U T}\)
Additionally, the negative \(\mathrm{V}_{\text {ss }}\) gives more headroom to the output amplifiers which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

\section*{DIGITAL SECTION}

The AD7225 digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by an on-chip distributed diode between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( \(V_{\mathrm{DD}}\) and DGND) as practically possible.

\section*{INTERFACE LOGIC INFORMATION}

The AD7225 contains two registers per DAC, an input register and a DAC register. Address lines A0 and A1 select which input register will accept data from the input port. When the \(\overline{\text { WR }}\) signal is LOW, the input latches of the selected DAC are transparent. The data is latched into the addressed input register on the rising edge of \(\overline{\mathrm{WR}}\). Table I shows the addressing for the input registers on the AD7225.
Only the data held in the DAC register determines the analog output of the converter. The LDAC signal is common to all four DACs and controls the transfer of information from the input registers to the DAC registers. Data is latched into all four DAC registers simultaneously on the rising edge of LDAC. The \(\overline{\text { LDAC }}\) signal is level triggered and therefore the DAC registers may be made transparent by tying \(\overline{\text { LDAC }}\) LOW (in
\begin{tabular}{l|l|l} 
A1 & A0 & Selected Input Register \\
\hline L & L & DAC A Input Register \\
L & H & DAC B Input Register \\
H & L & DAC C Input Register \\
H & H & DAC D Input Register \\
\hline
\end{tabular}

Table I. AD7225 Addressing
this case the outputs of the converters will respond to the data held in their respective input latches). \(\overline{\text { LDAC }}\) is an asynchronous signal and is independent of \(\overline{\mathrm{WR}}\). This is useful in many applications. However, in systems where the asynchronous \(\overline{\mathrm{LDAC}}\) can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. In other words, if \(\overline{\text { LDAC }}\) is activated prior to the rising edge of \(\overline{\mathrm{WR}}\) (or \(\overline{\mathrm{WR}}\) occurs during \(\overline{\mathrm{LDAC}}\) ), then \(\overline{\mathrm{LDAC}}\) must stay LOW for \(t_{6}\) or longer after \(\overline{W R}\) goes HIGH to ensure correct data is latched through to the output. Table II shows the truth table for AD7225 operation. Figure 9 shows the input control logic for the part and the write cycle timing diagram is given in Figure 10.


Figure 9. Input Control Logic


Figure 10. Write Cycle Timing Diagram

\section*{GROUND MANAGEMENT AND LAYOUT}

Since the AD7225 contains four reference inputs which can be driven from ac sources (see AC REFERENCE SIGNAL section) careful layout and grounding is important to minimize analog crosstalk between the four channels. The dynamic performance of the four DACs depends upon the optimum choice of board


Figure 11. Channel-to-Channel Isolation


Figure 12. Suggested PCB Layout for AD7225. Layout Shows Component Side (Top View)
layout. Figure 11 shows the relationship between input frequency and channel-to-channel isolation. Figure 12 shows a printed circuit board layout which is aimed at minimizing crosstalk and feedthrough. The four input signals are screened by AGND. \(\mathrm{V}_{\text {REF }}\) was limited to between 2 V and 3.24 V to avoid slew rate limiting effects from the output amplifier during measurements.

\section*{SPECIFICATION RANGES}

For the AD7225 to operate to rated specifications, its input reference voltage must be at least 4 V below the \(\mathrm{V}_{\mathrm{DD}}\) power supply voltage. This voltage differential is the overhead voltage required by the output amplifiers.
The AD7225 is specified to operate over a \(\mathrm{V}_{\mathrm{DD}}\) range from \(+12 \mathrm{~V} \pm 5 \%\) to \(+15 \mathrm{~V} \pm 10 \%\) (i.e., from +11.4 V to +16.5 V ) with a \(\mathrm{V}_{\text {ss }}\) of \(-5 \mathrm{~V} \pm 10 \%\). Operation is also specified for a single \(+15 \mathrm{~V} \pm 5 \% \mathrm{~V}_{\mathrm{DD}}\) supply. Applying a \(\mathrm{V}_{\mathrm{ss}}\) of -5 V results
in improved zero code error, improved output sink capability with outputs near AGND and improved negative going settling time.

Performance is specified over a wide range of reference voltages from 2V to ( \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ) with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5 V bandgap reference and the AD584, a precision +10 V reference. Note that an output voltage range of 0 V to +10 V requires a nominal \(+15 \mathrm{~V} \pm 5 \%\) power supply voltage.

\section*{UNIPOLAR OUTPUT OPERATION}

This is the basic mode of operation for each channel of the AD7225, with the output voltage having the same positive polarity as \(\mathrm{V}_{\mathrm{REF}}\). The AD7225 can be operated single supply ( \(\mathrm{V}_{\text {Ss }}=\) AGND) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative \(\mathrm{V}_{\text {SS }}\) ). Connections for the unipolar output operation are shown in Figure 13. The voltage at any of the reference inputs must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table III.


Figure 13. Unipolar Output Circuit
\begin{tabular}{|c|c|}
\hline DACLatch Contents MSB LSB & Analog Output \\
\hline 11111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)\) \\
\hline 10000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)\) \\
\hline 10000000 & \(+\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{\mathrm{V}_{\text {REF }}}{2}\) \\
\hline 01111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)\) \\
\hline 00000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)\) \\
\hline 00000000 & 0V \\
\hline
\end{tabular}

Note: \(1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REF}}\right)\left(2^{-8}\right)=\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{256}\right)\)
Table III. Unipolar Code Table

\section*{BIPOLAR OUTPUT OPERATION}

Each of the DACs of the AD7225 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 14 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7225. In this case
\[
\mathbf{V}_{\mathrm{OUT}}=\left(1+\frac{\mathbf{R} 2}{\mathbf{R} \mathbf{1}}\right) \cdot\left(\mathrm{D}_{\mathrm{A}} \mathrm{~V}_{\mathrm{REF}}\right)-\left(\frac{\mathbf{R} 2}{\mathbf{R} 1}\right) \cdot\left(\mathrm{V}_{\mathrm{REF}}\right)
\]

With R1 = R2
\[
V_{\text {OUT }}=\left(2 D_{A}-1\right) \cdot V_{\text {REF }}
\]
where \(D_{A}\) is a fractional representation of the digital word in latch \(A\). \(\left(0 \leqslant D_{A} \leqslant 255 / 256\right)\)
Mismatch between R1 and R2 causes gain and offset errors and, therefore, these resistors must match and track over temperature. Once again the AD7225 can be operated in single supply or from positive/negative supplies. Table IV shows the digital code versus output voltage relationship for the circuit of Figure 14 with R1 = R2.
\(\square\)
AD7225


Figure 14. AD7225 Bipolar Output Circuit
\left.\begin{tabular}{c|c}
\multicolumn{2}{l|}{ DACLatch Contents } \\
MSB & LSB
\end{tabular}\(\right]\) Analog Output

\section*{Table IV. Bipolar (Offset Binary) Code Table}

\section*{AGND BIAS}

The AD7225 AGND pin can be biased above system GND (AD7225 DGND) to provide an offset "zero" analog output voltage level. Figure 15 shows a circuit configuration to achieve this for channel A of the AD7225. The output voltage, Vout A, can be expressed as:
\[
V_{\text {OUT }} A=V_{\text {BIAS }}+D_{A}\left(V_{\text {IN }}\right)
\]
where \(D_{A}\) is a fractional representation of the digital word in DAC latch \(A\). \(\left(0 \leqslant D_{A} \leqslant 255 / 256\right)\).
For a given \(\mathrm{V}_{\mathbf{I N}}\), increasing AGND above system GND will reduce the effective \(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {REF }}\) which must be at least 4 V to ensure specified operation. Note that because the AGND pin is common to all four DACs, this method biases up the output


Figure 15. AGND Bias Circuit
voltages of all the DACs in the AD7225. Note that \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\text {ss }}\) of the AD7225 should be referenced to DGND.

\section*{AC REFERENCE SIGNAL}

In some applications it may be desirable to have ac reference signals. The AD7225 has multiplying capability within the upper ( \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ) and lower (2V) limits of reference voltage when operated with dual supplies. Therefore ac signals need to be ac coupled and biased up before being applied to the reference inputs. Figure 16 shows a sine wave signal applied to \(\mathrm{V}_{\text {REF }} \mathrm{A}\). For input signal frequencies up to 50 kHz the output distortion typically remains less than \(0.1 \%\). The typical 3 dB bandwidth figure for small signal inputs is 800 kHz .


Figure 16. Applying an AC Signal to the AD7225

\section*{APPLICATIONS}

\section*{PROGRAMMABLE TRANSVERSAL FILTER}

A discrete-time filter may be described by either multiplication in the frequency domain or convolution in the time domain i.e.
\[
\mathbf{Y}(\omega)=\mathbf{H}(\omega) \mathbf{X}(\omega) \quad \text { or } \quad y_{n}=\sum_{k=1}^{N} h_{k} X_{n-k+1}
\]

The convolution sum may be implemented using the special structure known as the transversal filter (Figure 17). Basically, it consists of an N -stage delay line with N taps weighted by N coefficients, the resulting products being accumulated to form the output. The tap weights or coefficients \(h_{k}\) are actually the non-zero elements of the impulse response and therefore determine the filter transfer function. A particular filter frequency response is realized by setting the coefficients to the appropriate values. This property leads to the implementation of transversal filters whose frequency response is programmable.


Figure 17. Transversal Filter


Figure 18. Programmable Transversal Filter

A 4-tap programmable transversal filter may be implemented using the AD7225 (Figure 18). The input signal is first sampled and converted to allow the tapped delay line function to be provided by the Am29520. The multiplication of delayed input samples by fixed, programmable tap weights is accomplished by the AD7225, the four coefficients or reference inputs being set by the digital codes stored in the AD7226. The resultant products are accumulated to yield the convolution sum output sample which is held by the AD585.

Low pass, bandpass and highpass filters may be synthesized using this arrangement. The particular tap weights needed for any desired transfer function may be obtained using the standard Remez Exchange Algorithm. Figure 19 shows the theoretical low pass frequency response produced by a 4 -tap transversal filter with the coefficients indicated. Although the theoretical prediction does not take into account the quantization of the input samples and the truncation of the coefficients, nevertheless, there exists a good correlation with the actual performance of the transversal filter (Figure 20).


Figure 19. Predicted (Theoretical) Response


Figure 20. Actual Response

\section*{DIGITAL WORD MULTIPLICATION}

Since each DAC of the AD7225 has a separate reference input, the output of one DAC can be used as the reference input for another. This means that multiplication of digital words can be performed (with the result given in analog form). For example, if the output from DACA is applied to \(\mathrm{V}_{\text {REF }} \mathrm{B}\) then the output from DACB, \(V_{\text {Out }} B\), can be expressed as:
\[
V_{\text {OUT }} B=D_{A} \cdot D_{B} \cdot V_{\text {REF }} A
\]
where \(D_{A}\) and \(D_{B}\) are the fractional representations of the digital words in DAC latches \(A\) and \(B\) respectively.
If \(D_{A}=D_{B}=D\) then the result is \(D^{\mathbf{2}} \cdot V_{\text {REF }} A\)
In this manner, the four DACs can be used on their own or in conjunction with an external summing amplifier to generate complex waveforms. Figure 21 shows one such application. In this case the output waveform, \(Y\), is represented by:
\[
Y=-\left(x^{4}+2 x^{3}+3 x^{2}+2 x+4\right) \cdot V_{I N}
\]
where x is the digital code which is applied to all four DAC latches.


Figure 21. Complex Waveform Generation

\section*{MICROPROCESSOR INTERFACE}


Figure 22. AD7225 to 8085A/8088 Interface, DoubleBuffered Mode


Figure 24. AD7225 to Z-80 Interface Double-Buffered Mode


Figure 23. AD7225 to 6809/6502 Interface, Single-Buffered Mode


Figure 25. AD7225 to 68008 Interface, Single-Buffered Mode

\section*{\(V_{\text {ss }}\) GENERATION}

Operating the AD7225 from dual supplies results in enhanced performance over single supply operation on a number of parameters as previously outlined. Some applications may require this enhanced performance, but may only have a single power supply rail available. The circuit of Figure 26 shows a method of generating a negative voltage using one CD4049, operated from a \(\mathrm{V}_{\mathrm{DD}}\) of +15 V . Two inverters of the hex inverter chip are used as an oscillator. The other four inverters are in parallel and used as buffers for higher output current. The square-wave output is level translated to a negative-going signal, then rectified and filtered. The circuit configuration shown will provide an output voltage of -5.1 V for current loadings in the range 0.5 mA to 9 mA . This will satisfy the AD7225 \(\mathrm{I}_{\mathrm{sS}}\) requirement over the commercial operating temperature range.


Figure 26. \(V_{S S}\) Generation Circuit

FEATURES
Four 8-Bit DACs with Output Amplifiers
Skinny 20-Pin DIP, SOIC and 20-Terminal Surface Mount Packages
Microprocessor Compatible
TTLCMOS Compatible
No User Trims
Extended Temperature Range Operation
Single Supply Operation Possible

\section*{APPLICATIONS}

\section*{Process Control}

\section*{Automatic Test Equipment}

Automatic Calibration of Large System Parameters, e.g., Gain/Offset

\section*{GENERAL DESCRIPTION}

The AD7226 contains four 8-bit voltage-output digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.
Separate on-chip latches are provided for each of the four D/A converters. Data is transferred into one of these data latches through a common 8-bit TTL/CMOS ( 5 V ) compatible input port. Control inputs A0 and Al determine which DAC is loaded when \(\overline{W R}\) goes low. The control logic is speed-compatible with most 8-bit microprocessors.
Each D/A converter includes an output buffer amplifier capable of driving up to 5 mA of output current. The amplifiers' offsets are laser-trimmed during manufacture, thereby eliminating any requirement for offset nulling.
Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V with dual supplies. The part is also specified for single supply operation at a reference of +10 V .
The AD7226 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC²MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. DAC-to-DAC Matching

Since all four DACs are fabricated on the same chip at the same time, precise matching and tracking between the DACs is inherent.
2. Single Supply Operation

The voltage mode configuration of the DACs allows the AD7226 to be operated from a single power supply rail.
3. Microprocessor Compatibility

The AD7226 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered.
4. Small Size

Combining four DACs and four op-amps plus interface logic into \(20-\) pin DIP or SOIC or a 20 -terminal surface mount package allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all the analog inputs and outputs at one end of the package and all the digital inputs at the other.

\section*{AD7226 - SPECIFICATIONS}

Nil specifications \(T_{\text {mM }}\) to \(T_{\text {mux }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & K, B, T Versions \({ }^{\mathbf{2}}\) & Units & Conditions/Comments \\
\hline \multicolumn{4}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & 8 & Bits & \\
\hline Total Unadjusted Error & \(\pm 2\) & LSB max & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}\) \\
\hline Relative Accuracy & \(\pm 1\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline Full Scale Error & \(\pm 11 / 2\) & LSB max & \\
\hline Full Scale Temperature Coefficient & \(\pm 20\) & ppm \(/{ }^{\circ} \mathrm{C}\) typ & \(\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V}\) to \(16.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Zero Code Error & \(\pm 30\) & \(m V\) max & \\
\hline Zero Code Error Temperature Coefficient & \(\pm 50\) & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{Ctyp}\) & \\
\hline \multicolumn{4}{|l|}{REFERENCE INPUT} \\
\hline Voltage Range & 2 to ( \(\left.\mathrm{V}_{\mathrm{DD}}-4\right)\) & \(\mathrm{V}_{\text {MIN }}\) to \(\mathrm{V}_{\text {Max }}\) & \\
\hline Input Resistance & 2 & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance \({ }^{3}\) & 65 & pF min & Occurs when each DAC loaded with all 0's. \\
\hline & 300 & pF max & Occurs when each DAC loaded with all l's. \\
\hline \multicolumn{4}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & \(V\) min & \\
\hline Input Low Voltage, V \({ }_{\text {INL }}\) & 0.8 & \(V_{\text {max }}\) & \\
\hline Input Leakage Current & \(\pm 1\) & \(\mu \mathrm{Amax}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Input Capacitance & 8 & pF max & \\
\hline Input Coding & Binary & & \\
\hline \multicolumn{4}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Voltage Output Slew Rate \({ }^{4}\) & 2.5 & \(\mathrm{V} / \mathrm{\mu s}\) min & \\
\hline \multicolumn{4}{|l|}{Voltage Output Settling Time \({ }^{4}\)} \\
\hline Positive Full Scale Change & 5 & \(\mu s \max ^{\text {max }}\) & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Negative Full Scale Change & 7 & \(\mu s\) max & \(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Digital Crosstalk & 50 & nV secs typ & \\
\hline Minimum Load Resistance & 2 & \(\mathrm{k} \Omega\) min & \(\mathrm{V}_{\text {Out }}=+10 \mathrm{~V}\) \\
\hline \multicolumn{4}{|l|}{POWER SUPPLIES} \\
\hline \(V_{\text {DD }}\) Range & 11.4/16.5 & \(\mathrm{V}_{\text {MIN }} / \mathrm{V}_{\text {MAX }}\) & For Specified Performance \\
\hline \(\mathrm{I}_{\text {DD }}\) & 13 & mA max & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\). \\
\hline Iss & 11 & mA max & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\). \\
\hline \multicolumn{4}{|l|}{SWITCHING CHARACTERISTICS \({ }^{4,5}\)} \\
\hline \multicolumn{4}{|l|}{Address to Write Setup Time, \(\mathrm{t}_{\text {As }}\)} \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 0 & \(n s\) min & \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & 0 & ns min & \\
\hline \multicolumn{4}{|l|}{Address to Write Hold Time, \(\mathrm{t}_{\mathrm{AH}}\)} \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 10 & ns min & \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & 10 & ns min & \\
\hline \multicolumn{4}{|l|}{Data Valid to Write Setup Time, \(\mathrm{t}_{\mathrm{DS}}\)} \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 90 & ns min & \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & 100 & ns min & \\
\hline \multicolumn{4}{|l|}{Data Valid to Write Hold Time, \(\mathrm{t}_{\mathrm{DH}}\)} \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & 10 & ns min & \\
\hline \multicolumn{4}{|l|}{Write Pulse Width, \(\mathrm{t}_{\text {WR }}\)} \\
\hline @ \(25^{\circ} \mathrm{C}\) & 150 & ns min & \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & 200 & ns min & \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Maximum possible reference voltage.
\({ }^{2}\) Temperature ranges are as follows:
K Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
B Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
T Version: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Guaranteed by design. Not production tested.
\({ }^{4}\) Sample Tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{5}\) Switching Characteristics apply for both single and dual supply operation.
Specifications subject to change without notice.

All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {mux }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & K, B, T Versions \({ }^{\text {2 }}\) & Units & Conditions/Comments \\
\hline \multicolumn{4}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & 8 & Bits & \\
\hline Total Unadjusted Error & \(\pm 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline \multicolumn{4}{|l|}{REFERENCEINPUT} \\
\hline Input Resistance & 2 & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance \({ }^{3}\) & \[
\begin{aligned}
& 65 \\
& 300
\end{aligned}
\] & pF min pF max & Occurs when each DAC loaded with all 0's. Occurs when each DAC loaded with all 1's. \\
\hline \multicolumn{4}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & \(V\) min & \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & \(V_{\text {max }}\) & \\
\hline Input Leakage Current & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }}\) \\
\hline Input Capacitance & 8 & pF max & \\
\hline Input Coding & Binary & & \\
\hline \multicolumn{4}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Voltage Output Slew Rate \({ }^{4}\) & 2 & V/ \(/ \mathrm{s}\) min & \\
\hline \multicolumn{4}{|l|}{Voltage Output Settling Time \({ }^{4}\)} \\
\hline Positive Full Scale Change & 5 & \(\mu s\) max & Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Negative Full Scale Change & 20 & \(\mu s\) max & Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Digital Crosstalk & 50 & nV secs typ & \\
\hline Minimum Load Resistance & 2 & \(\mathrm{k} \Omega\) min & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) \\
\hline \multicolumn{4}{|l|}{POWER SUPPLIES} \\
\hline \(\mathrm{V}_{\text {DD }}\) Range & 14.25 to 15.75 & \(\mathrm{V}_{\text {MIN }} / \mathrm{V}_{\text {MAX }}\) & For Specified Performance \\
\hline \(\mathrm{I}_{\mathrm{DD}}\) & 13 & mA max & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Maximum possible reference voltage.
\({ }^{2}\) Temperature ranges are as follows:
K Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
B Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
T Version: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Guaranteed by design. Not production tested.
\({ }^{4}\) Sample Tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{5}\) Switching Characteristics apply for both single and dual supply operation.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS*

\[
\begin{aligned}
& \text { Industrial (B Version) . . . . . . . . . . }-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \text { Extended (T Version) . . . . . . . }-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { Storage Temperature . . . . . . . . }-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& \text { Lead Temperature (Soldering, 10secs) } \ldots \ldots . \cdots+\cdots+300^{\circ} \mathrm{C} \\
& \\
& \text { NOTES } \\
& \text { 'Outputs may be shorted to AGND provided that the power dissipation of the } \\
& \text { package is not exceeded. Typically short circuit current to AGND is } 60 \mathrm{~mA} \text {. } \\
& \text { *Stresses above those listed under "Absolute Maximum Ratings" may } \\
& \text { cause permanent damage to the device. This is a stress rating only and } \\
& \text { functional operation of the device at these or any other conditions above } \\
& \text { those indicated in the operational sections of this specification is not } \\
& \text { implied. Exposure to absolute maximum rating conditions for extended } \\
& \text { periods may affect device reliability. }
\end{aligned}
\]

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

ORDERING GUIDE
\begin{tabular}{|c|c|c|c|}
\hline Model \({ }^{1}\) & Temperature Range & \begin{tabular}{l}
Total \\
Unadjusted \\
Error
\end{tabular} & Package Option \({ }^{2}\) \\
\hline AD7226KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & N-20 \\
\hline AD7226KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & P-20A \\
\hline AD7226KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & R-20 \\
\hline AD7226BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & Q-20 \\
\hline AD7226TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & Q-20 \\
\hline AD7226TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & E-20A \\
\hline \multicolumn{4}{|l|}{NOTES} \\
\hline \multicolumn{4}{|l|}{Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD), see DESC drawing \#5962-87802.} \\
\hline \multicolumn{4}{|l|}{Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see} \\
\hline
\end{tabular}

\section*{TERMINOLOGY}

\section*{TOTAL UNADJUSTED ERROR}

This is a comprehensive specification which includes full-scale error, relative accuracy and zero code error. Maximum output voltage is \(\mathrm{V}_{\mathrm{REF}}-1\) LSB (ideal), where 1 LSB (ideal) is \(\mathrm{V}_{\text {REF }} / 256\). The LSB size will vary over the \(\mathrm{V}_{\text {REF }}\) range. Hence the zero code error will, relative to the LSB size, increase as \(\mathrm{V}_{\text {REF }}\) decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the \(\mathrm{V}_{\text {REF }}\) range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V .

\section*{RELATIVE ACCURACY}

Relative Accuracy or end-point nonlinearity, is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero and full-scale error and is normally expressed in LSB's or as a percentage of full-scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1 \mathrm{LSB}\) max over the operating temperature range ensures monotonicity.
DIGITAL CROSSTALK
The glitch impulse transferred to the output of one converter due to a change in the digital input code to another of the converters. It is specified in nV secs and is measured at \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\).

\section*{FULL-SCALE ERROR}

Full-Scale Error is defined as: Measured Value - Zero Code Error - Ideal Value.


\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7226 contains four, identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage allowing single supply operation. A novel DAC switch pair arrangement on the AD7226 allows a reference voltage range from +2 V to +12.5 V .
Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for one channel is shown in Figure 1. Note that \(\mathrm{V}_{\text {REF }}(\operatorname{pin} 4)\) and AGND (pin 5) are common to all four DACs.


Figure 1. D/A Simplified Circuit Diagram
The input impedance at the \(\mathrm{V}_{\text {REF }}\) pin of the AD7226 is the parallel combination of the four individual DAC reference input impedances. It is code dependent and can vary from \(2 \mathrm{k} \Omega\) to infinity. The lowest input impedance (i.e., \(2 \mathrm{k} \Omega\) ) occurs when all four DACs are loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminal is also code dependent and typically varies from 100 pF to 250 pF .
Each \(\mathrm{V}_{\text {OUt }}\) pin can be considered as a digitally programmable voltage source with an output voltage of:
\[
\mathrm{V}_{\text {OUTX }}=\mathrm{D}_{\mathrm{X}} \mathrm{~V}_{\mathrm{REF}}
\]
where \(D_{X}\) is a fractional representation of the digital input code and can vary from 0 to 255/256.
The source impedance is the output resistance of the buffer amplifier.

\section*{OP-AMP SECTION}

Each voltage-mode D/A converter output is buffered by a unity gain, noninverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load and can drive capacitive loads of 3300 pF . The output stage of this amplifier consists of a bipolar transistor from the \(\mathrm{V}_{\mathrm{DD}}\) line and a current load to \(\mathrm{V}_{\text {SS }}\), the negative supply for the output amplifiers. This output stage is shown in Figure 2.


Figure 2. Amplifier Output Stage

The NPN transistor supplies the required output current drive (up to 5 mA ). The current load consists of NMOS transistors which normally act as a constant current sink of \(400 \mu \mathrm{~A}\) to \(\mathrm{V}_{\text {SS }}\), giving each output a current sink capability of approximately \(400 \mu \mathrm{~A}\) if required.
The AD7226 can be operated single supply or dual supply resulting in different performance in some parameters from the output amplifiers.
In single supply operation ( \(\mathrm{V}_{\text {SS }}=0 \mathrm{~V}=\mathrm{AGND}\) ), with the output approaching AGND (i.e., digital code approaching all 0's) the current load ceases to act as a current sink and begins to act as a resistive load of approximately \(2 \mathrm{k} \Omega\) to AGND. This occurs as the NMOS transistors come out of saturation. This means that, in single supply operation, the sink capability of the amplifiers is reduced when the output voltage is at or near AGND. A typical plot of the variation of current sink capability with output voltage is shown in Figure 3.


Figure 3. Variation of \(I_{\text {SINK }}\) with \(V_{O U T}\)
If the full sink capability is required with output voltages at or near AGND \((=0 \mathrm{~V})\), then \(\mathrm{V}_{\text {SS }}\) can be brought below 0 V by 5 V and thereby maintain the \(400 \mu \mathrm{~A}\) current sink as indicated in Figure 3. Biasing \(\mathrm{V}_{\text {SS }}\) below 0 V also gives additional headroom in the output amplifier which allows for better zero code error performance on each output. Also improved is the slew-rate and the negative-going settling-time of the amplifiers (discussed later).
Each amplifier offset is laser trimmed during manufacture to eliminate any requirement for offset nulling.

\section*{DIGITAL SECTION}

The digital inputs of the AD7226 are both TTL and CMOS \((5 \mathrm{~V})\) compatible from \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) to +16.5 V . All logic inputs are static protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by an onchip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( \(\mathrm{V}_{\mathrm{DD}}\) and DGND) as practically possible.

\section*{INTERFACE LOGIC INFORMATION}

Address lines A0 and A1 select which DAC will accept data from the input port. Table I shows the selection table for the four DACs with Figure 4 showing the input control logic. When the \(\overline{\mathrm{WR}}\) signal is LOW, the input latches of the selected DAC are transparent and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of \(\overline{\mathrm{WR}}\). While \(\overline{\mathrm{WR}}\) is high the analog outputs remain at the value corresponding to the data held in their respective latches.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AD7226 Control Inputs} & \multirow[t]{2}{*}{\begin{tabular}{l}
AD7226 \\
Operation
\end{tabular}} \\
\hline \(\overline{\text { WR }}\) & A1 & A0 & \\
\hline H & X & X & No Operation Device Not Selected \\
\hline L & L & L & DAC A Transparent \\
\hline 4 & L & L & DAC A Latched \\
\hline L & L & H & DAC B Transparent \\
\hline 4 & L & H & DACB Latched \\
\hline L & H & L & DACCTransparent \\
\hline 4 & H & L & DACCLatched \\
\hline L & H & H & DAC D Transparent \\
\hline \(\checkmark\) & H & H & DAC D Latched \\
\hline
\end{tabular}
\(L=\) Low State, \(\mathrm{H}=\) High State, \(\mathrm{X}=\) Don't Care
Table I. AD7226 Truth Table


Figure 4. Input Control Logic


Figure 5. Write Cycle Timing Diagram

\section*{Typical Performance Characteristics}
\(\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}\right)\)


Figure 6. Channel-to-Channel Matching


Figure 7. Relative Accuracy vs. \(V_{\text {REF }}\)


Figure 8. Differential Nonlinearity vs. \(V_{\text {REF }}\)


Figure 9. Zero Code Error vs. Temperature

\section*{SPECIFICATION RANGES}

In order for the DACs to operate to their specifications, the reference voltage must be at least 4 V below the \(\mathrm{V}_{\mathrm{DD}}\) power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.
The AD7226 is specified to operate over a \(\mathrm{V}_{\mathrm{DD}}\) range from \(+12 \mathrm{~V} \pm 5 \%\) to \(+15 \mathrm{~V} \pm 10 \%\) (i.e., from 11.4 V to +16.5 V ) with a \(\mathrm{V}_{\mathrm{ss}}\) of \(-5 \mathrm{~V} \pm 10 \%\). Operation is also specified for a single \(+15 \mathrm{~V} \pm 5 \% \mathrm{~V}_{\mathrm{DD}}\) supply. Applying a \(\mathrm{V}_{\mathrm{SS}}\) of -5 V results in improved zero code error, improved output sink capability with outputs near AGND, and improved negative-going settlingtime.

Performance is specified over a wide range of reference voltages from 2 V to ( \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ) with dual supplies. This allows a range of standard reference generators to be used such as the AD580, \(\mathrm{a}+2.5 \mathrm{~V}\) bandgap reference and the AD584, a precision +10 V reference. Note that in order to achieve an output voltage range
of 0 V to +10 V , a nominal \(+15 \mathrm{~V} \pm 5 \%\) power supply voltage is required by the AD7226.

\section*{SETTLING TIME}

The output stage of the buffer amplifiers consists of a bipolar NPN transistor from the \(V_{D D}\) line and a constant current load to \(\mathrm{V}_{\text {Ss }} . \mathrm{V}_{\text {SS }}\) is the negative power supply for the output buffer amplifiers. As mentioned in the op-amp section, in single supply operation the NMOS transistor will come out of saturation as the output voltage approaches AGND and will act as a resistive load of approximately \(2 \mathrm{k} \Omega\) to AGND. As a result, the settling-time for negative-going signals approaching AGND in single supply operation will be longer than for dual supply operation where the current load of \(400 \mu \mathrm{~A}\) is maintained all the way down to AGND. Positive-going settling-time is not affected by \(\mathrm{V}_{\text {SS }}\).
The settling-time for the AD7226 is limited by the slew-rate of the output buffer amplifiers. This can be seen from Figure 10 which shows the dynamic response for the AD7226 for a full scale change. Figures 11a and 11 b show expanded settling-time photographs with the output waveforms derived from a differential input to an oscilloscope. Figure 11a shows the settling-time for a positive-going step and Figure 11b shows the settling-time for a negative-going output step.

\section*{GROUND MANAGEMENT}

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7226. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7226 AGND and DGND pins (IN914 or equivalent).


Figure 10. Dynamic Response ( \(V_{s s}=-5 V\) )


Figure 11a. Positive-Step Settling-Time \(\left(V_{S S}=-5 V\right)\)


Figure 11b. Negative-Step Settling-Time \(\left(V_{S S}=-5 V\right)\)

\section*{Unipolar Output Operation}

This is the basic mode of operation for each channel of the AD7226, with the output voltages having the same positive polarity as \(+\mathrm{V}_{\text {REF }}\). The AD7226 can be operated single supply \(\left(\mathrm{V}_{\text {SS }}=\mathrm{AGND}\right.\) ) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative \(\mathrm{V}_{\mathrm{ss}}\) ). The code table for unipolar output operation is shown in Table II. Note that the voltage at \(\mathrm{V}_{\text {ReF }}\) must never be negative with respect to DGND in order to prevent parasitic transistor turn-on. Connections for the unipolar output operation are shown in Figure 12.


Figure 12. Unipolar Output Circuit
\begin{tabular}{l|l}
\multicolumn{2}{l|}{\begin{tabular}{l} 
DAC Latch Contents \\
MSB \\
LSB
\end{tabular}} \\
\hline 1111 11111 & Analog Output \\
10000001 & \(+\mathrm{V}_{\mathrm{REF}}\left(\frac{255}{256}\right)\) \\
10000000 & \(+\mathrm{V}_{\mathrm{REF}}\left(\frac{129}{256}\right)\) \\
0111 & 1111 \\
0000 & 0001 \\
0000 & 0000
\end{tabular}

Note: \(1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REF}}\right)\left(2^{-8}\right)=\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{256}\right)\)

\section*{Table II. Unipolar Code Table}

\section*{Bipolar Output Operation}

Each of the DACs of the AD7226 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 13 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7226. In this case
\[
\mathrm{V}_{\mathrm{OUT}}=\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \cdot\left(\mathrm{D}_{\mathrm{A}} \mathrm{~V}_{\mathrm{REF}}\right)-\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \cdot\left(\mathrm{V}_{\mathrm{REF}}\right)
\]

With R1 = R2
\[
\mathrm{V}_{\text {OUT }}=\left(2 \mathrm{D}_{\mathrm{A}}-1\right) \cdot \mathrm{V}_{\mathrm{REF}}
\]
where \(D_{A}\) is a fractional representation of the digital word in latch \(A\).

Mismatch between R1 and R2 causes gain and offset errors and therefore these resistors must match and track over temperature. Once again the AD7226 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 13 with R1 = R2.


Figure 13. AD7226 Bipolar Output Circuit


\section*{AGND BIAS}

The AD7226 AGND pin can be biased above system GND (AD7226 DGND) to provide an offset "zero" analog output voltage level. Figure 14 shows a circuit configuration to achieve


Figure 14. AGND Bias Circuit

\section*{Applications-AD7226}
this for channel A of the AD7226. The output voltage, Vouta, can be expressed as:
\[
V_{\text {OUTA }}=V_{\text {BIAS }}+D_{A}\left(V_{I N}\right)
\]
where \(D_{A}\) is a fractional representation of the digital input word ( \(0 \leq \mathrm{D} \leq 255 / 256\) ).
For a given \(\mathrm{V}_{\text {IN }}\), increasing AGND above system GND will reduce the effective \(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {REF }}\) which must be at least 4 V to ensure specified operation. Note that because the AGND pin is common to all four DACs, this method biases up the output voltages of all the DACs in the AD7226. Note that \(V_{D D}\) and \(\mathrm{V}_{\mathrm{SS}}\) for the AD7226 should be referenced to DGND.

\section*{3-PHASE SINE WAVE}

The circuit of Figure 15 shows an application of the AD7226 in the generation of 3-phase sine waves which can be used to control small 3 -phase motors. The proper codes for synthesising a full sine wave are stored in EPROM, with the required phase-shift of \(120^{\circ}\) between the three D/A converter outputs being generated in software.
Data is loaded into the three D/A converters from the sine EPROM via the microprocessor or control logic. Three loops are generated in software with each D/A converter being loaded from a separate loop. The loops run through the look-up table producing successive triads of sinusoidal values with \(120^{\circ}\) separation which are loaded to the \(\mathrm{D} / \mathrm{A}\) converters producing 3 sine wave voltages \(120^{\circ}\) apart. A complete sine wave cycle is generated by stepping through the full look-up table. If a 256 -element sine
wave table is used then the resolution of the circuit will be \(1.4^{\circ}\) ( \(360^{\circ} / 256\) ). Figure 17 shows typical resulting waveforms. The sine waves can be smoothed by filtering the D/A converter outputs.
The fourth D/A converter of the AD7226, DAC D, may be used in a feedback configuration to provide a programmable reference voltage for itself and the other three converters. This configuration is shown in Figure 15. The relationship of \(\mathrm{V}_{\text {REF }}\) to \(V_{\text {IN }}\) is dependent upon digital code and upon the ratio of \(R_{F}\) to R and is given by the formula
\[
\mathrm{V}_{\mathrm{REF}}=\frac{(1+G)}{\left(1+G \cdot D_{\mathrm{D}}\right)} \cdot \mathrm{V}_{\mathrm{IN}}
\]
where \(G=R_{F} / R\)
and \(D_{D}\) is a fractional representation of the digital word in latch D .
Alternatively, for a given \(\mathrm{V}_{\mathrm{IN}}\) and resistance ratio, the required value of \(\mathrm{D}_{\mathrm{D}}\) for a given value of \(\mathrm{V}_{\text {REF }}\) can be determined from the expression
\[
\mathrm{D}_{\mathrm{D}}=\left(1+\mathrm{R} / \mathrm{R}_{\mathrm{F}}\right) \cdot \frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{REF}}}-\frac{\mathrm{R}}{\overline{\mathrm{R}_{\mathrm{F}}}}
\]

Figure 16 shows typical plots of \(\mathrm{V}_{\text {REF }}\) versus digital code for three different values of \(\mathrm{R}_{\mathrm{F}}\). With \(\mathrm{V}_{\mathrm{IN}}=+2.5 \mathrm{~V}\) and \(\mathrm{R}_{\mathrm{F}}=3 \mathrm{R}\) the peak-to-peak sine wave voltage from the converter outputs will vary between +2.5 V and +10 V over the digital input code range of 0 to 255 .


Figure 15. 3-Phase Sine Wave Generation Circuit


Figure 16. Variation of \(V_{\text {REF }}\) with Feedback Configuration


Figure 17. 3-Phase Sine Wave Output


Figure 18a. Logic Level Measurement


Figure 18b. Window Structure

\section*{STAIRCASE WINDOW COMPARATOR}

In many test systems, it is important to be able to determine whether some parameter lies within defined limits. The staircase window comparator of Figure 18a is a circuit which can be used, for example, to measure the \(\mathrm{V}_{\mathrm{OH}}\) and \(\mathrm{V}_{\mathrm{OL}}\) thresholds of a TTL device under test. Upper and lower limits on both \(\mathrm{V}_{\mathrm{OH}}\) and \(\mathrm{V}_{\mathrm{OL}}\) can be programmably set using the AD7226. Each adjacent pair of comparators forms a window of programmable size. If \(\mathrm{V}_{\text {TEST }}\) lies within a window then the output for that window will be high. With a reference of 2.56 V applied to the \(\mathrm{V}_{\text {REF }}\) input, the minimum window size is 10 mV .
The circuit can easily be adapted to allow for overlapping of windows as shown in Figure 19a. If the three outputs from this circuit are decoded then five different nonoverlapping programmable windows can again be defined.


Figure 19a. Overlapping Windows


Figure 19b. Window Structure


Figure 20. Varying Reference Signal

\section*{VARYING REFERENCE SIGNAL}

In some applications, it may be desirable to have a varying signal applied to the reference input of the AD7226. The AD7226 has multiplying capability within upper and lower limits of reference voltage when operated with dual supplies. The upper and lower limits are those required by the AD7226 to achieve its linearity specification. Figure 20 shows a sine wave signal applied to the reference input of the AD7226. For input signal frequencies up to 50 kHz the output distortion typically remains less than \(0.1 \%\). Typical 3 dB bandwidth figure is 700 kHz .

\section*{OFFSET ADJUST}

Figure 21 shows how the AD7226 can be used to provide programmable input offset voltage adjustment for the AD544 op amp. Each output of the AD7226 can be used to trim the input offset voltage on one AD544. The \(620 \mathrm{k} \Omega\) resistor tied to +10 V provides a fixed bias current to one offset node. For symmetrical adjustment, this bias current should equal the current in the other offset node with the half-full scale code (i.e. 10000000) on the DAC. Changing the code on the DAC varies the bias current and hence provides offset adjust for the AD544. For example, the input offset voltage on the AD544J, which has a maximum of \(\pm 2 \mathrm{mV}\), can be programmably trimmed to \(\pm 10 \mu \mathrm{~V}\).


Figure 21. Offset Adjust for AD544

\section*{Microprocessor Interface}


Figure 22. AD7226 to 8085A Interface


Figure 24. AD7226 to 6502 Interface


Figure 23. AD7226 to 6809 Interface


Figure 25. AD7226 to Z-80 Interface

\section*{Quad 8-Bit CMOS D/A Converters With Voltage Output}

\section*{PM-7226A/PM-7226}

\section*{FEATURES}
- No Adjustments Required, Total Error \(\pm 1 / 2\) LSB Max Over Temperature
- Four Voltage Output DACs on a Single Chip
- Single ( +5 V to +15 V ) or Dual Supply
- Improved PM-7226A Version Provides
- Faster 50ns Write Time, All Temperatures
- Tested 5V Specifications
- Reduced Reference Input Transition Current
- Epl-CMOS Processing for Improved Latch-up Resistance

\section*{APPLICATIONS}
- Automatic Test Equipment
- Process and Industrial Control
- Scientific Instrumentation
- Medical Instrumentation
- Multichannel Microprocessor Controlled
- System Calibration
- Op Amp Offset and Gain Adjust
- Level and Threshold Setting

\section*{GENERAL DESCRIPTION}

The PM-7226 contains four 8-bit voltage output CMOS digital-to-analog converters in a single chip. Also incorporated into this chip are four input latches and interface control logic.
The four latches are under control of one write and two address signals and are fed from a common 8-bit data bus. It allows the PM-7226 to be packaged into a narrow space-saving 20-pin,

300 mil DIP. All digital inputs are TTLCMOS (5V) compatible. Also, each DAC's input latch is addressable for easy microprocessor interface. The on-board output amplifier can each drive up to 5 mA from either a single or dual supply. Continued

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{cllc}
\hline \begin{tabular}{c} 
TOTAL \\
UNADJUSTED \\
ERROR
\end{tabular} & \begin{tabular}{c} 
MILITARY \\
TEMPERATURE
\end{tabular} & \begin{tabular}{c} 
EXTENDED \\
INDUSTRIAL \\
TEMPERATURE
\end{tabular} & \begin{tabular}{c} 
COMMERCIAL \\
TEMPERATURE
\end{tabular} \\
\hline\(\pm 1 / 2\) LSB & PM7226AR & PM7226ER & PM7226GP \\
\(\pm 1\) LSB & PM7226BR & PM7226FR & - \\
\(\pm 1\) LSB & PM7226BRC/883 & PM7226FPC & - \\
\(\pm 1\) LSB & - & PM7226FS & - \\
\(\pm 1\) LSB & - & PM7226FP & - \\
\(\pm 1\) LSB & - & PM7226AFR & - \\
\(\pm 1\) LSB & - & PM7226AFP & - \\
\hline
\end{tabular}
- For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
+ Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.
\#t For availability and burn-in information on SO packages, contact your local sales office.

\section*{CROSS REFERENCE}
\begin{tabular}{ccc}
\hline PMI & ADI & TEMPERATURE RANGE \\
\hline PM7226AR & - & MIL \\
PM7226BR & AD7226TQ & M \\
\hline PM7226ER & - & \multirow{2}{*}{} \\
PM7226FR & AD7226BQ & \\
\hline PM7226GP & - & \\
PM7226FPC & AD7226KP & COM \\
PM7226FP & AD7226KN & \\
\hline
\end{tabular}

FUNCTIONAL DIAGRAM


PIN CONNECTIONS


GENERAL DESCRIPTION Continued
The PM-7226's compact size, low power, and economical cost per channel, make it attractive for applications requiring multiple D/A converters without sacrificing circuit board space. System reliability is also increased due to reduced part count. For higher channel output systems the PM-7226A can be connected with the DAC-8426 to provide a complete eight or higher channel output D/A system with an internal +10 V reference in only two IC packages.

PMI's advanced oxide-isolated, silicon-gate, CMOS process allows the PM-7226's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highly stable thin-film R-2R resistor ladder, aids in matching and temperature tracking between DACs.

The PM-7226 and the PM-7226A are improved replacements for the AD7226.

For military temperature range PM-7226A, contact factory for 883 data sheet.

Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.
ELECTRICAL CHARACTERISTICS: DUALSUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) to \(+16.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+2 \mathrm{~V}\) to ( \(V_{D D}-4 \mathrm{~V}\) ). SINGLE SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{S S}=A G N D=D G N D=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); unless otherwise specified. \(\mathrm{T}_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7226 \mathrm{AR} / \mathrm{BR} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7226 \mathrm{ER} / \mathrm{FR} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} / \mathrm{AFR} / \mathrm{AFP} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7226GP. All specifications apply for DACs A, B, C, and D.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{4}{|c|}{PM-7226A/PM-7226} \\
\hline & & & MIN & TYP & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & \(\checkmark\) & 8 & - & - & Bits \\
\hline Total Unadjusted Error (Note 1) & TUE & \begin{tabular}{l}
PM-7226A/E/G \\
PM-7226B/F/H/AF \\
(Note 7)
\end{tabular} & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Relative Accuracy & INL & PM-7226A/E/G PM-7226B/F/H/AF & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & PM-7226A/E/G PM-7226B/F/H/AF & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Full-Scale Error & \(\mathrm{G}_{\text {FSE }}\) & \begin{tabular}{l}
PM-7226A/E/G \\
PM-7226B/F/H/AF
\end{tabular} & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Full-Scale Temperature Coefficient (Note 4) & TCG \({ }_{\text {FS }}\) & & - & 1 & \(\pm 20\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Zero Code Error} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {ZSE }}\)} & DUAL SUPPLY PM-7226A/E/G PM-7226B/F/H/AF & - & - & \[
\begin{array}{r} 
\pm 5 \\
\pm 20 \\
\hline
\end{array}
\] & mV \\
\hline & & \[
\begin{aligned}
& \text { SINGLE SUPPLY } \\
& \text { PM-7226A/E/G } \\
& \text { PM-7226B/F/H/AF }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 10 \\
& \pm 20
\end{aligned}
\] & mV \\
\hline Zero Code Error Temperature Coefficient (Note 4) & \(\mathrm{TCV}_{\text {zs }}\) & DUAL SUPPLY ONLY & - & \(\pm 10\) & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specifled.}

ELECTRICALCHARACTERISTICS:DUALSUPPLY: \(V_{D D}=+11.4 \mathrm{Vto}+16.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+2 \mathrm{~V}\) to ( \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ). SINGLE SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\text {REE }}=+10 \mathrm{~V}\); unless otherwise specified. \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7226AR/BR; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7226ER/FR/FP/FPC/FS/AFR/AFP; \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7226GP. All specifications apply for DACs A, B, C, and D. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{PM-7226A/PM-7226} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUT} \\
\hline Input Voltage Range (Note 3) & \(\mathrm{V}_{\text {REF }}\) & & 2 & - & \(\left(V_{D D}-4 V\right)\) & v \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & & 2 & 4 & - & k \(\Omega\) \\
\hline Input Capacitance (Note 4) & \(\mathrm{C}_{\text {REF }}\) & Digital Inputs = all os Digital Inputs \(=\) all 1 s & 65 & - & 300 & pF \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Inputs High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & v \\
\hline Digital Inputs Low & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & v \\
\hline Digital Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=O \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & - & 0.1 & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Digital Input Capacitance (Note 4) & \(\mathrm{C}_{\text {IN }}\) & & - & 4 & 8 & pF \\
\hline Input Coding & & & & NARY & & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLIES} \\
\hline Positive Supply Current (Note 6) & \(I_{\text {D }}\) & & - & 6 & 12 & mA \\
\hline Negative Supply Current (Note 6) & \(\mathrm{I}_{\text {ss }}\) & DUAL SUPPLY ONLY, \(\mathrm{V}_{\text {ss }}=-5 \mathrm{~V}\) & - & 4 & 10 & mA \\
\hline Power Dissipation & \(P_{\text {Diss }}\) & \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}\) & - & 72 & 144 & mW \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {ss }}\) & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) & - & - & 0.01 & \%/\% \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline \(\mathrm{V}_{\text {OUT }}\) Slew Rate (Note 4) & SR & & 2.5 & 4 & - & V/ \(/ \mathrm{s}\) \\
\hline \(\mathrm{V}_{\text {out }}\) Settling Time (Positive or Negative) (Notes 4, 5) & \(\mathrm{t}_{8}\) & & - & 3 & 5 & \(\mu \mathrm{s}\) \\
\hline Digital Crosstalk (Note 4) & Q & & - & 10 & - & nVs \\
\hline Minimum Load Resistance & \(\mathrm{R}_{\mathrm{L}(\mathrm{MIN})}\) & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) & 2 & - & - & k \(\Omega\) \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS (Note 4)} \\
\hline Address to Write Set-Up Time & \({ }^{\text {AS }}\) & & 0 & - & - & ns \\
\hline Address to Write Hold Time & \({ }^{\text {A }}\) A & & 0 & - & - & ns \\
\hline Data Valid to Write Set-Up Time & \(\mathrm{t}_{\text {os }}\) & \[
\begin{aligned}
& \hline \text { PM-7226 } \\
& \text { PM-7226A }
\end{aligned}
\] & 90
70 & - & - & ns \\
\hline Data Valid to Write Hold Time & \({ }^{\text {t }}\) ( & & 10 & - & - & ns \\
\hline Write Pulse Width & \({ }^{\text {twr }}\) & \[
\begin{aligned}
& \hline \text { PM-7226 } \\
& \text { PM- } 7226 A
\end{aligned}
\] & 90
50 & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. Includes Full-Scale Error, Relative Accuracy, and Zero Code Error.
2. All devices guaranteed monotonic over the full operating temperature range.
3. \(V_{D D}-4 V\) is the maximum reference voltage for the above specifications.
4. Guaranteed by design and not subject to production test.
5. \(V_{R E F}=+10 \mathrm{~V}\); to where output settles to \(1 / 2\) LSB.
6. \(V_{I N}^{\text {REF }}=V_{I N L}\) or \(V_{I N H}\); outputs unloaded.
7. \(V_{D D}=+15 \mathrm{~V}\) only.

\section*{PM-7226A/PM-7226}

ELECTRICAL CHARACTERISTICS : +5 V Supply Operation at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0\) or -5 V , \(\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\) +1.25 V , unless otherwise noted. \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) applies for \(\mathrm{PM}-7226 \mathrm{AFR} / \mathrm{FP}\). All specifications apply for DACs \(\mathrm{A}, \mathrm{B}, \mathrm{C}\), and D .
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7226A ONLY} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline Resolution & N & & 8 & - & - & Bits \\
\hline Differential Nonlinearity & DNL & Applies to Codes 2 through 255 & - & - & \(\pm 1\) & LSB \\
\hline Full-Scale Error & \(\mathrm{G}_{\text {FSE }}\) & & - & - & \(\pm 4\) & LSB \\
\hline Zero Code Error & \(\mathrm{V}_{\text {zSE }}\) & & - & - & 30 & mV \\
\hline Reference Input Voltage Range & \(V_{\text {REF }}\) & \(\mathrm{V}_{\text {OUT }}<\left(\mathrm{V}_{\mathrm{DD}}-3.5 \mathrm{~V}\right)\) & 1.2 & 1.25 & 1.3 & V \\
\hline Reference Input Resistance & \(\mathrm{R}_{\text {REF }}\) & Digital Inputs all is & 2 & - & - & k \(\Omega\) \\
\hline Reference Input Capacitance & \(\mathrm{C}_{\text {REF }}\) & Digital Inputs all is & - & - & 300 & pF \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS (All specifications the same as for \(\mathrm{V}_{\text {DD }}=+12 \mathrm{~V}\) supplies)} \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE (All specifications are the same as for \(\mathrm{V}_{\text {DD }}=+12 \mathrm{~V}\) supplies.)} \\
\hline Positive Supply Current & \(I_{\text {D }}\) & & - & 3.5 & 12 & mA \\
\hline Negative Supply Current & \(\mathrm{I}_{\text {s }}\) & \(\mathrm{V}_{\text {ss }}=-5 \mathrm{~V}\) only & - & 3.5 & 10 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\text {DISs }}\) & \(\mathrm{V}_{\text {ss }}=0 \mathrm{~V}\) & - & 17.5 & 60 & mW \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS} \\
\hline Address-to-Write Setup Time & \(\mathrm{t}_{\text {As }}\) & & 0 & - & - & ns \\
\hline Address-to-Write Hold Time & \(\mathrm{t}_{\text {AH }}\) & & 20 & - & - & ns \\
\hline Data Valid-to-Write Setup Time & \(\mathrm{t}_{\mathrm{DS}}\) & & 180 & - & - & ns \\
\hline Data Valid-to-Write Hold Time & \(\mathrm{t}_{\mathrm{bs}}\) & & 20 & - & - & ns \\
\hline Write Pulse Width & \({ }^{\text {twr }}\) & & 120 & - & - & ns \\
\hline
\end{tabular}

DICE CHARACTERISTICS

\begin{tabular}{|c|c|}
\hline 1. \(V_{\text {OUT }}{ }^{\text {B }}\) & 11. \(\mathrm{DB}_{3}\) \\
\hline 2. \(\mathrm{V}_{\text {OUT }} \mathrm{A}\) & 12. \(\mathrm{DB}_{2}\) \\
\hline 3. \(\mathrm{V}_{\mathrm{ss}}\) & 13. \(\mathrm{DB}_{1}\) \\
\hline 4. \(V_{\text {REF }}\) & 14. \(\mathrm{DB}_{0}(\mathrm{LSB})\) \\
\hline 5. AGND & 15. \(\overline{W R}\) \\
\hline 6. DGND & 16. \(A_{1}\) \\
\hline 7. \(\mathrm{DB}_{7}(\mathrm{MSB})\) & 17. \(A_{0}\) \\
\hline 8. \(\mathrm{DB}_{6}\) & 18. \(\mathrm{V}_{\mathrm{DD}}^{0}\) \\
\hline 9. DB \(_{5}\) & 19. \(\mathrm{V}_{\text {OUT }}^{\text {D }}\) \\
\hline 10. \(\mathrm{DB}_{4}\) & 20. \(\mathrm{V}_{\text {OUT }} \mathrm{C}\) \\
\hline
\end{tabular}

Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.
WAFER TEST LIMITS: DUAL SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) to \(+16.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+2 \mathrm{~V}\) to \(\left(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right)\). SINGLE SUPPLY: \(V_{D D}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\); unless otherwise specified. \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\). All specifications apply for DACs A, B, C, D.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & PM-7226BGC LIMITS & UNITS \\
\hline Total Unadjusted Error & TUE & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & \(\pm 1\) & LSB MAX \\
\hline Relative Accuracy & INL & & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Full-Scale Error & \(\mathrm{G}_{\text {FSE }}\) & & \(\pm 1\) & LSB MAX \\
\hline Zero Code Error & \(\mathrm{V}_{\text {ZSE }}\) & & \(\pm 20\) & mV MSX \\
\hline Reference Input Voltage Range & \(V_{\text {REF }}\) & . & 2 to ( \(\left.\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right)\) & V \\
\hline Reference Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & 2 & \(k \Omega M 1 N\) \\
\hline Digital Inputs High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & \(V \mathrm{MIN}\) \\
\hline Digital Inputs Low & \(\mathrm{V}_{\mathrm{INL}}\) & & 0.8 & \(\checkmark\) MAX \\
\hline Digital Input Current & \(\mathrm{I}_{\mathrm{N}}\) & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}\) or \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A} \mathrm{MAX}\) \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & \(\mathrm{V}_{1 \mathrm{IN}}=\mathrm{V}_{1 \mathrm{NL} .}\) or \(\mathrm{V}_{1 \mathrm{NH}}\) & 12 & mA MAX \\
\hline Negative Supply Current & \(\mathrm{I}_{\text {ss }}\) & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{INL}}\) or \(\mathrm{I}_{\mathrm{INH}}, \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}\) & 10 & mA MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.
ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5 ^ { \circ }} \mathrm{C}\), unlessotherwise noted)
\(V_{D D}\) to AGND or DGND

\[
-0.3 \mathrm{~V},+17 \mathrm{~V}
\]
\[
\begin{aligned}
& V_{\text {DD }} \text { to AGN or } \text { to AGND or DGND ......................................................................... }-7 V, V_{\text {DD }} \\
& V_{\text {Ss }} \text { to } \mathrm{V}
\end{aligned}
\]
\[
V_{\mathrm{DD}}^{\mathrm{ss}} \text { to } \mathrm{V}_{\mathrm{SS}}
\]
\(\qquad\)
\[
-0.3 V,+24 V
\]
\[
\text { AGND or DGND ....................................................... }-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}
\]
\[
\text { Digital Input Voltage to DGND ..................... }-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}
\]
\[
V_{\text {REF }} \text { to AGND ........................................................ }-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}
\]
\[
\mathrm{V}_{\text {OUT }}^{\text {RE AGND (Note 1) }}
\]
Operating Temperature
AR/BR Versions

\(\qquad\)
 \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
ER/FR/FP/FPC/FS/AFR/AFP Versions \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
GP Version
 \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature ..... \(+150^{\circ} \mathrm{C}\)
Storage Temperature \(-65^{\circ} \mathrm{C}\) to + ..... \(+300^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|}
\hline Package type & \(\Theta_{\text {ja }}\) (Note 5) & \(\Theta_{\text {g }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP (P) & 69 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC, TC) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin SOL (S) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC (PC) & 73 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Outputs may be shortened to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50 mA .
2. The digital inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep device in conductive foam at all times until ready for use.
3. Use proper antistatic handling procedures.
4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
5. \(\Theta_{j A}\) is specified forworst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{i A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.

\section*{BURN-IN CIRCUIT}


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}

\section*{CHANNEL-TO-CHANNEL MATCHING (DACs A, B, C, D SUPERIMPOSED)}


DIFFERENTIAL NONLINEARITY vs \(V_{\text {REF }}\)



TOTAL UNADJUSTED ERROR vs DIGITAL INPUT
\[
T_{A}=-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}
\]
(ALL SUPERIMPOSED)


ZERO CODE ERROR vs TEMPERATURE



RELATIVE ACCURACY vs \(\mathbf{V}_{\text {REF }}\)


BROADBAND NOISE
(DC TO 200kHz)


TIME (1ms/DIV)

\section*{PARAMETER DEFINITIONS}

\section*{TOTAL UNADJUSTED ERROR}

This specification includes full-scale error, relative accuracy, and zero code error. Ideal full-scale output is \(\mathrm{V}_{\text {REF }}-1\) LSB, and 1 LSB is \(V_{\text {REF }} \times\left(2^{-n}\right)\).

\section*{DIGITAL CROSSTALK}

Digital crosstalk is the signal coupled to the output of one DAC due to a change in digital input code from other DACs. It is specified in nano-volt-seconds and measured with \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\).
Refer to PMI's Data Book, Section 11, for additional digital-toanalog converter definitions.

\section*{GENERAL CIRCUIT DESCRIPTION}

\section*{CONVERTER SECTION}

The PM-7226 contains four output amplifiers, four highly stable thin-film, R-2R resistor ladder networks, four input data latches, and interface control logic. Also included are 32 NMOS singlepole, double-throw switches. These switches select either \(\mathrm{V}_{\text {REF }}\) or AGND and are controlled by the digital input code.
Figure 1 shows a simplified circuit for the R-2R ladder network. It is shown employed in the voltage mode configuration and connected to an amplifier. The advantages gained in operating the ladder in the voltage mode are twofold: it allows the DAC to be operated with a single supply, and the ladder resistance/ capacitance modulation encountered in the current mode configuration are eliminated. The modulation (caused by the varying digital code) is now presented to the low impedance reference voltage source (most voltage reference output impedances are low enough so that its output voltage will not be affected by the varying digital code). The amplifier's input terminal now "sees" a constant resistance/capacitance, thus the output offset voltage modulation is eliminated. Also, digital glitches will not feed through the switch capacitance to the output; instead, it will be absorbed by the low output impedance of the external reference source, thus, resulting in a "cleaner" output voltage.


FIGURE 1: Simplified circuit configuration for one DAC. (Switches are shown for all "1s" on the digital inputs.)

Note in Figure 1 that the amplifier is configured to operate as a buffer amplifier; no signal inversion takes place from input to output ( \(V_{\text {REF }}\) to \(V_{\text {OUT }}\) ). Also note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the application section on AGND Biasing.
For proper operation, \(\mathrm{V}_{\text {REF }}\) maximum should be limited to \(\mathrm{V}_{\mathrm{DD}}\) minus 4 volts. This means that in order to operate the DAC with +10 V at the reference input terminal, \(\mathrm{V}_{\mathrm{DD}}\) must be at least +14 V .
The PM-7226's reference input terminal is common to the four DACs. This puts each R-2R ladder resistance in parallel and its resistance can range from \(2 \mathrm{k} \Omega\) to infinity; the value depends on the digital input code. The capacitance at this node also varies from 65 pF to 300 pF , and is code dependent. The typical performance characteristic curves show the variation in reference input resistance ( \(\mathrm{I}_{\mathrm{REF}} @ \mathrm{~V}_{\mathrm{REF}}=5 \mathrm{~V}\) ) and \(\mathrm{C}_{\text {REF }}\) versus code. The PM-7226A offers improved transient \(I_{\text {REF }}\) current as shown in Figure 2 which minimizes loading on the external reference circuitry.
The voltage output equation for each DAC is given by:
\[
V_{\text {OUT }}=V_{\text {REF }} \times D / 256
\]
where \(D\) is the digital input code integer number that is between 0 and 255.

\section*{BUFFER AMPLIFIER SECTION}

Each R-2R resistor ladder network has a typical resistance of \(10 \mathrm{k} \Omega\); a \(100 \mathrm{k} \Omega\) load would cause the gain error to rise to 23 LSB. Therefore, in order to drive a \(2 k \Omega\) load, the R-2R ladder was buffered with a stable CMOS amplifier configured to operate in the unity-gain mode. The amplifier can drive 10 volts across a \(2 \mathrm{k} \Omega\) load delivering 5 mA , and can easily drive a 3300 pF capacitive load. The PM-7226's output can also withstand an indefinite short circuit to AGND (typical short-circuit current to AGND is 50 mA ). The output may also be shorted to any voltage between \(V_{D D}\) and \(V_{S S}\); however, care must be taken to not exceed the device maximum power dissipation.


FIGURE 2: Switching Transient Input Reference Current

The amplifier's output stage uses an intrinsic NPN bipolar transistor. This transistor provides a low impedance, high output current capability using a small part of the chip area. The transistor is derived from the P -well and the substrate. The emitter of this NPN transistor is loaded with a \(450 \mu\) A NMOS current source referenced to \(V_{\text {SS }}\). This allows \(450 \mu \mathrm{~A}\) to be sunk to the negative supply allowing the amplifier's output to go directly to ground.
A simplified circuit of the output amplifier is shown in Figure 3. Note how the current source is connected between the parasitic NPN output transistor's emitter and \(\mathrm{V}_{\text {SS }}\). Figure 4 shows a typical plot of the DAC's current sink capability versus output voltage; note that it is for a dual and single supply operation. Let's take a closer look at what happens to its behavior by referring to Figure 4.


FIGURE 3: Amplifier Output Stage


FIGURE 4: DAC Output Current Sink

With a dual supply, the current source is still in its high impedance (saturation) state when the output is at OV. Therefore, the current source has 5 V of bias in dual supply operation. When \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\), however, the current sink capability is reduced as the output voltage approaches 0 V ; the current source is coming out of its saturation region and starts appearing resistive.
The amplifier's current limiting and buffering abilities are achieved by using an NMOS transistor and a series resistor. The transistor is configured as a source follower and is driving the resistor and NPN output transistor. This is also shown in Figure 3.
Figure 5 displays the combined amplifier source and sink capability to the point of current limiting. This plot was made with the digital inputs set at zero code. Note that the maximum source current available is dependent on the \(\mathrm{V}_{\mathrm{DD}}\) supply voltage.


FIGURE 5: Output Sink-Source Current vs. Voltage

The amplifier's internal gain stages were designed so that they maintain good gain over its common-mode range; the objective was to maintain good offset performance over the specified voltage range. The amplifier's offset voltage is laser-trimmed during the manufacturing process; this eliminates offset trimming by the user in most applications. The effect of amplifier offset is included in the data sheet under "total unadjusted error" specification.

\section*{DIGITAL SECTION}

The digital inputs are CMOS inverters. They were designed such that TTL and CMOS ( 5 V ) input levels are converted into internal CMOS logic levels; they are used to drive the internal circuitry. A simple 5 V regulator is used to ensure the high-speed timing.

The PM-7226's digital inputs are TTL and CMOS (5V) compatible between the \(\mathrm{V}_{\mathrm{DD}}\) range of +11.4 V to +16.5 V . The inputs are protected from electrostatic discharge and build-up with two internal distributed diodes; they are connected from \(\mathrm{V}_{\mathrm{DD}}\) and DGND to each CMOS input gate. Each input has a typical input current of less than 1 nA . A simplified input protection scheme is shown in Figure 6.


FIGURE 6: One Digital Input Structure
Figure 6 also shows an equivalent logic circuit for one digital input structure. This logic circuit drives the ladder switches shown in Figure 7; it also drives the control logic circuitry. The digital controls \(\varnothing\) and \(\bar{\varnothing}\) shown are internally generated from the external WR, \(A_{1}\), and \(A_{0}\) signals. The logic combination of \(A_{0}\) and \(A_{1}\) decide which DAC is selected.


FIGURE 7: Simplified \(N\)-Channel Voltage Steering Switches

\section*{INTERFACE CONTROL LOGIC SECTION}

Figure 8 shows the PM-7226's input control logic, and Table 1 the DAC control table. The address lines \(A_{0}\) and \(A_{1}\) determines which DAC will accept the input data. The WR input determines whether the selected DAC is transparent (output follows the input), latched, or no operation.
Figure 9 shows the PM-7226's write timing diagram. It shows that the selected DAC is transparent when the WR signal is low. Some bus systems do not always have data valid for the entire period during which the WR signal is low. This allows invalid data to briefly appear at the DAC's digital inputs and cause unwanted glitches at the output. Retiming the write pulse ( \(\overline{W R}\) ) so that it only occurs when data is valid will eliminate this problem.


FIGURE 8: Input Control Logic
TABLE 1: DAC Control Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{LOGIC CONTROL} & PM-7226 \\
\hline \(\overline{W R}\) & \(A_{1}\) & \(A_{0}\) & OPERATION \\
\hline H & X & X & No Operation Device Not Selected \\
\hline L & L & L & DAC A Transparent \\
\hline \(\underline{5}\) & L & L & DAC A Latched \\
\hline L & L & H & DAC B Transparent \\
\hline 4 & L & H & DAC B Latched \\
\hline L & H & L & DAC C Transparent \\
\hline 5 & H & L & DAC C Latched \\
\hline L & H & H & DAC D Transparent \\
\hline 4 & H & H & DAC D Latched \\
\hline
\end{tabular}
\(L=\) Low State, \(H=\) High State, \(X=\) Don't Care


FIGURE 9: Simplified circuit configuration for one DAC. (Switches are shown for all "1s" on the digital inputs.)

\section*{APPLICATIONS INFORMATION}

\section*{POWER SUPPLY}

The PM-7226 data sheet is specified with dual and single power supply conditions. The dual supply specifications are specified with a positive supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) range of +11.4 V to +16.5 V , and a negative supply ( \(\mathrm{V}_{\mathrm{SS}}\) ) of -5 V . The specified reference voltage \(\left(\mathrm{V}_{\text {REF }}\right)\) under these conditions range from +2 V to \(\mathrm{V}_{\mathrm{SS}}-4 \mathrm{~V}\). For those applications requiring +10 V at the output ( \(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\) ), \(V_{D D}\) must be +14 V minimum to meet data sheet limits.
The specified \(\mathrm{V}_{\mathrm{REF}}\) for the single supply specifications is +10 V . The \(V_{\text {REF }}\) voltage range for both dual and single power supply applications must be observed if the PM-7226's multiplying capabilities are to be preserved.

Although the PM-7226 can operate with either a single or dual power supply, improved zero-code error can be obtained by using dual supplies.

\section*{DYNAMIC PERFORMANCE}

The PM-7226's settling time is limited by the internal amplifier's slew rate as shown in Figure 10. Depicted is the dynamic response for a positive full-scale output voltage swing. Figure 10c shows the expanded view with no evidence of signal overshoot or ringing; note that the typical settling time is \(1.85 \mu \mathrm{~s}\). An expanded view of the negative full-scale output voltage swing is shown in Figure 10b. It also shows overshoot at a minimum, and
a) LARGE SIGNAL

b) SETTLING TIME RESPONSE (NEGATIVE TRANSITION)

c) SETTLING TIME RESPONSE (POSITIVE TRANSITION)


TEST CONDITIONS, ALL PHOTOS:
\(V_{D D}=+15 \mathrm{~V}\)
\(V_{\text {REF }}=+10 \mathrm{~V}\)
\(\mathrm{R}_{\mathrm{REF}}=2 \mathrm{k} \Omega\)
DIGITAL INPUT SEQUENCE 0,255, 0

FIGURE 10: Dynamic Response

\section*{AGND BIASING}

Some applications may require the DAC's output voltage level to be offset above ground. This is easily accomplished with the PM-7226; the desired DC offset voltage can be applied to the AGND pin. Raising AGND above DGND affects all four DACs because AGND is common to them. The digital input voltage levels are not affected. Figure 11 shows the circuit configuration and Figure 12 shows the relative accuracy with AGND biased at \(0 \mathrm{~V},+2 \mathrm{~V}\), and +5 V . The graph shows both a dual and single supply operation with \(\mathrm{V}_{\mathrm{DD}}\) at +15 V . It is important to remember that other parameters degrade more pronouncedly than relative accuracy. Note, \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\) must be referenced to DGND.
The DAC's output voltage expression under this condition is: \(\mathrm{V}_{\text {OUT }}=A G N D\) bias \(+\mathrm{V}_{\text {IN }} \times \mathrm{D} / 256\)
where AGND bias is the voltage level above DGND and D is the digital input code integer number that is between 0 and 255.


FIGURE 11: AGND Biasing Scheme


FIGURE 12: Relative Accuracyvs. \(V_{\text {REF }}(A G N D=0 V,+2 V,+5 V)\)

\section*{MULTIPLYING OPERATION}

Good multiplying capabilities are realized with the PM-7226 if the reference signal level is kept within +2 V and \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\). The maximum input signal level is +12.5 V for a \(\mathrm{V}_{\mathrm{DD}}\) supply voltage of +16.5 V ; however, it is recommended that \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%\) and the AC voltage swing vary from +2 V to +11 V . The signal must be AC coupled and biased up with a voltage divider as shown in Figure 13. A buffer amplifier should be used to ensure that the DAC's \(\mathrm{V}_{\text {REF }}\) impedance (the R-2R ladder input resistance varies from \(2 k \Omega\) to infinity) does not load the resistor divider.
The \(V_{\text {REF }}\) small-signal frequency response ( -3 dB bandwidth) for the PM-7226 is typically 1.5 MHz . Its small-signal harmonic distortion is less than -57 dB at 1 kHz and -55 dB at 100 kHz .


FIGURE 13: AC Signal Input Scheme


FIGURE 14: Relative Accuracy with Single +5 V Operation

\section*{PM-7226A/PM-7226}

\section*{+5V SINGLE SUPPLY OPERATION}

Operation of the improved PM-7226A at a \(+5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\) is guaranteed in the separate specification table. Linearity performance specified by DNL is still maintained within \(\pm 1\) LSB maximum. DNL and offset performance is improved with a -5 V supply, see graph in Typical Performance Characteristics section. Input reference voltages must be limited to 1.3 V maximum with \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\). Microprocessor interface timing is slower, but guaranteed to the values provided.

\section*{GENERAL GROUND MANAGEMENT}

Ground management implies the placement of a system's ana\(\log\) and digital ground currents. Analog and digital ground returns are a source of system errors and must be addressed. Remember, the analog signal is only as good as the integrity of its analog ground.
Different ground management techniques are used depending on the size and type of the overall system. Proper grounding techniques require tying the analog and digital grounds together at the DAC's socket, and each ground return line be brought out separately to their respective power supply grounds. Tying the grounds together at the device socket and at the power supplies, or at more than one location, can create ground loops. This causes noisy digital ground currents to flow through the analog ground paths destroying the analog's ground integrity. Voltage differences of millivolts (and hundreds of millivolts in some systems) can be found in these ground paths.
Other sources of system errors can be introduced by the product of ground noise currents and ground bus impedances. Using large conductors or ground planes between the converter and power supplies will minimize the ground impedances and thus, reduce system errors.
If system requirements dictate the use of common return lines to the power supplies for both the analog and digital grounds, the converter should then be placed as close to the power supplies as possible.

\section*{POWER SUPPLY DECOUPLING}

Power supply decoupling capacitors are important to suppress oscillations and noise transients from entering the system. Noise transients are generated from digital switching or switching power supplies; and oscillations on the power supply lines are caused by lead inductances combined with stray capacitance. These transients and oscillations can also cause system errors.
Bypassing the PM-7226 at the socket with only high frequency decoupling capacitors may not remove these oscillations. An LC tank circuit can be formed by the stray power lead inductance and capacitance. These reactive components can allow oscillations to occur during a digital current step. It is necessary, then, to remove or lower the tank's resonant frequency. The easiest method is to parallel the high frequency decoupling capacitor with a low frequency capacitor.
The high frequency decoupling capacitors should be ceramic and in the range of \(0.01 \mu \mathrm{~F}\); the low frequency decoupling capacitors should be tantalum and between 1 to \(10 \mu \mathrm{~F}\) as close as possible to the device socket.

\section*{BASIC APPLICATIONS}

UNIPOLAR OPERATION
Figure 15 shows the PM-7226 configured in the unipolar mode of operation; the analog output voltage is of a single positive polarity only. Table 2 shows the code for this mode of operation.


FIGURE 15: Unipolar Operation
TABLE 2: Unipolar Code Table (Refer to Figure 15)


The table shows that there is no signal inversion between \(+V_{\text {REF }}\) and \(\mathrm{V}_{\mathrm{OUT}}\). Note that the analog output voltage is equal to \(\mathrm{V}_{\text {REF }}\) multiplied by the digital input code (hence, multiplying DAC).
The expression for 1 LSB and \(V_{\text {OUT }}\) is:
1 LSB \(=V_{\text {REF }} \times 2^{-8}\), or \(V_{\text {REF }} \times 1 / 256\)
and
\(V_{\text {OUT }}=V_{\text {REF }} \times D / 256\),
where D is the digital input integer between 0 and 255.


FIGURE 16: Bipolar Operation

TABLE 3: Bipolar Code Table (Refer to Figure 16)
\begin{tabular}{lllllllll}
\hline \multicolumn{6}{c}{ DAC DATA INPUT } \\
LSB
\end{tabular}\(\quad\)\begin{tabular}{l} 
ANALOG OUTPUT \\
(DAC A, B, C, or D)
\end{tabular}

\section*{BIPOLAR OPERATION}

Figure 16 illustrates the PM-7226 in the bipolar mode of operation. This mode allows the output voltage to swing plus or minus and is determined by the digital input code; this can be seen in Table 3. This configuration requires an external amplifier and two resistors for each channel requiring bipolar operation.
The output voltage expression is given by:
\(V_{\text {OUT }}=\left(\left(1+R_{2} / R_{1}\right) \times D / 256 \times V_{\text {REF }}\right)-\left(R_{2} / R_{1} \times V_{R E F}\right)\)
where \(D\) is the digital input code integer between 0 and 255. If \(R_{1}\) \(=R_{2}\), then \(V_{\text {OUT }}\) becomes:
\(V_{\text {OUT }}=(2 \times D / 256-1) \times V_{\text {REF }}\)
To keep gain and offset errors at a minimum, \(R_{1}\) and \(R_{2}\) should be matched to \(\pm 0.1 \%\) and track over the operating temperature range of interest.


FIGURE 17: High-Compliance, Digitally-Controlled Current Source


FIGURE 18: Op Amp Offset Adjust (See Text)

HIGH-COMPLIANCE BIPOLAR PRECISION CURRENTSOURCE
Figure 17 shows the PM-7226 controlling a high-compliance, bipolar precision current source using PMI's AMP-05 instrumentation amplifier. The AMP-05's reference and sense pins become differential inputs, and the "old" inputs now monitor the voltage across a precision current sense resistor, \(\mathrm{R}_{\mathrm{cs}}\) in Figure 17. Voltage gain is set at unity, so the transfer function is simply: \(\mathrm{I}_{\text {OUT }}=\left(V_{\text {OUT }} A-V_{\text {OUT }} B\right) / R_{C S}\). Using a \(100 \Omega\) resistor for \(R_{C S}\) limits the output current to \(\pm 10 \mathrm{~mA}\) with \(\mathrm{a} \pm 1 \mathrm{~V}\) input.
Potentiometer \(R_{1}\) trims the output current to zero with the two inputs at OV . Fine gain adjustment may be accomplished by trimming \(R_{2}\) or \(R_{3}\).

\section*{PROGRAMMABLE OP AMP OFFSET ADJUST}

The PM-7226 can be used for op amp offset trimming adjustments under microprocessor control. Offset caused by temperature drifts can be trimmed by the microprocessor during a periodic calibration cycle.
The PM-7226 uses the input offset voltage nulling pins normally provided on most amplifiers as shown in Figure 18. A fixed bias current is provided to pin 5 of the op amps offset null pins with \(R_{2}\), and \(R_{1}\) (connected to the DAC's voltage output pin) providing the variable current to pin 1.


FIGURE 19: Alternate Offset Adjust (See Text)

In order to have a plus or minus ( \(\pm\) ) offset adjust control, the current through \(R_{1}\) must equal the current through \(R_{2}\) when the \(P M\) 7226 is at half scale, binary code \(=10000000\).
The resistor values ( \(R_{1}, R_{2}\) ) should be chosen to give the required offset adjustment range desired. Lower values provide a larger range; however, resolution will be sacrificed. Reversing connections at pins 1 and 5 (of the op amp) will reverse the offset adjustment direction.

Some op amps are not provided with offset adjustment pins, in these cases, the circuit configuration of Figure 19 can be used. Again, the current through resistor \(R_{4}\) must equal the current through \(\mathrm{R}_{3}\) with the \(\mathrm{PM}-7226\) at half scale, digital code \(=\) 10000000.

With the circuit components shown, the maximum adjustment range is \(\pm 5 \mathrm{mV}\). Incremental adjustment resolution is \(39 \mu \mathrm{~V}\) per bit.


FIGURE 20: Non-Overlapping Window Comparator

\section*{STAIRCASE WINDOW COMPARATOR}

Many applications need to determine whether voltage levels are within predetermined limits. Some requirements are for nonoverlapping windows and others for overlapping windows. Both circuit configurations are shown in Figures 20 and 21, respectively.
The non-overlapping circuit uses one PM-7226 and ten comparators; this allows for five voltage windows. These windows range between \(V_{\text {REF }}\) and analog ground. Figure 20 shows that the first window is between \(V_{\text {REF }}\) and \(V_{O U T} A . V_{O U T} A\) is also the
upper limit of window 2 , the lower limit being \(\mathrm{V}_{\text {OUT }} \mathrm{B}\), etc. These limits (window size) can be microprocessor controlled. The relationship \(\mathrm{V}_{\text {REF }}>\mathrm{V}_{\text {TEST }}>A G N D\) apply.
More versatility can be obtained by connecting the output of DAC \(D\left(V_{\text {OUT }} D\right)\) to \(V_{\text {REF }}\); this allows \(V_{\text {REF }}\) (which is common to all four DACs) to be under microprocessor control (see Programmable DAC Reference Voltage section). This, however, reduces the windows to four. Overlapping windows (Figure 21) will reduce the windows to three.


FIGURE 21: Overlapping Window Comparator

PROGRAMMABLE DAC REFERENCE VOLTAGE
With the PM-7226's flexibility, one of the internal DACs can be used to control \(\mathrm{V}_{\text {REF }}\) for all of the DACs, and under microprocessor control.

The circuit configuration is shown in Figure 22. The relationship of \(V_{\text {REF }}\) to \(V_{\text {IN }}\) is dependent upon the digital code and the ratio of \(R_{1}\) and \(R_{2}\), and is given by:
\(V_{\text {REF }}=[(1+R) /(R \times D / 256)] \times V_{I N}\)
where \(R=R_{2} / R_{1}\) (Figure 22)
\(D=\) Digital Input Code
Table 4 shows \(V_{R E F}\) for various ratios of \(R_{1}\) and \(R_{2}\).

TABLE 4: \(V_{\text {REF }}\) vs. \(R_{1}, R_{2}\) (see Figure 22)
\begin{tabular}{llr}
\hline\(R_{1}, R_{2}\) & DIGITAL INPUT CODE & \(V_{\text {REF }}\) \\
\hline\(R_{1}=R_{2}\) & \(00000000(0 / 256)\) & \(2 V_{\text {IN }}\) \\
\hline\(R_{1}=R_{2}\) & \(10000000(128 / 256)\) & \(1.3 V_{\text {IN }}\) \\
\hline\(R_{1}=R_{2}\) & \(11111111(255 / 256)\) & \(V_{\text {IN }}\) \\
\hline\(R_{2}=3 R_{1}\) & \(00000000(0 / 256)\) & \(4 V_{\text {IN }}\) \\
\hline\(R_{2}=3 R_{1}\) & \(10000000(128 / 256)\) & \(1.6 V_{\text {IN }}\) \\
\hline\(R_{2}=3 R_{1}\) & \(11111111(255 / 256)\) & \(V_{\text {IN }}\) \\
\hline
\end{tabular}


FIGURE 22: Programmable DAC Reference


FIGURE 23: 3-Phase Sine Wave Generator Circuit (Using Counter)


FIGURE 24: 3-Phase Sine Wave Generator Circuit (Under Microprocessor Control)

This application works best with dual supplies. This is due to the DAC's output-current sink capability as \(\mathrm{V}_{\text {Out }}\) approaches 0 V .

\section*{3-PHASE SINE WAVE GENERATION}

The PM-7226 is well suited for 3-phase sine wave generation and with amplitude control. These sine waves can be used to control a shaft's rotational angle in small 3-phase synchro motors; some applications are antennas, robotics, and process controls. Other waveforms (such as triangular) may also be generated. The concept revolves around a PROM, counter, and a clock (or a microprocessor).
The sine wave codes are stored in a PROM in sets of three. Each set is \(120^{\circ}\) apart and has a \(1.4^{\circ}\) resolution ( \(360^{\circ} / 256\) ). These
codes will use 768 memory address spaces ( \(256 \times 3\) ).
Figure 23 shows the circuit using a counter, flip-flop, and aPROM; note that a clock is used to control the circuit. The counter counts through the PROM's addresses until the counter has stepped through the PROM's full look-up table; this completes a full cycle. The counter then resets and begins the cycle again when the last address data has been loaded into the PM-7226.
Sine wave generation can also be under microprocessor control; see Figure 24. The processor's software runs 3 phases to three DACs. Each phase is drawn from the PROM's look-uptable.


FIGURE 25: PM-7226 to 8085A INTERFACE (Simplified circuit, only lines of interest are shown.)


FIGURE 26: PM-7226 to Z-80 INTERFACE (Simplified circuit, only lines of interest are shown.)


FIGURE 27: PM-7226 to 6809 INTERFACE (Simplified circuit, only lines of interest are shown.)


FIGURE 28: PM-7226 to 6502 INTERFACE (Simplified circuit, only lines of interest are shown.)


FIGURE 29: PM-7226 to 68000 INTERFACE (Simplified circuit, only lines of interest are shown.)

Any combination of wave shapes may be simultaneously generated. It only requires the functions to be programmed into the PROM on an interlace basis. The output amplitudes can also be microprocessor controlled; see previous section on Programmable DAC Reference Voltage.

\section*{MICROPROCESSOR INTERFACING}

Interfacing the PM-7226 to a microprocessor is simplified by virtue of its loading structure simplicity. Data is loaded into the DAC by use of only three control lines, the write strobe (WR) and two DAC selection control signals ( \(A_{0}, A_{1}\) ).
Figures 25 through 29 show various popular microprocessor interface configurations.

FEATURES
Eight 8-Bit DACs with Output Amplifiers
Operates with Single or Dual Supplies \(\mu\) P Compatible (95ns WR Pulse)
No User Trims Required
Extended Temperature Range Operation Skinny 24-Pin DIP, SOIC and 28-Terminal Surface Mount Packages

\section*{GENERAL DESCRIPTION}

The AD7228 contains eight 8-bit voltage-mode digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.
Separate on-chip latches are provided for each of the eight D/A converters. Data is transferred into the data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when WR goes low. The control logic is speed compatible with most 8 -bit microprocessors.
Specified performance is guaranteed for input reference voltages from +2 to +10 V when using dual supplies. The part is also specified for single supply operation using a reference of +10 V . Each output buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load.
The AD7228 is fabricated on an all ion-implanted, high-speed, Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.


\section*{PRODUCT HIGHLIGHTS}
1. Eight DACs and Amplifiers in Small Package

The single-chip design of eight 8 -bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its DIP and SOIC pinout is aimed at optimizing board layout with all analog inputs and outputs at one side of the package and all digital inputs at the other.
2. Single or Dual Supply Operation

The voltage-mode configuration of the DACs allows single supply operation of the AD7228. The part can also be operated with dual supplies giving enhanced performance for some parameters.
3. Microprocessor Compatibility

The AD7228 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most highperformance 8 -bit microprocessors.

\section*{AD7228 - SPECIFICATIONS}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \text { K, B } \\
& \text { Versions }{ }^{2}
\end{aligned}
\] & \[
\begin{aligned}
& \text { L,C } \\
& \text { Versions }
\end{aligned}
\] & T Version & U Version & Units & Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution
\end{tabular} & 8 & 8 & 8 & 8 & Bits & \\
\hline Total Unadjusted Error \({ }^{3}\) & \(\pm 2\) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & LSB max & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline Full-Scale Error \({ }^{4}\) & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & Typical tempco is \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) with \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Zero Code Error & & & & & & \\
\hline @ \(25^{\circ} \mathrm{C}\) & \(\pm 25\) & \(\pm 15\) & \(\pm 25\) & \(\pm 15\) & mV max & Typical tempco is \(30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 30\) & \(\pm 20\) & \(\pm 30\) & \(\pm 20\) & \(m V\) max & \\
\hline Minimum Load Resistance & 2 & 2 & 2 & 2 & \(\mathrm{k} \Omega\) min & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) \\
\hline REFERENCE INPUT & & & & & & \\
\hline Voltage Range \({ }^{1}\) & 2 to 10 & 2 to 10 & 2 to 10 & 2 to 10 & \(\mathrm{V}_{\text {min }}\) to \(\mathrm{V}_{\text {max }}\) & \\
\hline Input Resistance & 2 & 2 & & & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance \({ }^{5}\) & 500 & 500 & 500 & 500 & pF max & Occurs when each DAC is loaded with all 1 l . \\
\hline ACFeedthrough & -70 & -70 & -70 & -70 & dB typ & \(\mathrm{V}_{\text {REF }}=8 \mathrm{~V}\) p-p Sine Wave @ 10kHz/ \\
\hline DIGITAL INPUTS & & & & & & \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & 2.4 & 2.4 & \(V\) min & \\
\hline Input Low Voltage, VinL & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) max & \\
\hline Input Leakage Current & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Input Capacitance \({ }^{5}\) & 8 & 8 & & & pF max & \\
\hline Input Coding & Binary & Binary & Binary & Binary & & \\
\hline DYNAMIC PERFORMANCE \({ }^{5}\) & & & & & & \\
\hline Voltage Output Slew Rate & 2 & 2 & 2 & 2 & \(\mathrm{V} / \mu \mathrm{smin}\) & \\
\hline Voltage Output Settling Time & & & & & & \\
\hline Positive Full-Scale Change & 5 & 5 & 5 & 5 & \(\mu s \max ^{\text {a }}\) & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Negative Full-Scale Change & 5 & 5 & 5 & 5 & \(\mu s\) max & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Digital Feedthrough & 50 & 50 & 50 & 50 & \(n V\) secs typ & Code transition all 0 s to all \(1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=0 \mathrm{~V} ; \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}\) \\
\hline Digital Crosstalk \({ }^{6}\) & 50 & 50 & 50 & 50 & nVsecs typ & Code transition all 0 s to all \(1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \overline{\mathrm{WR}}=0 \mathrm{~V}\) \\
\hline POWER SUPPLIES & & & & & & \\
\hline \(V_{\text {DD }}\) Range & 10.8/16.5 & 10.8/16.5 & 10.8/16.5 & 10.8/16.5 & \(\mathrm{V}_{\text {min }} / \mathrm{V}_{\text {max }}\) & For Specified Performance \\
\hline \(\mathrm{V}_{\text {ss }}\) Range & \(-4.5 /-5.5\) & -4.5/-5.5 & -4.5/-5.5 & -4.5/-5.5 & \(\mathrm{V}_{\text {min }} / \mathrm{V}_{\text {max }}\) & For Specified Performance \\
\hline & & & & &  & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 16 & 16 & 16 & 16 & mA max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 20 & 20 & 22 & 22 & mA max &  \\
\hline \(\mathrm{I}_{\text {Ss }}\) & & & & & & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 14 & 14 & 14 & 14 & mA max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 18 & 18 & 20 & 20 & mA max & \\
\hline
\end{tabular}

SINGLE SIPPPLY \(7\left(V_{D D}=+15 V \pm 10 \%, V_{S S}=G N D=O V ; V_{R E F}=+10 V ; R_{L}=2 k \Omega, C_{L}=100 \mathrm{pF}\right.\) unless otherwise stated.) All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution Total Unadjusted Error \({ }^{3}\) Differential Nonlinearity Minimum Load Resistance
\end{tabular} & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 1 \\
& \pm 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 1 \\
& \pm 1 \\
& 2
\end{aligned}
\] & Bits LSB max LSB max \(k \Omega\) min & Guaranteed Monotonic
\[
\mathrm{V}_{\mathrm{OUT}}=+10 \mathrm{~V}
\] \\
\hline REFERENCE INPUT Input Resistance Input Capacitances & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \(\mathrm{k} \Omega\) min pF max & Occurs when each DAC is loaded with all 1 s. \\
\hline DIGITAL INPUTS & \multicolumn{6}{|c|}{As per Dual Supply Specifications} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \({ }^{5}\) \\
Voltage Output Slew Rate Voltage Output Settling Time Positive Full-Scale Change Negative Full-Scale Change Digital Feedthrough Digital Crosstalk \({ }^{6}\)
\end{tabular} & 2
5
7
7
50
50 & \begin{tabular}{l}
2 \\
\hline 5 \\
7 \\
50 \\
50
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 5 \\
& 7 \\
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 5 \\
& 7 \\
& 50 \\
& 50
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} / \mu \mathrm{s} \min\) \\
\(\mu s\) max \\
\(\mu \mathrm{s}\) max \\
nV secs typ \\
nVsecs typ
\end{tabular} & \begin{tabular}{l}
Settling Time to \(\pm 1 / 2\) LSB \\
Settling Time to \(\pm 1 / 2\) LSB \\
Code transition all 0 s to all \(1 \mathrm{~s} . \mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V} ; \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}\) \\
Code transition all 0s to all 1s. \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \overline{\mathrm{WR}}=0 \mathrm{~V}\).
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
\(V_{D D}\) Range \\
\(I_{D D}\) \\
\(@ 25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
\end{tabular} & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\min } / \mathrm{V}_{\max } \\
& \mathrm{mA} \max \\
& \mathrm{~mA} \max
\end{aligned}
\] & For Specified Performance Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{l}
NOTES \\
\({ }^{1} V_{\text {Out }}\) must be less than \(V_{D D}\) by 3.5 V to ensure correct operation. \\
\({ }^{2}\) Temperature ranges are as follows: \\
K, L Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
T, \(U\) Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\({ }^{3}\) Total Unadjusted Error includes zero code error, relative accuracy and full-scale error. \\
\({ }^{4}\) Calculated after zero code error has been adjusted out. \\
\({ }^{5}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance. \\
\({ }^{6}\) The glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter. \\
\({ }^{7}\) Single +5 V operation is also possible with degraded performance (see Figure 14). \\
Specifications subject to change without notice.
\end{tabular}} \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS \({ }^{1,2}\)}
(See Figures 1,\(2 ; V_{D 0}=+10.8 \mathrm{~V}\) to \(+16.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=\mathrm{OV}\) or \(-5 \mathrm{~V} \pm 10 \%\) )
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameters & Limit at \(25^{\circ} \mathrm{C}\) All Grades & Limit at \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) (K, L, B, C Grades) & \[
\begin{aligned}
& \text { Limit at } T_{\text {min }}, T_{\text {max }} \\
& \text { (T, U Grades) }
\end{aligned}
\] & Units & Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 0 & 0 & 0 & ns min & Address to \(\overline{W R}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & ns min & Address to \(\overline{\mathrm{WR}}\) Hold Time \\
\hline \(t_{3}\) & 70 & 90 & 100 & ns min & Data Valid to \(\overline{W R}\) Setup Time \\
\hline \(\mathrm{t}_{4}\) & 10 & 10 & 10 & ns min & Data Valid to WR Hold Time \\
\hline \(\mathrm{t}_{5}\) & 95 & 120 & 150 & ns min & Write Pulse Width \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance. All input rise and fall times measured from \(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{~ns}\).
\({ }^{2}\) Timing measurement reference level is \(\frac{\mathrm{V}_{\mathrm{INH}}+\mathrm{V}_{\mathrm{INL}}}{2}\)

\section*{INTERFACE LOGIC INFORMATION}

Address lines A0, A1 and A2 select which DAC accepts data from the input port. Table I shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the \(\bar{W}\) R signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of \(\overline{\mathrm{WR}}\). While \(\overline{\mathrm{WR}}\) is high, the analog outputs remain at the value corresponding to the data held in their respective latches.
\begin{tabular}{llll|l}
\multicolumn{4}{c|}{ AD7228 Control Inputs } & \multicolumn{1}{l}{ AD7228 } \\
WR & A2 & A1 & A0 & Operation \\
\hline H & X & X & X & \begin{tabular}{l} 
No Operation \\
Device Not Selected
\end{tabular} \\
& & & & \begin{tabular}{l} 
DAC 1 Transparent
\end{tabular} \\
L & L & L & L & DAC 1 Latched \\
& L & L & L & DAC \\
L & L & L & H & DAC Transparent \\
L & L & H & L & DAC 3 Transparent \\
L & L & H & H & DAC 4 Transparent \\
L & H & L & L & DAC 5 Transparent \\
L & H & L & H & DAC6Transparent \\
L & H & H & L & DAC 7Transparent \\
L & H & H & H & DAC 8Transparent \\
\hline
\end{tabular}
\(\mathrm{H}=\) High State \(\mathrm{L}=\) Low State \(\quad \mathrm{X}=\) Don't Care
Table I. AD7228 Truth Table


note:
THE SELECTED INPUT LATCHIS TRANSPARENT WHILE WFISLOW, thus invalid data during this time can cause spurious outputs

Figure 2. Write Cycle Timing Diagram
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS*} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {DD }}\) to GND . . . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+17 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}\) to \(\mathrm{V}_{\text {SS }}\). . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+24 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{Digital Input Voltage to GND . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {REF }}\) to GND . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\(V_{\text {Out }}\) to GND \({ }^{1}\). . . . . . . . . . . . . . . . . . . \(\mathrm{V}_{\text {S }}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . 1000 mW Derates above \(75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . \(2.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Operating Temperature} \\
\hline Commercial & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Industrial & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Extended & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 10secs) & \(+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Outputs may be shorted to any voltage in the range \(V_{S S}\) to \(V_{D D}\) provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to GND or \(\mathrm{V}_{\mathrm{SS}}\) is 50 mA .
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Input Control Logic

\section*{CAUTION:}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

\section*{PIN CONFIGURATIONS}

DIP AND SOIC


PLCC


\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Total \\
Unadjusted \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7228KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7228LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7228KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7228LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7228KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7228LR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7228BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & Q-24 \\
AD7228CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & Q-24 \\
AD7228TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & Q-24 \\
AD7228UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & Q-24 \\
AD7228TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7228UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD), see DESC Drawing \#5962-88663. \({ }^{2} E=\) Leadless Ceramic Chip Carrier; \(N=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) SOIC. For outline information see Package Information section.

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7228 contains eight identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7228 allows a reference voltage range from +2 V to +10 V . Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 3. Note that \(\mathrm{V}_{\text {REF }}\) and GND are common to all eight DACs.


Figure 3. D/A Simplified Circuit Diagram
The input impedance at the \(\mathrm{V}_{\text {REF }}\) pin of the AD7228 is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from \(2 \mathrm{k} \Omega\) to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101 . Therefore, it is important that the external reference source presents a low output impedance to the \(\mathrm{V}_{\text {REF }}\) terminal of the AD7228 under changing load conditions. Due to transient currents at the reference input during digital code changes a \(0.1 \mu \mathrm{~F}\) (or greater) decoupling capacitor is recommended on the \(\mathrm{V}_{\text {REF }}\) input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120 pF to 350 pF .
Each \(V_{\text {OUt }}\) pin can be considered as a digitally programmable voltage source with an output voltage:
\[
\mathrm{V}_{\mathrm{OUTN}}=\mathrm{D}_{\mathrm{N}} \cdot \mathrm{~V}_{\mathrm{REF}}
\]
where \(D_{N}\) is a fractional representation of the digital input code and can vary from 0 to 255/256.
The output impedance is that of the output buffer amplifier as described in the following section.

\section*{OP AMP SECTION}

Each voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is tested with a \(2 \mathrm{k} \Omega\) and 100 pF load but will typically drive a \(2 \mathrm{k} \Omega\) and 500 pF load.

The AD7228 can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positivegoing settling time. However, the negative-going settling time to voltages near 0 V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0 V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0 V . As a result, the sink capability of the amplifier is reduced as the output voltage nears 0 V in single supply. In dual supply operation, the full sink capability of \(400 \mu \mathrm{~A}\) at \(25^{\circ} \mathrm{C}\) is maintained over the entire output voltage range. The single supply output sink capability is shown in Figure 4. The negative \(\mathrm{V}_{\text {Ss }}\) also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.


Figure 4. Single Supply Sink Current
The output broadband noise from the amplifier is \(300 \mu \mathrm{~V}\) peak-topeak. Figure 5 shows a plot of noise spectral density versus frequency.


Figure 5. Noise Spectral Density vs. Frequency
DIGITAL INPUTS
The AD7228 digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by on-chip distributed diodes.

\section*{SUPPLY CURRENT}

The AD7228 has a maximum \(I_{D D}\) specification of 22 mA and a maximum \(\mathrm{I}_{\text {SS }}\) of 20 mA over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range. This maximum current specification is actually determined by the current at \(-55^{\circ} \mathrm{C}\). Figure 6 shows a typical plot of power supply current versus temperature.


Figure 6. Power Supply Current vs. Temperature

\section*{APPLYING THE AD7228 \\ UNIPOLAR OUTPUT OPERATION}

This is the basic mode of operation for each channel of the AD7228, with the output voltage having the same positive polarity as \(\mathrm{V}_{\text {REF }}\). Connections for unipolar output operation are shown in Figure 7. The AD7228 can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.


Figure 7. Unipolar Output Circuit
\begin{tabular}{l|l}
\multicolumn{2}{l|}{\begin{tabular}{l} 
DAC Latch Contents \\
MSB \\
LSB
\end{tabular}} \\
\hline 11111111 & Analog Output \\
10000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)\) \\
10000000 & \(+\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)\) \\
01111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{\mathrm{V}_{\text {REF }}}{2}\) \\
0000 & \(+\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)\) \\
000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)\) \\
\hline
\end{tabular}

Note: \(1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REF }}\right)\left(2^{-8}\right)=\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)\)

Table II. Unipolar Code Table

\section*{BIPOLAR OUTPUT OPERATION}

Each of the DACs on the AD7228 can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC 1 of the AD7228. In this case
\[
\begin{aligned}
& V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right) \cdot\left(D_{1} \cdot V_{R E F}\right)-\left(\frac{R 2}{R 1}\right) \cdot\left(V_{\text {REF }}\right) \\
& \text { With } R 1=R 2 \\
& V_{\text {OUT }}=\left(2 D_{1}-1\right) \cdot\left(V_{R E F}\right)
\end{aligned}
\]
where \(D_{1}\) is a fractional representation of the digital word in latch 1 of the AD7228. \(\left(0 \leqslant D_{1} \leqslant 255 / 256\right)\).
Mismatch between R1 and R2 causes gain and offset errors, and therefore, these resistors must match and track over temperature. Once again, the AD7228 can be operated from single supply or from dual supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 8 with \(\mathbf{R} \mathbf{1}=\mathbf{R} \mathbf{2}\).


Figure 8. Bipolar Output Circuit
\begin{tabular}{l|l}
\multicolumn{2}{l|}{\begin{tabular}{l} 
DACLatch Contents \\
MSB \\
LSB
\end{tabular}} \\
\hline 11111111 & Analog Output \\
10000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)\) \\
10000000 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)\) \\
01111111 & 0 V \\
00000001 & \(-\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{128}\right)\) \\
00000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline
\end{tabular}

\section*{Table III. Bipolar Code Table}

\section*{AC REFERENCE SIGNAL}

In some applications it may be desirable to have an ac signal applied as the reference input to the AD7228. The AD7228 has multiplying capability within the upper ( +10 V ) and lower ( +2 V ) limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD7228. For input frequencies up to 50 kHz , the output distortion typically remains less than \(0.1 \%\). The typical 3 dB bandwidth for small signal inputs is 800 kHz .


Figure 9. Applying a AC Signal to the AD7228

\section*{TIMING DESKEW}

A common problem in ATE applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.
The circuit of Figure 10b shows how two DACs of the AD7228 can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Thus the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228. In a typical application, the code is loaded to the DACs for correct timing relationships during the calibration cycle of the instrument.


Figure 10a. Time Skewing Due to Slowing of Edges


Figure 10b. AD7228 Timing Deskew Circuit

\section*{COARSE/FINE ADJUST}

The DACs on the AD7228 can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.
DAC1 is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC2 is then used to fine tune this output voltage. Varying the ratio of \(R 1\) to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC2 has a resolution of \(150 \mu \mathrm{~V}\) in a 10 V output range. Since each DAC on the AD7228 is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a set-point controller (see "Circuit Applications of the AD7226 Quad CMOS DAC" available from Analog Devices, Publication Number E873-15-11/84).


Figure 11. Coarse/Fine Adjust Circuit

\section*{SELF-PROGRAMMABLE REFERENCE}

The circuit of Figure 12 shows how one DAC of the AD7228, in this case DACl , may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{V}_{\text {IN }}\) is expressed by
\[
V_{\mathrm{REF}}=\frac{(1+G)}{\left(1+G \cdot D_{1}\right)} \cdot V_{\mathrm{IN}} \quad \text { where } G=R 2 / \mathrm{R} 1
\]


Figure 12. Self-Programmable Reference
Figure 13 shows typical plots of \(\mathrm{V}_{\text {REF }}\) versus digital code, \(\mathrm{D}_{1}\), for three different values of \(G\). With \(V_{I N}=2.5 \mathrm{~V}\) and \(\mathrm{G}=3\) the voltage at the output varies between 2.5 V and 10 V giving an effective 10 -bit dynamic range to the other seven converters. For correct operation of the circuit, \(\mathrm{V}_{\mathrm{Ss}}\) should be -5 V and R 1 greater than \(6.8 \mathrm{k} \Omega\).


Figure 13. Variation of \(V_{\text {REF }}\) with Feedback Configuration

\section*{5V SINGLE SUPPLY OPERATION}

The AD7228 can be operated from a single +5 V power supply resulting in only slightly degraded accuracy performance from the part. Figure 14 shows a typical plot of relative accuracy for the part with \(5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\) and a reference voltage of +1.23 V . One important parameter which retains its specified performance is differential nonlinearity which remains within \(\pm 1\) LSB ensuring that the DACs on the AD7228 remain monotonic over the output voltage range.
The output transfer function sits on top of the amplifier offset voltage. Since the reference voltage is reduced, the offset voltage amounts to a few LSBs. For parts with a true negative offset (when \(\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}\) ), the transfer function does not move off the bottom rail for the first few LSBs of code. After this the transfer function will continue as normal. The relative accuracy plot of Figure 14 is for a part with a true positive offset.
The required overhead voltage of 3.5 V must be maintained between \(\mathrm{V}_{\mathrm{DD}}\) and the reference voltage which limits the reference voltage range. However, operating the part from a single +5 V supply gives a considerable reduction in power dissipation (to typically 50 mW ). The digital input threshold levels and digital input currents are not affected by operating the part from the single +5 V supply.


Figure 14. Relative Accuracy at \(+5 V V_{D D}\)

\section*{MICROPROCESSOR INTERFACING}

1. FOR 80855
2. \(Z 80\) ONLY

Figure 15. AD7228 to 8085A/Z80 Interface


Figure 16. AD7228 to 6809/6502 Interface


Figure 17. AD7228 to 68008 Interface


Figure 18. AD7228 to MCS-51 Interface

\section*{A127281}

\section*{FEATURES}

Eight 8-Bit DACs with Output Amplifiers
Operates with Single or Dual Supplies
\(\mu \mathrm{P}\) Compatible (95ns WR Pulse)
No User Trims Required
Skinny 24-Pin DIPs, SOIC, and 28-Terminal Surface Mount Packages

\section*{GENERAL DESCRIPTION}

The AD7228A contains eight 8 -bit voltage-mode digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.

Separate on-chip latches are provided for each of the eight D/A converters. Data is transferred into the data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when WR goes low. The control logic is speed compatible with most 8 -bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 to +10 V when using dual supplies. The part is also specified for single supply +15 V operation using a reference of +10 V and single supply +5 V operation using a reference of +1.23 V . Each output buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load.

The AD7228A is fabricated on an all ion-implanted, high-speed, Linear Compatible CMOS (LC²MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Eight DACs and Amplifiers in Small Package

The single-chip design of eight 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one side of the package and all digital inputs at the other.
2. Single or Dual Supply Operation

The voltage-mode configuration of the DACs allows single supply operation of the AD7228A. The part can also be operated with dual supplies giving enhanced performance for some parameters.
3. Microprocessor Compatibility

The AD7228A has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most highperformance 8-bit microprocessors.

\section*{AD7228A - SPECIFICATIONS}

DJAL SUPPLY \(\begin{aligned} & \left(\begin{array}{l}V_{D D}=10.8 V \\ R_{L}=2 k \Omega, C_{L}=16.5 V\end{array} V_{S S}=-5 V \pm 10 \% \text {; } G N D=O V ; V_{R E F}=+2 V \text { to }+10 V^{1} ;\right.\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
AB \\
Version \({ }^{2}\)
\end{tabular} & \begin{tabular}{l}
AC \\
Version
\end{tabular} & \begin{tabular}{l}
AT \\
Version
\end{tabular} & \begin{tabular}{l}
AU \\
Version
\end{tabular} & Units & Conditions/Comments \\
\hline STATIC PERFORMANCE & & & & & & \\
\hline Resolution & 8 & 8 & 8 & 8 & Bits & \\
\hline Total Unadjusted Error \({ }^{3}\) & \(\pm 2\) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & LSB max & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline Full-Scale Error \({ }^{4}\) & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & Typical tempco is \(5 \mathrm{ppm} / /^{\circ} \mathrm{C}\) with \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline Zero Code Error & & & & & & \\
\hline @ \(25^{\circ} \mathrm{C}\) & \(\pm 25\) & \(\pm 15\) & \(\pm 25\) & \(\pm 15\) & mV max & Typical tempco is \(30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 30\) & \(\pm 20\) & \(\pm 30\) & \(\pm 20\) & \(m V\) max & \\
\hline Minimum Load Resistance & 2 & 2 & 2 & 2 & \(k \Omega\) min & \(\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}\) \\
\hline REFERENCE INPUT & & & & & & \\
\hline Voltage Range \({ }^{1}\) & 2 to 10 & 2 to 10 & 2 to 10 & 2 to 10 & \(\mathrm{V}_{\text {min }}\) to \(\mathrm{V}_{\text {max }}\) & \\
\hline Input Resistance & 2 & & & & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance \({ }^{5}\) & 500 & 500 & 500 & 500 & pF max & Occurs when each DAC is loaded with all 1 s . \\
\hline AC Feedthrough & -70 & -70 & -70 & -70 & dB typ & \(\mathrm{V}_{\text {REF }}=8 \mathrm{~V}\) p-p Sine Wave @ 10kHz/ \\
\hline DIGITAL INPUTS & & & & & & \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & 2.4 & 2.4 & \(V\) min & \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) max & \\
\hline Input Leakage Current & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }}\) \\
\hline Input Capacitances & 8 & 8 & 8 & & pF max & \(\mathrm{V}_{\text {IN }}\) ( \(\mathrm{V}_{\text {or }} \mathrm{V}_{\text {DD }}\) \\
\hline Input Coding & Binary & Binary & Binary & Binary & & \\
\hline DYNAMIC PERFORMANCE \({ }^{5}\) & & & & & & \\
\hline Voltage Output Slew Rate & 2 & 2 & 2 & 2 & \(\mathrm{V} / \mu \mathrm{s}\) min & \\
\hline Voltage Output Settling Time & & & & & & \\
\hline Positive Full-Scale Change & 5 & 5 & 5 & 5 & \(\mu s\) max & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Negative Full-Scale Change & 5 & 5 & 5 & 5 & \(\mu \mathrm{S}\) max & \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
\hline Digital Feedthrough & 50 & 50 & 50 & 50 & nV secs typ & Code transition all 0 s to all \(1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=0 \mathrm{~V} ; \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}\) \\
\hline Digital Crosstalk \({ }^{6}\) & 50 & 50 & 50 & 50 & nVsecs typ & Code transition all 0 s to all \(1 \mathrm{~s} . \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \overline{\mathrm{WR}}=0 \mathrm{~V}\) \\
\hline POWER SUPPLIES & & & & & & \\
\hline \(V_{\text {DD }}\) Range & 10.8/16.5 & 10.8/16.5 & 10.8/16.5 & 10.8/16.5 & \(\mathrm{V}_{\text {min }} / \mathrm{V}_{\text {max }}\) & For Specified Performance \\
\hline \(V_{\text {ss }}\) Range & \(-4.5 /-5.5\) & \(-4.5 /-5.5\) & \(-4.5 /-5.5\) & -4.5/-5.5 & \(\mathrm{V}_{\text {min }} / \mathrm{V}_{\text {max }}\) & For Specified Performance \\
\hline \(\mathrm{I}_{\mathrm{DD}}\) & & & & & & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \(@ 25^{\circ} \mathrm{C}\) & 16 & 16 & 16 & 16 & mA max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 20 & 20 & 22 & 22 & mA max & \\
\hline \[
\mathbf{I}_{\mathbf{S s}}
\] & & & & & & Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline \(\bigcirc 25^{\circ} \mathrm{C}\) & 14 & 14 & 14 & 14 & mA max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 18 & 18 & 20 & 20 & mA max & \\
\hline
\end{tabular}

SINGLE SUPPLY \(7{ }^{\left(V_{D D}=+15 V\right.} \pm 10 \%, V_{S S}=G N D=O V ; V_{R E}=+10 V ; R_{L}=2 k \Omega, C_{L}=100 \mathrm{pF}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution \\
Total Unadjusted Error \({ }^{3}\) \\
Differential Nonlinearity \\
Minimum Load Resistance
\end{tabular} & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 1 \\
& \pm 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 2 \\
& \pm 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \pm 1 \\
& \pm 1 \\
& 2
\end{aligned}
\] & Bits LSB max LSB max \(k \Omega\) min & Guaranteed Monotonic
\[
\mathrm{V}_{\mathrm{OUT}}=+10 \mathrm{~V}
\] \\
\hline REFERENCEINPUT Input Resistance Input Capacitance \({ }^{5}\) & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 500
\end{aligned}
\] & \(\mathrm{k} \Omega\) min pF max & Occurs when each DAC is loaded with all 1 s . \\
\hline DIGITALINPUTS & \multicolumn{6}{|c|}{As per Dual Supply Specifications} \\
\hline \begin{tabular}{l}
DYNAMICPERFORMANCE \({ }^{5}\) \\
Voltage Output Slew Rate \\
Voltage Output Settling Time \\
Positive Full-Scale Change \\
Negative Full-Scale Change \\
Digital Feedthrough \\
Digital Crosstalk \({ }^{6}\)
\end{tabular} & \[
\begin{aligned}
& 5 \\
& 7 \\
& 50 \\
& 50 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 5 \\
& 7 \\
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& \\
& 5 \\
& 7 \\
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 5 \\
& 7 \\
& 50 \\
& 50
\end{aligned}
\] & \begin{tabular}{l}
V/us min \\
\(\mu\) s max \\
\(\mu \mathrm{s}\) max \\
nV secs typ \\
nVsecs typ
\end{tabular} & \begin{tabular}{l}
Settling Time to \(\pm 1 / 2 \mathrm{LSB}\) \\
Settling Time to \(\pm 1 / 2\) LSB \\
Code transition all 0s to all \(1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=0 \mathrm{~V} ; \overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}\) \\
Code transition all 0s to all 1s. \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \overline{\mathrm{WR}}=0 \mathrm{~V}\).
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
\(V_{\text {DD }}\) Range IDD \\
\(@ 25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
\end{tabular} & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 13.5 / 16.5 \\
& 16 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\min } / \mathrm{V}_{\max } \\
& \mathrm{mA} \max \\
& \mathrm{~mA} \text { max }
\end{aligned}
\] & For Specified Performance Outputs Unloaded; \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} V_{\text {OUT }}\) must be less than \(\mathrm{V}_{\text {DD }}\) by 3.5 V to ensure correct operation.
\({ }^{2}\) Temperature ranges are as follows:
\(\mathrm{AB}, \mathrm{C}\) Versions; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
AT, U Versions; \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Total Unadjusted Error includes zero code error, relative accuracy and full-scale error.
\({ }^{4}\) Calculated after zero code error has been adjusted out.
\({ }^{5}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{6}\) The glitch impulse transferred to the output of one converter (not addressed)
due to a change in the digital input code to another addressed converter.
\({ }^{7}\) Single +5 V operation is also possible with degraded performance (see Figure 14). Specifications subject to change without notice.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & AD7228AB & AD7228AC & AD7228AT & AD7228AU & Units & Conditions/Comments \\
\hline \multicolumn{6}{|l|}{STATIC PERFORMANCE} & \multirow{8}{*}{Guaranteed Monotonic} \\
\hline Resolution & 8 & 8 & 8 & 8 & Bits & \\
\hline Relative Accuracy & \(\pm 2\) & \(\pm 2\) & \(\pm 2\) & \(\pm 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & \\
\hline Full-Scale Error & \(\pm 4\) & \(\pm 2\) & \(\pm 4\) & \(\pm 2\) & LSB max & \\
\hline Zero Code Error & & & & & & \\
\hline @ \(25^{\circ} \mathrm{C}\) & \(\pm 30\) & \(\pm 20\) & \(\pm 30\) & \(\pm 20\) & \(\mathrm{mV}^{\text {max }}\) & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 40\) & \(\pm 30\) & \(\pm 40\) & \(\pm 30\) & \(\mathbf{m V}\) max & \\
\hline REFERENCEINPUT & & & & & & \\
\hline Reference Input Range & 1.2 & 1.2 & 1.2 & 1.2 & \(V_{\text {min }}\) & \\
\hline & 1.3 & 1.3 & 1.3 & 1.3 & \(V_{\text {max }}\) & \\
\hline Reference Input Resistance & 2 & 2 & 2 & 2 & \(\mathrm{k} \Omega\) min & \\
\hline Reference Input Capacitance & 500 & 500 & 500 & 500 & pF max & \\
\hline POWER REQUIREMENTS & & & & & & \\
\hline Positive Supply Range & 4.75/5.25 & 4.75/5.25 & 4.75/5.25 & 4.75/5.25 & \(V_{\text {min }} / V_{\text {max }}\) & For Specified Performance \\
\hline Positive Supply Current & & & & & & \\
\hline @ \(25^{\circ} \mathrm{C}\) & 16 & 16 & 16 & 16 & \(\mu \mathrm{A}\) max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 20 & 20 & 22 & 22 & \(\mu \mathrm{A}\) max & \\
\hline Negative Supply Current & & & & & & \\
\hline \[
@ 25^{\circ} \mathrm{C}
\] & 14 & 14 & 14 & 14 & \(\mu \mathrm{A}\) max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 18 & 18 & 20 & 20 & \(\mu \mathrm{A}\) max & \\
\hline
\end{tabular}

All other specifications as per Dual Supply Specifications except for negative full-scale settling-time when \(\mathbf{V}_{\mathbf{s s}}=\mathbf{0 V}\).
Specifications subject to change without notice.

\section*{SWITCHING CHARACTERISTICS \({ }^{1,2}{ }^{2}\) (See Figures 1,\(2 ; \mathrm{v}_{\text {DO }}=+5 \mathrm{~V} \pm 5 \%\) or +10.8 V to \(+16.5 \mathrm{~V} ; \mathrm{v}_{S S}=0 \mathrm{~V}\) or \(-5 \mathrm{~V} \pm 10 \%\) )}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameters & Limit at \(25^{\circ} \mathrm{C}\) All Grades & Limit at \(T_{\text {min }}, T_{\text {max }}\) (K, L, B, C Grades) & Limit at \(T_{\text {mina }}, T_{\text {max }}\) (T, UGrades) & Units & Conditions/Comments \\
\hline \(t_{1}\) & 0 & 0 & 0 & ns min & Address to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & \(n s\) min & Address to \(\overline{W R}\) Hold Time \\
\hline \(t_{3}\) & 70 & 90 & 100 & ns min & Data Valid to \(\bar{W} R\) Setup Time \\
\hline 4 & 10 & 10 & 10 & ns \(\min\) & Data Valid to \(\bar{W} R\) Hold Time \\
\hline \(t_{s}\) & 95 & 120 & 150 & ns min & Write Pulse Width \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance. All input rise and fall times measured from \(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathbf{F}}=5 \mathrm{~ns}\).
\({ }^{2}\) Timing measurement reference level is \(\frac{\mathrm{V}_{\mathrm{INH}}+\mathrm{V}_{\mathrm{INL}}}{2}\)

\section*{INTERFACE LOGIC INFORMATION}

Address lines A0, A1 and A2 select which DAC accepts data from the input port. Table I shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the \(\overline{W R}\) signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of \(\overline{W R}\). While \(\overline{W R}\) is high, the analog outputs remain at the value corresponding to the data held in their respective latches.
\begin{tabular}{llll|l}
\multicolumn{4}{c|}{ AD7228A Control Inputs } & \multicolumn{1}{l}{ AD7228A } \\
WR & A2 & A1 & A0 & Operation \\
\hline H & X & X & X & \begin{tabular}{l} 
No Operation \\
Device Not Selected \\
L
\end{tabular} \\
L & L & L & DAC 1 Transparent \\
F & L & L & L & DAC 1 Latched \\
L & L & L & H & DAC 2 Transparent \\
L & L & H & L & DAC 3 Transparent \\
L & L & H & H & DAC 4 Transparent \\
L & H & L & L & DAC 5 Transparent \\
L & H & L & H & DAC 6 Transparent \\
L & H & H & L & DAC 7 Transparent \\
L & H & H & H & DAC 8 Transparent \\
\hline H= High State & L=Low State & X= Don't Care
\end{tabular}

Table I. AD7228A Truth Table


Figure 1. Input Control Logic


NOTE:
NHE SELECTED INPUT LATCHIS TRANSPARENT WHILE WRIS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS

Figure 2. Write Cycle Timing Diagram

\section*{ABSOLUTE MAXIMUM RATINGS*}


Storage Temperature . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)

\section*{NOTE}
\({ }^{1}\) Outputs may be shorted to any voltage in the range \(\mathrm{V}_{\text {Ss }}\) to \(\mathrm{V}_{\mathrm{DD}}\) provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to GND or \(\mathrm{V}_{\text {ss }}\) is 50 mA .
> *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION:}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{PIN CONFIGURATIONS}

DIP AND SOIC


\section*{PLCC}


ORDERING GUIDE
\begin{tabular}{|c|c|c|c|}
\hline Model \({ }^{1}\) & Temperature Range & Total Unadjusted Error (LSB) & Package Option \({ }^{2}\) \\
\hline AD7228ABN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) max & \(\mathrm{N}-24\) \\
\hline AD7228ACN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) max & \(\mathrm{N}-24\) \\
\hline AD7228ABP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) max & P-28A \\
\hline AD7228ACP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) max & P-28A \\
\hline AD7228ABR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) max & R-24 \\
\hline AD7228ACR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) max & R-24 \\
\hline AD7228ABQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) max & Q-24 \\
\hline AD7228ACQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) max & Q-24 \\
\hline AD7228ATQ \({ }^{3}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2\) max & Q-24 \\
\hline AD7228AUQ \({ }^{3}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) max & Q-24 \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet and availability.
\({ }^{2} \mathrm{~N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier (PLCC);
\(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) Small Outline IC (SOIC). For outline information see Package Information section.
\({ }^{3}\) These grades will be available to \(/ 883 \mathrm{~B}\) processing only.

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7228A contains eight identical, 8 -bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7228A allows a reference voltage range from +2 V to +10 V . Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 3. Note that \(\mathrm{V}_{\text {REF }}\) (Pin 11) and GND (Pin 12) are common to all eight DACs.


Figure 3. D/A Simplified Circuit Diagram
The input impedance at the \(\mathrm{V}_{\mathrm{REF}}\) pin of the AD7228A is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from \(2 \mathrm{k} \Omega\) to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101 . Therefore, it is important that the external reference source presents a low output impedance to the \(\mathrm{V}_{\text {REF }}\) terminal of the AD7228A under changing load conditions. Due to transient currents at the reference input during digital code changes a \(0.1 \mu \mathrm{~F}\) (or greater) decoupling capacitor is recommended on the \(\mathrm{V}_{\text {REF }}\) input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120 pF to 350 pF .
Each \(V_{\text {out }}\) pin can be considered as a digitally programmable voltage source with an output voltage:
\[
\mathrm{V}_{\text {OUTN }}=\mathrm{D}_{\mathrm{N}} \cdot \mathrm{~V}_{\mathrm{REF}}
\]
where \(\mathrm{D}_{\mathrm{N}}\) is a fractional representation of the digital input code and can vary from 0 to 255/256.
The output impedance is that of the output buffer amplifier as described in the following section.

\section*{OP AMP SECTION}

Each voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is tested with a \(2 \mathrm{k} \Omega\) and 100 pF load but will typically drive a \(2 \mathrm{k} \Omega\) and 500 pF load.
The AD7228A can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positivegoing settling time. However, the negative-going settling time to voltages near 0 V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0 V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0 V . As a result, the sink capability of the amplifier is reduced as the output voltage nears 0 V in single supply. In dual supply operation, the full sink capability of \(400 \mu \mathrm{~A}\) at \(25^{\circ} \mathrm{C}\) is maintained over the entire output voltage range. The single supply output sink capability is shown in Figure 4. The negative \(\mathrm{V}_{\text {SS }}\) also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.


Figure 4. Single Supply Sink Current
The output broadband noise from the amplifier is \(300 \mu \mathrm{~V}\) peak-topeak. Figure 5 shows a plot of noise spectral density versus frequency.


Figure 5. Noise Spectral Density vs. Frequency

\section*{DIGITAL INPUTS}

The AD7228A digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by on-chip distributed diodes.

\section*{SUPPLY CURRENT}

The AD7228A has a maximum \(I_{D D}\) specification of 22 mA and a maximum \(\mathrm{I}_{S S}\) of 20 mA over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range. This maximum current specification is actually determined by the current at \(-55^{\circ} \mathrm{C}\). Figure 6 shows a typical plot of power supply current versus temperature.


Figure 6. Power Supply Current vs. Temperature

\section*{APPLYING THE AD7228A}

\section*{UNIPOLAR OUTPUT OPERATION}

This is the basic mode of operation for each channel of the AD7228A, with the output voltage having the same positive polarity as \(\mathrm{V}_{\text {REF }}\). Connections for unipolar output operation are shown in Figure 7. The AD7228A can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.


Figure 7. Unipolar Output Circuit

\section*{AD7228A—Applications}


Table II. Unipolar Code Table

\section*{BIPOLAR OUTPUT OPERATION}

Each of the DACs on the AD7228A can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC 1 of the AD7228A. In this case
\[
\mathrm{V}_{\mathrm{OUT}}=\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \cdot\left(\mathrm{D}_{1} \cdot \mathrm{~V}_{\mathrm{REF}}\right)-\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \cdot\left(\mathrm{V}_{\mathrm{REF}}\right)
\]
\[
\begin{aligned}
& \text { With R1 }=\mathbf{R 2} \\
& V_{\text {OUT }}=\left(2 D_{1}-1\right) \cdot\left(V_{\text {REF }}\right)
\end{aligned}
\]
where \(D_{1}\) is a fractional representation of the digital word in latch 1 of the AD7228A. \(\left(0 \leqslant D_{1} \leqslant 255 / 256\right)\)
Mismatch between R1 and R2 causes gain and offset errors, and therefore, these resistors must match and track over temperature.


Figure 8. Bipolar Output Circuit
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& \text { DAC Latch Contents } \\
& \text { MSB LSB }
\end{aligned}
\] & Analog Output \\
\hline 11111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline 10000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)\) \\
\hline 10000000 & 0V \\
\hline 01111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)\) \\
\hline 00000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline 00000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{128}{128}\right)=-\mathrm{V}_{\text {REF }}\) \\
\hline
\end{tabular}

Table III. Bipolar Code Table

Once again, the AD7228A can be operated from single supply or from dual supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 8 with \(\mathbf{R} \mathbf{1}=\mathbf{R} \mathbf{2}\).

\section*{AC REFERENCE SIGNAL}

In some applications it may be desirable to have an ac signal applied as the reference input to the AD7228A. The AD7228A has multiplying capability within the upper ( +10 V ) and lower \((+2 \mathrm{~V})\) limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD7228A. For input frequencies up to 50 kHz , the output distortion typically remains less than \(0.1 \%\). The typical 3 dB bandwidth for small signal inputs is 800 kHz .


Figure 9. Applying a AC Signal to the AD7228A

\section*{TIMING DESKEW}

A common problem in ATE applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.
The circuit of Figure 10b shows how two DACs of the AD7228A can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Thus the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228A. In a typical application, the code is loaded to the DACs for correct timing relationships during the calibration cycle of the instrument.


Figure 10a. Time Skewing Due to Slowing of Edges


Figure 10b. AD7228A Timing Deskew Circuit

\section*{COARSE/FINE ADJUST}

The DACs on the AD7228A can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.
DACl is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC2 has a resolution of \(150 \mu \mathrm{~V}\) in a 10 V output range. Since each DAC on the AD7228A is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a set-point controller (see "Circuit Applications of the AD7226 Quad CMOS DAC" available from Analog Devices, Publication Number E873-15-11/84).


Figure 11. Coarse/Fine Adjust Circuit

\section*{SELF-PROGRAMMABLE REFERENCE}

The circuit of Figure 12 shows how one DAC of the AD7228A, in this case DAC1, may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{V}_{\text {IN }}\) is expressed by
\[
V_{R E F}=\frac{(1+G)}{\left(1+G \cdot D_{1}\right)} \cdot V_{I N} \quad \text { where } G=R 2 / R 1
\]


Figure 12. Self-Programmable Reference

Figure 13 shows typical plots of \(\mathrm{V}_{\text {REF }}\) versus digital code, \(\mathrm{D}_{1}\), for three different values of \(G\). With \(V_{I N}=2.5 V\) and \(G=3\) the voltage at the output varies between 2.5 V and 10 V giving an effective 10 -bit dynamic range to the other seven converters. For correct operation of the circuit, \(\mathrm{V}_{\text {SS }}\) should be -5 V and R1 greater than \(6.8 \mathrm{k} \Omega\).


Figure 13. Variation of \(V_{\text {REF }}\) with Feedback Configuration

\section*{5V SINGLE SUPPLY OPERATION}

The AD7228A can be operated from a single +5 V power supply resulting in only slightly degraded accuracy performance from the part. Figure 14 shows a typical plot of relative accuracy for the part with \(5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\) and a reference voltage of +1.23 V . One important parameter which retains its specified performance is differential nonlinearity which remains within \(\pm 1\) LSB ensuring that the DACs on the AD7228A remain monotonic over the output voltage range.
The output transfer function sits on top of the amplifier offset voltage. Since the reference voltage is reduced, the offset voltage amounts to a few LSBs. For parts with a true negative offset (when \(\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}\) ), the transfer function does not move off the bottom rail for the first few LSBs of code. After this the transfer function will continue as normal. The relative accuracy plot of Figure 14 is for a part with a true positive offset.
The required overhead voltage of 3.5 V must be maintained between \(V_{D D}\) and the reference voltage which limits the reference voltage range. However, operating the part from a single +5 V supply gives a considerable reduction in power dissipation (to typically 50 mW ). The digital input threshold levels and digital input currents are not affected by operating the part from the single +5 V supply.


Figure 14. Relative Accuracy at \(+5 V V_{D D}\)

\section*{AD7228A}

\section*{MICROPROCESSOR INTERFACING}

1. FOR 8085A DATA BUS NEEDS TO BE DEMULTIPLEXED

Figure 15. AD7228A to 8085A/Z80 Interface


Figure 16. AD7228A to 6809/6502 Interface


Figure 17. AD7228A to 68008 Interface


Figure 18. AD7228A to MCS-51 Interface

\section*{FEATURES}

12-Bit CMOS DAC with
On-Chip Voltage Reference
Output Amplifier
-5 V to +5 V Output Range
Serial Interface
300 kHz DAC Update Rate
Small Size: 8-Pin Mini-DIP
Nonlinearity : \(\pm \mathbf{1 / 2}\) LSB \(T_{\text {min }}\) to \(T_{\text {max }}\)
Low Power Dissipation: 100 mW typical

\section*{APPLICATIONS}

Process Control
Industrial Automation
Digital Signal Processing Systems
Input/Output Ports

\section*{GENERAL DESCRIPTION}

The AD7233 is a complete 12 -bit, voltage-output, digital-toanalog converter with output amplifier and Zener voltage reference all in an 8-pin package. No external trims are required to achieve full specified performance. The data format is 2 s complement, and the output range is -5 V to +5 V .
The AD7233 features a fast, versatile serial interface which allows easy connection to both microcomputers and 16-bit digital signal processors with serial ports. When the SYNC input is taken low, data on the SDIN pin is clocked into the input shift register on each falling edge of SCLK. On completion of the 16-bit data transfer, bringing \(\overline{\text { LDAC }}\) low updates the DAC latch with the lower 12 bits of data and updates the output. Alternatively, \(\overline{\text { LDAC }}\) can be tied permanently low, and in this case the DAC register is automatically updated with the contents of the shift register when all sixteen data bits have been clocked in. The serial data may be applied at rates up to 5 MHz allowing a DAC update rate of 300 kHz .
For applications which require greater flexibility and unipolar output ranges with single supply operation, please refer to the AD7243 data sheet.

The AD7233 is fabricated on Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ), an advanced, mixed-technology process. It is packaged in an 8-pin DIP package.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Complete 12-Bit DACPORT \({ }^{\mathrm{TM}}\)

The AD7233 is a complete, voltage output, 12-bit DAC on a single chip. This single-chip design is inherently more reliable than multichip designs.
2. Simple 3-Wire Interface to Most Microcontrollers and DSP Processors.
3. DAC Update Rate- 300 kHz .
4. Space Saving 8-Pin Package.

\footnotetext{
DACPORT is a trademark of Analog Devices, Inc.
}
\(A D 7233-S P E G \left\lvert\, F A T \cap N S^{1} \begin{aligned} & \left(V_{D D}=+12 \mathrm{~V} \text { to }+15 \mathrm{~V}^{2} \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V} \text { to }-15 \mathrm{~V},{ }^{2} \mathrm{GND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \mathrm{\Omega} \text {, }\right. \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { to GND. All specifications } \mathrm{T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }} \text { unless otherwise noted.) }\end{aligned}\right.\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & A & B & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution \\
Relative Accuracy \({ }^{3}\) \\
Differential Nonlinearity \({ }^{3}\) \\
Bipolar Zero Error \({ }^{3}\) \\
Full-Scale Error \({ }^{3}\) \\
Full-Scale Temperature Coefficient
\end{tabular} & \[
\begin{aligned}
& 12 \\
& \pm 1 \\
& \pm 0.9 \\
& \pm 6 \\
& \pm 8 \\
& \pm 30
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 0.9 \\
& \pm 6 \\
& \pm 8 \\
& \pm 30
\end{aligned}
\] & \[
\begin{aligned}
& \text { Bits } \\
& \text { LSB max } \\
& \text { LSB max } \\
& \text { LSB max } \\
& \text { LSB max } \\
& \text { ppm of FSR } /{ }^{\circ} \mathrm{C} \text { typ }
\end{aligned}
\] & \begin{tabular}{l}
Guaranteed Monotonic \\
DAC Latch Contents 000000000000
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current \(\mathrm{I}_{\text {IN }}\) Input Capacitance \({ }^{4}\)
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline ANALOG OUTPUTS Output Voltage Range DC Output Impedance & \[
\begin{aligned}
& \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \Omega \text { typ }
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
AC CHARACTERISTICS \({ }^{4}\) \\
Voltage Output Settling Time Positive Full-Scale Change Negative Full-Scale Change Digital-to-Analog Glitch Impulse \({ }^{3}\) Digital Feedthrough \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 10 \\
& 30 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 30 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
us max \\
\(\mu \mathrm{s}\) max \\
nV secs typ \\
nV secs typ
\end{tabular} & \begin{tabular}{l}
Settling Time to Within \(\pm 1 / 2\) LSB of Final Value \\
Typically \(3 \mu \mathrm{~s}\); DAC Latch 100. . . 000 to 011. . . 111 \\
Typically \(5 \mu \mathrm{~s}\); DAC Latch 011 . . . 111 to 100 . . 000 \\
DAC Latch Contents Toggled Between All 0s and all 1s
\[
\overline{\text { LDAC }}=\mathrm{High}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(V_{D D}\) Range \\
\(\mathrm{V}_{\text {SS }}\) Range \\
\(\mathrm{I}_{\mathrm{DD}}\) \\
\(I_{\text {ss }}\)
\end{tabular} & \[
\begin{aligned}
& +10.8 /+16.5 \\
& -10.8 /-16.5 \\
& 10 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& +11.4 /+15.75 \\
& -11.4 /-15.75 \\
& 10 \\
& 4
\end{aligned}
\] & \(\mathrm{V} \min / V \max\) \(\mathrm{V} \min / V \max\) mA max mA max & For Specified Performance Unless Otherwise Stated For Specified Performance Unless Otherwise Stated Output Unloaded; Typically 7 mA Output Unloaded; Typically 2 mA \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature Ranges are as follows: A, B Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2}\) Power Supply Tolerance: A Version: \(\pm 10 \%\); B Version: \(\pm 5 \%\).
\({ }^{3}\) See Terminology.
\({ }^{4}\) Sample tested @ \(25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7233AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\mathrm{N}-8\) \\
AD7233BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\mathrm{N}-8\) \\
\hline
\end{tabular}

\footnotetext{
* \(\mathrm{N}=\) Plastic DIP. For outline information see Package Information section.
}

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
Limit at \(25^{\circ} \mathrm{C}\) \\
(All Versions)
\end{tabular} & Limit at \(\mathbf{T}_{\text {min }}, \mathbf{T}_{\text {max }}\) (All Versions) & Units & Conditions/Comments \\
\hline \(\mathrm{t}_{1}{ }^{3}\) & 200 & 200 & ns min & SCLK Cycle Time \\
\hline \(\mathrm{t}_{2}\) & 50 & 50 & \(n s \min\) & \(\overline{\text { SYNC }}\) to SCLK Falling Edge Setup Time \\
\hline \(\mathrm{t}_{3}\) & 120 & 190 & ns min & SYNC to SCLK Hold Time \\
\hline \(\mathrm{t}_{4}\) & 10 & 10 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{5}\) & 100 & 100 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{6}\) & 0 & 0 & ns min & \(\overline{\text { SYNC }}\) High to \(\overline{\text { LDAC }}\) Low \\
\hline \(\mathrm{t}_{7}\) & 50 & 50 & ns min & LDAC Pulse Width \\
\hline \(\mathrm{t}_{8}\) & 0 & 0 & ns min & \(\overline{\text { LDAC High to SYNC Low }}\) \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V . \({ }^{2}\) See Figure 3.
\({ }^{3}\) SCLK Mark/Space Ratio range is \(40 / 60\) to \(60 / 40\).

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to GND . . . . . . . . . . . . . . . . . . . . -0.3 V to +17 V
\(\mathrm{V}_{\text {ss }}\) to GND . . . . . . . . . . . . . . . . . . . . +0.3 V to -17 V
\(\mathrm{V}_{\text {OUT }}{ }^{1}\) to GND . . . . . . . . . . . . . . . . -6 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Inputs to GND . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Industrial (A, B Versions) . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation to \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . 450 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

\section*{NOTE}
\({ }^{1}\) The output may be shorted to voltages in this range provided the power dissipation of the package is not exceeded. Short circuit current is typically 80 mA .
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY (LINEARITY)}

Relative accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints of the transfer function. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB or less over the operating temperature range ensures monotonicity.

\section*{BIPOLAR ZERO ERROR}

Bipolar zero error is the voltage measured at \(\mathrm{V}_{\text {OUt }}\) when the DAC is loaded with all 0 s . It is due to a combination of offset errors in the DAC, amplifier and mismatch between the internal gain resistors around the amplifier.

\section*{FULL-SCALE ERROR}

Full-scale error is a measure of the output error when the amplifier output is at full scale (full scale is either positive or negative full scale).

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

This is the voltage spike that appears at the output of the DAC when the digital code in the DAC latch changes before the output settles to its final value. The energy in the glitch is specified in nV secs, and is measured for an all codes change (0000 0000 0000 to 11111111 1111).

\section*{DIGITAL FEEDTHROUGH}

This is a measure of the voltage spike that appears on \(\mathrm{V}_{\text {OUT }}\) as a result of feedthrough from the digital inputs on the AD7233. It is measured with \(\overline{\mathrm{LDAC}}\) held high.
\begin{tabular}{l|l|l}
\hline Pin & Mnemonic & Description \\
\hline 1 & V \(_{\text {DD }}\) & Positive Supply (+12 V to \(+15 \mathrm{~V})\). \\
2 & SCLK & Serial Clock, Logic Input. Data is clocked into the input register on each falling SCLK edge. \\
3 & SDIN & \begin{tabular}{l} 
Serial Data In, Logic Input. The 16-bit serial data word is applied to this input. \\
4
\end{tabular} \\
\hline SYNC & \begin{tabular}{l} 
Data Synchronization Pulse, Logic Input. Taking this input low initializes the internal logic in readiness for \\
a new data word.
\end{tabular} \\
5 & \(\overline{\text { LDAC }}\) & \begin{tabular}{l} 
Load DAC, Logic Input. Updates the DAC output. The DAC output is updated on the falling edge of this \\
signal, or alternatively if this line in permanently low, an automatic update mode is selected whereby the
\end{tabular} \\
6 & GND & \begin{tabular}{l} 
DAC is updated on the 16th falling SCLK pulse. \\
Ground pin = 0 V.
\end{tabular} \\
7 & V OuT \(^{8}\) & \begin{tabular}{l} 
Analog Output Voltage. This is the buffered DAC output voltage \((-5 \mathrm{~V}\) to \(+5 \mathrm{~V})\). \\
8
\end{tabular} \\
\hline
\end{tabular}


\section*{CIRCUIT INFORMATION}

\section*{D/A Section}

The AD7233 contains a 12 -bit voltage-mode D/A converter consisting of highly stable thin-film resistors and high speed NMOS single-pole, double-throw switches.

\section*{Op Amp Section}

The output of the voltage-mode \(\mathrm{D} / \mathrm{A}\) converter is buffered by a noninverting CMOS amplifier. The buffer amplifier is capable of developing \(\pm 5 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) load to GND.


Figure 1. Simplified D/A Converter

\section*{DIGITAL INTERFACE}

The AD7233 contains an input serial to parallel shift register and a DAC latch. A simplified diagram of the input loading circuitry is shown in Figure 2. Serial data on the SDIN input is loaded to the input register under control of SYNC and SCLK. When a complete word is held in the shift register it may then be loaded into the DAC latch under control of LDAC. Only the data in the DAC latch determines the analog output on the AD7233.
A low \(\overline{\text { SYNC }}\) input provides the frame synchronization signal which tells the AD7233 that valid serial data on the SDIN input will be available for the next 16 falling edges of SCLK. An internal counter/decoder circuit provides a low gating signal so that only 16 data bits are clocked into the input shift register. After 16 SCLK pulses the internal gating signal goes inactive (high) thus locking out any further clock pulses. Therefore either a continuous clock or a burst clock source may be used to clock in the data.
The \(\overline{\text { SYNC }}\) input should be taken high after the complete 16 -bit word is loaded in.

Although 16 bits of data are clocked into the input register, only the latter 12 bits get transferred into the DAC latch. The first 4 bits in the 16 bit stream are don't cares since their value does not affect the DAC latch data. Therefore the data format is 4 don't cares followed by the 12 -bit data word with the LSB as the last bit in the serial stream.

There are two ways in which the DAC latch and hence the analog output may be updated. The status of the \(\overline{\text { LDAC }}\) input is examined after SYNC is taken low. Depending on its status, one of two update modes is selected.
If \(\overline{\text { LDAC }}=0\) then the automatic update mode is selected. In this mode the DAC latch and analog output are updated automatically when the last bit in the serial data stream is clocked in. The update thus takes place on the sixteenth falling SCLK edge.

If \(\overline{\text { LDAC }}=1\) then the automatic update is disabled and the DAC latch is updated by taking \(\overline{\text { LDAC }}\) low any time after the 16 -bit data transfer is complete. The update now occurs on the falling edge of \(\overline{\text { LDAC. }}\). This facility is useful for simultaneous update in multi-DAC systems. Note that the \(\overline{\mathrm{LDAC}}\) input must be taken back high again before the next data transfer is initiated.


Figure 2. AD7233 Simplified Loading Structure


Figure 3. AD7233 Timing Diagram

\section*{AD7233 - Typical Performance Graphs}


Linearity vs. Power Supply Voltage

*POWER SUPPLY DECOUPLING CAPACITORS ARE 10!IF AND 0.1 IIF.


Noise Spectral Density vs. Frequency

\section*{APPLYING THE AD7233}

\section*{Bipolar ( \(\pm 5\) V) Configuration}

The AD7233 provides an output voltage range from -5 V to +5 V without any external components. This configuration is shown in Figure 4. The data format is 2 s complement. The output code table is shown in Table I. If offset binary coding is required, then this can be done by inverting the MSB in software before the data is loaded to the AD7233.


Figure 4. Circuit Configuration

\section*{Power Supply Decoupling}

To achieve optimum performance when using the AD7233, the \(V_{D D}\) and \(V_{S s}\) lines should each be decoupled to GND using \(0.1 \mu \mathrm{~F}\) capacitors. In very noisy environments it is recommended that \(10 \mu \mathrm{~F}\) capacitors be connected in parallel with the \(0.1 \mu \mathrm{~F}\) capacitors.
\begin{tabular}{|c|c|c|}
\hline Input Data Word MSB & LSB & Analog Output, \(\mathrm{V}_{\text {Out }}\) \\
\hline XXXX 01111111 & 1111 & +5 V \(\cdot(2047 / 2048)\) \\
\hline XXXX 00000000 & 0001 & +5 V \(\cdot(1 / 2048)\) \\
\hline XXXX 00000000 & 0000 & 0 V \\
\hline XXXX 11111111 & 1111 & -5 V \(\cdot(1 / 2048)\) \\
\hline XXXX 10000000 & 0001 & -5 V • (2047/2048) \\
\hline XXXX 10000000 & 0000 & \(-5 \mathrm{~V} \cdot(2048 / 2048)=-5 \mathrm{~V}\) \\
\hline
\end{tabular}
\(\mathrm{X}=\) Don't Care
Note: \(1 \mathrm{LSB}=5 \mathrm{~V} / 2048 \approx 2.4 \mathrm{mV}\)
Table I. AD7233 Bipolar Code Table

\section*{MICROPROCESSOR INTERFACING}

Microprocessor interfacing to the AD7233 is via a serial bus which uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a three-wire interface consisting of a clock signal, a data signal and a synchronization signal. The AD7233 requires a 16 -bit data word with data valid on the falling edge of SCLK. For all of the interfaces, the DAC update may be done automatically when all the data is clocked in or it may done under control of \(\overline{\text { LDAC. }}\)
Figures 5 to 8 show the AD7233 configured for interfacing to a number of popular DSP processors and microcontrollers.

\section*{AD7233-ADSP-2101/ADSP-2102 Interface}

Figure 5 shows a serial interface between the AD7233 and the ADSP-2101/ADSP-2102 DSP processor. The ADSP-2101/ ADSP-2102 contains two serial ports, and either port may be used in the interface. The data transfer is initiated by TFS going low. Data from the ADSP-2101/ADSP-2102 is clocked into the AD7233 on the falling edge of SCLK. When the data transfer is complete TFS is taken high. In the interface shown the DAC is updated using an external timer which generates an LDAC pulse. This could also be done using a control or decoded address line from the processor. Alternatively, the \(\overline{\mathrm{LDAC}}\) input could be hardwired low, and in this case the automatic update mode is selected whereby the DAC update takes place automatically on the 16th falling edge of SCLK.


Figure 5. AD7233 to ADSP-2101/ADSP-2102 Interface

\section*{AD7233-DSP56000 Interface}

A serial interface between the AD7233 and the DSP56000 is shown in Figure 6. The DSP56000 is configured for Normal Mode Asynchronous operation with Gated Clock. It is also set up for a 16 -bit word with SCK and SC2 as outputs and the FSL control bit set to a 0 . SCK is internally generated on the DSP56000 and applied to the AD7233 SCLK input. Data from the DSP56000 is valid on the falling edge of SCK. The SC2 output provides the framing pulse for valid data. This line must be inverted before being applied to the SYNC input of the AD7233.
The \(\overline{\text { LDAC }}\) input of the AD7233 is connected to GND so the update of the DAC latch takes place automatically on the 16th falling edge of SCLK. An external timer could also be used as in the previous interface if an external update is required.


Figure 6. AD7233 to DSP56000 Interface

\section*{AD7233-87C51 Interface}

A serial interface between the AD7233 and the 87C51 microcontroller is shown in Figure 7. TXD of the 87C51 drives SCLK of the AD7233 while RXD drives the serial data line of the part. The \(\overline{\text { SYNC }}\) signal is derived from the port line P3.3.
The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the don't care bits are the first to be transmitted to the AD7233 and the last bit to be sent is the LSB of the word to be loaded to the AD7233. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7233, P3.3 is kept low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7233. When the second serial transfer is complete, the P3.3 line is taken high.

Figure 7 shows the \(\overline{\text { LDAC }}\) input of the AD7233 hardwired low. As a result, the DAC latch and the analog output will be updated on the sixteenth falling edge of TXD after the SYNC signal for the DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the \(\overline{\text { LDAC }}\) input is driven from a timer, can be used.


Figure 7. AD7233 to 87C51 Interface

\section*{AD7233-68HC11 Interface}

Figure 8 shows a serial interface between the AD7233 and the 68 HCl 11 microcontroller. SCK of the \(68 \mathrm{HCl1}\) drives SCLK of the AD7233 while the MOSI output drives the serial data line. The \(\overline{\text { SYNC }}\) signal is derived from a port line (PC7 shown).
For correct operation of this interface, the 68 HCl 1 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC7 is taken low. When the \(68 \mathrm{HCl1}\) is configured like this, data on MOSI is valid on the falling edge of SCK. The \(68 \mathrm{HCl1}\) transmits its serial data in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7233, PC7 is kept low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7233. When the second serial transfer is complete, the PC7 line is taken high. Figure 8 shows the LDAC input of the AD7233 hardwired low. As a result, the DAC latch and the analog output of the DAC will be updated on the sixteenth falling edge of SCK after the respective \(\overline{\text { SYNC }}\) signal has gone low. Alternatively, the scheme used in previous interfaces, whereby the \(\overline{\text { LDAC }}\) input is driven from a timer, can be used.


Figure 8. AD7233 to 68HC11 Interface

FEATURES
Complete Dual 12-Bit DAC Comprising Two 12-Bit CMOS DACs On-Chip Voltage Reference Output Amplifiers Reference Buffer Amplifiers
Parallel Loading Structure: AD7247
(8+4) Loading Structure: AD7237
Single or Dual Supply Operation
Low Power - 165 mW typ in Single Supply

\section*{GENERAL DESCRIPTION}

The AD7237/AD7247 is a complete, dual, 12-bit, voltage output digital-to-analog converter with output amplifiers and Zener voltage reference on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.
Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7247 accepts 12-bit parallel data which is loaded into the respective DAC latch using the \(\overline{\text { WR }}\) input and a separate Chip Select input for each DAC. The AD7237 has a double buffered interface structure and an 8-bit wide data bus with data loaded to the respective input latch in two write operations. An asynchronous \(\overline{\mathrm{LDAC}}\) signal on the AD7237 updates the DAC latches and analog outputs.
A REF OUT/REF IN function is provided which allows either the on-chip 5 V reference or an external reference to be used as a reference voltage for the part. For single supply operation, two output ranges of 0 to +5 V and 0 to +10 V are available, while these two ranges plus an additional \(\pm 5 \mathrm{~V}\) range are available with dual supplies. The output amplifiers are capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load to GND.
The AD7237/AD7247 is fabricated in Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. Both parts are available in a 24 -pin, \(0.3^{\prime \prime}\) wide plastic and hermetic dual-in-line package (DIP) and are also packaged in a 24 lead small outline (SOIC) package.

DACPORT is a trademark of Analog Devices, Inc.

FUNCTIONAL BLOCK DIAGRAMS


\section*{PRODUCT HIGHLIGHTS}
1. The AD7237/AD7247 is a dual 12 -bit DACPORT \({ }^{\text {TM }}\) on a single chip. This single chip design and small package size offer considerable space saving and increased reliability over multichip designs.
2. Between them, the AD7237 and AD7247 offer a versatile interface arrangement to either 8 -bit or 16 -bit data bus structures.

AD7237/AD7247 - SPECIFICATIONS \(\begin{aligned} & \left(V_{D D}=+15 V^{1} \pm 5 \%, V_{S S}=0 \mathrm{~V} \text { or }-15 \mathrm{~V}^{1} \pm 5 \%, \text { AGND }=\right. \\ & \mathrm{DGD}=0 \mathrm{~V}[\mathrm{AD} 7237], \mathrm{GND}=0 \mathrm{~V}[\operatorname{AD} 7247], \operatorname{REF} \operatorname{IN}=+5 \mathrm{~V},\end{aligned}\) \(R_{L}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\). All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & J, A, \(\mathbf{S}^{\mathbf{2}}\) & K, B, T & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution \\
Relative Accuracy \({ }^{3}\) Differential Nonlinearity \({ }^{3}\) Unipolar Offset Error \({ }^{3}\) Bipolar Zero Error \({ }^{3}\) \\
Full-Scale Error \({ }^{3,4}\) Full-Scale Mismatch \({ }^{4}\)
\end{tabular} & \[
\begin{aligned}
& 12 \\
& \pm 1 \\
& \pm 0.9 \\
& \pm 3 \\
& \pm 4 \\
& \\
& \pm 5 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 0.9 \\
& \pm 3 \\
& \pm 4 \\
& \\
& \pm 5 \\
& \pm 1
\end{aligned}
\] & \begin{tabular}{l}
Bits LSB max LSB max LSB max LSB max \\
LSB max LSB typ
\end{tabular} & \begin{tabular}{l}
Guaranteed Monotonic \\
\(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\) or -15 V . DAC Latch Contents All 0 s \\
\(\mathrm{V}_{\mathrm{ss}}=-15 \mathrm{~V}\). DAC Latch Contents \\
100000000000
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \\
REF OUT \\
J, K, A, B Versions \\
S , T Versions \\
Reference Temperature Coefficient \\
Reference Load Change \\
( \(\Delta\) REF OUT vs. \(\Delta \mathrm{I}\) )
\end{tabular} & \[
\begin{aligned}
& 4.97 / 5.03 \\
& 4.95 / 5.05 \\
& \pm 25 \\
& -1
\end{aligned}
\] & \[
\begin{aligned}
& 4.97 / 5.03 \\
& 4.95 / 5.05 \\
& \pm 25 \\
& -1
\end{aligned}
\] & \begin{tabular}{l}
Vmin/Vmax \\
Vmin/Vmax \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typ \\
mV max
\end{tabular} & Reference Load Current Change (0-100 \(\mu \mathrm{A}\) ) \\
\hline REFERENCE INPUT Reference Input Range Input Current \({ }^{5}\) & \[
\begin{aligned}
& 4.95 / 5.05 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& 4.95 / 5.05 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \min / \mathrm{V} \max \\
& \mu \mathrm{~A} \max
\end{aligned}
\] & \(5 \mathrm{~V} \pm 1 \%\) \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current \(\mathrm{I}_{\text {IN }}\) (Data Inputs) \(\mathrm{I}_{\mathrm{INH}}\) (Control Inputs) \({ }^{6}\) \(\mathrm{I}_{\text {INL }}\) (Control Inputs) \({ }^{6}\) Input Capacitance \({ }^{5}\)
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \\
& \pm 10 \\
& \pm 10 \\
& -150 \\
& 16
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \\
& \pm 10 \\
& \pm 10 \\
& -150 \\
& 16
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) max pF max
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\
& \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}
\end{aligned}
\] \\
\hline ANALOG OUTPUTS Output Range Resistors Output Voltage Ranges Output Voltage Ranges DC Output Impedance & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10 \\
& \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \\
& \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{k} \Omega \min / \mathrm{k} \Omega \max \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \Omega \text { typ }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V} . \text { Pin Strappable } \\
& \mathrm{V}_{\mathrm{ss}}=-15 \mathrm{~V} . \text { Pin Strappable }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
AC CHARACTERISTICS \({ }^{5}\) \\
Voltage Output Settling Time Full-Scale Change J, K, A, B Versions S , T Versions \\
Digital-to-Analog Glitch Impulse \({ }^{3}\) Digital Feedthrough \({ }^{3}\) Digital Crosstalk \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 12 \\
& 30 \\
& 10 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 12 \\
& 30 \\
& 10 \\
& 30
\end{aligned}
\] & us max \(\mu \mathrm{s}\) max nV secs typ nV secs typ nV secs typ & Settling Time to Within \(\pm 1 / 2\) LSB of Final Value
\[
\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=-15 \mathrm{~V}
\] \\
\hline ```
POWER REQUIREMENTS
    VDD
    Vs
    I
    Iss (Dual Supplies)
``` & \[
\begin{aligned}
& +15 \\
& -15 \\
& 15 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& +15 \\
& -15 \\
& 15 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
V nom \\
\(\checkmark\) nom mA max mA max
\end{tabular} & \(\pm 5 \%\) for Specified Performance Unless Otherwise Stated \(\pm 5 \%\) for Specified Performance Unless Otherwise Stated Output Unloaded.Typically 11 mA Output Unloaded. Typically 3 mA \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Parts are functional at \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 10 \%\) and \(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\) or \(-12 \mathrm{~V} \pm 10 \%\). See typical performance graphs.
\({ }^{2}\) Temperature ranges are as follows: \(\mathrm{J}, \mathrm{K}\) Versions, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C} ; \mathrm{A}, \mathrm{B}\) Versions, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C} ; \mathrm{S}, \mathrm{T}\) Versions, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{3}\) See Terminology.
\({ }^{4}\) Measured with respect to REF IN and includes unipolar/bipolar offset error.
\({ }^{5}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{6}\) Control inputs are A0, A1, \(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}\) and \(\overline{\mathrm{LDAC}}\) for the AD7237 and \(\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}\) and \(\overline{\mathrm{WR}}\) for the AD7247.
Specifications subject to change without notice.

\begin{tabular}{l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \(\mathbf{T}_{\min }, \mathbf{T}_{\text {max }}\) \\
(J, K, A, B Versions)
\end{tabular} & \begin{tabular}{l} 
Limit at \(\mathbf{T}_{\min }, \mathbf{T}_{\text {max }}\) \\
(S, \(\mathbf{T}\) Versions)
\end{tabular} & Units
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\)
and timed from a voltage level of 1.6 V .
\({ }^{2}\) See Figures 5 and 7.
\({ }^{3}\) If \(0 \mathrm{~ns}<\mathrm{t}_{2}<10 \mathrm{~ns}\), add \(\mathrm{t}_{2}\) to \(\mathrm{t}_{5}\). If \(\mathrm{t}_{2} \geq 10 \mathrm{~ns}\), add 10 ns to \(\mathrm{t}_{5}\).
\({ }^{4}\) AD7237 only.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to GND (AD7247) . . . . . . . . . . . . . -0.3 V to +17 V
\(\mathrm{V}_{\mathrm{DD}}\) to AGND, DGND (AD7237) . . . . . . -0.3 V to +17 V
\(\mathrm{V}_{\mathrm{DD}}\) to \(\mathrm{V}_{\text {SS }} \ldots \ldots . . . . . . . . . . . . . . . .-0.3 \mathrm{~V}\) to +34 V
AGND to DGND (AD7237) . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {OUTA }}{ }^{1}, \mathrm{~V}_{\text {OUTB }}{ }^{1}\) to AGND (GND)
. . . . . . . . . . . . . . . . . . . \(\mathrm{V}_{\mathrm{Ss}}-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
REF OUT to AGND (GND) . . . . . . . . . . . . 0 V to \(\mathrm{V}_{\mathrm{DD}}\)
REF IN to AGND (GND) . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Inputs to DGND (GND) . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Commercial (J, K Versions) . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Industrial (A, B Versions) . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T Versions) . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C} . . . . . .1000 \mathrm{~mW}\)
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

\section*{NOTE}
\({ }^{1}\) Short-circuit current is typically 80 mA . The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model \(^{\mathbf{1}}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy \\
(LSB)
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7237JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{~N}-24\) \\
AD7237KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{~N}-24\) \\
AD7237JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{R}-24\) \\
AD7237KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{R}-24\) \\
AD7237AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{Q}-24\) \\
AD7237BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{Q}-24\) \\
AD7237SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{Q}-24\) \\
AD7237TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{Q}-24\) \\
AD7247JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{~N}-24\) \\
AD7247KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{~N}-24\) \\
AD7247JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{R}-24\) \\
AD7247KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{R}-24\) \\
AD7247AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{Q}-24\) \\
AD7247BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \max\) & \(\mathrm{Q}-24\) \\
AD7247SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \max\) & \(\mathrm{Q}-24\) \\
AD7247TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) max & \(\mathrm{Q}-24\) \\
\hline
\end{tabular}
\({ }^{1}\) To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet and availability.
\({ }^{2} \mathrm{~N}=\) Plastic DIP; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) Small Outline (SOIC). For outline information see Package Information section.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{AD7237 PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & REF INA & Voltage Reference Input for DAC A. The reference voltage for DAC A is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7237 is 5 V . \\
\hline 2 & REF OUT & Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part with internal reference, REF OUT should be connected to REF INA, REF INB. \\
\hline 3 & REF INB & Voltage Reference Input for DAC B. The reference voltage for DAC B is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7237 is 5 V . \\
\hline 4 & \(\mathrm{R}_{\text {OFSB }}\) & Output Offset Resistor for DAC B. This input configures the output ranges for DAC B. It is connected to \(\mathrm{V}_{\text {OUtB }}\) for the +5 V range, to AGND for the +10 V range and to REF INB for the \(\pm 5 \mathrm{~V}\) range. \\
\hline 5 & \(\mathrm{V}_{\text {OUTB }}\) & Analog Output Voltage from DAC B. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to \(+5 \mathrm{~V}, 0\) to +10 V and \(\pm 5 \mathrm{~V}\). The amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) resistor to GND. \\
\hline 6 & AGND & Analog Ground. Ground reference for DACs, reference and output buffer amplifiers. \\
\hline 7 & DB7 & Data Bit 7. \\
\hline 8-10 & DB6-DB4 & Data Bit 6 to Data Bit 4. \\
\hline 11 & DB3 & Data Bit 3/Data Bit 11 (MSB). \\
\hline 12 & DGND & Digital Ground. Ground reference for digital circuitry. \\
\hline 13 & DB2 & Data Bit 2/Data Bit 10. \\
\hline 14 & DB1 & Data Bit 1/Data Bit 9. \\
\hline 15 & DB0 & Data Bit 0 (LSB)/Data Bit 8. \\
\hline 16 & A0 & Address Input. Least significant address input for input latches. A0 and A1 select which of the four input latches data is written to (see Table II). \\
\hline 17 & A1 & Address Input. Most significant address input for input latches. \\
\hline 18 & \(\overline{\mathrm{CS}}\) & Chip Select. Active low logic input. The device is selected when this input is active. \\
\hline 19 & \(\overline{\mathrm{WR}}\) & Write Input. \(\overline{\mathrm{WR}}\) is an active low logic input which is used in conjunction with \(\overline{\mathrm{CS}}, \mathrm{A} 0\) and A1 to write data to the input latches. \\
\hline 20 & \(\overline{\text { LDAC }}\) & Load DAC. Logic input. A new word is loaded into the DAC latches from the respective input latches on the falling edge of this signal. \\
\hline 21 & \(\mathrm{V}_{\mathrm{DD}}\) & Positive Supply, +15 V. \\
\hline 22 & V OUTA & Analog Output Voltage from DAC A. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to \(+5 \mathrm{~V}, 0\) to +10 V and \(\pm 5 \mathrm{~V}\). The amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) resistor to GND. \\
\hline 23 & \(\mathrm{V}_{\text {ss }}\) & Negative Supply, 15 V . \\
\hline 24 & \(\mathrm{R}_{\text {OFSA }}\) & Output Offset Resistor for DAC A. This input configures the output ranges for DAC A. It is connected to \(\mathrm{V}_{\text {OUTA }}\) for the +5 V range, to AGND for the +10 V range and to REF INA for the \(\pm 5 \mathrm{~V}\) range. \\
\hline
\end{tabular}

\section*{AD7247 PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & REF OUT & Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part with internal reference, REF OUT should be connected to REF IN. \\
\hline 2 & \(\mathrm{R}_{\text {OFSB }}\) & Output Offset Resistor for DAC B. This input configures the output ranges for DAC B. It is connected to \(\mathrm{V}_{\text {OUTB }}\) for the +5 V range, to GND for the +10 V range and to REF IN for the \(\pm 5 \mathrm{~V}\) range. \\
\hline 3 & \(V_{\text {OUTB }}\) & Analog Output Voltage from DAC B. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to \(+5 \mathrm{~V}, 0\) to +10 V and \(\pm 5 \mathrm{~V}\). The amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) resistor to GND. \\
\hline 4 & DB11 & Data Bit 11 (MSB). \\
\hline 5 & DB10 & Data Bit 10. \\
\hline 6 & GND & Ground. Ground reference for all on-chip circuitry. \\
\hline 7-15 & DB9-DB1 & Data Bit 9 to Data Bit 1. \\
\hline 16 & DB0 & Data Bit 0 (LSB). \\
\hline 17 & \(\overline{\text { CSB }}\) & Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is active. \\
\hline 18 & \(\overline{\mathrm{CSA}}\) & Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is active. \\
\hline 19 & \(\overline{\mathrm{WR}}\) & Write Input. \(\overline{\mathrm{WR}}\) is an active low logic input which is used in conjunction with \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) to write data to the DAC latches. \\
\hline 20 & \(\mathrm{V}_{\text {DD }}\) & Positive Supply, +15 V . \\
\hline 21 & \(\mathrm{V}_{\text {OUTA }}\) & Analog Output Voltage from DAC A. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to \(+5 \mathrm{~V}, 0\) to +10 V and \(\pm 5 \mathrm{~V}\). The amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) resistor to GND. \\
\hline 22 & \(\mathrm{V}_{\text {Ss }}\) & Negative Supply, -15 V . \\
\hline 23 & \(\mathrm{R}_{\text {OFSA }}\) & Output Offset Resistor for DAC A. This input configures the output ranges for DAC A. It is connected to \(\mathrm{V}_{\text {OUtA }}\) for the +5 V range, to GND for the +10 V range and to REF IN for the \(\pm 5 \mathrm{~V}\) range. \\
\hline 24 & REF IN & Voltage Reference Input. The common reference voltage for both DACs is applied to this pin. It is internally buffered before being applied to both DACs. The nominal reference voltage for correct operation of the AD7247 is 5 V . \\
\hline
\end{tabular}

AD7237 PIN CONFIGURATIONS
DIP and SOIC


AD7247 PIN CONFIGURATIONS
DIP and SOIC


\section*{AD7237/AD7247}

\section*{TERMINOLOGY \\ RELATIVE ACCURACY (LINEARITY)}

Relative Accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints of the transfer function. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1 \mathrm{LSB}\) or less over the operating temperature range ensures monotonicity.

\section*{SINGLE SUPPLY LINEARITY AND GAIN ERROR}

The output amplifiers of the AD7237/AD7247 can have true negative offsets even when the part is operated from a single +15 V supply. However, because the negative supply rail ( \(\mathrm{V}_{\mathrm{ss}}\) ) is 0 V , the output cannot actually go negative. Instead, when the output offset voltage is negative, the output voltage sits at 0 V , resulting in the transfer function shown in Figure 1. This "knee" is an offset effect, not a linearity error, and the transfer function would have followed the dotted line if the output voltage could have gone negative.


Figure 1. Effect of Negative Offset (Single Supply)

Normally, linearity is measured between zero (all 0 s input code) and full scale (all ls input code) after offset and full scale have been adjusted out or allowed for, but this is not possible in single supply operation if the offset is negative, due to the knee in the transfer function. Instead, linearity of the AD7237/AD7247 in the unipolar mode is measured between full scale and the lowest code which is guaranteed to produce a positive output voltage. This code is calculated from the maximum specification for negative offset, i.e., linearity is measured between Codes 3 and 4095.

\section*{UNIPOLAR OFFSET ERROR}

Unipolar Offset Error is the measured output voltage from \(\mathrm{V}_{\text {Outa }}\) or \(\mathrm{V}_{\text {Outb }}\) with all zeros loaded into the DAC latches when the DACs are configured for unipolar output. It is a combination of the offset errors of the DAC and output amplifier.

\section*{BIPOLAR ZERO ERROR}

Bipolar Zero Error is the voltage measured at \(\mathrm{V}_{\text {Outa }}\) or \(\mathrm{V}_{\text {Outb }}\) when the DAC is connected in the bipolar mode and loaded with code 2048. It is due to a combination of offset errors in the DAC, amplifier offset and mismatch in the application resistors around the amplifier.

\section*{FULL-SCALE ERROR}

Full-Scale Error is a measure of the output error when the amplifier output is at full scale (for the bipolar output range full scale is either positive or negative full scale). It is measured with respect to the reference input voltage and includes the offset errors.

\section*{DIGITAL FEEDTHROUGH}

Digital Feedthrough is the glitch impulse injected for the digital inputs to the analog output when the data inputs change state, but the data in the DAC latches is not changed.

For the AD7237 it is measured with LDAC held high. For the AD7247 it is measured with \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) held high.

\section*{DIGITAL CROSSTALK}

Digital crosstalk is the glitch impulse transferred to the output of one converter due to a change in digital code to the DAC latch of the other converter. It is specified in nV secs.

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

This is the voltage spike that appears at the output of the DAC when the digital code changes before the output settles to its final value. The energy in the glitch is specified in nV secs and is measured for a 1 LSB change around the major carry transition (0111 11111111 to 100000000000 ).

\section*{Typical Performance Graphs-AD7237/AD7247}


Power Supply Current vs.Temperature

*REFERENCE DECOUPLING COMPONENTS ARE A \(200 \Omega\) RESISTOR IN SERIES WITH A PARALLEL COMBINATION OF \(10 \mu\) F AND \(0.1 \mu \mathrm{~F}\) TO GND.

Noise Spectral Density vs. Frequency


Single Supply Sink Current vs. Output Voltage


*POWER SUPPLY DECOUPLING CAPACITORS
ARE \(10 \mu\) F AND \(0.1 \mu \mathrm{~F}\).

Power Supply Rejection Ratio vs. Frequency


Linearity vs. Power Supply Voltage

\section*{AD7237/AD7247}

\section*{CIRCUIT INFORMATION}

D/A Section
The AD7237/AD7247 contains two 12 -bit voltage-mode D/A converters consisting of highly stable thin film resistors and high speed NMOS single-pole, double-throw switches. The output voltage from the converters has the same polarity as the reference voltage, REF IN, allowing single supply operation. The simplified circuit diagram for one of the D/A converters is shown in Figure 2.
The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converters. The D/A converters are configured and scaled for a 5 V reference and the device is tested with 5 V applied to REF IN.


Figure 2. D/A Simplified Circuit Diagram

\section*{Internal Reference}

The AD7237/AD7247 has an on-chip temperature compensated buried Zener reference (see Figure 3) which is factory trimmed to \(5 \mathrm{~V} \pm 30 \mathrm{mV}\) ( \(\pm 50 \mathrm{mV}\) for S , T Versions). The reference voltage is provided at the REF OUT pin. This reference can be used to provide the reference voltage for the D/A converter (by connecting the REF OUT pin to the REF IN pin) and the offset voltage for bipolar outputs (by connecting REF OUT to \(\mathrm{R}_{\mathrm{oFs}}\) ).
The reference voltage can also be used as a reference for other components and is capable of providing up to \(500 \mu \mathrm{~A}\) to an external load. The maximum recommended capacitance on REF OUT for normal operation is 50 pF . If the reference is required for external use, it should be decoupled to AGND (GND) with a \(200 \Omega\) resistor in series with parallel combination of a \(10 \mu \mathrm{~F}\) tantalum capacitor and a \(0.1 \mu \mathrm{~F}\) ceramic capacitor.


Figure 3. Internal Reference

\section*{External Reference}

In some applications, the user may require a system reference or some other external reference to drive the AD7237/AD7247 reference input. References such as the AD5865 V reference provide the ideal external reference source for the AD7237/ AD7247 (see Figure 9).

\section*{Op Amp Section}

The output of the voltage-mode D/A converter is buffered by a noninverting CMOS amplifier. The \(\mathrm{R}_{\mathrm{OFS}}\) input allows different output voltage ranges to be selected. The buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load to GND. The output amplifier can be operated from a single +15 V supply by tying \(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\). The amplifier can also be operated from dual supplies ( \(\pm 15 \mathrm{~V}\) ) to allow a bipolar output range of -5 V to +5 V . The advantages of having dual supplies for the unipolar output ranges are faster settling time to voltages near 0 V , full sink capability of 2.5 mA maintained over the entire output range and the elimination of the effects of negative offsets on the transfer characteristic (outlined previously). A plot of the single supply output sink capability of the amplifier is shown in the Typical Performance Graphs section.

\section*{INTERFACE LOGIC INFORMATION - AD7247}

Table I shows the truth table for AD7247 operation. The part contains a single, parallel 12 -bit latch for each DAC. It can be treated as two independent DACs, each with its own \(\overline{\mathrm{CS}}\) input and a common \(\overline{\mathrm{WR}}\) input. \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{WR}}\) control the loading of data to the DAC A latch while \(\overline{\mathrm{CSB}}\) and \(\overline{\mathrm{WR}}\) control the loading of the DAC B latch. If \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) are both low, with \(\overline{\mathrm{WR}}\) low, the same data will be written to both DAC latches. All control signals are level triggered and therefore either or both latches can be made transparent. Input data is latched to the respective latch on the rising edge of \(\overline{\mathrm{WR}}\). Figure 4 shows the input control logic for the AD7247, while the write cycle timing diagram for the part is shown in Figure 5.


Figure 4. AD7247 Input Control Logic


Figure 5. AD7247 Write Cycle Timing Diagram


Figure 6. AD7237 Input Control Logic
\begin{tabular}{l|l|l|l}
\(\overline{\text { CSA }}\) & \(\overline{\mathbf{C S B}}\) & \(\overline{\mathbf{W R}}\) & Function \\
\hline X & X & 1 & No Data Transfer \\
1 & 1 & X & No Data Transfer \\
0 & 1 & 0 & DACA Latch Transparent \\
1 & 0 & 0 & DACB Latch Transparent \\
0 & 0 & 0 & Both DAC Latches Transparent \\
\hline \(\mathbf{X = D o n ' t ~ C a r e ~}\)
\end{tabular}

Table I. AD7247 Truth Table

\section*{INTERFACE LOGIC INFORMATION - AD7237}

The input loading structure on the AD7237 is configured for interfacing to microprocessors with an 8 -bit-wide data bus. The part contains two 12 -bit latches per DAC - an input latch and a DAC latch. Each input latch is further subdivided into a least significant 8 -bit latch and a most significant 4 -bit latch. Only the data held in the DAC latches determines the outputs from the part. The input control logic for the AD7237 is shown in Figure 6, while the write cycle timing diagram is shown in Figure 7.
\(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}, \mathrm{A} 0\) and A 1 control the loading of data to the input latches. The eight data inputs accept right-justified data. Data can be loaded to the input latches in any sequence. Provided that \(\overline{\mathrm{LDAC}}\) is held high, there is no analog output change as a result of loading data to the input latches. Address lines A0 and Al determine which latch data is loaded to when \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are low. The selection of the input latches is shown in the truth table for AD7237 operation in Table II.
The \(\overline{\text { LDAC }}\) input controls the transfer of 12 -bit data from the input latches to the DAC latches. Both DAC latches, and hence both analog outputs, are updated at the same time. The LDAC signal is level triggered and data is latched into the DAC latch on the rising edge of \(\overline{\text { LDAC. The }} \overline{\mathrm{LDAC}}\) input is asynchronous and independent of \(\overline{\mathrm{WR}}\). This is useful in many applications especially in the simultaneous updating of multiple AD7237s.
\begin{tabular}{l|l|l|l|l|l}
\(\overline{\mathbf{C S}}\) & \(\overline{\mathbf{W R}}\) & \(\mathbf{A 1}\) & \(\mathbf{A 0}\) & \(\overline{\text { LDAC }}\) & Function \\
\hline \(\mathbf{1}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & No Data Transfer \\
\(\mathbf{X}\) & 1 & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & No Data Transfer \\
0 & 0 & 0 & 0 & 1 & DAC A LS Input Latch Transparent \\
0 & 0 & 0 & 1 & 1 & DAC A MS Input Latch Transparent \\
0 & 0 & 1 & 0 & 1 & DAC B LS Input Latch Transparent \\
0 & 0 & 1 & 1 & 1 & DAC B MS Input Latch Transparent \\
1 & 1 & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & \begin{tabular}{l} 
DACA and DACB DAC Latches
\end{tabular} \\
& & & & & \begin{tabular}{l} 
Updated Simultaneously from the \\
Respective Input Latches
\end{tabular} \\
\hline \(\mathbf{X}=\) Don't Care.
\end{tabular}

Table II. AD7237 Truth Table
However, care must be taken while exercising \(\overline{\text { LDAC }}\) during a write cycle. If an \(\overline{\mathrm{LDAC}}\) operation overlaps a \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) operation, there is a possibility of invalid data being latched to the output. To avoid this, \(\overline{\text { LDAC }}\) must remain low after \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) return high for a period equal to or greater than \(t_{8}\), the minimum LDAC pulse width.


Figure 7. AD7237 Write Cycle Timing Diagram

\section*{AD7237/AD7247}

\section*{APPLYING THE AD7237/AD7247}

The internal scaling resistors provided on the AD7237/AD7247 allow several output voltage ranges. The part can produce unipolar output ranges of 0 V to +5 V or 0 V to +10 V and a bipolar output range of \(\pm 5 \mathrm{~V}\). Connections for the various ranges are outlined below. Since each DAC has its own R \(_{\text {OFS }}\) input the two DACs on each part can be set up for different output ranges.
Unipolar ( \(\mathbf{0} \mathrm{V}\) to +10 V ) Configuration
The first of the configurations provides an output voltage range of 0 V to +10 V . This is achieved by connecting the output offset resistor, \(\mathrm{R}_{\mathrm{OFSA}}\), or \(\mathrm{R}_{\mathrm{OFSB}}\), to AGND (GND for AD7247). In this configuration, the AD7237/AD7247 can be operated from single or dual supplies. Figure 8 shows the connection diagram for unipolar operation for DAC A of the AD7237, while the table for output voltage versus digital code in the DAC latch is shown in Table III. Similar connections apply to the AD7247.


Figure 8. Unipolar (0 to +10 V ) Configuration

Unipolar ( 0 V to +5 V ) Configuration
The 0 V to +5 V output voltage range is achieved by tying \(\mathrm{R}_{\text {OFSA }}\) or \(\mathrm{R}_{\text {OFSB }}\) to \(\mathrm{V}_{\text {OUTA }}\) or \(\mathrm{V}_{\text {OUTB }}\). Once again, the AD7237/AD7247 can be operated single supply or from dual supplies. The table for output voltage versus digital code is as in Table III, with 2 - REF IN replaced by REF IN. Note, for this range, 1 LSB \(=\) REF IN \(\cdot\left(2^{-12}\right)=(\) REF IN/4096 \()\).

\section*{Bipolar Configuration}

The bipolar configuration for the AD7237/AD7247, which gives an output range of -5 V to +5 V , is achieved by connecting \(\mathrm{R}_{\mathrm{OFSA}}\), or \(\mathrm{R}_{\mathrm{OFSB}}\), to REF IN. The AD7237/AD7247 must be operated from dual supplies to achieve this output voltage range. Figure 9 shows the connection diagram for bipolar operation for DAC A of the AD7247. An AD586 provides the reference voltage for the DAC but this could be provided by the on-chip reference by connecting REF OUT to REF IN. The code table for bipolar operation is shown in Table IV. Similar connections apply for the AD7237.


Figure 9. Bipolar Configuration

DAC Latch Contents
\begin{tabular}{l|l} 
MSB LSB & \multicolumn{1}{l}{ Analog Output, \(\mathbf{V}_{\text {OUT }}\)} \\
\hline 111111111111 & +REF IN \(\cdot(2047 / 2048)\) \\
100000000001 & +REF IN \(\cdot(1 / 2048)\) \\
100000000000 & - V \\
01111111111 & -REF IN \(\cdot(1 / 2048)\) \\
000000000001 & -REF IN \(\cdot(2047 / 2048)\) \\
000000000000 & -REF IN \(\cdot(2048 / 2048)=-\) REF IN \\
\hline
\end{tabular}

Note: 1 LSB = REF IN/2048.
Table IV. Bipolar Code Table

\section*{MICROPROCESSOR INTERFACING - AD7247}

Figures 10 to 12 show interfaces between the AD7247 and the ADSP-2101 DSP processor and the 8086 and 68000 16-bit microprocessors. In all three interfaces, the AD7247 is memorymapped with a separate memory address for each DAC.

\section*{AD7247 - ADSP-2101 Interface}

Figure 10 shows an interface between the AD7247 and the ADSP-2101. The 12 -bit word is written to the selected DAC latch of the AD7247 in a single instruction, and the analog output responds immediately. Depending on the clock frequency of the ADSP-2101, either one or two wait states will have to be programmed into the data memory wait state control register of the ADSP-2101.


Figure 10. AD7247 to ADSP-2101 Interface

\section*{AD7247-8086 Interface}

Figure 11 shows an interface between the AD7247 and the 8086 microprocessor. The 12 -bit word is written to the selected DAC latch of the AD7247 in a single MOV instruction, and the analog output responds immediately.


Figure 11. AD7247 to 8086 Interface

\section*{AD7247 - MC68000 Interface}

Interfacing between the AD7247 and the MC68000 microprocessor is achieved using the circuit of Figure 12. Once again, the 12-bit word is written to the selected DAC latch of the AD7247 in a single MOVE instruction. \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) have to be ANDgated to provide a \(\overline{\text { DTACK }}\) signal for the MC68000 when either DAC latch is selected.


Figure 12. AD7247 to MC68000 Interface

\section*{MICROPROCESSOR INTERFACING - AD7237}

Figures 13 to 15 show the AD7237 configured for interfacing to microprocessors with 8 -bit databus systems. In all cases, data is right-justified, and the AD7237 is memory-mapped with the two lowest address lines of the microprocessor address bus driving the \(A 0\) and \(A 1\) inputs of the converter.

\section*{AD7237-8085A/8088 Interface}

Figure 13 shows the connection diagram for interfacing the AD7237 to both the 8085A and the 8088. This scheme is also suited to the Z80 microprocessor, but the Z80 address/databus does not have to be demultiplexed. The AD7237 requires five separate memory addresses, one for the each MS latch and one for each LS latch and one for the common LDAC input. Data is written to the respective input latch in two write operations.


Figure 13. AD7237 to 8085A/8088 Interface

\section*{AD7237/AD7247}

Either high byte or low byte data can be written first to the input latch. A write to the AD7237 DAC Latch address transfers the data from the input latches to the respective DAC latches and updates both analog outputs. Alternatively, the LDAC input can be asynchronous or can be common to a number of AD7237s for simultaneous updating of a number of voltage channels.

\section*{AD7237-68008 Interface}

An interface between the AD7237 and the 68008 is shown in Figure 14. In the diagram shown, the \(\overline{\mathrm{LDAC}}\) is derived from an asynchronous LDAC signal, but this can be derived from the address decoder as in the previous interface diagram.


Figure 14. AD7237 to 68008 Interface

\section*{AD7237-6502/6809 Interface}

Figure 15 shows an interface between the AD7237 and the 6502 or 6809 microprocessor. The procedure for writing data to the AD7237 is as outlined for the \(8085 \mathrm{~A} / 8088\) interface. For the 6502 microprocessor, the \(\phi 2\) clock is used to generate the \(\overline{\mathrm{WR}}\), while for the 6809 the E signal is used.


Figure 15. AD7237 to 6502/6809 Interface

\section*{FEATURES}

Two 12-Bit/14-Bit DACs with Output Amplifiers AD7242: 12-Bit Resolution AD7244: 14-Bit Resolution On-Chip Voltage Reference
Fast Settling Time
AD7242: \(3 \mu \mathrm{~s}\) to \(\pm 1 / 2\) LSB
AD7244: \(4 \mu\) s to \(\pm 1 / 2\) LSB
High Speed Serial Interface
Operates from \(\pm 5\) V Supplies
Low Power - 130 mW typ

\section*{GENERAL DESCRIPTION}

The AD7242/AD7244 is a fast, complete, dual 12-bit/14-bit voltage output D/A converter. It consists of a 12 -bit/14-bit DAC, 3 V buried Zener reference, DAC output amplifiers and high speed serial interface logic.
Interfacing to both DACs is serial, minimizing pin count and allowing a small package size. Standard control signals allow interfacing to most DSP processors and microcontrollers. Asynchronous control of DAC updating for both DACs is made possible with a separate \(\overline{\text { LDAC }}\) input for each DAC.

The AD7242/AD7244 operates from \(\pm 5 \mathrm{~V}\) power supplies, providing an analog output range of \(\pm 3 \mathrm{~V}\). A REF OUT/REF IN function allows the DACs to be driven from the on-chip 3 V reference or from an external reference source.
The AD7242/AD7244 is fabricated in Linear Compatible CMOS (LC \({ }^{2}\) MOS), an advanced mixed technology process that combines precision bipolar circuits with low power CMOS logic. Both parts are available in a \(24-\mathrm{pin}, 0.3\) inch wide, plastic or hermetic dual-in-line package (DIP) and in a 28 -pin, plastic small outline (SOIC) package. The AD7242 and AD7244 are available in the same pinout to allow easy upgrade from 12 -bit to 14 -bit performance.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Complete, Dual 12-Bit/14-Bit DACs

The AD7242/AD7244 provides the complete function for generating voltages to 12 -bit/14-bit resolution. The part features an on-chip reference, output buffer amplifiers and two 12-bit/14-bit D/A converters.
2. High Speed Serial Interface

The AD7242/AD7244 provides a high speed, easy-to-use, serial interface allowing direct interfacing to DSP processors and microcontrollers. A separate serial port is provided for each DAC.
3. Small Package Size

The AD7242/AD7244 is available in a 24 -pin DIP and a 28 pin SOIC package offering considerable space saving over comparable solutions.

\(=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\). All Specifications \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{AD7242} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Test Conditions/Comments} \\
\hline & J, A Versions \({ }^{1}\) & K, B Versions \({ }^{1}\) & & \\
\hline \multicolumn{5}{|l|}{DC ACCURACY} \\
\hline Resolution & 12 & 12 & Bits & \\
\hline Integral Nonlinearity . & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline Bipolar Zero Error & \(\pm 5\) & \(\pm 5\) & LSB max & \\
\hline Positive Full-Scale Error \({ }^{2}\) & \(\pm 5\) & \(\pm 5\) & LSB max & \\
\hline Negative Full-Scale Error \({ }^{2}\) & \(\pm 5\) & \(\pm 5\) & LSB max & \\
\hline \multicolumn{5}{|l|}{REFERENCE OUTPUT \({ }^{3}\)} \\
\hline REF OUT @ + \(25^{\circ} \mathrm{C}\) & 2.99/3.01 & 2.99/3.01 & \(\mathrm{V} \min / \mathrm{V}\) max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 2.98/3.02 & 2.98/3.02 & \(V \min / \mathrm{V}\) max & \\
\hline REF OUT Tempco & 35 & 35 & ppm \(/{ }^{\circ} \mathrm{C}\) typ & \\
\hline Reference Load Change ( \(\Delta\) REF OUT vs. \(\Delta \mathrm{II}\) ) & -1 & \[
-1
\] & \[
\mathrm{mV} \max
\] & Reference Load Current Change (0-500 \(\mu \mathrm{A}\) ) \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUTS} \\
\hline REF INA, REF INB Input Range & 2.85/3.15 & 2.85/3.15 & \(\mathrm{V} \min / \mathrm{V}\) max & \(3 \mathrm{~V} \pm 5 \%\) \\
\hline Input Current & & 1 & \(\mu \mathrm{A}\) max & \\
\hline \multicolumn{5}{|l|}{LOGIC INPUTS} \\
\hline ( \(\overline{\text { LDACA }}, \overline{\text { LDACB }}, \overline{\text { TFSA }}, \overline{\text { TFSB }}\), & & & & \\
\hline TCLKA, TCLKB, DTA, DTB) & & & & \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & \(V\) min & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%\) \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & 0.8 & \[
V_{\max }
\] & \[
\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%
\] \\
\hline Input Current, \(\mathrm{I}_{\mathrm{IN}}\) & \[
\pm 10
\] & \[
\pm 10
\] & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}{ }^{4}\) & & & \[
\mathrm{pF} \max
\] & \\
\hline \multicolumn{5}{|l|}{ANALOG OUTPUTS} \\
\hline ( \(\mathrm{V}_{\text {OUTA }}, \mathrm{V}_{\text {OUTB }}\) ) & & & & \\
\hline Output Voltage Range & \(\pm 3\) & \(\pm 3\) & \(V\) nom & \\
\hline DC Output Impedance & 0.1 & 0.1 & \(\Omega\) typ & \\
\hline Short Circuit Current & 20 & 20 & mA typ & \\
\hline \multicolumn{5}{|l|}{AC CHARACTERISTICS \({ }^{4}\)} \\
\hline Voltage Output Settling Time & & & & Settling Time to Within \(\pm 1 / 2\) LSB of Final Value \\
\hline Positive Full-Scale Change & 3 & 3 & \(\mu \mathrm{s}\) max & Typically \(2 \mu \mathrm{~s}\) \\
\hline Negative Full-Scale Change & 3 & 3 & \(\mu s\) max & Typically \(2 \mu s\) \\
\hline Digital-to-Analog Glitch Impulse & 10 & 10 & nV secs typ & DAC Code Change All 1s to All 0s \\
\hline Digital Feedthrough & 2 & 2 & nV secs typ & \\
\hline Channel-to-Channel Isolation & 110 & 110 & dB typ & \(\mathrm{V}_{\text {Out }}=10 \mathrm{kHz}\) Sine Wave \\
\hline \multicolumn{5}{|l|}{POWER REQUIREMENTS} \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & +5 & +5 & \(V\) nom & \(\pm 5 \%\) for Specified Performance \\
\hline \(\mathrm{V}_{\text {SS }}\) & -5 & -5 & \(V\) nom & \(\pm 5 \%\) for Specified Performance \\
\hline \(\mathrm{I}_{\text {DD }}\) & 27 & 27 & mA max & Cumulative Current from the Two \(\mathrm{V}_{\mathrm{DD}}\) Pins \\
\hline \(\mathrm{I}_{\text {SS }}\) & 12 & 12 & mA max & Cumulative Current from the Two \(\mathrm{V}_{\text {ss }}\) Pins \\
\hline Total Power Dissipation & 195 & 195 & mW max & Typically 130 mW \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature ranges are as follows: \(\mathrm{J}, \mathrm{K}\) Versions: \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\); A, B Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2}\) Measured with respect to REF IN and includes bipolar offset error.
\({ }^{3}\) For capacitive loads greater than 50 pF a series resistor is required (see Internal Reference section).
\({ }^{4}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.

\section*{AD7242 ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Integral \\
Nonlinearity
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7242JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) LSB max & \(\mathrm{N}-24\) \\
AD7242KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB} \max\) & \(\mathrm{N}-24\) \\
AD7242JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{R}-28\) \\
AD7242KR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB} \max\) & \(\mathrm{R}-28\) \\
AD7242AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{Q}-24\) \\
AD7242BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB max & \(\mathrm{Q}-24\) \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) Small Outline IC (SOIC). For outline information see Package Information section.


\section*{NOTES}
\({ }^{1}\) Temperature ranges are as follows: J Version: \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\); A Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\); S Version: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) Measured with respect to REF IN and includes bipolar offset error.
\({ }^{3}\) For capacitive loads greater than 50 pF a series resistor is required (see Internal Reference section).
\({ }^{4}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.

\section*{AD7244 ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model \(^{\mathbf{1}}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Integral \\
Nonlinearity
\end{tabular} & \begin{tabular}{l} 
Package \\
Option \(^{2}\)
\end{tabular} \\
\hline AD7244JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2\) LSB max & \(\mathrm{N}-24\) \\
AD7244JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2\) LSB max & R-28 \\
AD7244AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) LSB max & \(\mathrm{Q}-24\) \\
AD7244SQ \(^{3}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2\) LSB max & \(\mathrm{Q}-24\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B, processed parts, add /883B to part number. Contact local sales office for military data sheet and availability.
\({ }^{2} \mathrm{~N}=\) Plastic DIP; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) Small Outline IC (SOIC). For outline information see Package Information section.
\({ }^{3}\) This grade will be available to \(/ 883 \mathrm{~B}\) processing only

TIMING CHARACTERISTICS \({ }^{1,2}{ }_{\left(v_{D O}\right.}=+5 v \pm 5 \%, v_{S S}=-5 v \pm 5 \%\), AGND \(=\) DGND \(\left.=0 \mathrm{~V}\right)\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) (J, K, A, B Versions) & Limit at \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) (S Version) & Units & Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 50 & 50 & ns min & \(\overline{\text { TFS }}\) to TCLK Falling Edge \\
\hline \(\mathrm{t}_{2}\) & 75 & 100 & ns min & TCLK Falling Edge to TFS \\
\hline \(\mathrm{t}_{3}{ }^{3}\) & 150 & 200 & ns min & TCLK Cycle Time \\
\hline \(\mathrm{t}_{4}\) & 30 & 40 & ns min & Data Valid to TCLK Setup Time \\
\hline \(\mathrm{t}_{5}\) & 75 & 100 & ns min & Data Valid to TCLK Hold Time \\
\hline \(\mathrm{t}_{6}\) & 40 & 40 & ns min & \(\overline{\text { LDAC Pulse Width }}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Timing specifications are sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) See Figure 6.
\({ }^{3}\) TCLK Mark/Space ratio is \(40 / 60\) to 60/40.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
\(\mathrm{V}_{\text {ss }}\) to AGND . . . . . . . . . . . . . . . . . . . . +0.3 V to -7 V
AGND to DGND . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {OUT }}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . \(\mathrm{V}_{\text {ss }}\) to \(\mathrm{V}_{\mathrm{DD}}\)
REF OUT to AGND . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
REF INA, REF INB to AGND . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Inputs to DGND . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
J, K Versions . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
A, B Versions . . . . . . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S Version . . . . . . . . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . 550 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


PIN CONFIGURATIONS


SOIC


\section*{AD7242/AD7244 PIN FUNCTION DESCRIPTION}

\section*{DIP}
Pin No. Mnemonic Description
\(1 \quad \overline{\text { LDACA }} \quad\) Load DAC, Logic Input. A new word is transferred into DAC Latch A from input Latch A on the falling edge of this signal. If \(\overline{\text { LDACA }}\) is hard-wired low, data is transferred from input Latch A to DAC Latch A on the sixteenth falling edge of TCLKA after TFSA goes low.
\(2 \overline{T F S A}\) Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACA data
3 DTA Transmit Data, Logic Input. This is the data input which is used in conjunction with TFSA and TCLKA to transfer serial data to input Latch A.
4 TCLKA Transmit Clock, Logic Input. Serial data bits for DACA are latched on the falling edge of TCLKA when \(\overline{\text { TFSA }}\) is low.
5 DGND Digital Ground. Both DGND pins for the device must be tied together at the device.
Test Pin 1. Used when testing the device. Do not connect anything to this pin.
\(\mathrm{V}_{\mathrm{DD}} \quad\) Positive Power Supply, \(5 \mathrm{~V} \pm 5 \%\). Both \(\mathrm{V}_{\mathrm{DD}}\) pins for the device must be tied together at the device.
AGND Analog Ground. Both AGND pins for the device must be tied together at the device.
\(\mathrm{V}_{\text {OUTB }} \quad\) Analog Output Voltage from DACB. This output comes from a buffer amplifier. The range is bipolar, \(\pm 3 \mathrm{~V}\) with REF INB \(=+3 \mathrm{~V}\).
\(10 \quad \mathrm{~V}_{\mathrm{ss}} \quad\) Negative Power Supply, \(-5 \mathrm{~V} \pm 5 \%\). Both \(\mathrm{V}_{\text {ss }}\) pins for the device must be tied together at the device. Test Pin 2. Used when testing the device. Do not connect anything to this pin.
REF INB DACB Voltage Reference Input. The voltage reference for DACB is applied to this pin. It is internally buffered before being applied to DACB. The nominal reference voltage for correct operation of the AD7242/AD7244 is 3 V .
\(\overline{\text { LDACB }} \quad\) Load DAC, Logic Input. A new word is transferred into DAC Latch B from input Latch B on the falling edge of this signal. If \(\overline{\mathrm{LDACB}}\) is hard-wired low, data is transferred from input Latch B to DAC Latch B on the sixteenth falling edge of TCLKB after \(\overline{\text { TFSB }}\) goes low.
\(\overline{\mathrm{TFSB}} \quad\) Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACB data with serial data expected after the falling edge of this signal.
DTB Transmit Data, Logic Input. This is the data input which is used in conjunction with \(\overline{\text { TFSB }}\) and TCLKB to transfer serial data to input Latch B.
TCLKB Transmit Clock, Logic Input. Serial data bits for DACB are latched on the falling edge of TCLKB when \(\overline{\mathrm{TFSB}}\) is low.
DGND Digital Ground. Both DGND pins for the device must be tied together at the device.
TP3 Test Pin 3. Used when testing the device. Do not connect anything to this pin.
\(\mathrm{V}_{\mathrm{DD}} \quad\) Positive Power Supply, \(5 \mathrm{~V} \pm 5 \%\). Both \(\mathrm{V}_{\mathrm{DD}}\) pins for the device must be tied together at the device.
AGND Analog Ground. Both AGND pins for the device must be tied together at the device.
V Auta Analog Output Voltage from DACA. This output comes from a buffer amplifier. The range is bipolar, \(\pm 3 \mathrm{~V}\) with REF INA \(=+3 \mathrm{~V}\).
\(\mathrm{V}_{\mathrm{Ss}} \quad\) Negative Power Supply, \(-5 \mathrm{~V} \pm 5 \%\). Both \(\mathrm{V}_{\text {ss }}\) pins for the device must be tied together at the device.
REF OUT Voltage Reference Output. To operate the DACs with this internal reference, REF OUT should be connected to both REF INA and REF INB. The external load capability of the reference is \(500 \mu \mathrm{~A}\).
REF INA DACA Voltage Reference Input. The voltage reference for DACA is applied to this pin. It is internally buffered before being applied to DACA. The nominal reference voltage for correct operation of the AD7242/AD7244 is 3 V .

\section*{AD7242/AD7244}

\section*{CIRCUIT DESCRIPTION}

The AD7242/AD7244 contains two 12 -bit/14-bit D/A converters, each with an output buffer amplifier. The part also contains a reference input buffer amplifier for each DAC and an on-chip 3 V reference.

\section*{D/A Section}

The AD7242/AD7244 contains two 12-bit/14-bit voltage-mode D/A converters, each consisting of highly stable thin film resistors and high speed single-pole, double-throw switches. The simplified circuit diagram for the DAC section is shown in Figure 1. The three MSBs of the data word are decoded to drive the seven switches A-G. On the AD7242, the 9 LSBs switch a

9-bit R-2R ladder structure while on the AD7244, the 11 LSBs switch an 11-bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.
The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converters and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3 V reference, and the device is tested with 3 V applied to REF IN. Operating the AD7242/AD7244 at reference voltages outside the \(\pm 5 \%\) tolerance range may result in degraded performance from the part.


Figure 1. DAC Ladder Structure

\section*{Internal Reference}

The on-chip reference is a temperature-compensated buried Ze ner reference which is factory trimmed for \(3 \mathrm{~V} \pm 10 \mathrm{mV}\). The reference can be used to provide both the reference voltage for the two D/A converters and the bipolar biasing circuitry. This is achieved by connecting REF OUT to REF INA and REF INB.
The reference voltage can also be used for other components and is capable of providing up to \(500 \mu \mathrm{~A}\) to an external load. The maximum recommended capacitance on the reference output pin for normal operation is 50 pF . If the reference output is required to drive a capacitive load greater than 50 pF , then a \(200 \Omega\) resistor should be placed in series with the capacitive load. Decoupling the REF OUT pin with a series \(200 \Omega\) resistor and a parallel combination of a \(10 \mu \mathrm{~F}\) tantalum capacitor and a \(0.1 \mu \mathrm{~F}\) ceramic capacitor as in Figure 2 reduces the noise spectral density of the reference (see Figure 4). Using this decoupling scheme to generate the reference voltage for REF INA and REF INB gives a channel-to-channel isolation number of 110 dB (connecting REF OUT directly to REF INA and REF INB gives 80 dB ). The channel-to-channel isolation is 110 dB using an external reference.

\section*{External Reference}

In some applications, the user may require a system reference or some other external reference to drive the AD7242/AD7244 reference inputs. Figure 3 shows how the AD586 reference can be conditioned to provide the 3 V reference required by the AD7242/AD7244 reference inputs.


Figure 2. Circuit Connection for REF OUT with an External Capacitive Load of Greater Than 50 pF


Figure 3. AD586 Driving AD7242/AD7244 Reference Inputs

\section*{Output Amplifier}

The outputs from each of the voltage-mode DACs are buffered by a noninverting amplifier. The buffer amplifier is capable of developing \(\pm 3 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals to a frequency of 20 kHz . The output is updated on the falling edge of the respective \(\overline{\text { LDAC }}\) input. The output voltage settling time, to within \(1 / 2\) LSB of its final value, is typically less than \(2 \mu \mathrm{~s}\) for the AD7242 and \(2.5 \mu\) s for the AD7244.

The small signal ( 200 mV p-p) bandwidth of the output buffer amplifier is typically 1 MHz . The output noise from the amplifier is low with a figure of \(30 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) at a frequency of 1 kHz . The broadband noise from the amplifier exhibits a typical peak-to-peak figure of \(150 \mu \mathrm{~V}\) for a 1 MHz output bandwidth. Figure 4 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for the on-chip reference (including and excluding the decoupling components).


Figure 4. Noise Spectral Density vs. Frequency

\section*{TRANSFER FUNCTION}

The basic circuit configuration for the AD7242/AD7244 is shown in Figure 5. Table I and Table II show the ideal input code to output voltage relationship for the AD7242 and AD7244 respectively. Input coding for the AD7242/AD7244 is 2 s complement.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 5. Basic Connection Diagram
\begin{tabular}{|c|c|}
\hline DAC Latch Contents & \\
\hline MSB LSB & Analog Output, \(\mathbf{V}_{\text {OUT }}{ }^{\text {® }}\) \\
\hline 011111111111 & +2.998535 V \\
\hline 011111111110 & \(+2.99707 \mathrm{~V}\) \\
\hline 000000000001 & \(+0.001465 \mathrm{~V}\) \\
\hline 000000000000 & 0 V \\
\hline 111111111111 & -0.001465 V \\
\hline 100000000001 & -2.998535 V \\
\hline 100000000000 & -3 V \\
\hline
\end{tabular}
*Assuming REF IN \(=+3 \mathrm{~V}\).

Table I. AD7242 Ideal Input/Output Code Table Code
\begin{tabular}{|c|c|}
\hline DAC Latch Contents
MSB LSB & Analog Output, \(\mathbf{V}_{\text {Oux }}{ }^{*}\) \\
\hline 01111111111111 & +2.999634 V \\
\hline 01111111111110 & \(+2.99268 \mathrm{~V}\) \\
\hline 00000000000001 & \(+0.000366 \mathrm{~V}\) \\
\hline 00000000000000 & 0 V \\
\hline 11111111111111 & -0.000366 V \\
\hline 10000000000001 & -2.999634 V \\
\hline 10000000000000 & -3 V \\
\hline
\end{tabular}
*Assuming REF IN \(=+3 \mathrm{~V}\).

Table II. AD7244 Ideal Input/Output Code Table Code

For the AD7242, the output voltage can be expressed in terms of the input code, N , using the following relationship:
\[
V_{\text {OUT }}=\frac{2 \cdot N \cdot R E F I N}{4096}
\]
where \(-2048 \leq N \leq+2047\)
For the AD7244, the output voltage can be expressed in terms of the input code, N , using the following relationship:
\[
V_{O U T}=\frac{2 \cdot N \cdot R E F I N}{16384}
\]
where \(-8192 \leq \mathrm{N} \leq+8191\)

\section*{AD7242/AD7244}

TIMING AND CONTROL
Communication with the AD7242/AD7244 is via six serial logic inputs. These consist of separate serial clocks, word framing and data lines for each DAC. DAC updating is controlled by two digital inputs, \(\overline{\text { LDACA }}\) for updating \(\mathrm{V}_{\text {OUTA }}\) and \(\overline{\mathrm{LDACB}}\) for updating \(\mathrm{V}_{\text {Outb }}\). These inputs can be asserted independently of the microprocessor by an external timer when precise updating intervals are required. Alternatively, the LDACA and LDACB inputs can be driven from a decoded address bus allowing the microprocessor control over DAC updating as well as data communication to the AD7242/AD7244 input latches.
The AD7242/AD7244 contains two latches per DAC, an input latch and a DAC latch. Data must be loaded to the input latch under the control of TCLKA, TFSA and DTA for input Latch A and TCLKB, TFSB and DTB for input Latch B. Data is then transferred from input Latch A to DAC Latch A under the control of the \(\overline{\mathrm{LDACA}}\) signal while \(\overline{\mathrm{LDACB}}\) controls the loading of DAC Latch B from input Latch B. Only the data held in the DAC latches determines the analog outputs of the AD7242/AD7244.

Data is loaded to the input latches under control of the respective TCLK, TFS and DT signals. The AD7242/AD7244 expects a 16-bit stream of serial data on its DT inputs. Data must be valid on the falling edge of TCLK. The TFS input provides the frame synchronization signal which tells the AD7242/AD7244 that valid serial data will be available on the DT input for the
next 16 falling edges of TCLK. Figure 6 shows the timing diagram for operation of either of the two serial input ports on the part.
Although 16 bits of data are clocked into the input latch, only 12 bits are transferred into the DAC latch for the AD7242 and 14-bits are transferred for the AD7244. Therefore, 4 bits in the AD7242 data stream and 2 bits in the AD7244 data stream are don't cares since their value does not affect the DAC latch data. The bit positions are the don't cares followed by the DAC data starting with the MSB (see Figure 6).
The respective \(\overline{\mathrm{LDAC}}\) signals control the transfer of data to the respective DAC latches. Normally, data is loaded to the DAC latch on the falling edge of \(\overline{\mathrm{LDAC}}\). However, if \(\overline{\mathrm{LDAC}}\) is held low, then serial data is loaded to the DAC latch on the sixteenth falling edge of TCLK. If LDAC goes low during the loading of serial data to the input latch, no DAC latch update takes place on the falling edge of \(\overline{\text { LDAC. If }} \overline{\text { LDAC }}\) stays low until the serial transfer is completed, then the update takes place on the sixteenth falling edge of TCLK. If LDAC returns high before the serial data transfer is completed, no DAC latch update takes place.
If seventeen or more TCLK edges occur while \(\overline{\mathrm{TFS}}\) is low, the seventeenth (and beyond) clock edges are ignored, i.e., no further data is clocked into the input latch after the sixteenth TCLK edge following a falling edge on TFS.


NOTE 1:
DON'T CARE FOR AD7242; DB12 AND DB13 FOR THE AD7244

Figure 6. AD7242/AD7244 Timing Diagram

\section*{MICROPROCESSOR INTERFACING}

Microprocessor interfacing to the AD7242/AD7244 is via a serial bus which uses standard protocol compatible with DSP processors and microcontrollers. The communication interface consists of a separate transmit section for each of the DACs. Each section has a clock signal, a data signal and a frame or strobe pulse.
Figures 7 through 11 show the AD7242/AD7244 configured for interfacing to a number of popular DSP processors and microcontrollers.

\section*{AD7242/AD7244 to ADSP-2101/ADSP-2102 Interface}

Figure 7 shows a serial interface between the AD7242/AD7244 and the ADSP-2101/ADSP-2102 DSP processor. The ADSP-2101/ADSP-2102 has two serial ports and in the interface shown both serial ports are used, one for each DAC. Both serial ports do not have to be used; in the case where only one serial port is used, an extra line (DACA \(/ \overline{\mathrm{DACB}}\) as shown in the other serial interfaces) would have to decode the one \(\overline{\mathrm{TFS}}\) line to provide \(\overline{\mathrm{TFSA}}\) and \(\overline{\mathrm{TFSB}}\) lines for the AD7242/AD7244.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 7. AD7242/AD7244 to ADSP-2101/ADSP-2102 Interface

The three serial lines of the first serial port, SPORT1, of the ADSP-2101/ADSP-2102 connect directly to the three serial input lines of DACA of the AD7242/AD7244. The three serial lines of SPORT2 connect directly to the three serial lines on the DACB serial input port. Data from the ADSP-2101/ADSP-2102 is valid on the falling edge of SCLK. A common LDAC signal is used to drive the \(\overline{\text { LDACA }}\) and \(\overline{\mathrm{LDACB}}\) inputs. This is shown to be generated from a timer or clock recovery circuit but another control or address line of the ADSP-2101/ADSP-2102
could be used to drive these inputs. Alternatively, the \(\overline{\text { LDACA }}\) and LDACB inputs of the AD7242/AD7244 could be hardwired low and in this case the update of the DAC latches and analog outputs takes place on the 16th falling edge of SCLK (after the respective TFS signal goes low).

\section*{AD7242/AD7244 to DSP56000 Interface}

A serial interface between the AD7242/AD7244 and the DSP56000 is shown in Figure 8. The DSP56000 is configured for normal mode, asynchronous operation with gated clock. It is also set up for a 16 -bit word with SCK and SC2 as outputs and the FSL control bit set to a 0 . SCK is internally generated on the DSP56000 and applied to both the TCLKA and TCLKB inputs of the AD7242/AD7244. Data from the DSP56000 is valid on the falling edge of SCK. The serial data line, STD, is drives the DTA and DTB serial input data lines of the AD7242/AD7244.
The SC2 output provides the framing pulse for valid data. This is an active high output and is gated with a DACA/ \(\overline{\mathrm{DACB}}\) control line before being applied to the \(\overline{\mathrm{TFSA}}\) and \(\overline{\mathrm{TFSB}}\) inputs of the AD7242/AD7244. The DACA/ \(\overline{\mathrm{DACB}}\) line determines which DAC serial data is to be transferred to, i.e., which \(\overline{\mathrm{TFS}}\) line is active when SC2 is active.
As in the previous interface, a common \(\overline{\mathrm{LDAC}}\) input is shown driving the \(\overline{\text { LDACA }}\) and \(\overline{\text { LDACB }}\) inputs of the AD7242/ AD7244. Once again, these \(\overline{\mathrm{LDAC}}\) inputs could be hardwired low, in which case \(V_{\text {OUTA }}\) or \(V_{\text {OUtB }}\) will be updated on the sixteenth falling edge of SCK after the TFSA or TFSB input goes low.


Figure 8. AD7242/AD7244 to DSP56000 Interface

\section*{AD7242/AD7244 to TMS320C25 Interface}

Figure 9 shows a serial interface between the AD7242/AD7244 and the TMS320C25 DSP processor. In this interface, the CLKX and FSX signals of the TMS320C25 are generated from the clock/timer circuitry. The FSX pin of the TMS320C25 must be configured as an input. CLKX is used to provide both the TCLKA and TCLKB inputs of the AD7242/AD7244. DX of the TMS 320 C 25 is also routed to the serial data line of each input port of the AD7242/AD7244.
Data from the TMS32020 is valid on the falling edge of CLKX after FSX goes low. This FSX signal is gated with the DACA/ \(\overline{\text { DACB }}\) control line to determine whether TFSA or TFSB goes low when FSX goes low.
The clock/timer circuitry also generates the \(\overline{\text { LDAC }}\) signal for the AD7242/AD7244 to synchronize the update of the outputs with the serial transmission. As in the previous interface diagrams, a common \(\overline{\text { LDAC }}\) input is shown driving the \(\overline{\text { LDACA }}\) and \(\overline{\text { LDACB }}\) inputs of the AD7242/AD7244. Once again, these LDAC inputs could be hardwired low, in which case \(V_{\text {OUTA }}\) or \(\mathrm{V}_{\text {Outs }}\) will be updated on the sixteenth falling edge of CLKX after the TFSA or TFSB input goes low.


Figure 9. AD7242/AD7244 to TMS320C25 Interface

\section*{AD7242/AD7244 to 87C51 Interface}

A serial interface between the AD7242/AD7244 and the 87C51 microcontroller is shown in Figure 10. TXD of the 87C51 drives TCLKA and TCLKB of the AD7242/AD7244 while RXD drives the two serial data lines of the part. The \(\overline{T F S A}\) and TFSB signals are derived from P3.2 and P3.3, respectively.
The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the don't care bits are the first to be transmitted to the AD7242/ AD7244 and the last bit to be sent is the LSB of the word to be loaded to the AD7242/AD7244. When data is to be transmitted to the part, P3.2 (for DACA) or P3.3 (for DACB) is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7242/AD7244, P3.2 (for DACA) or P3.3 (for DACB) is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7242/AD7244. When the second serial transfer is complete, the P3.2 line (for DACA) or the P3.3 line (for DACB) is taken high.

Figure 10 shows both \(\overline{\text { LDAC }}\) inputs of the AD7242/AD7244 hardwired low. As a result, the DAC latch and the analog output of one of the DACs will be updated on sixteenth falling
edge of TXD after the respective \(\overline{\mathrm{TFS}}\) signal for that DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the \(\overline{\text { LDAC }}\) inputs are driven from a timer, can be used.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 10. AD7242/AD7244 to 87C51 Interface

\section*{AD7242/AD7244 to 68HC11 Interface}

Figure 11 shows a serial interface between the AD7242/AD7244 and the \(68 \mathrm{HCl1}\) microcontroller. SCK of the \(68 \mathrm{HCl1}\) drives TCLKA and TCLKB of the AD7242/AD7244 while the MOSI output drives the two serial data lines of the AD7242/AD7244. The \(\overline{\mathrm{TFSA}}\) and \(\overline{\mathrm{TFSB}}\) signals are derived from PC6 and PC7, respectively.
For correct operation of this interface, the 68 HCl 11 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC6 (for DACA) or PC7 (for DACB) is taken low. When the 68 HCl 1 is configured like this, data on MOSI is valid on the falling edge of SCK. The \(68 \mathrm{HCl1}\) transmits its serial data in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7242/AD7244, PC6 (for DACA) or PC7 (for DACB ) is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7242/ AD7244. When the second serial transfer is complete, the PC6 line (for DACA) or the PC7 line (for DACB) is taken high.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 11. AD7242/AD7244 to 68HC11 Interface

Figure 11 shows both \(\overline{\text { LDAC }}\) inputs of the AD7242/AD7244 hardwired low. As a result, the DAC latch and the analog output of one of the DACs will be updated on the sixteenth falling edge of SCK after the respective TFS signal for that DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the \(\overline{\text { LDAC }}\) inputs are driven from a timer, can be used.

\section*{APPLYING THE AD7242/AD7244}

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7242 works on an LSB size of 1.465 mV , while the AD7244 works on an LSB size of \(366 \mu \mathrm{~V}\). Therefore, the designer must be conscious of minimizing noise in both the converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feed through to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any high performance converter, and a proper PCB layout which minimizes these effects is essential for best performance.

\section*{LAYOUT HINTS}

Ensure that the layout for the printed circuit board has the digital and analog lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7242/AD7244. Connect all analog grounds to this star ground and also connect the AD7242/AD7244 DGND pins to this ground. Do not connect any other digital grounds to this analog ground point.

Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise.

\section*{NOISE}

Keep the signal leads on the \(\mathrm{V}_{\text {OUTA }}\) and \(\mathrm{V}_{\text {Outb }}\) signals and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC outputs and their destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.

\section*{FEATURES}
12-Bit CMOS DAC with On-Chip Voltage Reference Output Amplifier
3 Selectable Output Ranges
-5 V to \(+5 \mathrm{~V}, 0\) to \(+5 \mathrm{~V}, 0\) to +10 V
Serial Interface
300 kHz DAC Update Rate
Small Size: 16-Pin DIP or SOIC
Nonlinearity: \(\pm \mathbf{1 / 2}\) LSB \(T_{\text {min }}\) to \(T_{\text {max }}\) Low Power Dissipation: 100 mW typical
APPLICATIONS
Process Control
Industrial Automation
Digital Signal Processing Systems Input/Output Ports

\section*{GENERAL DESCRIPTION}

The AD7243 is a complete 12-bit, voltage output, digital-toanalog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external trims are required to achieve full specified performance.
The output amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load. The output voltage ranges with single supply operation are 0 to +5 V or 0 to +10 V , while an additional bipolar \(\pm 5 \mathrm{~V}\) output range is available with dual supplies. The ranges are selected using the internal gain resistor.
The data format is natural binary in both unipolar ranges, while either offset binary or 2 s complement format may be selected in the bipolar range. A \(\overline{\text { CLR }}\) function is provided which sets the output to 0 V in both unipolar ranges and in the 2 s complement bipolar range, while with offset binary data format, the output is set to -REFIN. This function is useful as a power-on reset as it allows the output to be set to a known voltage level.
The AD7243 features a fast versatile serial interface which allows easy connection to both microcomputers and 16 -bit digital signal processors with serial ports. The serial data may be applied at rates up to 5 MHz allowing a DAC update rate of 300 kHz . A serial data output capability is also provided which allows daisy chaining in multi-DAC systems. This feature allows any number of DACs to be used in a system with a simple 4 -wire interface. All DACs may be updated simultaneously using \(\overline{\text { LDAC. }}\)

FUNCTIONAL BLOCK DIAGRAM


The AD7243 is fabricated on Linear Compatible CMOS ( LC \(^{2}\) MOS), an advanced, mixed technology process. It is packaged in 16-pin DIP and 16 -pin SOIC packages.

\section*{PRODUCT HIGHLIGHTS}
1. Complete 12 -Bit DACPORT \({ }^{\mathrm{TM}}\)

The AD7243 is a complete, voltage output, 12-bit DAC on a single chip. The single chip design is inherently more reliable than multichip designs.
2. Single or Dual Supply Operation.
3. Minimum 3-wire interface to most DSP processors.
4. DAC Update Rate- 300 kHz .
5. Serial Data Output allows easy daisy-chaining in multiple DAC systems.
\[
\left(V_{\mathrm{DD}}=+12 \mathrm{~V} \text { to }+15 \mathrm{~V},{ }^{1} \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V} \text { or }-12 \mathrm{~V} \text { to }-15 \mathrm{~V},{ }^{1}\right.
\]

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & \(\mathbf{A}^{2}\) & \(\mathbf{B}^{2}\) & \(\mathbf{S}^{2}\) & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution \\
Relative Accuracy \({ }^{3}\) \\
Differential Nonlinearity \({ }^{3}\) \\
Unipolar Offset Error \({ }^{3}\) \\
Bipolar Zero Error \({ }^{3}\) \\
Full-Scale Error \({ }^{3,4}\) \\
Full-Scale Temperature Coefficient
\end{tabular} & \[
\begin{aligned}
& 12 \\
& \pm 1 \\
& \pm 0.9 \\
& \pm 4 \\
& \\
& \pm 5 \\
& \pm 6 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 0.9 \\
& \pm 4 \\
& \\
& \pm 5 \\
& \pm 6 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 \\
& \pm 0.9 \\
& \pm 5 \\
& \\
& \pm 6 \\
& \pm 7 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
ppm of FSR/ \\
\({ }^{\circ} \mathrm{C}\) typ
\end{tabular} & \begin{tabular}{l}
Guaranteed Monotonic \\
\(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\) or -12 V to \(-15 \mathrm{~V} ;{ }^{1}\) DAC Latch \\
Contents All 0s \\
\(\mathrm{V}_{\text {ss }}=-12 \mathrm{~V}\) to \(-15 \mathrm{~V}^{1}\); DAC Latch Contents All 0 s
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \\
REFOUT \\
Reference Temperature Coefficient \\
Reference Load Change \\
( \(\triangle\) REFOUT vs. \(\mathrm{I}_{\mathrm{L}}\) )
\end{tabular} & \[
\begin{aligned}
& 4.95 / 5.05 \\
& \pm 25 \\
& \\
& -1
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& 4.95 / 5.05 \\
& \pm 25 \\
& -1
\end{aligned}\right.
\] & \[
\left\lvert\, \begin{aligned}
& 4.95 / 5.05 \\
& \pm 30 \\
& -1
\end{aligned}\right.
\] & \[
\left\lvert\, \begin{aligned}
& \mathrm{V} \min / \mathrm{V} \max \\
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\
& \mathrm{mV} \text { max }
\end{aligned}\right.
\] & Reference Load Current ( \(\mathrm{I}_{\mathrm{L}}\) ) Change (0-100 \(\mu \mathrm{A}\) ) \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Reference Input Range, REFIN Input Current
\end{tabular} & \[
\begin{aligned}
& 4.95 / 5.05 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 4.95 / 5.05 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 4.95 / 5.05 \\
& 5
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& \mathrm{V} \min / \mathrm{V} \max \\
& \mu \mathrm{~A} \max
\end{aligned}\right.
\] & \(5 \mathrm{~V} \pm 1 \%\) for Specified Performance \\
\hline DIGITAL INPUTS Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\text {IN }}\) Input Capacitance \({ }^{5}\) & \[
\left\lvert\, \begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8
\end{aligned}\right.
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8
\end{aligned}
\] & V min V max \(\mu \mathrm{A}\) max pF max & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \begin{tabular}{l}
DIGITAL OUTPUT \\
Serial Data Out (SDO) \\
Output Low Voltage, \(\mathrm{V}_{\text {OL }}\) Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\)
\end{tabular} & \[
\begin{aligned}
& 0.4 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& V \text { max } \\
& V \text { min }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I}_{\text {SINK }}=1.0 \mathrm{~mA} \\
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline ANALOG OUTPUT Output Range Resistor, \(\mathrm{R}_{\mathrm{OFs}}\) Output Voltage Ranges \({ }^{6}\) Output Voltage Ranges \({ }^{6}\) DC Output Impedance & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{k} \Omega \min / \max \\
& \mathrm{V} \\
& \mathrm{~V} \\
& \Omega \operatorname{typ}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Single Supply; } \mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V} \\
& \text { Dual Supply; } \mathrm{V}_{\mathrm{ss}}=-12 \mathrm{~V} \text { to }-15 \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
AC CHARACTERISTICS \(^{5}\) \\
Voltage Output Settling-Time Positive Full-Scale Change Negative Full-Scale Change Negative Full-Scale Change Digital-to-Analog Glitch Impulse \({ }^{3}\) \\
Digital Feedthrough \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 10 \\
& 10 \\
& 30 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 10 \\
& 30 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& 10 \\
& 10 \\
& 30 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{s}\) max \\
\(\mu \mathrm{s}\) max \\
us typ \\
nV secs typ \\
nV secs typ
\end{tabular} & \begin{tabular}{l}
Settling Time to Within \(\pm 1 / 2\) LSB of Final Value \\
Typically \(3 \mu \mathrm{~s}\) \\
Typically \(5 \mu \mathrm{~s} ; \mathrm{V}_{\mathrm{ss}}=-12 \mathrm{~V}\) to \(-15 \mathrm{~V}^{1}\)
\[
\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}
\] \\
DAC Latch Contents Toggled Between All 0s \\
and All 1 s \\
\(\overline{\text { LDAC }}=\mathrm{High}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(\mathrm{V}_{\mathrm{DD}}\) Range \\
\(\mathrm{V}_{\text {ss }}\) Range (Dual Supplies) \\
\(I_{D D}\) \\
\(\mathrm{I}_{\text {SS }}\) (Dual Supplies)
\end{tabular} & \[
\begin{aligned}
& +10.8 /+16.5 \\
& -10.8 /-16.5 \\
& 10 \\
& 4
\end{aligned}
\] & \[
\left|\begin{array}{l}
+11.4 /+15.75 \\
-11.4 /-15.75 \\
10 \\
4
\end{array}\right|
\] & \[
\begin{aligned}
& +11.4 /+15.75 \\
& -11.4 /-15.75 \\
& 12 \\
& 4
\end{aligned}
\] & \(\mathrm{V} \min / V \max\) \(\mathrm{V} \min / \mathrm{V}\) max mA max mA max & For Specified Performance Unless Otherwise Stated For Specified Performance Unless Otherwise Stated Output Unloaded; Typically 7 mA Output Unloaded; Typically 2 mA \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Power Supply Tolerance A Version: \(\pm 10 \%\); B, S Versions: \(\pm 5 \%\).
\({ }^{2}\) Temperature Ranges are as follows: A, B Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\); S Version: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{3}\) See terminology.
\({ }^{4}\) Measured with respect to REFIN and includes unipolar/bipolar offset error.
\({ }^{5}\) Sample tested \(@+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{6} 0\) to +10 V output range is available only with \(\mathrm{V}_{\mathrm{DD}} \geq+14.25 \mathrm{~V}\).
Specifications subject to change without notice.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7243AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7243BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7243AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{R}-16\) \\
AD7243BR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{R}-16\) \\
AD7243AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7243BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7243SQ \(^{2}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} \mathrm{~N}=\) Plastic DIP; \(\mathrm{R}=\) SOIC; \(\mathrm{Q}=\) Cerdip. For outline information see Package Information section.
\({ }^{2}\) Available to \(/ 883 \mathrm{~B}\) processing only. Contact your local sales office for military data sheet.
 \(R_{L}=2 k \Omega, C_{L}=100 \mathrm{pF}\). All Specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at \(+25^{\circ} \mathrm{C}\) (All Versions) & Limit at \(\mathbf{T}_{\text {min }}, \mathbf{T}_{\text {max }}\) (All Versions) & Units & Conditions/Comments \\
\hline \(\mathrm{t}_{1}{ }^{3}\) & 200 & 200 & ns min & SCLK Cycle Time \\
\hline \(\mathrm{t}_{2}\) & 50 & 50 & \(n \mathrm{nmin}\) & SYNC to SCLK Falling Edge Setup Time \\
\hline \(\mathrm{t}_{3}\) & 120 & 190 & \(n \mathrm{nmin}\) & SYNC to SCLK Hold Time \\
\hline \(\mathrm{t}_{4}\) & 10 & 10 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{5}\) & 100 & 100 & \(n s \min\) & Data Hold Time \\
\hline \(\mathrm{t}_{6}\) & 0 & 0 & \(n s \min\) & \(\overline{\text { SYNC High to LDAC }}\) Low \\
\hline \(\mathrm{t}_{7}\) & 50 & 50 & ns min & LDAC Pulse Width \\
\hline \(\mathrm{t}_{8}\) & 0 & 0 & ns min & \(\overline{\text { LDAC }}\) High to \(\overline{\text { SYNC }}\) Low \\
\hline \(\mathrm{t}_{9}\) & 75 & 75 & \(n \mathrm{nmin}\) & \(\overline{\text { CLR }}\) Pulse Width \\
\hline \(\mathrm{t}_{10}{ }^{4}\) & 120 & 180 & ns max & SCLK Falling Edge to SDO Valid \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) See Figures 7 \& 8.
\({ }^{3}\) SCLK mark/space ratio range is \(40 / 60\) to \(60 / 40\)
\({ }^{4}\) SDO load capacitance is no greater than 50 pF .

ABSOLUTE MAXIMUM RATINGS*
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to AGND, DGND . . . . . . . . . . . . . -0.3 V to +17 V
\(\mathrm{V}_{\mathrm{ss}}\) to AGND, DGND . . . . . . . . . . . . . . +0.3 V to -17 V
AGND to DGND . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {OUT }}{ }^{1}\) to AGND . . . . . . . . . . . . . . -6 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
REFOUT to AGND . . . . . . . . . . . . . . . . . . . 0 V to \(\mathrm{V}_{\mathrm{DD}}\)
REFIN to AGND . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Inputs to DGND . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
SDO to DGND . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Industrial (A, B Versions) . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S Version) . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . 450 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
NOTES
\({ }^{1}\) The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded. Short circuit current is typically 80 mA .
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any time.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{TERMINOLOGY}

\section*{Bipolar Zero Error}

Bipolar Zero Error is the voltage measured at \(\mathrm{V}_{\text {OUT }}\) when the DAC is configured for bipolar output and loaded with all 0 s ( 2 s Complement Coding) or with 100000000000 (Offset Binary Coding). It is due to a combination of offset errors in the DAC, amplifier and mismatch between the internal gain resistors around the amplifier.

\section*{Full-Scale Error}

Full-Scale Error is a measure of the output error when the amplifier output is at full scale (for the bipolar output range full scale is either positive or negative full scale). It is measured with respect to the reference input voltage and includes the offset errors.

\section*{Digital-to-Analaog Glitch Impulse}

This is the voltage spike that appears at \(\mathrm{V}_{\text {OUT }}\) when the digital code in the DAC latch changes, before the output settles to its final value. The energy in the glitch is specified in nV secs, and is measured for an all codes change from 000000000000 to 111111111111.

\section*{Digital Feedthrough}

This is a measure of the voltage spike that appears on \(\mathrm{V}_{\text {OUT }}\) as a result of feedthrough from the digital inputs on the AD7243. It is measured with LDAC held high.

\section*{AD7243}

\section*{TERMINOLOGY (CONTINUED)}

\section*{Relative Accuracy (Linearity)}

Relative Accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints of the transfer function. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

\section*{Single Supply Linearity and Gain Error}

The output amplifier on the AD7243 can have true negative offsets even when the part is operated from a single +15 V supply. However, because the negative supply rail \(\left(\mathrm{V}_{\mathrm{ss}}\right)\) is 0 V , the output cannot actually go negative. Instead, when the output offset voltage is negative, the output voltage sits at 0 V , resulting in the transfer function shown in Figure 1.


Figure 1. Effect of Negative Offset (Single Supply)

This "knee" is an offset effect, not a linearity error, and the transfer function would have followed the dotted line if the output voltage could have gone negative.
Normally, linearity is measured between zero (all 0 s input code) and full scale (all 1 s input code) after offset and full scale have been adjusted out or allowed for, but this is not possible in single supply operation if the offset is negative, due to the knee in the transfer function. Instead, linearity of the AD7243 in the unipolar mode is measured between full scale and the lowest code which is guaranteed to produce a positive output voltage. This code is calculated from the maximum specification for negative offset. For the A and B versions the linearity is measured between Codes 3 and 4095 . For the \(S\) grade, linearity is measured between Code 5 and Code 4095.

\section*{Differential Nonlinearity}

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB or less over the operating temperature range ensures monotonicity.

Unipolar Offset Error
Unipolar Offset Error is the measured output voltage from \(\mathrm{V}_{\text {OUT }}\) with all zeros loaded into the DAC latch when the DAC is configured for unipolar output. It is due to a combination of the offset errors in the DAC and output amplifier.

\section*{PIN FUNCTION DESCRIPTION (DIP \& SOIC PIN NUMBERS)}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & REFIN & Voltage Reference Input. It is internally buffered before being applied to the DAC. The nominal reference voltage for specified operation of the AD7243 is 5 V . \\
\hline 2 & REFOUT & Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part using its internal reference, REFOUT should be connected to REFIN. \\
\hline 3 & \(\overline{\text { CLR }}\) & Clear, Logic Input. Taking this input low sets \(\mathrm{V}_{\text {Out }}\) to 0 V in both unipolar ranges and the 2 s complement bipolar range and to -REFIN in the offset binary bipolar range. \\
\hline 4 & \(\overline{\text { BIN }} / \mathrm{COMP}\) & Logic Input. This input selects the data format to be either binary or 2 s complement. In both unipolar ranges, natural binary format is selected by connecting this input to a logic " 0 ." In the bipolar configuration, offset binary format is selected with a logic " 0 " while a logic " 1 " selects 2 s complement format. \\
\hline 5 & SCLK & Serial Clock, Logic Input. Data is clocked into the input register on each falling SCLK edge. \\
\hline 6 & SDIN & Serial Data In, Logic Input. The 16-bit serial data word is applied to this input. \\
\hline 7 & \(\overline{\text { SYNC }}\) & Data Synchronization Pulse, Logic Input. Taking this input low initializes the internal logic in readiness for a new data word. \\
\hline 8 & DGND & Digital Ground. Ground reference for all digital circuitry. \\
\hline 9 & \(\overline{\text { LDAC }}\) & Load DAC, Logic Input. Updates the DAC output. The DAC output is updated on the falling edge of this signal or alternatively if this line is permanently low, an automatic update mode is selected whereby the DAC is updated on the 16th falling SCLK pulse. \\
\hline 10 & DCEN & Daisy-Chain Enable, Logic Input. Connect this pin high if a daisy-chain interface is being used, otherwise this pin must be connected low. \\
\hline 11 & SDO & Serial Data Out, Logic Output. With DCEN at Logic "1" this output is enabled, and the serial data in the input shift register is clocked out on each falling SCLK edge. \\
\hline 12 & AGND & Analog Ground. Ground reference for all analog circuitry. \\
\hline 13 & \(\mathrm{R}_{\text {OFS }}\) & Output Offset Resistor for the amplifier. It is connected to \(\mathrm{V}_{\text {OUT }}\) for the +5 V range, to AGND for the +10 V range and to REFIN for the -5 V to +5 V range. \\
\hline 14 & \(\mathrm{V}_{\text {Out }}\) & Analog Output Voltage. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to \(+5 \mathrm{~V}, 0\) to +10 V and -5 V to +5 V . \\
\hline 15 & \(\mathrm{V}_{\text {ss }}\) & Negative Power Supply (used for the output amplifier only, may be connected to 0 V for single supply operation or to -12 V to -15 V for dual supplies). \\
\hline 16 & \(\mathrm{V}_{\text {DD }}\) & Positive Power Supply ( +12 V to +15 V ). \\
\hline
\end{tabular}

\section*{PIN CONFIGURATION DIP and SOIC}


\section*{CIRCUIT INFORMATION}

\section*{D/A Section}

The AD7243 contains a 12 -bit voltage mode D/A converter consisting of highly stable thin film resistors and high speed NMOS single-pole, double-throw switches. The output voltage from the converter has the same polarity as the reference voltage, REFIN, allowing single supply operation.


Figure 2. D/A Simplified Circuit Diagram

\section*{Internal Reference}

The AD7243 has an on-chip temperature compensated buried Zener reference which is factory trimmed to \(5 \mathrm{~V} \pm 50 \mathrm{mV}\). The reference voltage is provided at the REFOUT pin. This reference can be used to provide the reference voltage for the D/A converter (by connecting the REFOUT pin to the REFIN pin.)
The reference voltage can also be used as a reference for other components and is capable of providing up to \(500 \mu \mathrm{~A}\) to an external load. The maximum recommended capacitance on REFOUT for normal operation is 50 pF . If the reference is required for external use with capacitive loads greater than 50 pF then it should be decoupled to AGND with a \(200 \Omega\) resistor in series with a parallel combination of a \(10 \mu \mathrm{~F}\) tantalum capacitor and a \(0.1 \mu \mathrm{~F}\) ceramic capacitor.


Figure 3. Reference Decoupling Scheme

\section*{External Reference}

In some applications, the user may require a system reference or some other external reference to drive the AD7243. References such as the AD586 provide an ideal external reference source (see Figure 10). The REFIN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converter. The D/A converter is scaled for a 5 V reference and the device is tested with 5 V applied to REFIN. Other reference voltages may be used with degraded performance. Figure 4 shows the typical degradation in linearity vs. REFIN.


Figure 4. Typical Linearity vs. REFIN Voltage

\section*{Op Amp Section}

The output of the voltage mode \(\mathrm{D} / \mathrm{A}\) converter is buffered by a noninverting CMOS amplifier. The \(\mathrm{R}_{\mathrm{OFS}}\) input allows three output voltage ranges to be selected. The buffer amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load to AGND.
The output amplifier can be operated from a single +12 V to +15 V supply by tying \(\mathrm{V}_{\text {ss }}=0 \mathrm{~V}\).
The amplifier can also be operated from dual supplies to allow an additional bipolar output range of -5 V to +5 V . Dual supplies are necessary for the bipolar output range but can also be used for the unipolar ranges to give faster settling time to voltages near 0 V , to allow full sink capability of 2.5 mA over the entire output range and to eliminate the effects of negative offsets on the transfer characteristic (outlined previously). A plot of the output sink capability of the amplifier is shown in Figure 5.


Figure 5. Amplifier Sink Current

\section*{AD7243}

\section*{DIGITAL INTERFACE}

The AD7243 contains an input serial to parallel shift register and a DAC latch. A simplified diagram of the input loading circuitry is shown in Figure 6. Serial data on the SDIN input is loaded to the input register under control of DCEN, SYNC and SCLK. When a complete word is held in the shift register, it may then be loaded into the DAC latch under control of LDAC. Only the data in the DAC latch determines the analog output on the AD7243.

The DCEN (daisy-chain enable) input is used to select either a stand-alone mode or a daisy-chain mode. The loading format is slightly different depending on which mode is selected.

\section*{Serial Data Loading Format (Stand-Alone Mode)}

With DCEN at Logic 0 the stand-alone mode is selected. In this mode a low SYNC input provides the frame synchronization signal which tells the AD7243 that valid serial data on the SDIN input will be available for the next 16 falling edges of SCLK. An internal counter/decoder circuit provides a low gating signal so that only 16 data bits are clocked into the input shift register. After 16 SCLK pulses the internal gating signal goes inactive (high) thus locking out any further clock pulses. Therefore, either a continuous clock or a burst clock source may be used to clock in the data.

The SYNC input should be taken high after the complete 16 -bit word is loaded in.

Although 16 bits of data are clocked into the input register, only the latter 12 bits get transferred into the DAC latch. The first 4 bits in the 16 bit stream are don't cares since their value does not affect the DAC latch data. Therefore, the data format is 4 don't cares followed by the 12 -bit data word with the LSB as the last bit in the serial stream.

There are two ways in which the DAC latch and hence the analog output may be updated. The status of the \(\overline{\text { LDAC }}\) input is examined after SYNC is taken low. Depending on its status, one of two update modes is selected.
If \(\overline{\mathrm{LDAC}}=0\), then the automatic update mode is selected. In this mode the DAC latch and analog output are updated automatically when the last bit in the serial data stream is clocked in. The update thus takes place on the sixteenth falling SCLK edge.
If \(\overline{\text { LDAC }}=1\), then the automatic update is disabled and the DAC latch is updated by taking \(\overline{\text { LDAC }}\) low any time after the 16-bit data transfer is complete. The update now occurs on the falling edge of \(\overline{\text { LDAC. }}\). Note that the \(\overline{\text { LDAC }}\) input must be taken back high again before the next data transfer is initiated.


Figure 6. Simplified Loading Structure


\section*{Serial Data Loading Format (Daisy-Chain Mode)}

By connecting DCEN high the daisy-chain mode is enabled. This mode of operation is designed for multi-DAC systems where several AD7243s may be connected in cascade (see Figure 16). In this mode the internal gating circuitry on SCLK is disabled, and a serial data output facility is enabled. The internal gating signal is permanently active (low) so that the SCLK signal is continuously applied to the input shift register when \(\overline{\text { SYNC }}\) is low. The data is clocked into the register on each falling SCLK edge after SYNC going low. If more than 16 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. By connecting this line to the SDIN input on the next AD7243 in the chain, a multi-DAC interface may be constructed. Sixteen SCLK pulses are required for each DAC in the system. Therefore, the total number of clock cycles must equal 16 N where N is the total number of devices in the chain. When the serial transfer to all devices is complete, \(\overline{\text { SYNC }}\) should be taken high. This prevents any further data being clocked into the input register.

A continuous SCLK source may be used if it can be arranged that \(\overline{\text { SYNC }}\) is held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles may be used and SYNC taken high some time later.
When the transfer to all input registers is complete, a common LDAC signal updates all DAC latches with the lower 12 bits of data in each input register. All analog outputs are therefore updated simultaneously on the falling edge of LDAC.

\section*{Clear Function ( \(\overline{\mathbf{C L R}}\) )}

The clear function bypasses the input shift register and loads the DAC Latch with all 0 s. It is activated by taking \(\overline{\text { CLR }}\) low. In all ranges except the Offset Binary bipolar range ( -5 V to +5 V ) the output voltage is reset to 0 V . In the offset binary bipolar range the output is set to -REFIN. The clear function is especially useful at power-up as it enables the output to be reset to a known state.


Figure 8. Timing Diagram (Daisy-Chain Mode)

\section*{AD7243}

\section*{APPLYING THE AD7243}

\section*{Power Supply Decoupling:}

To achieve optimum performance when using the AD7243, the \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\text {SS }}\) lines should each be decoupled to DGND using \(0.1 \mu \mathrm{~F}\) capacitors. In noisy environments it is recommended that \(10 \mu \mathrm{~F}\) capacitors be connected in parallel with the \(0.1 \mu \mathrm{~F}\) capacitors.
The internal scaling resistors provided on the AD7243 allow several output voltage ranges. The part can produce unipolar output ranges of 0 V to +5 V or 0 V to +10 V and a bipolar output range of \(\pm 5 \mathrm{~V}\). Connections for the various ranges are outlined below.
Unipolar ( 0 V to +10 V ) Configuration
The first of the configurations provides an output voltage range of 0 V to +10 V . This is achieved by connecting the output offset resistor \(\mathrm{R}_{\mathrm{OFS}}\) (Pin 13) to AGND. Natural Binary data format is selected by connecting \(\overline{\text { BIN } / C O M P ~(P i n ~ 4) ~ t o ~ D G N D . ~ I n ~}\) this configuration, the AD7243 can be operated using either single or dual supplies. Note that the \(\mathrm{V}_{\mathrm{DD}}\) supply must be \(\geq+14.25 \mathrm{~V}\) for this range in order to maintain sufficient amplifier headroom. Dual supplies may be used to improve settling time and give increased current sink capability for the amplifier. Figure 9 shows the connection diagram for unipolar operation of the AD7243. Table I shows the digital code vs. analog output for this configuration.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 9. Unipolar (0 to +10 V ) Configuration
\begin{tabular}{|c|c|c|}
\hline Input Data Word MSB & LSB & Analog Output, V \({ }_{\text {Out }}\) \\
\hline XXXX 1111111111 & 1111 & +2REFIN - (4095/4096) \\
\hline XXXX 10000000000 & 0001 & +2REFIN - (2049/4096) \\
\hline XXXX 100000000 & 0000 & +2REFIN \(\cdot(2048 / 4096)=+\) REFIN \\
\hline XXXX 0111111111 & 1111 & +2REFIN - \({ }^{\text {(2047/4096) }}\) \\
\hline XXXX 000000000 & 0001 & +2REFIN - (1/4096) \\
\hline XXXX 000000000 & 0000 & 0 V \\
\hline
\end{tabular}
\(\mathrm{X}=\) Don't Care.
Note: \(1 \mathrm{LSB}=2\) REFIN/4096.
Table I. Unipolar Code Table (0 to +10 V Range)

Unipolar ( 0 V to \(\mathbf{+ 5} \mathrm{V}\) ) Configuration
The 0 V to +5 V output voltage range is achieved by connecting \(\mathrm{R}_{\mathrm{OFS}}\) to \(\mathrm{V}_{\text {OUT }}\). Once again, the AD7243 can be operated using either single or dual supplies. The table for output voltage vs. digital code is as in Table I, with 2REFIN replaced by REFIN. Note, for this range, 1 LSB \(=\) REFIN \(\cdot\left(2^{-12}\right)=(\) REFIN \(/ 4096)\).

\section*{Bipolar ( \(\pm 5 \mathrm{~V}\) ) Configuration}

The bipolar configuration for the AD7243, which gives an output range of -5 V to +5 V , is achieved by connecting \(\mathrm{R}_{\mathrm{OFS}}\) to REFIN. The AD7243 must be operated from dual supplies to achieve this output voltage range. Either offset binary or 2 s complement data format may be selected. Figure 10 shows the connection diagram for bipolar operation. An AD586 provides the reference voltage for the DAC but this could be provided by the on-chip reference by connecting REFOUT to REFIN.


Figure 10. Bipolar Configuration with External Reference

\section*{Bipolar Operation (2s Complement Data Format)}

The AD7243 is configured for 2s complement data format by connecting BIN/COMP (Pin 4) high. The analog output vs. digital code is shown in Table II.
\begin{tabular}{|c|c|c|}
\hline Input Data Word MSB & LSB & Analog Output, \(\mathbf{V}_{\text {Out }}\) \\
\hline XXXX 01111111 & 1111 & +REFIN - (2047/2048) \\
\hline XXXX 00000000 & & +REFIN - (1/2048) \\
\hline XXXX 00000000 & 0000 & 0 V \\
\hline XXXX 11111111 & 1111 & -REFIN • (1/2048) \\
\hline XXXX 10000000 & & -REFIN - (2047/2048) \\
\hline XXXX 10000000 & 0000 & -REFIN • (2048/2048) \(=-\) REFIN \\
\hline
\end{tabular}

X = Don't Care.
Note: 1 LSB = REFIN/2048.

\section*{Table II. 2s Complement Bipolar Code Table}

\section*{Bipolar Operation (Offset Binary Data Format)}

The AD7243 is configured for Offset Binary data format by connecting BIN/COMP (Pin 4) low. The analog output vs. digital code may be obtained by inverting the MSB in Table II.

\section*{MICROPROCESSOR INTERFACING}

Microprocessor interfacing to the AD7243 is via a serial bus which uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a three-wire interface consisting of a clock signal, a data signal and a synchronization signal. The AD7243 requires a 16 -bit data word with data valid on the falling edge of SCLK. For all the interfaces, the DAC update may be done automatically when all the data is clocked in or it may be done under control of LDAC.

Figures 11 to 16 show the AD7243 configured for interfacing to a number of popular DSP processors and microcontrollers.

\section*{AD7243-ADSP-2101/ADSP-2102 Interface}

Figure 11 shows a serial interface between the AD7243 and the ADSP-2101/ ADSP-2102 DSP processor. The ADSP-2101/ ADSP-2102 contains two serial ports, and either port may be used in the interface. The data transfer is initiated by \(\overline{\mathrm{TFS}}\) going low. Data from the ADSP-2101/ADSP-2102 is clocked into the AD7243 on the falling edge of SCLK. When the data transfer is complete, \(\overline{\mathrm{TFS}}\) is taken high. In the interface shown the DAC is updated using an external timer which generates an LDAC pulse. This could also be done using a control or decoded address line from the processor. Alternatively, the \(\overline{\mathrm{LDAC}}\) input could be hard wired low and in this case the update takes place automatically on the sixteenth falling edge of SCLK.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 11. AD7243-ADSP-2101/ADSP-2102

\section*{AD7243-DSP56000 Interface}

A serial interface between the AD7243 and the DSP56000 is shown in Figure 12. The DSP56000 is configured for Normal Mode Asynchronous operation with Gated Clock. It is also set up for a 16-bit word with SCK and SC2 as outputs and the FSL control bit set to a " 0 ." SCK is internally generated on the DSP56000 and applied to the AD7243 SCLK input. Data from the DSP56000 is valid on the falling edge of SCK. The SC2 output provides the framing pulse for valid data. This line must be inverted before being applied to the SYNC input of the AD7243.

The \(\overline{\text { LDAC }}\) input of the AD7243 is connected to DGND so the update of the DAC latch takes place automatically on the sixteenth falling edge of SCLK. An external timer could also be used as in the previous interface if an external update is required.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 12. AD7243-DSP56000 Interface

\section*{AD7243-TMS32020 Interface}

Figure 13 shows a serial interface between the AD7243 and the TMS32020 DSP processor. In this interface, the CLKX and FSX signals for the TMS32020 should be generated using external clock/timer circuitry. The FSX pin of the TMS32020 must be configured as an input. Data from the TMS32020 is valid on the falling edge of CLKX.
The clock/timer circuitry generates the \(\overline{\text { LDAC }}\) signal for the AD7243 to synchronize the update of the output with the serial transmission. Alternatively, the automatic update mode may be selected by connecting \(\overline{\mathrm{LDAC}}\) to DGND.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 13. AD7243-TMS32020 Interface

\section*{AD7243-87C51 Interface}

A serial interface between the AD7243 and the 87C51 microcontroller is shown in Figure 14. TXD of the 87C51 drives SCLK of the AD7243, while RXD drives the serial data line of the part. The \(\overline{\text { SYNC }}\) signal is derived from the port line P3.3
The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the don't care bits are the first to be transmitted to the AD7243 and the last bit to be sent is the LSB of the word to be loaded to the AD7243. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7243, P3.3 is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7243. When the second serial transfer is complete, the P3.3 line is taken high.

Figure 14 shows the LDAC input of the AD7243 hard wired low. As a result, the DAC latch and the analog output will be updated on the sixteenth falling edge of TXD after the SYNC signal for the DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the \(\overline{\mathrm{LDAC}}\) input is driven from a timer, can be used.


Figure 14. AD7243-87C51 Interface

\section*{AD7243-68HC11 Interface}

Figure 15 shows a serial interface between the AD7243 and the 68 HC 11 microcontroller. SCK of the \(68 \mathrm{HCl1}\) drives SCLK of the AD7243 while the MOSI output drives the serial data line of the AD7243. The \(\overline{\text { SYNC }}\) signal is derived from a port line (PC7 shown).
For correct operation of this interface, the 68 HCl 1 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC7 is taken low. When the \(68 \mathrm{HCl1}\) is configured like this, data on MOSI is valid on the falling edge of SCK. The \(68 \mathrm{HCl1}\) transmits its serial data in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7243, PC7 is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7243. When the second serial transfer is complete, the PC7 line is taken high.

Figure 15 shows the \(\overline{\text { LDAC }}\) input of the AD72 43 hardwired low. As a result, the DAC latch and the analog output of the DAC will be updated on the sixteenth falling edge of SCK after the respective SYNC signal has gone low. Alternatively, the scheme used in previous interfaces, whereby the LDAC input is driven from a timer, can be used.


Figure 15. AD7243-68HC11 Interface

\section*{Multiple DAC Daisy-Chain Interface}

A multi-DAC serial interface is shown in Figure 16. This scheme may be used with all of the interfaces previously discussed if more than one DAC is required in a system. To enable the facility the DCEN pin must be connected high on all devices, including the last device in the chain.


Figure 16. AD7243 Daisy-Chain Configuration

Common clock, data, and synchronization signals are applied to all DACs in the chain. The loading sequence starts by taking SYNC low. The data is then clocked into the input registers on the falling edge of SCLK. Sixteen clock pulses are required for each DAC in the chain. The data ripples through the input registers with the first 16 -bit word filling the last register in the chain after 16 N clock pulses where \(\mathrm{N}=\) the total number of DACs in the chain.

When valid data has been loaded into all the registers, the \(\overline{\text { SYNC }}\) input should be taken high and a common \(\overline{\text { LDAC }}\) pulse used to update all the DACs simultaneously.

\section*{APPLICATIONS}

\section*{OPTO-ISOLATED INTERFACE}

In many process control type applications it is necessary to provide an isolation barrier between the controller and the unit being controlled. Opto-isolators can provide voltage isolation in excess of 3 kV . The serial loading structure of the AD7243 makes it ideal for opto-isolated interfaces as the number of interface lines is kept to a minimum.

Figure 17 shows a 4 -channel isolated interface using the AD7243. The DCEN pin must be connected high to enable the daisy-chain facility. Four channels with 12 -bit resolution are provided in the circuit shown, but this may be expanded to accommodate any number of DAC channels without any extra isolation circuitry.
The sequence of events to program the output channels is as follows.
1. Take the \(\overline{\text { SYNC }}\) line low.
2. Transmit the data as four 16 -bit words. A total of 64 clock pulses is required to clock the data through the chain.
3. Take the \(\overline{\text { SYNC }}\) line high.
4. Pulse the \(\overline{\text { LDAC }}\) line low. This updates all output channels simultaneously on the falling edge of \(\overline{\mathrm{LDAC}}\).
To reduce the number of opto-couplers, the \(\overline{\text { LDAC }}\) line could be driven from a one shot which is triggered by the rising edge on the \(\overline{\text { SYNC }}\) line. A low level pulse of 50 ns duration or greater is all that is required to update the outputs.


Figure 17. Four-Channel Opto-Isolated Interface

FEATURES
12-Bit CMOS DAC with Output Amplifier and Reference
Parallel Loading Structure: AD7245
\((8+4)\) Loading Structure: AD7248
Single or Dual Supply Operation
Fast Digital Interface (80ns WR Pulse)
Low Power ( 65 mW typ)
0.3", Skinny, 20- and 24-Pin DIP

20- and 28-Terminal Surface Mount Packages
NOTE: AD7245A/AD7248A IS RECOMMENDED FOR NEW DESIGNS

\section*{GENERAL DESCRIPTION}

The AD7245/AD7248 is a complete 12 -bit, voltage-output, digital-to-analog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.
The part features double-buffered interface logic with a 12 -bit input latch and 12 -bit DAC latch. The data held in the DAC latch determines the analog output of the converter. The AD7245 accepts 12 -bit parallel data which is latched into the input latch on the rising edge of \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\). The AD7248 has an 8-bit-wide data bus, and data is loaded to the input latch in two write operations, an 8 -bit LSB load and a 4 -bit MSB load. The input data must be right justified. For both parts, an asynchronous \(\overline{\text { LDAC }}\) signal transfers data from the input latch to the DAC latch. The AD7245 also has a \(\overline{\mathrm{CLR}}\) signal on the DAC latch which allows features such as power-on reset to be implemented. All logic inputs are level triggered and are TTL and CMOS (5V) level compatible, while the control logic is speed compatible with most microprocessors.
The on-chip 5V buried Zener diode provides a low-noise, temperature compensated reference for the DAC. The gain setting resistors allow a number of ranges at the output: 0 to \(+5 \mathrm{~V}, 0\) to +10 V when using single supply and 0 to \(+5 \mathrm{~V},-5 \mathrm{~V}\) to +5 V when operated in dual supplies. The output amplifier is capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load to GND.

The AD7245/AD7248 is fabricated in an all ion-implanted, high-speed linear, compatible CMOS ( LC \(^{2}\) MOS) process. The AD7245 is packaged in a small, \(0.3^{\prime \prime}\)-wide, 24 -pin DIP and 28 terminal surface mount packages. The AD7248 is available in a \(0.3^{\prime \prime}\)-wide, 20 -pin DIP and 20 -terminal surface mount packages.

FUNCTIONAL BLOCK DIAGRAMS


\section*{PRODUCT HIGHLIGHTS}
1. Complete 12-Bit DACPORT \({ }^{\text {TM }}\)

The AD7245/AD7248 is a complete, voltage output, 12-bit DAC on one chip. This single-chip design of the DAC reference and output amplifier is inherently more reliable than multichip designs.
2. Microprocessor Compatibility

The parallel loading structure of the AD7245 allows connection to microprocessors with a 16 -bit-wide data bus. The AD7248 is aimed at microprocessors which have an 8-bit-wide data bus structure. The high-speed logic of both parts allows direct interfacing to most modern microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7245/AD7248 in multiple DAC systems.

LC²MOS 12-Bit DACPORTS

\section*{FEATURES}

12-Bit CMOS DAC with Output Amplifier and Reference
Improved AD7245/AD7248:
12 V to 15 V Operation \(\pm 1 / 2\) LSB Linearity Grade
Faster Interface-40 ns typ Data Setup Time
Extended Plastic Temperature Range \(\left(-40^{\circ} \mathrm{C}\right.\) to \(\left.+85^{\circ} \mathrm{C}\right)\)
Single or Dual Supply Operation
Low Power-65 mW typ in Single Supply
Parallel Loading Structure: AD7245A
(8+4) Loading Structure: AD7248A

\section*{GENERAL DESCRIPTION}

The AD7245A/AD7248A is an enhanced version of the industry standard AD7245/AD7248. Improvements include operation from 12 V to 15 V supplies, a \(\pm 1 / 2\) LSB linearity grade, faster interface times and better full scale and reference variations with \(\mathrm{V}_{\mathrm{DD}}\). Additional features include extended temperature range operation for commercial and industrial grades.
The AD7245A/AD7248A is a complete, 12-bit, voltage output, digital-to-analog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.

Both parts are microprocessor compatible, with high speed data latches and double-buffered interface logic. The AD7245A accepts 12 -bit parallel data which is loaded into the input latch on the rising edge of \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\). The AD7248A has an 8 -bit wide data bus with data loaded to the input latch in two write operations. For both parts, an asynchronous \(\overline{\mathrm{LDAC}}\) signal transfers data from the input latch to the DAC latch and updates the ana\(\log\) output. The AD7245A also has a \(\overline{\mathrm{CLR}}\) signal on the DAC latch which allows features such as power-on reset to be implemented.

The on-chip 5 V buried Zener diode provides a low noise, temperature compensated reference for the DAC. For single supply operation, two output ranges of 0 to +5 V and 0 to +10 V are available, while these two ranges plus an additional \(\pm 5 \mathrm{~V}\) range are available with dual supplies. The output amplifiers are capable of developing +10 V across a \(2 \mathrm{k} \Omega\) load to GND.

The AD7245A/AD7248A is fabricated in linear compatible CMOS (LC \({ }^{2}\) MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. The AD7245A is available in a small, \(0.3^{\prime \prime}\) wide, 24 -pin DIP and SOIC and in 28 -terminal surface mount packages. The AD7248A is packaged in a small, \(0.3^{\prime \prime}\) wide, \(20-\) pin DIP and SOIC and in 20 -terminal surface mount packages.

AD7245A FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. The AD7245A/AD7248A is a 12 -bit DACPORT \({ }^{\text {rw }}\) on a single chip. This single chip design and small package size offer considerable space saving and increased reliability over multichip designs.
2. The improved interface times on the part allows easy, direct interfacing to most modern microprocessors.
3. The AD7245A/AD7248A features a wide power supply range allowing operation from 12 V supplies.
 \(A G N D=D G N D=0 V, R_{L}=2 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}\). All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
\[
\mathbf{A}^{\mathbf{2}}
\] \\
Version
\end{tabular} & \begin{tabular}{l}
\[
\mathbf{B}^{\mathbf{2}}
\] \\
Version
\end{tabular} & \begin{tabular}{l}
\[
\mathbf{S}^{2}
\] \\
Version
\end{tabular} & Units & Test Conditions/Comments \\
\hline ```
STATIC PERFORMANCE
    Resolution
    Relative Accuracy \({ }^{3}\)
    Differential Nonlinearity \({ }^{3}\)
    Unipolar Offset Error at \(+25^{\circ} \mathrm{C}^{3}\)
        \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Bipolar Zero Error \({ }^{3}\)
        \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    DAC Gain Error \({ }^{3,6}\)
    Full-Scale Output Voltage Error \({ }^{7} @+25^{\circ} \mathrm{C}\)
    \(\Delta\) Full Scale/ \(\Delta V_{\text {DD }}\)
    \(\Delta\) Full Scale \(/ \Delta V_{\text {ss }}\)
    Full-Scale Temperature Coefficient \({ }^{8}\)
``` & \[
\begin{aligned}
& 12 \\
& \pm 1 \\
& \pm 1 \\
& \pm 3 \\
& \pm 5 \\
& \pm 3 \\
& \pm 5 \\
& \pm 2 \\
& \pm 0.2 \\
& \pm 0.06 \\
& \pm 0.01 \\
& \pm 30
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 1 \\
& \pm 3 \\
& \pm 5 \\
& \pm 3 \\
& \pm 5 \\
& \pm 2 \\
& \pm 0.2 \\
& \pm 0.06 \\
& \pm 0.01 \\
& \pm 30
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 \\
& \pm 1 \\
& \pm 3 \\
& \pm 5 \\
& \pm 3 \\
& \pm 5 \\
& \pm 2 \\
& \pm 0.2 \\
& \pm 0.06 \\
& \pm 0.01 \\
& \pm 40
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
\% of FSR max \\
\(\%\) of FSR/V max \\
\(\%\) of FSR/V max \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) max
\end{tabular} & \begin{tabular}{l}
Guaranteed Monotonic
\[
\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V} \text { or }-12 \mathrm{~V} \text { to }-15 \mathrm{~V}^{4}
\] \\
Typical Tempco is \(\pm 3 \mathrm{ppm}\) of \(\mathrm{FSR}^{5} /{ }^{\circ} \mathrm{C}\). \\
\(\mathrm{R}_{\text {OFS }}\) connected to REF OUT; \(\mathrm{V}_{\text {SS }}=-12 \mathrm{~V}\) to \(-15 \mathrm{~V}^{4}\) \\
Typical Tempco is \(\pm 3 \mathrm{ppm}\) of \(\mathrm{FSR}^{5} /{ }^{\circ} \mathrm{C}\).
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V} \text { to }+15 \mathrm{~V}^{4} \\
& \mathrm{~V}_{\mathrm{ss}}=-12 \mathrm{~V} \text { to }-15 \mathrm{~V}^{4} \\
& \mathrm{~V}_{\mathrm{DD}}=+15 \mathrm{~V}
\end{aligned}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \\
REF OUT @ \(+25^{\circ} \mathrm{C}\) \\
\(\Delta\) REF OUT/ \(\Delta V_{D D}\) \\
Reference Temperature Coefficient Reference Load Change ( \(\Delta\) REF OUT vs. \(\Delta \mathrm{I}\) )
\end{tabular} & \[
\left\{\begin{array}{l}
4.99 / 5.01 \\
2 \\
\pm 25 \\
\\
-1
\end{array}\right.
\] & \[
\begin{aligned}
& 4.99 / 5.01 \\
& 2 \\
& \pm 25 \\
& -1
\end{aligned}
\] & \[
\begin{aligned}
& 4.99 / 5.01 \\
& 2 \\
& \pm 35 \\
& -1
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \min / \mathrm{V} \max \\
& \mathrm{mV} / \mathrm{V} \max \\
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { typ } \\
& \mathrm{mV} \max
\end{aligned}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V} \text { to }+15 \mathrm{~V}^{4}
\end{aligned}
\] \\
Reference Load Current Change ( \(0-100 \mu \mathrm{~A}\) )
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\text {IN }}\) Input Capacitance \({ }^{9}\)
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& 8
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& 8
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& 8
\end{aligned}
\] & V min V max \(\mu \mathrm{A}\) max pF max & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline ANALOG OUTPUTS Output Range Resistors Output Voltage Ranges \({ }^{10}\) Output Voltage Ranges \({ }^{10}\) DC Output Impedance & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \\
& \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \\
& \pm 5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 15 / 30 \\
& +5,+10 \\
& +5,+10, \\
& \pm 5 \\
& 0.5
\end{aligned}
\] &  & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\); Pin Strappable \\
\(\mathrm{V}_{\mathrm{SS}}=-12 \mathrm{~V}\) to \(-15 \mathrm{~V} ;{ }^{4}\) Pin Strappable
\end{tabular} \\
\hline \begin{tabular}{l}
AC CHARACTERISTICS \({ }^{9}\) \\
Voltage Output Settling Time \\
Positive Full-Scale Change \\
Negative Full-Scale Change \\
Digital Feedthrough \({ }^{3}\) \\
Digital-to-Analog Glitch Impulse
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 10 \\
& 10 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 10 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 10 \\
& 30
\end{aligned}
\] & \(\mu \mathrm{s}\) max \(\mu \mathrm{s}\) max nV-s typ nV-s typ & Settling Time to Within \(\pm 1 / 2\) LSB of Final Value DAC Latch All 0s to All 1s DAC Latch All 1s to All \(0 \mathrm{~s} ; \mathrm{V}_{\mathrm{Ss}}=-12 \mathrm{~V}\) to \(-15 \mathrm{~V}^{4}\) \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(V_{D D}\) \\
\(\mathrm{V}_{\mathrm{ss}}\) \\
\(I_{D D}\) \\
\(\mathrm{I}_{\text {SS }}\) (Dual Supplies)
\end{tabular} & \[
\begin{aligned}
& +10.8 / \\
& +16.5 \\
& -10.8 / \\
& -16.5 \\
& 12 \\
& 3
\end{aligned}
\] & \[
\begin{aligned}
& +11.4 / \\
& +15.75 \\
& -11.4 / \\
& -15.75 \\
& 12 \\
& 3
\end{aligned}
\] & \[
\begin{aligned}
& +11.4 / \\
& +15.75 \\
& -11.4 / \\
& -15.75 \\
& 12 \\
& 5
\end{aligned}
\] & V min/ V max \(V \min /\) \(V_{\text {max }}\) mA max \(m A \max\) & \begin{tabular}{l}
For Specified Performance Unless Otherwise Stated \\
For Specified Performance Unless Otherwise Stated \\
Output Unloaded; Typically 5 mA \\
Output Unloaded; Typically 2 mA
\end{tabular} \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Power supply tolerance is \(\pm 10 \%\) for A Version and \(\pm 5 \%\) for B and S Versions.
\({ }^{2}\) Temperature ranges are as follows: A/B Versions; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\); S Version; \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{3}\) See Terminology.
\({ }^{4}\) With appropriate power supply tolerances.
\({ }^{5}\) FSR means Full-Scale Range and is 5 V for the 0 to +5 V output range and 10 V for both the 0 to +10 V and \(\pm 5 \mathrm{~V}\) output ranges.
\({ }^{6}\) This error is calculated with respect to the reference voltage and is measured after the offset error has been allowed for.
\({ }^{7}\) This error is calculated with respect to an ideal 4.9988 V on the 0 to +5 V and \(\pm 5 \mathrm{~V}\) ranges; it is calculated with respect to an ideal 9.9976 V on the 0 to +10 V range. It includes the effects of internal voltage reference, gain and offset errors.
\({ }^{8} \mathrm{~F}\) ull-Scale \(\mathrm{TC}=\Delta \mathrm{FS} / \Delta \mathrm{T}\), where \(\Delta \mathrm{FS}\) is the full-scale change from \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\min }\) or \(\mathrm{T}_{\max }\).
\({ }^{9}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{10} 0\) to +10 V output range is available only when \(\mathrm{V}_{\mathrm{DD}} \geq+14.25 \mathrm{~V}\).
Specifications subject to change without notice.

SWITCHING CHARACTERISTICS \({ }^{1}\left(V_{D D}=+12 V\right.\) to \(+15 V_{i}{ }^{2} V_{S S}=0 V\) or \(-12 V\) to \(-15 V_{i}{ }^{2}\) See Figures 5 and 7.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & A, B Versions & S Version & Units & Conditions \\
\hline \[
\begin{aligned}
& \mathrm{t}_{1} @+25^{\circ} \mathrm{C} \\
& @+2 \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max }
\end{aligned}
\] & \[
\begin{aligned}
& 55 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 55 \\
& 100
\end{aligned}
\] & ns typ ns min & Chip Select Pulse Width \\
\hline \[
\begin{aligned}
& \mathrm{t}_{2} @+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max }
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 100
\end{aligned}
\] & ns typ ns min & Write Pulse Width \\
\hline \[
\begin{gathered}
\mathrm{t}_{3} \\
@+25^{\circ} \mathrm{C} \\
\mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & ns min ns min & Chip Select to Write Setup Time \\
\hline \(\mathrm{t}_{4}\)
\[
\begin{aligned}
& @+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & ns min ns min & Chip Select to Write Hold Time \\
\hline \[
\begin{aligned}
& \mathrm{t}_{5} \\
& @+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 80
\end{aligned}
\] & ns typ ns min & Data Valid to Write Setup Time \\
\hline \[
\begin{aligned}
& \mathrm{t}_{6} \\
& @+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\max }
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & ns min ns min & Data Valid to Write Hold Time \\
\hline \[
\begin{aligned}
& \mathrm{t}_{7} \\
& @+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 100
\end{aligned}
\] & ns typ ns min & Load DAC Pulse Width \\
\hline \[
\begin{gathered}
\mathrm{t}_{8} \\
@+25^{\circ} \mathrm{C} \\
\mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }} \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
40 \\
80 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 40 \\
& 100 \\
& \hline
\end{aligned}
\] & ns typ ns min & Clear Pulse Width \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{2}\) Power supply tolerance is \(\pm 10 \%\) for A Version and \(\pm 5 \%\) for B and S Versions.

\section*{ABSOLUTE MAXIMUM RATINGS*}


Operating Temperature
Commercial (A, B Versions) . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S Version) . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
NOTE
\({ }^{\text {' }}\) The output may be shorted to voltages in this range provided the power dissipation of the package is not exceeded. \(\mathrm{V}_{\text {Otr }}\) short circuit current is typically 80 mA .
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


AD7245A ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model \(^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7245AAN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{N}-24\) \\
AD7245ABN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB} \max\) & \(\mathrm{N}-24\) \\
AD7245AAQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{Q}-24\) \\
AD7245ASQ \({ }^{3}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{Q}-24\) \\
AD7245AAP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7245AAR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{R}-24\) \\
AD7245ABR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB} \max\) & \(\mathrm{R}-24\) \\
AD7245ASE \({ }^{3}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B, processed parts, add /883B to part number. Contact our local sales office for military data sheet and availability.
\({ }^{2} E=\) Leadless Ceramic Chip Carrier; \(N=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) SOIC. For outline information see Package Information section.
\({ }^{2}\) This grade will be available to \(/ 883 \mathrm{~B}\) processing only.

\section*{AD7248A ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model \(^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7248AAN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{N}-20\) \\
AD7248ABN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB} \max\) & \(\mathrm{N}-20\) \\
AD7248AAQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{Q}-20\) \\
AD7248ASQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{Q}-20\) \\
AD7248AAP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7248AAR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB} \max\) & \(\mathrm{R}-20\) \\
AD7248ABR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB} \max\) & \(\mathrm{R}-20\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B, processed parts, add /883B to part number. Contact our local sales office for military data sheet and availability. \({ }^{2} \mathrm{~N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) SOIC. For outline information see Package Information section.
\({ }^{2}\) This grade will be available to \(/ 883 \mathrm{~B}\) processing only.

\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative Accuracy, or end-point nonlinearity, is a measure of the actual deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after allowing for zero and full scale and is normally expressed in LSBs or as a percentage of full-scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB max over the operating temperature range ensures monotonicity.

\section*{DIGITAL FEEDTHROUGH}

Digital Feedthrough is the glitch impulse injected from the digital inputs to the analog output when the inputs change state. It is measured with \(\overline{\text { LDAC }}\) high and is specified in \(\mathrm{nV}-\mathrm{s}\).

\section*{DAC GAIN ERROR}

DAC Gain Error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been allowed for. It is, therefore defined as:
Measured Value-Offset-Ideal Value
where the ideal value is calculated relative to the actual reference value.

\section*{UNIPOLAR OFFSET ERROR}

Unipolar Offset Error is a combination of the offset errors of the voltage mode DAC and the output amplifier and is measured when the part is configured for unipolar outputs. It is present or all codes and is measured with all 0 s in the DAC register.

\section*{BIPOLAR ZERO OFFSET ERROR}

Bipolar Zero Offset Error is measured when the part is configured for bipolar output and is a combination of errors from the DAC and output amplifier. It is present for all codes and is measured with a code of 2048 (decimal) in the DAC register.

\section*{SINGLE SUPPLY LINEARITY AND GAIN ERROR}

The output amplifier of the AD7245A/AD7248A can have a true negative offset even when the part is operated from a single positive power supply. However, because the lower supply rail to the part is 0 V , the output voltage cannot actually go negative. Instead the output voltage sits on the lower rail and this results in the transfer function shown across. This is an offset effect and the transfer function would have followed the dotted line if the output voltage could have gone negative. Normally, linearity is measured after offset and full scale have been adjusted or allowed for. On the AD7245A/AD7248A the negative offset is allowed for by calculating the linearity from the code which the amplifier comes off the lower rail. This code is given by the negative offset specification. For example, the single supply linearity specification applies between Code 3 and Code 4095 for the \(25^{\circ} \mathrm{C}\) specification and between Code 5 and Code 4095 over the \(T_{\text {min }}\) to \(T_{\text {max }}\) temperature range. Since gain error is also measured after offset has been allowed for, it is calculated between the same codes as the linearity error. Bipolar linearity and gain error are measured between Code 0 and Code 4095.


\section*{AD7245A PIN FUNCTION DESCRIPTION \\ (DIP PIN NUMBERS)}
\(\left.\begin{array}{cll}\hline \text { Pin } & \text { Mnemonic } & \text { Description } \\ \hline 1 & \text { V }_{\text {SS }} & \begin{array}{l}\text { Negative Supply Voltage (0 V for single } \\ \text { supply operation). } \\ \text { Bipolar Offset Resistor. This provides } \\ \text { access to the on-chip application resistors } \\ \text { and allows different output voltage ranges. }\end{array} \\ 2 & \text { R }_{\text {OFs }} & \text { REF OUT }\end{array} \begin{array}{l}\text { Reference Output. The on-chip reference is } \\ \text { provided at this pin and is used when } \\ \text { configuring the part for bipolar outputs. }\end{array}\right]\)
\begin{tabular}{lll}
\hline Pin & Mnemonic & Description \\
\hline 19 & \(\overline{\mathrm{WR}}\) & \begin{tabular}{l} 
Write Input (Active LOW). This is used in \\
conjunction with \(\overline{\mathrm{CS}}\) to write data into the \\
input latch of the AD7245A.
\end{tabular} \\
20 & \(\overline{\text { LDAC }}\) & \begin{tabular}{l} 
Load DAC Input (Active LOW). This is an \\
asynchronous input which when active \\
transfers data from the input latch to \\
the DAC latch.
\end{tabular} \\
21 & \(\overline{\mathrm{CLR}}\) & \begin{tabular}{l} 
Clear Input (Active LOW). When this input \\
is active the contents of the DAC latch are \\
reset to all 0s.
\end{tabular} \\
23 & \(\mathrm{~V}_{\mathrm{DD}}\) & \begin{tabular}{l} 
Positive Supply Voltage.
\end{tabular} \\
24 & \(\mathrm{~V}_{\mathrm{OUT}}\) & \begin{tabular}{l} 
Feedback Resistor. This allows access to \\
the amplifier's feedback loop.
\end{tabular} \\
& \begin{tabular}{l} 
Output Voitage. Three different output \\
voltage ranges can be chosen: 0 to +5 V, \\
0 to + 10 V or -5 V to +5 V.
\end{tabular} \\
\hline
\end{tabular}

\section*{AD7245A PIN CONFIGURATIONS}


\section*{AD7248A PIN FUNCTION DESCRIPTION}
(ANY PACKAGE)
\begin{tabular}{cll}
\hline Pin & Mnemonic & Description \\
\hline 1 & V \(_{\text {SS }}\) & \begin{tabular}{l} 
Negative Supply Voltage (0 V for single \\
supply operation). \\
2
\end{tabular} \\
R \(_{\text {OFS }}\) & \begin{tabular}{l} 
Bipolar Offset Resistor. This provides \\
access to the on-chip application resistors \\
and allows different output voltage ranges.
\end{tabular} \\
3 & REF OUT & \begin{tabular}{l} 
Reference Output. The on-chip reference is \\
provided at this pin and is used when \\
configuring the part for bipolar outputs.
\end{tabular} \\
4 & AGND & Analog Ground. \\
5 & DB7 & Data Bit 7. \\
6 & DB6 & Data Bit 6. \\
7 & DB5 & Data Bit 5. \\
8 & DB4 & Data Bit 4. \\
9 & DB3 & Data Bit 3/Data Bit 11 (MSB). \\
10 & DGND & Digital Ground. \\
11 & DB2 & Data Bit 2/Data Bit 10. \\
12 & DB1 & Data Bit 1/Data Bit 9. \\
13 & DB0 & Data Bit 0 (LSB)/Data Bit 8. \\
\hline
\end{tabular}
\begin{tabular}{lll}
\hline Pin & Mnemonic & Description \\
\hline 14 & \(\overline{\text { CSMSB }}\) & \begin{tabular}{l} 
Chip Select Input for MS Nibble. (Active \\
LOW). This selects the upper 4 bits of the \\
input latch. Input data is right justified.
\end{tabular} \\
15 & \(\overline{\text { CSLSB }}\) & \begin{tabular}{l} 
Chip Select Input for LS byte. (Active \\
LOW). This selects the lower 8 bits of the \\
input latch. \\
Write Input This is used in conjunction \\
with \(\overline{\text { CSMSB and }} \overline{\text { CSLSB to load data into }}\) \\
the input latch of the AD7248A.
\end{tabular} \\
17 & \(\overline{\text { LDAC }}\) & \begin{tabular}{l} 
Load DAC Input (Active LOW). This is \\
an asynchronous input which when active \\
transfers data from the input latch to the
\end{tabular} \\
18 & \(\mathrm{~V}_{\mathrm{DD}}\) & \begin{tabular}{l} 
DAC latch. \\
Positive Supply Voltage.
\end{tabular} \\
19 & \(\mathrm{R}_{\mathrm{FB}}\) & \begin{tabular}{l} 
Feedback Resistor. This allows access to \\
the amplifier's feedback loop.
\end{tabular} \\
20 & \(\mathrm{~V}_{\mathrm{OUT}}\) & \begin{tabular}{l} 
Output Voltage. Three different output \\
voltage ranges can be chosen: 0 to +5 V, \\
0 to +10 V or -5 V to +5 V.
\end{tabular} \\
\hline
\end{tabular}

\section*{AD7248A PIN CONFIGURATIONS}



Power Supply Current vs. Temperature

*REFERENCE DECOUPLING COMPONENTS AS PER FIGURE 8

Noise Spectral Density vs. Frequency


Positive-Going Settling Time
\(\left(V_{D D}=+15 \mathrm{~V}, V_{S S}=-15 \mathrm{~V}\right)\)


Reference Voltage vs. Temperature

-POWER SUPPLY DECOUPLING CAPACITORS ARE 10, F and 0.1 MF

Power Supply Rejection Ration vs. Frequency


Negative Going Settling Time \(\left(V_{D D}=+15 \mathrm{~V}, V_{S S}=-15 \mathrm{~V}\right)\)

\section*{AD7245A/AD7248A}

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7245A/AD7248A contains a 12 -bit voltage mode digital-to-analog converter. The output voltage from the converter has the same positive polarity as the reference voltage allowing single supply operation. The reference voltage for the DAC is provided by an on-chip buried Zener diode.
The DAC consists of a highly stable, thin-film, R-2R ladder and twelve high-speed NMOS single-pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.


Figure 1. D/A Simplified Circuit Diagram
The input impedance of the DAC is code dependent and can vary from \(8 \mathrm{k} \Omega\) to infinity. The input capacitance also varies with code, typically from 50 pF to 200 pF .

\section*{OP AMP SECTION}

The output of the voltage mode \(\mathrm{D} / \mathrm{A}\) converter is buffered by a noninverting CMOS amplifier. The user has access to two gain setting resistors which can be connected to allow different output voltage ranges (discussed later). The buffer amplifier is capable of developing up to 10 V across a \(2 \mathrm{k} \Omega\) load to GND.

The output amplifier can be operated from a single positive power supply by tying \(\mathrm{V}_{\mathrm{ss}}=\mathrm{AGND}=0 \mathrm{~V}\). The amplifier can also be operated from dual supplies to allow a bipolar output range of -5 V to +5 V . The advantages of having dual supplies for the unipolar output ranges are faster settling time to voltages near 0 V , full sink capability of 2.5 mA maintained over the entire output range and elimination of the effects of negative offset on the transfer characteristic (outlined previously). Figure 2 shows the sink capability of the amplifier for single supply operation.


Figure 2. Typical Single Supply Sink Current vs. Output Voltage

The small signal ( \(200 \mathrm{mV} \mathrm{p}-\mathrm{p}\) ) bandwidth of the output buffer amplifier is typically 1 MHz . The output noise from the amplifier is low with a figure of \(25 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) at a frequency of 1 kHz . The broadband noise from the amplifier has a typical peak-topeak figure of \(150 \mu \mathrm{~V}\) for a 1 MHz output bandwidth. There is no significant difference in the output noise between single and dual supply operation.

\section*{VOLTAGE REFERENCE}

The AD7245A/AD7248A contains an internal low noise buried Zener diode reference which is trimmed for absolute accuracy and temperature coefficient. The reference is internally connected to the DAC. Since the DAC has a variable input impedance at its reference input the Zener diode reference is buffered. This buffered reference is available to the user to drive the circuitry required for bipolar output ranges. It can be used as a reference for other parts in the system provided it is externally buffered. The reference will give long-term stability comparable with the best discrete Zener reference diodes. The performance of the AD7245A/AD7248A is specified with internal reference, and all the testing and trimming is done with this reference. The reference should be decoupled at the REF OUT pin and recommended decoupling components are \(10 \mu \mathrm{~F}\) and \(0.1 \mu \mathrm{~F}\) capacitors in series with a \(10 \Omega\) resistor. A simplified schematic of the reference circuitry is shown in Figure 3.


Figure 3. Internal Reference

\section*{DIGITAL SECTION}

The AD7245A/AD7248A digital inputs are compatible with either TTL or 5 V CMOS levels. All data inputs are static protected MOS gates with typical input currents of less than 1 nA . The control inputs sink higher currents ( \(150 \mu \mathrm{~A}\) max) as a result of the fast digital interfacing. Internal input protection of all logic inputs is achieved by on-chip distributed diodes.
The AD7245A/AD7248A features a very low digital feedthrough figure of 10 nV -s in a 5 V output range. This is due to the voltage mode configuration of the DAC. Most of the impulse is actually as a result of feedthrough across the package.

\section*{INTERFACE LOGIC INFORMATION-AD7245A}

Table I shows the truth table for AD7245A operation. The part contains two 12-bit latches, an input latch and a DAC latch. \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control the loading of the input latch while \(\overline{\mathrm{LDAC}}\) controls the transfer of information from the input latch to the DAC latch. All control signals are level triggered; and therefore, either or both latches may be made transparent, the input latch by keeping \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) "LOW", the DAC latch by keeping LDAC "LOW." Input data is latched on the rising edge of \(\overline{\mathrm{WR}}\).

The data held in the DAC latch determines the analog output of the converter. Data is latched into the DAC latch on the rising edge of \(\overline{\text { LDAC }}\). This \(\overline{\text { LDAC }}\) signal is an asynchronous signal and is independent of \(\overline{\mathrm{WR}}\). This is useful in many applications. However, in systems where the asynchronous LDAC can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. For example, if \(\overline{L D A C}\) goes LOW while \(\overline{W R}\) is "LOW", then the \(\overline{\text { LDAC }}\) signal must stay LOW for \(\mathrm{t}_{7}\) or longer after \(\overline{\mathrm{WR}}\) goes high to ensure correct data is latched through to the output.

Table I. AD7245A Truth Table
\begin{tabular}{|c|c|c|c|c|}
\hline \(\overline{\text { CLR }}\) & LDAC & WR & \(\overline{\text { CS }}\) & Function \\
\hline H & L & L & L & Both Latches are Transparent \\
\hline H & H & H & X & Both Latches are Latched \\
\hline H & H & X & H & Both Latches are Latched \\
\hline H & H & L & L & Input Latches Transparent \\
\hline H & H & 5 & L & Input Latches Latched \\
\hline H & L & H & H & DAC Latches Transparent \\
\hline H & \(\Sigma\) & H & H & DAC Latches Latched \\
\hline L & X & X & X & DAC Latches Loaded with all 0s \\
\hline \(\Sigma\) & H & H & H & DAC Latches Latched with All 0s and Output Remains at 0 V or -5 V \\
\hline \(\uparrow\) & L & L & L & Both Latches are Transparent and Output Follows Input Data \\
\hline
\end{tabular}
\(H=\) High State \(L=\) Low State \(X=\) Don't Care
The contents of the DAC latch are reset to all 0 s by a low level on the \(\overline{\mathrm{CLR}}\) line. With both latches transparent, the \(\overline{\mathrm{CLR}}\) line functions like a zero override with the output brought to 0 V in the unipolar mode and -5 V in the bipolar mode for the duration of the \(\overline{\mathrm{CLR}}\) pulse. If both latches are latched, a "LOW" pulse on the \(\overline{C L R}\) input latches all 0 s into the DAC latch and the output remains at 0 V (or -5 V ) after the \(\overline{\mathrm{CLR}}\) line has returned "HIGH." The CLR line can be used to ensure powerup to 0 V on the AD7245A output in unipolar operation and is also useful, when used as a zero override, in system calibration cycles.
Figure 4 shows the input control logic for the AD7245A and the write cycle timing for the part is shown in Figure 5.


Figure 4. AD7245A Input Control Logic


\section*{INTERFACE LOGIC INFORMATION - AD7248A}

The input loading structure on the AD7248A is configured for interfacing to microprocessors with an 8 -bit wide data bus. The part contains two 12 -bit latches-an input latch and a DAC latch. Only the data held in the DAC latch determines the analog output from the converter. The truth table for AD7248A operation is shown in Table II, while the input control logic diagram is shown in Figure 6.


Figure 6. AD7248A Input Control Logic
\(\overline{\text { CSMSB }}, \overline{\text { CSLSB }}\) and \(\overline{\text { WR }}\) control the loading of data from the external data bus to the input latch. The eight data inputs on the AD7248A accept right justified data. This data is loaded to the input latch in two separate write operations. \(\overline{\text { CSLSB }}\) and \(\overline{\mathrm{WR}}\) control the loading of the lower 8 -bits into the 12 -bit wide latch. The loading of the upper 4-bit nibble is controlled by \(\overline{\mathrm{CSMSB}}\) and \(\overline{\mathrm{WR}}\). All control inputs are level triggered, and input data for either the lower byte or upper 4-bit nibble is latched into the input latches on the rising edge of \(\overline{\mathrm{WR}}\) (or either \(\overline{\mathrm{CSMSB}}\) or \(\overline{\mathrm{CSLSB}})\). The order in which the data is loaded to the input latch (i.e., lower byte or upper 4-bit nibble first) is not important.
The \(\overline{\text { LDAC }}\) input controls the transfer of 12 -bit data from the input latch to the DAC latch. This \(\overline{\text { LDAC }}\) signal is also level triggered, and data is latched into the DAC latch on the rising edge of \(\overline{\text { LDAC. }}\). The \(\overline{\mathrm{LDAC}}\) input is asynchronous and independent of \(\overline{\mathrm{WR}}\). This is useful in many applications especially in

\section*{AD7245A/AD7248A}
the simultaneous updating of multiple AD7248A outputs. However, in systems where the asynchronous \(\overline{\mathrm{LDAC}}\) can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. In other words, if \(\overline{\text { LDAC }}\) goes low while \(\overline{\mathrm{WR}}\) and either \(\overline{\mathrm{CS}}\) input are low (or \(\overline{\mathrm{WR}}\) and either \(\overline{\mathrm{CS}}\) go low while \(\overline{\mathrm{LDAC}}\) is low), then the \(\overline{\text { LDAC }}\) signal must stay low for \(\mathrm{t}_{7}\) or longer after \(\overline{\mathrm{WR}}\) returns high to ensure correct data is latched through to the output. The write cycle timing diagram for the AD7248A is shown in Figure 7.


Figure 7. AD7248A Write Cycle Timing Diagram
An alternate scheme for writing data to the AD7248A is to tie the \(\overline{\text { CSMSB }}\) and \(\overline{\text { LDAC }}\) inputs together. In this case exercising \(\overline{\mathrm{CSLSB}}\) and \(\overline{\mathrm{WR}}\) latches the lower 8 bits into the input latch. The second write, which exercises \(\overline{\mathrm{CSMSB}}, \overline{\mathrm{WR}}\) and \(\overline{\text { LDAC }}\) loads the upper 4-bit nibble to the input latch and at the same time transfers the 12 -bit data to the DAC latch. This automatic transfer mode updates the output of the AD7248A in two write operations. This scheme works equally well for \(\overline{\text { CSLSB }}\) and \(\overline{\text { LDAC }}\) tied together provided the upper 4-bit nibble is loaded to the input latch followed by a write to the lower 8 bits of the input latch.

Table II. AD7248A Truth Table
\begin{tabular}{l|l|l|l|l}
\hline \hline CSLSB & \(\overline{\text { CSMSB }}\) & \(\overline{\text { WR }}\) & \(\overline{\text { LDAC }}\) & Function \\
\hline L & H & L & H & Load LS Byte into Input Latch \\
L & H & S & H & Latches LS Byte into Input Latch \\
F & H & L & H & Latches LS Byte into Input Latch \\
H & L & L & H & Loads MS Nibble into Input Latch \\
H & L & S & H & Latches MS Nibble into Input Latch \\
H & S & L & H & Latches MS Nibble into Input Latch \\
H & H & H & L & Loads Input Latch into DAC Latch \\
H & H & H & S & Latches Input Latch into DAC Latch \\
H & L & L & L & Loads MS Nibble into Input Latch and \\
& & & Loads Input Latch into DAC Latch \\
H & H & H & H & No Data Transfer Operation \\
\hline
\end{tabular}

H = High State L = Low State

\section*{APPLYING THE AD7245A/AD7248A}

The internal scaling resistors provided on the AD7245A/ AD7248A allow several output voltage ranges. The part can produce unipolar output ranges of 0 V to +5 V or 0 V to +10 V and a bipolar output range of -5 V to +5 V . Connections for the various ranges are outlined below.

\section*{UNIPOLAR (0 V TO +10 V) CONFIGURATION}

The first of the configurations provides an output voltage range of 0 V to +10 V . This is achieved by connecting the bipolar offset resistor, \(\mathrm{R}_{\mathrm{OFS}}\), to AGND and connecting \(\mathrm{R}_{\mathrm{FB}}\) to \(\mathrm{V}_{\mathrm{OUT}}\). In this configuration the AD7245A/AD7248A can be operated single supply ( \(\mathrm{V}_{\text {ss }}=0 \mathrm{~V}=\) AGND). If dual supply performance is required, a \(\mathrm{V}_{\text {ss }}\) of -12 V to -15 V should be applied. Figure 8 shows the connection diagram for unipolar operation while the table for output voltage versus the digital code in the DAC latch is shown in Table III.


Figure 8. Unipolar (0 to +10 V ) Configuration

Table III. Unipolar Code Table ( 0 V to +10 V Range)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{DAC Latch Contents} & \multirow[b]{2}{*}{Analog Output, \(\mathbf{V}_{\text {Out }}\)} \\
\hline MSB & LSB & \\
\hline 1111 & 11111111 & \(+2 \mathrm{~V}_{\text {REF }} \cdot\left(\frac{4095}{4096}\right)\) \\
\hline 1000 & 00000001 & \(+2 \mathrm{~V}_{\text {REF }} \cdot\left(\frac{2049}{4096}\right)\) \\
\hline 1000 & 00000000 & \(+2 \mathrm{~V}_{\mathrm{REF}} \cdot\left(\frac{2048}{4096}\right)=+\mathrm{V}_{\mathrm{REF}}\) \\
\hline 0111 & 11111111 & \(+2 \mathrm{~V}_{\text {REF }} \cdot\left(\frac{2047}{4096}\right)\) \\
\hline 0000 & 00000001 & \(+2 \mathrm{~V}_{\text {REF }} \cdot\left(\frac{1}{4096}\right)\) \\
\hline 0000 & 00000000 & 0 V \\
\hline \multicolumn{3}{|l|}{NOTE: \(1 \mathrm{LSB}=2 \cdot \mathrm{~V}_{\text {REF }}\left(2^{-12}\right)=\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\)} \\
\hline
\end{tabular}

\section*{UNIPOLAR ( 0 V TO +5 V) CONFIGURATION}

The 0 V to +5 V output voltage range is achieved by tying \(\mathrm{R}_{\mathrm{OFS}}, \mathrm{R}_{\mathrm{FB}}\) and \(\mathrm{V}_{\mathrm{OUT}}\) together. For this output range the \(\mathrm{AD} 7245 \mathrm{~A} / \mathrm{AD} 7248 \mathrm{~A}\) can be operated single supply ( \(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\) ) or dual supply. The table for output voltage versus digital code is as in Table III, with \(2 \cdot \mathrm{~V}_{\text {REF }}\) replaced by \(\mathrm{V}_{\text {REF }}\). Note that for this range
\[
1 L S B=V_{R E F}\left(2^{-12}\right)=V_{R E F} \cdot \frac{1}{4096}
\]

\section*{BIPOLAR CONFIGURATION}

The bipolar configuration for the AD7245A/AD7248A, which gives an output voltage range from -5 V to +5 V , is achieved by connecting the \(\mathrm{R}_{\mathrm{OFS}}{ }^{\prime \prime}\) input to REF OUT and connecting \(\mathrm{R}_{\mathrm{FB}}\) and \(\mathrm{V}_{\text {OUT }}\). The AD7245A/AD7248A must be operated from dual supplies to achieve this output voltage range. The code table for bipolar operation is shown in Table IV.

Table IV. Bipolar Code Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DAC Latch Contents} & \multirow[b]{2}{*}{Analog Output, \(\mathbf{V}_{\text {Out }}\)} \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(+\mathrm{V}_{\text {REF }} \cdot\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 0000 & 0001 & \(+\mathrm{V}_{\text {REF }} \cdot\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 0000 & 0000 & 0 V \\
\hline 0111 & 1111 & 1111 & \(-\mathrm{V}_{\text {REF }} \cdot\left(\frac{1}{2048}\right)\) \\
\hline 0000 & 0000 & 0001 & \(-\mathrm{V}_{\mathrm{REF}} \cdot\left(\frac{2047}{2048}\right)\) \\
\hline 0000 & 0000 & 0000 & \(-\mathrm{V}_{\text {REF }} \cdot\left(\frac{2048}{2048}\right)=-\mathrm{V}_{\text {REF }}\) \\
\hline
\end{tabular}

NOTE: \(1 L S B=2 \cdot V_{R E F}\left(2^{-11}\right)=V_{R E F}\left(\frac{1}{2048}\right)\)

\section*{AGND BIAS}

The AD7245A/AD7248A AGND pin can be biased above system GND (AD7245A/AD7248A DGND) to provide an offset "zero" analog output voltage level. With unity gain on the amplifier \(\left(\mathrm{R}_{\mathrm{OFS}}=\mathrm{V}_{\mathrm{OUT}}=\mathrm{R}_{\mathrm{FB}}\right)\) the output voltage, \(\mathrm{V}_{\mathrm{OUT}}\) is expressed as:
\[
V_{O U T}=V_{B I A S}+D \cdot V_{R E F}
\]
where D is a fractional representation of the digital word in the DAC latch and \(\mathrm{V}_{\text {BIAS }}\) is the voltage applied to the AD7245A/AD7248A AGND pin.
Because the current flowing out of the AGND pin varies with digital code, the AGND pin should be driven from a low impedance source. A circuit configuration is outlined for AGND bias in Figure 9 using the AD589, a +1.23 V bandgap reference.
If a gain of 2 is used on the buffer amplifier the output voltage, \(\mathrm{V}_{\text {OUT }}\) is expressed as
\[
V_{O U T}=2\left(V_{B I A S}+D \cdot V_{R E F}\right)
\]

In this case care must be taken to ensure that the maximum output voltage is not greater than \(\mathrm{V}_{\mathrm{DD}}-3 \mathrm{~V}\). The \(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {OUT }}\) overhead must be greater than 3 V to ensure correct operation of the part. Note that \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\text {SS }}\) for the AD7245A/AD7248A must be referenced to DGND (system GND). The entire circuit can be operated in single supply with the \(\mathrm{V}_{\text {ss }}\) pin of the AD7245A/AD7248A connected to system GND.


Figure 9. AGND Bias Circuit

\section*{PROGRAMMABLE CURRENT SINK}

Figure 10 shows how the AD7245A/AD7248A can be configured with a power MOSFET transistor, the VN0300M, to provide a programmable current sink from \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\text {SOURCE }}\). The VN0300M is placed in the feedback of the AD7245A/AD7248A amplifier. The entire circuit can be operated in single supply by tying the \(\mathrm{V}_{\mathrm{SS}}\) of the AD7245A/AD7248A to AGND. The sink current, \(\mathrm{I}_{\text {SINK }}\), can be expressed as:
\[
I_{S I N K}=\frac{D \cdot V_{R E F}}{R 1}
\]


Figure 10. Programmable Current Sink
Using the VN 0300 M , the voltage drop across the load can typically be as large as \(\mathrm{V}_{\text {SOURCE }}-6 \mathrm{~V}\) ) with \(\mathrm{V}_{\text {OUT }}\) of the DAC at +5 V . Therefore, for a current of 50 mA flowing in the R1 (with all 1 s in the DAC register) the maximum load is \(200 \Omega\) with \(\mathrm{V}_{\text {SOURCE }}=+15 \mathrm{~V}\). The VN 0300 M can actually handle currents up to 500 mA and still function correctly in the circuit, but in practice the circuit must be used with larger values of \(V_{\text {SOURCE }}\) otherwise it requires a very small load.
Since the tolerance value on the reference voltage of the AD7245A/ AD7248A is \(\pm 0.2 \%\), then the absolute value of \(I_{\text {SINK }}\) can vary by \(\pm 0.2 \%\) from device to device for a fixed value of R1.
Because the input bias current of the AD7245A/AD7248A's op amp is only of the order of picoamps, its effect on the sink current is negligible. Tying the \(\mathrm{R}_{\mathrm{OFS}}\) input to \(\mathrm{R}_{\mathrm{FB}}\) input reduces this effect even further and prevents noise pickup which could occur if the \(\mathrm{R}_{\mathrm{OFS}}\) pin was left unconnected.

\section*{AD7245A/AD7248A}

The circuit of Figure 10 can be modified to provide a programmable current source to AGND or \(-\mathrm{V}_{\text {SINK }}\) (for \(-\mathrm{V}_{\text {SINK }}\), dual supplies are required on the AD7245A/AD7248A). The AD7245A/AD7248A is configured as before. The current through R1 is mirrored with a current mirror circuit to provide the programmable source current (see CMOS DAC Application Guide, Publication No. G872-30-10/84, for suitable current mirror circuit). As before the absolute value of the source current will be affected by the \(\pm 0.2 \%\) tolerance on \(\mathrm{V}_{\mathrm{REF}}\). In this case the performance of the current mirror will also affect the value of the source current.

\section*{FUNCTION GENERATOR WITH PROGRAMMABLE FREQUENCY}

Figure 11 shows how the AD7245A/AD7248A with the AD537, voltage-to-frequency converter and the AD639, trigonometric function generator to provide a complete function generator with programmable frequency. The circuit provides square wave, triwave and sine wave outputs, each output of \(\pm 10 \mathrm{~V}\) amplitude.
The AD7245A/AD7248A provides a programmable voltage to the AD537 input. Since both the AD7245A/AD7248A and AD537 are guaranteed monotonic, the output frequency will always increase with increasing digital code. The AD537 provides a square wave output which is conditioned for \(\pm 10 \mathrm{~V}\) by amplifier A1. The AD537 also provides a differential triwave output. This is conditioned by amplifiers A2 and A3 to provide the \(\pm 1.8 \mathrm{~V}\) triwave required at the input of the AD639. The triwave is further scaled by amplifier A4 to provide a \(\pm 10 \mathrm{~V}\) output.
Adjusting the triwave applied to the AD639 adjust the distortion performance of the sine wave output, \((+10 \mathrm{~V}\) in configuration shown). Amplitude, offset and symmetry of the triwave can affect the distortion. By adjusting these, via VR1 and VR2, an output sine wave with harmonic distortion of better than -50 dB can be achieved at low and intermediate frequencies.
Using the capacitor value shown in Figure 11 for \(\mathrm{C}_{\mathrm{F}}\) (i.e., 680 pF ) the output frequency range is 0 to 100 kHz over the digital input code range. The step size for frequency increments is 25 Hz . The accuracy of the output frequency is limited to 8 or 9 bits by the AD537, but is guaranteed monotonic to 12 bits.

\section*{MICROPROCESSOR INTERFACING-AD7245A}

\section*{AD7245A-8086A INTERFACE}

Figure 12 shows the 8086 16-bit processor interfacing to the AD7245A. In the setup shown the double buffering feature of the DAC is not used and the \(\overline{\mathrm{LDAC}}\) input is tied LOW. AD0-AD11 of the 16 -bit data bus are connected to the AD7245A data bus (DB0-DB11). The 12-bit word is written to the AD7245A in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 12 is given in Table V.


Figure 12. AD7245A to 8086 Interface
Table V. Sample Program for Loading AD7245A from 8086
ASSUME DS : DACLOAD, CS : DACLOAD
DACLOAD SEGMENT AT 000
\begin{tabular}{|c|c|c|c|}
\hline 00 & 8CC9 & \[
\begin{aligned}
& \text { MOV CS, } \\
& \text { CS }
\end{aligned}
\] & : DEFINE DATA SEGMENT REGISTER \\
\hline 02 & 8ED9 & MOV DS, & : EQUAL TO CODE \\
\hline & & CX & SEGMENT REGISTER \\
\hline 04 & BF00D0 & MOV DI, & : LOAD DI WITH D000 \\
\hline 7 & & \#D000 & \\
\hline 07 & "YZWX" & \begin{tabular}{l}
MOV MEM, \\
\#YZWX
\end{tabular} & : DAC LOADED WITH WXYZ \\
\hline 0B & EA00 00 & & : CONTROL IS RETURNED TO \\
\hline OE & 00 FF & & THE MONITOR PROGRAM \\
\hline
\end{tabular}


Figure 11. Programmable Function Generator

In a multiple DAC system the double buffering of the AD7245A allows the user to simultaneously update all DACs. In Figure 13, a 12 -bit word is loaded to the input latches of each of the DACs in sequence. Then, with one instruction to the appropriate address, \(\overline{\mathrm{CS4}}\) (i.e., \(\overline{\mathrm{LDAC}}\) ) is brought LOW, updating all the DACs simultaneously.


Figure 13. AD7245A to 8086 Multiple DAC Interface

\section*{AD7245A-MC68000 INTERFACE}

Interfacing between the MC68000 and the AD7245A is accomplished using the circuit of Figure 14. Once again the AD7245A is used in the single buffered mode. A software routine for loading data to the AD7245A is given in Table VI. In this example the AD7245A is located at address E000, and the 12-bit word is written to the DAC in one MOVE instruction.


Figure 14. AD7245A to 68000 Interface

Table VI. Sample Routine for Loading AD7245A from 68000
\begin{tabular}{l|l|l|l}
\hline 01000 & MOVE.W & \#X,D0 & \begin{tabular}{l} 
The desired DAC data, X, \\
is loaded into Data Re- \\
gister 0. X may be any \\
value between 0 and 4094 \\
(decimal) or 0 and OFFF \\
(hexadecimal). \\
The Data X is transferred \\
between D0 and the \\
DAC Latch. \\
Control is returned to the
\end{tabular} \\
MOVE.B & \#228,D7 & D0,\$E000 & \begin{tabular}{l} 
System Monitor Program \\
using these two \\
instructions.
\end{tabular} \\
TRAP & \#14 &
\end{tabular}

MICROPROCESSOR INTERFACE-AD7248A
Figure 15 shows the connection diagram for interfacing the AD7248A to both the 8085A and 8088 microprocessors. This scheme is also suited to the Z80 microprocessor, but the Z80 address/data bus does not have to be demultiplexed. Data to be loaded to the AD7248A is right justified. The AD7248A is memory mapped with a separate memory address for the input latch high byte, the input latch low byte and the DAC latch. Data is first written to the AD7248A input latch in two write operations. Either the high byte or the low byte data can be written first to the AD7248A input latch. A write to the AD7248A DAC latch address transfers the input latch data to the DAC latch and updates the output voltage. Alternatively, the \(\overline{\mathrm{LDAC}}\) input can be asynchronous or can be common to a number of AD7248As for simultaneous updating of a number of voltage channels.


Figure 15. AD7248A to 8085A/8088 Interface

A connection diagram for the interface between the AD7248A and 68008 microprocessor is shown in Figure 16. Once again the AD7248A acts as a memory mapped device and data is right justified. In this case the AD7248A is configured in the automatic transfer mode which means that the high byte of the input latch has the same address as the DAC latch. Data is written to the AD7248A by first writing data to the AD7248A low byte. Writing data to the high byte of the input latch also transfers the input latch contents to the DAC latch and updates the output.


Figure 16. AD7248A to 68008 Interface
An interface circuit for connections to the 6502 or 6809 microprocessors is shown in Figure 17. Once again, the AD7248A is memory mapped and data is right justified. The procedure for writing data to the AD7248A is as outlined for the \(8085 \mathrm{~A} / 8088\). For the 6502 microprocessor the \(\phi 2\) clock is used to generate the \(\overline{\mathrm{WR}}\), while for the 6809 the E signal is used.


Figure 17. AD7248A to 6502/6809 Interface

Figure 18 shows a connection diagram between the AD7248A and the 8051 microprocessor. The AD7248A is port mapped in this interface and is configured in the automatic transfer mode. Data to be loaded to the input latch low byte is output to Port 1. Output Line P3.0, which is connected to CSLSB of the AD7248A, is pulsed to load data into the low byte of the input latch. Pulsing the P3.1 line, after the high byte data has been set up on Port 1, updates the output of the AD7248A. The \(\overline{\mathrm{WR}}\) input of the AD7248A can be hardwired low in this application because spurious address strobes on \(\overline{\text { CSLSB }}\) and \(\overline{\text { CSMSB }}\) do not occur.


Figure 18. AD7248A to MCS-51 Interface

\section*{FEATURES}

Microprocessor Compatible (6800, 8085, Z80, etc.)
TTL/CMOS Compatible Inputs
On-Chip Data Latches
End Point Linearity
Low Power Consumption
Monotonicity Guaranteed (Full Temperature Range) Latch Free (No Protection Schottky Required)

\section*{APPLICATIONS}

Microprocessor Controlled Gain Circuits
Microprocessor Controlled Attenuator Circuits
Microprocessor Controlled Function Generation
Precision AGC Circuits
Bus Structured Instruments

\section*{FUNCTIONAL BLOCK DIAGRAM}

\section*{GENERAL DESCRIPTION}

The AD7524 is a low cost, 8 -bit monolithic CMOS DAC designed for direct interface to most microprocessors.

Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to \(1 / 8 \mathrm{LSB}\) with a typical power dissipation of less than 10 milliwatts.

A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5 V supply. Loading speed has been increased for compatibility with most microprocessors.
Featuring operation from +5 V to +15 V , the AD7524 interfaces directly to most microprocessor buses or output ports.
Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.


ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model \(^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Nonlinearity \\
\(\left(\mathbf{V}_{\text {DD }}=+15 \mathrm{~V}\right)\)
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7524JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7524KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7524LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 8 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7524JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7524KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7524LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 8 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7524JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD7524KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD7524LR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 8 \mathrm{LSB}\) & \(\mathrm{R}-16 \mathrm{~A}\) \\
AD7524AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7524BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7524CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 8 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7524SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7524TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7524UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 8 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7524SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7524TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7524UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 8 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD) see DESC drawing \#5962-87700.
\({ }^{2} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.
}

\section*{AD7524-SPEC|F|CATIONS \({ }_{\left(v_{\text {REF }}=+10 v, v_{\text {OUH1 }}=v_{\text {OUT2 }}=o v, \text { unless otherwise noted }\right)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{LIMIT, \(\mathrm{T}_{\text {A }}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{LIMIT, \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {MAX }}{ }^{1}\)} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS/COMMENTS} \\
\hline & \(\mathrm{V}_{\text {DD }}=+5 \mathrm{~V}\) & \(V_{\text {DD }}=+15 \mathrm{~V}\) & \(V_{\text {DD }}=5 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & & \\
\hline \multicolumn{7}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & & 8 & 8 & 8 & Bits & \\
\hline \multicolumn{7}{|l|}{Relative Accuracy} \\
\hline J, A, 5 Versions & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \\
\hline K, B, T Versions & \(\pm 1 / 2\) & \(\pm 1 / 4\) & \(\pm 1 / 2\) & \(\pm 1 / 4\) & LSB max & \\
\hline L, C, U Versions & \(\pm 1 / 2\) & \(\pm 1 / 8\) & \(\pm 1 / 2\) & \(\pm 1 / 8\) & LSB max & \\
\hline Monotonicity & guaranteed & guaranteed & guaranteed & guaranteed & & \\
\hline Gain Error \({ }^{2}\) & \(\pm 21 / 2\) & \(\pm 11 / 4\) & \(\pm 31 / 2\) & \(\pm 11 / 2\) & LSB max & \\
\hline Average Gain TC \({ }^{3}\) & \(\pm 40\) & \(\pm 10\) & \(\pm 40\) & \(\pm 10\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) & Gain TC measured from \(+25^{\circ} \mathrm{C}\) to \\
\hline \multirow[t]{2}{*}{dc Supply Rejection, \({ }^{3} \Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{DD}}\)} & 0.08 & 0.02 & 0.16 & 0.04 & \% FSR/\% max & \[
\begin{aligned}
& \mathrm{T}_{\min } \text { or from }+2 \\
& \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 10 \%
\end{aligned}
\] \\
\hline & 0.002 & 0.001 & 0.01 & 0.005 & \% FSR/\% typ & \\
\hline \multicolumn{7}{|l|}{Output Leakage Current} \\
\hline lour 1 (Pin 1) & \(\pm 50\) & \(\pm 50\) & \(\pm 400\) & \(\pm 200\) & \(n A \max\) & DB0-DB7 \(=0 \mathrm{~V} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\) \\
\hline Iout2 (Pin 2) & \(\pm 50\) & \(\pm 50\) & \(\pm 400\) & \(\pm 200\) & \(n A\) max & DB0-DB7 \(=\mathrm{V}_{\mathrm{DD}} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\) \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline \begin{tabular}{l}
Output Current Settling Time \({ }^{3}\) \\
(to \(\mathbf{1 / 2}\) LSB)
\end{tabular} & 400 & 250 & 500 & 350 & ns max & OUT1 Load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=\) \(0 \mathrm{~V} ; \mathrm{DB} 0-\mathrm{DB} 7=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) to \(\mathbf{0 V}\). \\
\hline \multicolumn{7}{|l|}{ac Feedthrough \({ }^{3}\)} \\
\hline at OUT1 & 0.25 & 0.25 & 0.5 & 0.5 & \% FSR \({ }_{\text {max }}\) & \(\mathrm{V}_{\text {REE }}= \pm 10 \mathrm{~V}, 100 \mathrm{kHz}\) sine wave; \(\mathrm{DB} 0-\mathrm{DB7}=\) \\
\hline at OUT2 & 0.25 & 0.25 & 0.5 & 0.5 & \% FSR \({ }_{\text {max }}\) & \(\mathbf{0 V} ; \mathrm{WR}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUT} \\
\hline \multirow[t]{2}{*}{\(\mathbf{R}_{\text {IN }}\left(\operatorname{pin} 15\right.\) to GND) \({ }^{4}\)} & 5 & 5 & 5 & 5 & \(k \Omega\) min & \\
\hline & 20 & 20 & 20 & 20 & \(k \Omega\) max & \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS Output Capacitance \({ }^{3}\)} \\
\hline Cout1 (pin 1) & 120 & 120 & 120 & 120 & PF max & DB0-DB7 \(=\mathrm{V}_{\mathrm{DD}} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) \\
\hline \(\mathrm{Cout2}^{\text {(pin 2) }}\) & 30 & 30 & 30 & 30 & pF max & \\
\hline Cout1 (pin 1) & 30 & 30 & 30 & 30 & PF max & DB0-DB7 \(=0 \mathrm{~V} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) \\
\hline Cout2 (pin 2) & 120 & 120 & 120 & 120 & pF max & \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline \multicolumn{7}{|l|}{Input HIGH Voltage Requirement} \\
\hline \(\mathbf{V}_{\mathbf{I H}}\) & +2.4 & +13.5 & +2.4 & +13.5 & \(V_{\text {min }}\) & \\
\hline \multicolumn{7}{|l|}{Input LOW Voltage Requirement} \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & +0.8 & +1.5 & +0.8 & +1.5 & \(\mathrm{V}_{\text {max }}\) & \\
\hline \multicolumn{7}{|l|}{Input Current} \\
\hline \(\mathrm{I}_{\mathbf{N}}\) & \(\pm 1\) & \(\pm 1\) & \(\pm 10\) & \(\pm 10\) & \(\mu \mathrm{A}\) max & \(\mathbf{V}_{\mathbf{I N}}=\mathbf{0}\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \multicolumn{7}{|l|}{Input Capacitance \({ }^{3}\)} \\
\hline DB0-DB7 & 5 & 5 & 5 & 5 & PF max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) \\
\hline \(\overline{\text { WR}}, \overline{\mathrm{CS}}\) & 20 & 20 & 20 & 20 & pF max & \(\mathbf{V}_{\mathbf{I N}}=0 \mathrm{~V}\) \\
\hline \multicolumn{6}{|l|}{SWITCHING CHARACTERISTICS Chip Select to Write Setup Time \({ }^{5}\)} & See timing diagram. \\
\hline tcs & & & & & & \(\mathrm{t}_{\mathbf{W R}}=\mathrm{t}_{\mathbf{C S}}\) \\
\hline AD7524J, K, L, A, B, C & 170 & 100 & 220 & 130 & ns min & \\
\hline AD7524S, T, U & 170 & 100 & 240 & 150 & ns min & \\
\hline \multicolumn{7}{|l|}{Chip Select to Write Hold Time} \\
\hline \begin{tabular}{l}
\({ }^{t} \mathbf{C H}\) \\
All Grades
\end{tabular} & 0 & 0 & 0 & 0 & ns min & \\
\hline \multicolumn{7}{|l|}{Write Pulse Width} \\
\hline \(t_{\text {WR }}\) & & & & & & \(\mathrm{t}_{\mathrm{Cs}}>\mathrm{t}_{\text {WR }}, \mathrm{t}_{\mathrm{CH}} \geqslant 0\) \\
\hline AD7524J, K, L, A, B, C & 170 & 100 & 220 & 130 & ns min & \\
\hline AD7524S, T, U & 170 & 100 & 240 & 150 & ns min & \\
\hline \multicolumn{7}{|l|}{Data Setup Time} \\
\hline \(t_{\text {dS }}\) & & & & & & \\
\hline AD7524J, K, L, A, B, C & 135 & 60 & 170 & 80 & ns min & \\
\hline AD7524S, T, U & 135 & 60 & 170 & 100 & ns min & \\
\hline \multicolumn{7}{|l|}{Data Hold Time} \\
\hline \begin{tabular}{l}
\(t_{\text {DH }}\) \\
All Grades
\end{tabular} & 10 & 10 & 10 & 10 & ns min & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline \multirow[t]{2}{*}{\({ }^{\text {d D }}\)} & 1 & 2 & 2 & 2 & \(\mathrm{mA}^{\text {max }}\) & All Digital Inputs \(\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) \\
\hline & 100 & 100 & 500 & 500 & \(\mu \mathrm{A}\) max & All Digital Inputs \(\mathbf{0 V}\) or \(V_{D D}\) \\
\hline
\end{tabular}

\section*{NOTES}

Temperate ranges as follows: J, K, L versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
A, B, C versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Gain error is measured using internal feedback resistor. Full Scale Range (FRS) \(=\mathbf{V}_{\text {REF }}\)
\({ }^{2}\) Gain error is measured
\({ }^{3}\) Guaranteed, not tested.
\({ }^{\circ} \mathrm{AC}\) parameter, sample tested @ \(25^{\circ} \mathrm{C}\) to ensure conformance to specifications.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*
\begin{tabular}{|c|c|}
\hline \(\mathrm{V}_{\mathrm{DD}}\) to GND & \(-0.3 \mathrm{~V},+17 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {RFB }}\) to GND & \(\pm 25 \mathrm{~V}\) \\
\hline \(V_{\text {ReF }}\) to GND & \(\pm 25 \mathrm{~V}\) \\
\hline Digital Input Voltage to GND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline OUT1, OUT2 to GND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Power Dissipation (Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & 450 mW \\
\hline Derates above \(75^{\circ} \mathrm{C}\) by & . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
Operating Temperature
Commerical (J, K, L) . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Industrial (A, B, C) . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T, U) . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature ........... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, i0secs) \(\ldots . . . .+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION:}

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.


\section*{TERMINOLOGY}

RELATIVE ACCURACY: A measure of the deviation from a straight line through the end points of the DAC transfer function. Normally expressed as a percentage of full scale range. For the AD7524 DAC, this holds true over the entire \(\mathrm{V}_{\mathrm{REF}}\) range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with \(n\) bits has a resolution of \(\left.\mathbf{2}^{-n}\right)\left(V_{\text {REF }}\right)\). A bipolar converter of \(n\) bits has a resolution of [ \(2-(n-1)\) ] [ \(\mathrm{V}_{\mathrm{REF}}\) ]. Resolution in no way implies linearity.
GAIN ERROR: Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is
measured with all 1s in the DAC after offset error has been adjusted out and is expressed in LSBs. Gain Error is adjustable to zero with an external potentiometer.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from \(V_{\text {REF }}\) to output with all switches OFF.
OUTPUT CAPACITANCE: Capacity from OUT1 and OUT2 terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage at the amplifier output.

\section*{PIN CONFIGURATIONS}


\section*{CIRCUIT DESCRIPTION}

\section*{CIRCUIT INFORMATION}

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film \(\mathrm{R}-2 \mathrm{R}\) ladder and eight N -channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used - that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. AD7524 Functional Diagram

\section*{EQUIVALENT CIRCUIT ANALYSIS}

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source I LEAKAGE is composed of surface and junction leakages to the substrate while the \(\frac{1}{256}\) current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120 pF , as shown on the OUT2 terminal. The "OFF" switch capacitance is 30 pF , as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120 pF appears at that terminal.


Figure 2. AD7524 DAC Equivalent Circuit - All Digital Inputs Low

\section*{INTERFACE LOGIC INFORMATION}

\section*{MODE SELECTION}

AD7524 mode selection is controlled by the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) inputs.

\section*{WRITE MODE}

When \(\overline{C S}\) and \(\bar{W}\) R are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activ-
ity at the DB0-DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input \(D / A\) converter.

\section*{HOLD MODE}

When either \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to WR or CS assuming the HIGH state.

MODE SELECTION TABLE
\begin{tabular}{|c|c|c|l|}
\hline\(\overline{\mathbf{C S}}\) & \(\overline{\mathbf{W R}}\) & MODE & \multicolumn{1}{|c|}{ DAC RESPONSE } \\
\hline \(\mathbf{L}\) & L & Write & \begin{tabular}{l} 
DAC responds to data bus \\
(DB0 - DB7) inputs
\end{tabular} \\
\hline \(\mathbf{H}\) & \(\mathbf{X}\) & Hold & \begin{tabular}{l} 
Data bus (DB0 - DB7) is \\
locked out;
\end{tabular} \\
\hline \(\mathbf{X}\) & H & Hold & \begin{tabular}{l} 
DAC holds last data present \\
when WR or \(\overline{\text { CS }}\) assumed \\
HIGH state.
\end{tabular} \\
\hline
\end{tabular}

L = Low State, H = High State, \(\mathbf{X}=\) Don't Care.

\section*{WRITE CYCLE TIMING DIAGRAM}


NOTES:
1. All input signal rise and fall times measured from \(10 \%\) to \(90 \%\) of \(V_{D D} . V_{D D}=+5 V, t_{r}=t_{f}=20 \mathrm{~ns} ;\) \(V_{D D}=+15 \mathrm{~V}, t_{r}=t_{f}=40 \mathrm{~ns}\).
2. Timing Measurement Reference level is \(\frac{V_{I H}+V_{I L}}{2}\)
3. tDS \(+\mathrm{t}_{\mathrm{DH}}\) is approximately constant at 145 ns min at +25 C , \(V_{D D}=+5 V\) and \(t_{\text {wr }}=170 \mathrm{~ns}\) min. The AD7524 is specified may be reduced accordingly up to the limit tDS = may be reduced ac
\(65 \mathrm{~ns}, \mathrm{tDH}=80 \mathrm{~ns}\).


Figure 3. Supply Current vs. Logic Level
Typical plots of supply current, \(I_{D D}\), versus logic input voltage, \(V_{\text {IN }}\), for \(V_{D D}=+5 \mathrm{~V}\) and \(V_{D D}=+15 \mathrm{~V}\) are shown above.

\section*{ANALOG CIRCUIT CONNECTIONS}


Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)
\begin{tabular}{l|l}
\multicolumn{2}{l|}{ DIGITAL INPUT } \\
MSB \(\quad\) LSB & \\
\hline 11111111 & ANALOG OUTPUT \\
10000001 & - V \(_{\text {REF }}\left(\frac{255}{256}\right)\) \\
10000000 & - V \(_{\text {REF }}\left(\frac{129}{256}\right)\) \\
01111111 & - V \(\left._{\text {REF }}\left(\frac{128}{256}\right)=-\frac{127}{256}\right)\) \\
00000001 & - V \(_{\text {REF }}\) \\
2 & \(\left.\frac{1}{256}\right)\) \\
00000000 & - V \(_{\text {REF }}\left(\frac{0}{256}\right)=0\) \\
\hline
\end{tabular}

Note: \(1 \mathrm{LSB}=\left(2^{-8}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\frac{1}{256}\left(\mathrm{~V}_{\mathrm{REF}}\right)\)
Table I. Unipolar Binary Code Table

\section*{MICROPROCESSOR INTERFACE}


Figure 6. AD7524/8085A Interface


Figure 5. Bipolar (4-Quadrant) Operation
\begin{tabular}{c|c} 
DIGITAL INPUT & \\
MSB \(\quad\) LSB & ANALOG OUTPUT \\
\hline 11111111 & \(+V_{\text {REF }}\left(\frac{127}{128}\right)\) \\
10000001 & \(+V_{\text {REF }}\left(\frac{1}{128}\right)\) \\
10000000 & 0 \\
01111111 & \(-V_{\text {REF }}\left(\frac{1}{128}\right)\) \\
00000001 & \(-V_{\text {REF }}\left(\frac{127}{128}\right)\) \\
00000000 & \(-V_{\text {REF }}\left(\frac{128}{128}\right)\) \\
\hline
\end{tabular}

Note: \(1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\frac{1}{128}\left(\mathrm{~V}_{\mathrm{REF}}\right)\)
Table II. Bipolar (Offset Binary) Code Table


Figure 7. AD7524/MC6800 Interface

\section*{POWER GENERATION}


\section*{FEATURES}
- \(\pm 1 / 8\) LSB Maximum Nonlinearity Over Temperature
- \(\pm 0.002\) LSB Maximum Zero-Scale Error (ILKg 10nA)
- \(\pm 1\) LSB Maximum Gain Error Over Temperature
- Microprocessor Compatible
- Improved Resistance to ESD
- Latch-up Resistant; No Schottky Diodes Required
- 5 mW @ +5 V Maximum Power Consumption
- Available in Die Form

\section*{APPLICATIONS}
- Microprocessor Controlled Circuits
- Precision AGC Circuits
- Bus Structured Instruments
- Function Generators
- Digitally Controlled Attenuators and Power Supplies

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{NONLINEARITY} & \multicolumn{4}{|c|}{PACKAGE} \\
\hline & \multirow[b]{3}{*}{GAIN} & \multicolumn{3}{|c|}{EXTENDED} \\
\hline & & MILITARY* & INDUSTRIAL & COMMERCIAL \\
\hline & & TEMPERATURE & TEMPERATURE & TEMPERATURE \\
\hline \(\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}\) & ERROR & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \(\pm 1 / 8 \mathrm{LSB}\) & \(\pm 1\) LSB & PM7524AQ & PM7524EQ & PM7524GP \\
\hline \(\pm 1 / 4\) LSB & \(\pm 1.5 \mathrm{LSB}\) & PM75248Q & PM7524FQ & - \\
\hline \(\pm 1 / 4\) LSB & \(\pm 1.5 \mathrm{LSB}\) & PM7524BRC/883 & PM7524FPC & - \\
\hline \(\pm 1 / 4 \mathrm{LSB}\) & \(\pm 1.5 \mathrm{LSB}\) & - & PM7524FS & - \\
\hline \(\pm 1 / 4 \mathrm{LSB}\) & \(\pm 1.5 \mathrm{LSB}\) & - & PM7524FP & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{GENERAL DESCRIPTION}

The PM-7524 is an 8 -bit monolithic multiplying digital-toanalog converter with input latches. It is compatible with all popular 8 -bit microprocessors including the 6800, 8080, 8085, and Z80. Its load cycle is similar to that of a RAM's write cycle.
PMI's tightly controlled thin-film resistor processing provides 1/8 LSB linearity without laser trimming. The design incorporates a matching MOS transistor switch in series with the R-2R ladder terminating resistor and output op amp's feedback resistor. This allows the DAC to achieve an excellent gain tempco and improved power supply rejection.
The PM-7524 exhibits excellent performance on a single +5 V to +15 V power supply. It is TTL compatible at +5 V and dissipates less than 50 mW ; using 0 V or \(\mathrm{V}_{D D}\) at the digital inputs, the device dissipates less than \(50 \mu \mathrm{~W}\) at +5 V and \(150 \mu \mathrm{~W}\) at +15 V . At +15 V it is CMOS compatible.
PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.
The PM-7524 is manufactured using thin-film resistors on an advanced oxide-isolated silicon-gate CMOS process.

\section*{CROSS REFERENCE}
\begin{tabular}{llc}
\hline PMI & ADI & TEMPERATURE \\
RANGE
\end{tabular}

PIN CONNECTIONS


FUNCTIONAL DIAGRAM


ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted)

\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}(\) Note 1) & \(\Theta_{\text {IG }}\) & UNITS \\
\hline 16-Pin Hermetic DIP \((Q)\) & 100 & 16 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16-Pin Plastic DIP \((P)\) & 82 & 39 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC \((\mathrm{TC})\) & 98 & 38 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(16-\) Pin SO \((\mathrm{S})\) & 111 & 35 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\) Contact PLCC \((\mathrm{PC})\) & 76 & 36 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SO and PLCC packages.
CAUTION:
1. Do not apply voltages higher than \(V_{D D}\) or less than GND potential on any terminal except \(V_{\text {REF }}\) (Pin 15) and \(R_{F B}\) (Pin 16).
2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper anti-static handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and \(+15 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT1} 1}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V}\); Limits apply to the Full Temperature Range for each grade shown: \(T_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7524 \mathrm{AQ} / \mathrm{BQ} / \mathrm{ARC} / \mathrm{BRC} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7524EQ/FQ/FP/FPC/FS; \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7524GP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM-752 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & - & - & 8 & Bits \\
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Relative Accuracy \\
(Notes 1, 2)
\end{tabular}} & \multirow[b]{2}{*}{INL} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& \mathrm{PM}-7524 \mathrm{~A} / \mathrm{E} / \mathrm{G} \\
& \mathrm{PM}-7524 \mathrm{~B} / \mathrm{F}
\end{aligned}
\] & -
-
-
- & -
-
-
- & \[
\begin{array}{r} 
\pm 0.1 \\
( \pm 1 / 4) \\
\pm 0.2 \\
( \pm 1 / 2)
\end{array}
\] & \begin{tabular}{l}
\%FSR \\
(LSB) \\
\%FSR \\
(LSB)
\end{tabular} \\
\hline & & \[
\begin{aligned}
& V_{D D}=+15 \mathrm{~V} \\
& \mathrm{PM}-7524 \mathrm{~A} / \mathrm{E} / \mathrm{G} \\
& \mathrm{PM}-7524 \mathrm{~B} / \mathrm{F}
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & -
-
-
- & \[
\begin{array}{r} 
\pm 0.05 \\
( \pm 1 / 8) \\
\pm 0.1 \\
( \pm 1 / 4)
\end{array}
\] & \begin{tabular}{l}
\%FSR \\
(LSB) \\
\%FSR \\
(LSB)
\end{tabular} \\
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Gain Error \\
(Note 3)
\end{tabular}} & \multirow[b]{2}{*}{\(\mathrm{G}_{\text {FSE }}\)} & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& \mathrm{PM}-7524 \mathrm{~A} / \mathrm{E} / \mathrm{G} \\
& \mathrm{PM}-7524 \mathrm{~B} / \mathrm{F}
\end{aligned}
\] & -
-
-
- & -
-
-
- & \[
\begin{aligned}
& \pm 0.4 \\
& ( \pm 1) \\
& \pm 0.8 \\
& ( \pm 2)
\end{aligned}
\] & \[
\begin{aligned}
& \text { \%FSR } \\
& \text { (LSB) } \\
& \text { \%FSR } \\
& \text { (LSB) }
\end{aligned}
\] \\
\hline & & \[
\begin{aligned}
V_{D D} & =+15 \mathrm{~V} \\
T_{A} & =+25^{\circ} \mathrm{C} \\
T_{A} & =\text { Full Temp. Range }
\end{aligned}
\] & -
-
-
- & \begin{tabular}{l}
- \\
- \\
- \\
\hline
\end{tabular} & \[
\begin{array}{r} 
\pm 0.4 \\
( \pm 1) \\
\pm 0.6 \\
( \pm 1.5)
\end{array}
\] & \begin{tabular}{l}
\%FSR \\
(LSB) \\
\%FSR \\
(LSB)
\end{tabular} \\
\hline \begin{tabular}{l}
Gain T.C. \\
(Notes 4, 5)
\end{tabular} & TCG \({ }_{\text {FS }}\) & & - & \(\pm 0.001\) & - & \%FSR/ \(/{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
DC Power Supply Rejection ( \(\Delta\) Gain/ \(\Delta V_{\text {DD }}\) ) \\
(Notes 3, 6)
\end{tabular} & PSR & & - & 0.002 & 0.01 & \%FSR/\% \\
\hline \begin{tabular}{l}
Output Leakage Current \\
(I OUT1, I Iout2) \\
(Notes 7, 8)
\end{tabular} & \(I_{\text {LKG }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{D D}=+5 \mathrm{~V},+15 \mathrm{~V} \\
& T_{A}=\text { Full Temp. Range } \\
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & -
-
- & -
-
- & \[
\begin{array}{r}
10 \\
200 \\
100
\end{array}
\] & \(n A\) \\
\hline REFERENCE INPUT & & & & & & \\
\hline Input Resistance (Pin 15 to GND) (Note 11) & \(\mathrm{R}_{\text {IN }}\) & & 7 & 11 & 15 & \(k \Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and \(+15 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V}\); Limits apply to the Full Temperature Range for each grade shown: \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7524 \mathrm{AQ} / \mathrm{BQ} / \mathrm{ARC} / \mathrm{BRC} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7524EQ/FQ/FP/FPC/FS; \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7524GP, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7524} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & & MAX & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline & & \(x=v_{1 L}\) or \(v_{\text {IH }}\) & - & - & 1 & mA \\
\hline \begin{tabular}{l}
Supply Current \\
(Digital Inputs \(=X\) )
\end{tabular} & ID & \[
\begin{aligned}
\mathrm{X} & =0 \mathrm{~V} \text { or } \mathrm{V}_{D D} \\
\mathrm{~T}_{A} & =25^{\circ} \mathrm{C} \\
T_{A} & =\text { Full Temp. Range }
\end{aligned}
\] & - & - & \begin{tabular}{l}
10 \\
25 \\
\hline
\end{tabular} & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline Output Capacitance & & \[
\begin{aligned}
& \text { DB0-DB7 }=\mathrm{V}_{\text {DD }} \text { (Note 12) } \\
& \mathrm{C}_{\text {OUT1 }}(\text { Pin 1) } \\
& \mathrm{C}_{\text {OUT2 } 2} \text { (Pin 2) }
\end{aligned}
\] & & - & \[
\begin{array}{r}
120 \\
30 \\
\hline
\end{array}
\] & pF \\
\hline (Note 4) & & \[
\begin{aligned}
& \text { DB0-DB7 }=\text { OV (Note 13) } \\
& \mathrm{C}_{\text {OUT1 }} \\
& \mathrm{C}_{\text {OUT2 }}
\end{aligned}
\] & & - & \(\begin{array}{r}30 \\ 120 \\ \hline\end{array}\) & pF \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Inputs High & \(\mathrm{V}_{\mathrm{IH}}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
+2.4 \\
+13.5 \\
\hline
\end{array}
\] & - & - & v \\
\hline Digital Inputs Low & VIL & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & - & - & \[
\begin{aligned}
& +0.8 \\
& +1.5
\end{aligned}
\] & v \\
\hline Input Current
\[
\left(V_{\mathbb{N}}=O V \text { or } V_{D D}\right)
\] & וN & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & & - & \[
\begin{gathered}
\pm 1 \\
\pm 10
\end{gathered}
\] & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance
\[
\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\right)
\] \\
(Note 4)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & \[
\frac{\mathrm{DBO} 0-\mathrm{DB7}}{\mathrm{WR}, \mathrm{CS}}
\] & - & - & 5
20 & pF \\
\hline
\end{tabular}
switching characteristics
(Notes 4, 14)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & \(V_{D D}=+5 \mathrm{~V}\) & & & & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 170 & - & - & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & & & & nA \\
\hline Chip Select to & & PM-7524A/B & 240 & - & - & \\
\hline Write Setup Time & & PM-7524E/F/G & 220 & - & - & \\
\hline ( \(\mathrm{t}_{\mathrm{WP}}=\mathrm{t}_{\mathrm{CS}}\) ) & \(\mathrm{t}_{\mathrm{cs}}\) & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & & & & \\
\hline (Note 14) & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 100 & - & - & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & & & & nA \\
\hline & & PM-7524A/B & 150 & - & - & \\
\hline & & PM-7524E/F/G & 130 & - & - & \\
\hline Chip Select to Write Hold Time & \({ }^{\text {t }} \mathrm{CH}\) & & 0 & - & - & ns \\
\hline & & \(V_{D D}=+5 \mathrm{~V}\) & & & & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 150 & - & - & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & & & & ns \\
\hline & & PM-7524A/B & 220 & - & - & \\
\hline Write Pulse Width & & PM-7524E/F/G & 200 & - & - & \\
\hline ( \(\mathrm{t}_{\mathrm{CH}} \geq \mathrm{t}_{\text {WR }}, \mathrm{t}_{\mathrm{CH}} \geq 0\) ) & \({ }_{\text {WR }}\) & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & & & & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 100 & - & - & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & & & & ns \\
\hline & & PM-7524A/B & 150 & - & - & \\
\hline & & PM-7524E/F/G & 130 & - & - & \\
\hline
\end{tabular}

\section*{PM-7524}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V}\); Limits apply to the Full Temperature Range for each grade shown: \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7524 \mathrm{AQ} / \mathrm{BQ} / \mathrm{ARC} / \mathrm{BRC} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7524EQ/FQ/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM -7524GP, unless otherwise noted. Continued


\section*{DICE CHARACTERISTICS}
\begin{tabular}{|c|c|c|}
\hline DIE SIZE \(0.070 \times 0.076\) inch, 5320 sq. mils ( \(1.78 \times 1.93 \mathrm{~mm}, \mathbf{3 . 4 3} \mathbf{~ s q . ~ m m}\) ) & \begin{tabular}{l}
1. Iout1 \\
2. IOUT2 \\
3. GND \\
4. DB7 (MSB) \\
5. DB6 \\
6. DB5 \\
7. DB4 \\
8. DB3
\end{tabular} & \begin{tabular}{l}
9. DB2 \\
10. DB1 \\
11. DB0 (LSB) \\
12. \(\overline{C S}\) \\
13. \(\overline{W R}\) \\
14. \(\mathrm{V}_{\mathrm{DD}}\) \\
15. \(V_{\text {REF }}\) \\
16. \(\mathrm{R}_{\mathrm{FB}}\)
\end{tabular} \\
\hline
\end{tabular}

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and \(+15 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PM-7524G \\
LIMIT
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 8 & Bits MIN \\
\hline \multirow[b]{2}{*}{Relative Accuracy (Notes 1, 2)} & \multirow{2}{*}{INL} & \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) & \[
\begin{array}{r} 
\pm 0.2 \\
( \pm 1 / 2)
\end{array}
\] & \begin{tabular}{l}
\%FSR \\
(LSB)
\end{tabular} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & \[
\begin{array}{r} 
\pm 0.1 \\
( \pm 1 / 4)
\end{array}
\] & \begin{tabular}{l}
\%FSR \\
(LSB)
\end{tabular} \\
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Gain Error \\
(Note 3)
\end{tabular}} & \multirow[b]{2}{*}{\(\mathrm{G}_{\text {FSE }}\)} & \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) & \[
\begin{aligned}
& \pm 0.8 \\
& ( \pm 2) \\
& \hline
\end{aligned}
\] & \multirow[t]{2}{*}{\[
\begin{aligned}
& \begin{array}{l}
\% \text { FSR } \\
(\text { LSB })
\end{array} \\
& \frac{\% F S R}{(L S B)}
\end{aligned}
\]} \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & \[
\begin{aligned}
& \pm 0.4 \\
& ( \pm 1)
\end{aligned}
\] & \\
\hline DC Power Supply Rejection Ratio ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) (Notes 3, 4) & PSRR & & 0.01 & \%FSR/\% MAX \\
\hline \begin{tabular}{l}
Output Leakage \\
Current \\
(Iout1, I Iout2) \\
(Notes 5, 6)
\end{tabular} & \(I_{\text {LKG }}\) & & 10 & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & (Note 7) & 7/15 & k \(\Omega\) MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Inputs High & \(V_{\text {IH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
+2.4 \\
+13.5
\end{array}
\] & V MIN \\
\hline Digital Inputs Low & \(V_{\text {IL }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
+0.8 \\
+1.5
\end{array}
\] & V MAX \\
\hline Input Current
\[
\left(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}}\right)
\] & \(\mathrm{I}_{\mathrm{IN}}\) & & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Supply Current \\
(Digital Inputs \(=X\) )
\end{tabular}} & \multirow[b]{2}{*}{IDD} & \(\mathrm{X}=\mathrm{V}_{\mathrm{IL}}\) or \(\mathrm{V}_{\mathrm{IH}}\) & 1 & mA \\
\hline & & \(\mathrm{X}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & 10 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES:}
Guara
4. \(\Delta V_{D D}= \pm 10 \%\). +15V.
2. FSR (Full Scale Range) \(=\mathrm{V}_{\text {REF }}-1\) LSB.
5. \(\mathrm{DBO}-\mathrm{DB} 7=\mathrm{OV} ; \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=\mathrm{OV} ; \mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}\), for \(\mathrm{I}_{\mathrm{OUT} 1}\).
7. Temperature coefficient approximately equals \(+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
3. Using internal feedback resistor.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}



SUPPLY CURRENT vs TEMPERATURE


\section*{BURN-IN CIRCUIT}


\section*{DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into, where \(n\) is equal to the number of bits. Resolution in no way implies linearity.

\section*{RELATIVE ACCURACY}

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in \% or ppm of full-scale range or (sub) multiples of 1 LSB.

\section*{PROPAGATION DELAY}

The time for the output current to reach \(90 \%\) of its final value from a given digital input signal.

\section*{SETTLING TIME}

Time required for the output function of the DAC to settle to within \(1 / 2\) LSB for a given digital input stimulus, i.e., zero to full scale.

\section*{GAIN}

Ratio of the DAC's external operational amplifier output voltage to the \(\mathrm{V}_{\text {REF }}\) input voltage when using the DAC's internal feedback resistor.

\section*{GAIN ERROR}

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. Ideal output is equal to \(V_{\text {REF }}-1\) LSB.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(V_{\text {REF }}\) to output with all switches off.

\section*{OUTPUT CAPACITANCE}

Capacitance from IOUT 1 and lout 2 terminals to ground.

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears on lout + terminal with all digital inputs low or on IOUT 2 terminal when all inputs are high.

\section*{CIRCUIT DESCRIPTION}

\section*{CIRCUIT INFORMATION}

The PM-7524 is an 8-bit multiplying CMOS digital-to-analog converter with on-board data latches. It is fabricated using a highly stable thin-film R-2R resistor ladder network and eight N -channel current switches. A voltage or current reference and an operational amplifier are all that is required in the majority of applications.

Figure 1 shows a simplified circuit of the PM-7524 converter. The R-2R ladder, current steering switches, and interface logic are shown. The switches are binarily weighted and switch the ladder current between I OUT 1 and I OUT 2 bus lines; this switching allows a constant current to be maintained in each resistor leg regardless of the switch state.

The simplified circuit of Figure 1 also shows the matching switches in series with the ladder terminating and \(\mathrm{R}_{\mathrm{FB}}\) (feedback) resistors. These switches are designed to temperaturetrack the ladder current-steering switches and improve power supply rejection. Both switches are MOS transistors that have their gate turn-on voltage derived from \(V_{D D}\) supply. This means the terminating and feedback resistors are open-circuit when \(V_{D D}\) power is off. If \(R_{F B}\) is used as part of an op amp's feedback element, and the op amp's supply comes on before the DAC, the op amp's output will go to the rails. It remains in this open-loop condition until the DAC's \(V_{D D}\) is applied. In applications where the op amp's supply must come on before the DAC, a voltage clamp or external feedback resistor may be necessary.

FIGURE 1: PM-7524 Functional Diagram


\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 2 shows an equivalent circuit for the PM-7524 with all digital inputs LOW. The IOUT 1 and IOUT 2 leakage current source is the combination of surface and junction leakages to the substrate. The \(1 / 256\) current source represents the constant 1-bit current drain through the ladder termination resistor. The situation is reversed with all digital inputs HIGH, i.e., the current output is now switched to the IOUT 1 terminal. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.

FIGURE 2: PM-7524 Equivalent Circuit
(All Digital Inputs LOW)


\section*{INTERFACE LOGIC}

\section*{MODE SELECTION}

The mode selection is controlled by the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) inputs.

\section*{WRITE MODE}

The PM-7524 is in the WRITE mode when both the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both LOW; the input latches are transparent and the output immediately follows the data input logic. See the MODE SELECTION TABLE.
MODE SELECTION TABLE
\begin{tabular}{cccl}
\hline\(\overline{\mathbf{C S}}\) & \(\overline{\text { WR }}\) & MODE & \multicolumn{1}{c}{ DAC RESPONSE } \\
\hline\(L\) & L & WRITE & \begin{tabular}{l} 
DAC responds to data bus \\
(DB0-DB7) inputs (trans- \\
parent)
\end{tabular} \\
\hline\(H\) & X & HOLD & \begin{tabular}{l} 
Data bus (DB0-DB7) is \\
locked out
\end{tabular} \\
\hline X & H & HOLD & \begin{tabular}{l} 
DAC holds last data present \\
when \(\overline{\text { WR or } \overline{\mathrm{CS}} \text { assumes a }}\) \\
HIGH state
\end{tabular} \\
\hline
\end{tabular}
\(L=\) Low State, \(H=\) High State, \(X=\) Don't Care.

\section*{HOLD MODE}

The MODE SELECTION TABLE shows the output results when either \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) is HIGH. The output holds the value corresponding to the last digital inputs prior to \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) assuming the HIGH state.

\section*{WRITE CYCLE TIMING DIAGRAM}


Supply current ( \(\mathrm{I}_{\mathrm{DD}}\) ) versus Logic input voltage \(\left(\mathrm{V}_{\mathrm{IN}}\right)\) is shown in Figure 3. This plot shows the supply current for both \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and \(V_{D D}=+15 \mathrm{~V}\).

FIGURE 3: Supply Current vs Logic Level


\section*{APPLICATIONS}

FIGURE 4: Unipolar Binary Operation
(2-Quadrant Multiplication)


TABLE 1: Unipolar Binary Code Table


NOTE:
1 LSB \(=\left(2^{-8}\right)\left(V_{\text {REF }}\right)=\frac{1}{256}\left(V_{\text {REF }}\right)\)
FIGURE 5: Bipolar (4-Quadrant) Operation


FIGURE 7: PM-7524/MC6800 Interface


FIGURE 8: Power Generation Connection


FIGURE 9: Divider
(Digitally Controlled Gain)


EQUATIONS
\(V_{\text {OUT }}=\frac{-V_{\text {IN }}}{D}\)
\(A_{V}=\frac{-V_{\text {OUT }}}{V_{I N}}=-\frac{1}{D}\) WHERE: \(A_{V}=\) VOLTAGE GAIN
AND WHERE:
\(D=\frac{\text { DB7 }}{2^{1}}+\frac{\text { DB6 }}{2^{2}}+\cdots \frac{\text { DBO }}{2^{8}}\)
\(D B_{N}=1\) or 0

\section*{EXAMPLES}
\(0=00000000, A_{V}=-A_{O L}\) (OP AMP)
\(D=00000001, A_{V}=-256\)
\(D=10000000, A_{V}=-\frac{256}{128}=-2\)
\(D=11111111, A_{v}=-\frac{256}{255}\)

\section*{FEATURES}

On-Chip Latches for Both DACs
+5 V to +15 V Operation
DACs Matched to \(\mathbf{1 \%}\)
Four Quadrant Multiplication
ITLCMOS Compatible
Latch Free (Protection Schottkys not Required)

\section*{APPLICATIONS}

Digital Control of:
Gain/Attenuation
Filter Parameters
Stereo Audio Circuits
X-Y Graphics

\section*{GENERAL DESCRIPTION}

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny \(0.3^{\prime \prime}\) wide 20 -pin DIPs and in 20 -terminal surface mount packages.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.
Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input \(\overline{\mathrm{DAC} \mathrm{A}} / \mathrm{DAC} \mathrm{B}\) determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8 -bit microprocessors, including 6800, 8080, 8085, Z80.
The device operates from a +5 V to +15 V power supply, dissipating only 20 mW of power.
Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
2. Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a \(\overline{\mathrm{DACA}}\) DAC B select line has allowed the AD7528 to be packaged in either a small 20 -pin DIP, SOIC, PLCC or LCCC.



\section*{}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Version \({ }^{1}\) & \[
\begin{gathered}
\mathbf{v}_{\mathrm{DD}}= \\
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{aligned}
& 5 \mathbf{V} \\
& \mathbf{T}_{\min }, \mathbf{T}_{\max }
\end{aligned}
\] & \[
\begin{gathered}
\mathbf{v}_{\mathrm{DD}}=+1 \\
\mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\stackrel{5 V}{\mathbf{T}_{\min }, \mathbf{T}_{\max }}
\] & Units & Test Conditions/Comments \\
\hline DCSUPPLY REJECTION ( \(\Delta \mathrm{GAIN} / \Delta \mathrm{V}_{\mathrm{DD}}\) ) & All & 0.02 & 0.04 & 0.01 & 0.02 & \% per \% max & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) \\
\hline CURRENTSETTLING TIME \({ }^{2}\) & All & 350 & 400 & 180 & 200 & \(n s\) max & \[
\begin{aligned}
& \text { To } 1 / 2 \mathrm{LSB} . \text { Out } \mathrm{A} / \mathrm{Out} \mathrm{~B} \text { load }=100 \Omega . \\
& \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V} . \mathrm{DB} 0-\mathrm{DB} 7=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{DD}} \text { to } 0 \mathrm{~V}
\end{aligned}
\] \\
\hline PROPAGATION DELAY (From Digital Input to \(90 \%\) of Final Analog Output Current) & All & 220 & 270 & 80 & 100 & ns max & \begin{tabular}{l}
\(\mathrm{V}_{\text {REF }} A=\mathrm{V}_{\text {REF }} B=+10 \mathrm{~V}\) \\
OUT A, OUT B Load \(=100 \Omega \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}\) \\
\(\overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) DB0 \(-\mathrm{DB} 7=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to 0 V
\end{tabular} \\
\hline DIGITAL TO ANALOG GLITCH IMPULSE & All & 160 & - & 440 & - & nV sec typ & For Code Transition 00000000 to 11111111 \\
\hline OUTPUTCAPACITANCE & & & & & & & \\
\hline Cour A & All & 50 & 50 & 50 & 50 & pF max & DAC Latches Loaded with 00000000 \\
\hline Cout \({ }^{\text {B }}\) & & 50 & 50 & 50 & 50 & pF max & \\
\hline Cout A & & 120 & 120 & 120 & 120 & PF max & DACLatches Loaded with 11111111 \\
\hline Cout \({ }^{\text {B }}\) & & 120 & 120 & 120 & 120 & \(\mathrm{pF}_{\text {max }}\) & \\
\hline ACFEEDTHROUGH \({ }^{6}\) & & & & & & & \\
\hline \(\mathrm{V}_{\text {REF }}\) A to OUT A & All & -70 & -65 & -70 & -65 & \(\mathrm{dB}_{\text {max }}\) & \(\mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}=20 \mathrm{~V}_{\text {p-p }}\) Sine Wave \\
\hline \(V_{\text {REF }}\) B to OUTB & & -70 & -65 & -70 & -65 & \(\mathrm{dB}_{\text {max }}\) & @ 100 kHz \\
\hline CHANNEL TOCHANNEL ISOLATION \(\mathbf{V}_{\text {REF }}\) A to OUTB & All & -77 & - & -77 & - & dB typ & Both DAC Latches Loaded with 11111111. \(\mathrm{V}_{\text {REF }} \mathrm{A}=20 \mathrm{~V}\) p-p Sine Wave @ 100 kHz \(V_{\text {REF }} B=0 V\) see Figure 6. \\
\hline \(\mathbf{V}_{\text {REF }} \mathrm{B}\) to OUT A & & -77 & - & -77 & - & dB typ & \[
\begin{aligned}
& \mathrm{V}_{\text {REF }} \mathrm{A}=20 \mathrm{~V} \text { p-p Sine Wave @ } 100 \mathrm{kHz} \\
& \mathrm{~V}_{\text {REF }} \mathrm{A}=0 \mathrm{~V} \text { see Figure } 6 .
\end{aligned}
\] \\
\hline DIGITALCROSSTALK & All & 30 & - & 60 & - & nV sec typ & Measured for Code Transition 00000000 to 11111111 \\
\hline HARMONICDISTORTION & All & -85 & - & -85 & - & dB typ & \(\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}\) rms@ 1 kHz \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Temperature Ranges are J, K, L Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
A, B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S,T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
}
\({ }^{2}\) Specification applies to both DACs in AD7528.
\({ }^{3}\) Logic inputs are MOS Gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than \(\operatorname{lnA}\).
\({ }^{4}\) Guaranteed by design but not production tested.
These characteristics are for design guidance only and are not subject to test.
\({ }^{6}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix D ) to DGND.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)


\section*{CAUTION:}
1. ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not insert this device into powered sockets. Remove power before insertion or removal.

\section*{TERMINOLOGY}

\section*{Relative Accuracy:}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

ORDERING GUIDE \({ }^{1}\)
\begin{tabular}{|c|c|c|c|c|}
\hline Model \({ }^{2}\) & Temperature Range & Relative Accuracy & \begin{tabular}{l}
Gain \\
Error
\end{tabular} & Package Option \({ }^{3}\) \\
\hline AD7528JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & N-20 \\
\hline AD7528KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & N -20 \\
\hline AD7528LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & \(\mathrm{N}-20\) \\
\hline AD7528JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & P-20A \\
\hline AD7528KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & P-20A \\
\hline AD7528LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & P-20A \\
\hline AD7528JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & R-20 \\
\hline AD7528KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & R-20 \\
\hline AD7528LR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & R-20 \\
\hline AD7528AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & Q-20 \\
\hline AD7528BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & Q-20 \\
\hline AD7528CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1 \mathrm{LSB}\) & Q-20 \\
\hline AD7528SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 4 \mathrm{LSB}\) & Q-20 \\
\hline AD7528TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & Q-20 \\
\hline AD7528UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1 \mathrm{LSB}\) & Q-20 \\
\hline AD7528SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 4 \mathrm{LSB}\) & E-20A \\
\hline AD7528TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & E-20A \\
\hline AD7528UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1 \mathrm{LSB}\) & E-20A \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Analog Devices reserves the right to ship side-brazed ceramic in lieu of cerdip. Parts will be marked with cerdip designator " Q ."
\({ }^{2}\) Processing to MIL-STD-883C, Class B is available. To order, add suffix "/883B" to part number. For further information, see Analog Devices' 1990 Military Products Databook. \({ }^{3} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) SOIC. For outline information see Package Information section.
}

\section*{Differential Nonlinearity:}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB max over the operating temperature range ensures monotonicity.

\section*{Gain Error:}

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7528, ideal maximum output is \(\mathrm{V}_{\text {REF }}\) - 1LSB. Gain error of both DACs is adjustable to zero with external resistance.

\section*{Output Capacitance:}

Capacitance from OUT A or OUT B to AGND.

\section*{Digital to Analog Glitch Impulse:}

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA -secs or nV -secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with \(\mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}=\mathrm{AGND}\).

\section*{Propagation Delay:}

This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching \(\mathbf{9 0 \%}\) of its final value.

\section*{Channel-to-Channel Isolation:}

The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

\section*{Digital Crosstalk:}

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.

\section*{PIN CONFIGURATIONS}


DIP, SOIC


\section*{INTERFACE LOGIC INFORMATION}

DAC Selection:
Both DAC latches share a common 8-bit input port. The control input DAC A \(/ D A C\) B selects which DAC can accept data from the input port.

\section*{Mode Selection:}

Inputs \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control the operating mode of the selected DAC. See Mode Selection Table below.

\section*{Write Mode:}

When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0DB7.

\section*{Hold Mode:}

The selected DAC latch retains the data which was present on DB0-DB7 just prior to \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.
\begin{tabular}{l|l|l|l|l}
\(\overline{\text { DACA }}\) & & & \\
DACB & \(\overline{\text { CS }}\) & \(\overline{\text { WR }}\) & DACA & DACB \\
\hline L & L & L & WRITE & HOLD \\
H & L & L & HOLD & WRITE \\
X & H & X & HOLD & HOLD \\
X & X & H & HOLD & HOLD \\
\hline
\end{tabular}

L = Low State \(\mathrm{H}=\) High State \(\mathrm{X}=\) Don't Care
Mode Selection Table

\section*{WRITE CYCLE TIMING DIAGRAM}


NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES

MEASURED FROM \(10 \%\) TO \(90 \%\) OF \(V_{D D}\).
\(V_{D D}=+5 \mathrm{~V}, \mathrm{t}_{1}=\mathrm{t}_{\mathrm{t}}=20 \mathrm{~ns}:\)
\(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{t}_{\mathrm{t}}=\mathrm{t}_{\mathrm{t}}=40 \mathrm{~ns}\).
2. Timing measurement reference level is \(\frac{\mathrm{V}_{\text {iH }}+\mathrm{V}_{\text {II }}}{2}\)

\section*{CIRCUIT INFORMATION-D/A SECTION}

The AD7528 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N -channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted \(\mathrm{R}-2 \mathrm{R}\) ladder structure is used, that is, binary weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.


Figure 1. Simplified Functional Circuit for DACA

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 2 shows an approximate equivalent circuit for one of the AD7528's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source \(I_{\text {leakage }}\) is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every \(10^{\circ} \mathrm{C}\). The resistor \(\mathrm{R}_{\mathrm{O}}\) as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0 's code) from 0.8 R to 2 R . R is typically \(11 \mathrm{k} \Omega\). Cout is the capacitance due to the N -channel switches and varies from about 50 pF to 120 pF depending upon the digital input. \(g\left(V_{\text {REF }} A, N\right)\) is the Thevenin equivalent voltage generator due to the reference input voltage \(\mathrm{V}_{\text {REF }} \mathrm{A}\) and the transfer function of the R-2R ladder.


Figure 2. Equivalent Analog Output Circuit of DAC A
For further information on CMOS multiplying \(\mathrm{D} / \mathrm{A}\) converters refer to "Appplication Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479-15-8/78.

\section*{CIRCUIT INFORMATION-DIGITAL SECTION}

The input buffers are simple CMOS inverters designed such that when the AD7528 is operated with \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), the buffer converts TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When \(\mathrm{V}_{\text {IN }}\) is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( \(\mathrm{V}_{\mathrm{DD}}\) and DGND ) as is practically possible.
The AD7528 may be operated with any supply voltage in the range \(5 \leq \mathrm{V}_{\mathrm{DD}} \leq 15\) volts. With \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V .


Figure 3. Typical Plots of Supply Current, IDD vs. Logic Input Voltage \(V_{I_{N}}\), for \(V_{D D}=+5 \mathrm{~V}\) and +15 V


NOTES:
R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
SEE TABLE 3 FOR RECOMMENDED VALUES.
\({ }^{2} \mathrm{C} 1, \mathrm{C} 2\) PHASE COMPENSATION (10pF-15pF) IS REQUIRED WHEN USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR OSCILLATION.

Figure 4. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.


Figure 5. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& \text { DAC Latch Contents } \\
& \text { MSB LSB }
\end{aligned}
\] & Analog Output (DAC A or DACB) \\
\hline 11111111 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{255}{256}\right)
\] \\
\hline 10000001 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{129}{256}\right)
\] \\
\hline 10000000 & \[
-V_{\mathrm{IN}}\left(\frac{128}{256}\right)=-\frac{\mathrm{V}_{\mathrm{IN}}}{2}
\] \\
\hline 01111111 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{127}{256}\right)
\] \\
\hline 00000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{256}\right)\) \\
\hline 00000000 & \(-V_{\text {IN }}\left(\frac{0}{256}\right)=0\) \\
\hline \multicolumn{2}{|l|}{Note: 1LSB = \(\left(2^{.8}\right)\left(\mathrm{V}_{1 \mathrm{IN}}\right)=\frac{1}{256}\left(\mathrm{~V}_{1 \text { IN }}\right)\).} \\
\hline
\end{tabular}

Table I. Unipolar Binary Code Table
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& \text { DAC Latch Contents } \\
& \text { MSB LSB }
\end{aligned}
\] & Analog Output (DACA or DACB) \\
\hline 11111111 & \[
+\mathrm{V}_{\mathrm{IN}}\left(\frac{127}{128}\right)
\] \\
\hline 10000001 & \[
+V_{\mathrm{IN}}\left(\frac{1}{128}\right)
\] \\
\hline 1000000 & 0 \\
\hline 01111111 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{128}\right)
\] \\
\hline 00000001 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{127}{128}\right)
\] \\
\hline 00000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{128}{128}\right)\) \\
\hline \multicolumn{2}{|l|}{Note: 1 LSB \(=\left(2^{-7}\right)\left(V_{I N}\right)=\frac{1}{128}\left(v_{\text {IN }}\right)\)} \\
\hline
\end{tabular}

Table II. Bipolar (Offset Binary) Code Table
\begin{tabular}{l|c|c|c}
\hline \begin{tabular}{l} 
Trim \\
Resistor
\end{tabular} & J/A/S & K/B/T & L/C/U \\
\hline R1;R3 & 1 k & 500 & 200 \\
R2;R4 & 330 & 150 & 82 \\
\hline
\end{tabular}

Table III. Recommended Trim Resistor Values vs. Grade

\section*{APPLICATIONS INFORMATION}

\section*{Application Hints}

To ensure system performance consistent with AD7528 specifications, careful attention must be given to the following points:
1. GENERAL GROUND MANAGEMENT: AC or transient voltages between the AD7528 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7528. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected in inverse parallel between the AD7528 AGND and DGND pins (1N914 or equivalent).
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output which depends on \(\mathrm{V}_{\mathrm{OS}}\) ( \(\mathrm{V}_{\mathrm{OS}}\) is amplifier input offset voltage). This differential nonlinearity term adds to the \(\mathrm{R} / 2 \mathrm{R}\) differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier \(\mathrm{V}_{\mathrm{OS}}\) be no greater than \(10 \%\) of 1 LSB over the temperature range of interest.
3. HIGH FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

\section*{DYNAMIC PERFORMANCE}

The dynamic performance of the two DACs in the AD7528 will depend upon the gain and phase characteristics of the output amplifiers together with the optimum choice of the PC board layout and decoupling components. Figure 6 shows the relationship between input frequency and channel to channel isolation. Figure 7 shows a printed circuit layout for the AD7528 and the AD644 dual op-amp which minimizes feedthrough and crosstalk.


Figure 6. Channel to Channel Isolation


Figure 7. Suggested P.C. Board Layout for AD7528 with AD644 Dual Op-Amp

\section*{SINGLE SUPPLY APPLICATIONS}

The AD7528 DAC R-2R ladder termination resistors are connected to AGND within the device. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between DGND and \(V_{D D}\). Figure 8 shows a circuit which provides two +5 V to +8 V analog outputs by biasing AGND +5 V up from DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the constant and matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1 and R1 is adjusted until the \(\mathrm{V}_{\text {REF }} A\) and \(\mathrm{V}_{\text {REF }} \mathrm{B}\) inputs are at +2 V . The two analog output voltages range from +5 V to +8 V for DAC codes 00000000 to 11111111 .


Figure 8. AD7528 Single Supply Operation
Figure 9 shows DAC A of the AD7528 connected in a positive reference, voltage switching mode. This configuration is useful in that \(\mathrm{V}_{\text {OUT }}\) is the same polarity as \(\mathrm{V}_{\text {IN }}\) allowing single supply operation. However, to retain specified linearity, \(\mathrm{V}_{\text {IN }}\) must be in the range 0 to +2.5 V and the output buffered or loaded with a high impedance, see Figure 10. Note that the input voltage is connected to the DAC OUT A and the output voltage is taken from the DAC \(V_{\text {REF }} A\) pin.


Figure 9. AD7528 in Single Supply, Voltage Switching Mode


Figure 10. Typical AD7528 Performance in Single Supply Voltage Switching Mode (K/B/T, L/C/U Grades)

\section*{MICROPROCESSOR INTERFACE}


Figure 11. AD7528 Dual DACto 6800 CPU Interface
PROGRAMMABLE WINDOW COMPARATOR



In the circuit of Figure 13 the AD7528 is used to implement a programmable window comparator. DACs A and B are loaded with the required upper and lower voltage limits for the test, respectively. If the test input is not within the programmed limits, the pass/fail output will indicate a fail (logic zero).

Figure 13. Digitally Programmable Window Comparator (Upper and Lower Limit Detector)

\section*{PROGRAMMABLE STATE VARIABLE FILTER}


\section*{CIRCUIT EQUATIONS}
\(\mathrm{C}_{1}=\mathrm{C}_{2}, \mathrm{R}_{1}=\mathrm{R}_{2}, \mathrm{R}_{4}=\mathrm{R}_{5}\)
\(\mathrm{f}_{\mathrm{C}}=\frac{1}{2 \pi \mathrm{R}_{1} \mathrm{C}_{1}}\)
\(\mathrm{Q}=\frac{\mathbf{R}_{3}}{\mathbf{R}_{4}} \cdot \frac{\mathbf{R}_{\mathbf{F}}}{\mathbf{R}_{\mathbf{F B B} 1}}\)
\(A_{O}=-\frac{R_{F}}{R_{S}}\)
Note:
DAC equivalent resistance equals \(256 \times\) (DAC Ladder resistance) DAC Digital Code
Figure 14. Digitally Controlled State Variable Filter

In this state variable or universal filter configuration (Figure 14) DACs A1 and B1 control the gain and Q of the filter characteristic while DACs A2 and B2 control the cut-off frequency, fc. DACs A2 and B2 must track accurately for the simple expression for fc to hold. This is readily accomplished by the AD7528. Op amps are \(2 \times\) AD644. C3 compensates for the effects of op amp gain-bandwidth limitations.

The filter provides low pass, high pass and band pass outputs and is ideally suited for applications where microprocessor control of filter parameters is required, e.g., equalizer, tone controls, etc.
Programmable range for component values shown is \(\mathrm{fc}=0\) to 15 kHz and \(\mathrm{Q}=0.3\) to 4.5 .

\section*{DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR}


In this configuration the AD7528 functions as a 2-channel digitally controlled attenuator. Ideal for stereo audio and telephone signal level control applications. Table IV gives input codes vs. attenuation for a 0 to 15.5 dB range.
Input Code \(=256 \times 10 \exp \left(-\frac{\text { Attenuation, } \mathrm{dB}}{20}\right)\)

Figure 15. Digitally Controlled Dual Telephone Attenuator
\begin{tabular}{|c|c|c|c|c|c|}
\hline Attn. dB & DAC Input Code & Code In Decimal & Attn. dB & DAC Input Code & Code In Decimal \\
\hline 0 & 11111111 & 255 & 8.0 & 01100110 & 102 \\
\hline 0.5 & 11110010 & 242 & 8.5 & 01100000 & 96 \\
\hline 1.0 & 11100100 & 228 & 9.0 & 01011011 & 91 \\
\hline 1.5 & 11010111 & 215 & 9.5 & 01010110 & 86 \\
\hline 2.0 & 11001011 & 203 & 10.0 & 01010001 & 81 \\
\hline 2.5 & 11000000 & 192 & 10.5 & 01001100 & 76 \\
\hline 3.0 & 10110101 & 181 & 11.0 & 01001000 & 72 \\
\hline 3.5 & 10101011 & 171 & 11.5 & 01000100 & 68 \\
\hline 4.0 & 10100010 & 162 & 12.0 & 01000000 & 64 \\
\hline 4.5 & 10011000 & 152 & 12.5 & 001111101 & 61 \\
\hline 5.0 & 10010000 & 144 & 13.0 & 00111001 & 57 \\
\hline 5.5 & 10001000 & 136 & 13.5 & 001110110 & 54 \\
\hline 6.0 & 10000000 & 128 & 14.0 & 001110011 & 51 \\
\hline 6.5 & 011111001 & 121 & 14.5 & 00110000 & 48 \\
\hline 7.0 & \(\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 0 & 1 & 0\end{array}\) & 114 & 15.0 & 000010011110 & 46 \\
\hline 7.5 & 01101100 & 108 & 15.5 & 00101011 & 43 \\
\hline
\end{tabular}

Table IV. Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 15

For futher applications information the reader is referred to Analog Devices Application Note on the AD7528.

\section*{FEATURES}
- On-Chip Latches For Both DACs
- +5 V To +15 V Single Supply Operation
- DACs Matched To 1\%
- Four-Quadrant Multiplication
- TTL/CMOS Compatible
- 8 -Bit Endpoint Linearity ( \(\pm 1 / 2\) LSB)
- Full Temperature Operation
- Low Power Consumption
- Microprocessor Compatible
- Improved ESD Resistance
- Automatically Insertable Cerdip and Plastic Packages
- Available in Surface Mount SO, PLCC and LCC Packages
- Available in Die Form

\section*{APPLICATIONS}
- Digital Gain/Attenuation Control
- Digital Control Of Filter Parameters
- Digitally-Controlled Audio Circuits
- X-Y Graphics
- Digital/Synchro Conversion
- Robotics
- Ideal For Battery-Operated Equipment

CROSS REFERENCE
\begin{tabular}{ccc}
\hline PMI & ADI & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline PM7528AR & AD7528UD & \\
PM7528BR & AD7528TD & MIL \\
PM7528BR & AD7528SD & \\
\hline PM7528ER & AD7528CQ & \\
PM7528FR & AD7528BQ & IND \\
PM7528FR & AD7528AQ & \\
\hline PM7528GP & PM7528GP & \\
PM7528FP & AD7528LN & COM \\
PM7528FPC & AD7528KP & \\
\hline
\end{tabular}

\section*{FUNCTIONAL DIAGRAM}


ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{RELATIVE ACCURACY} & \multirow[b]{2}{*}{GAIN ERROR} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & & \begin{tabular}{l}
MILITARY* \\
TEMPERATURE \(-55^{\circ} \mathrm{C}\) TO \(+125^{\circ} \mathrm{C}\)
\end{tabular} & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) & COMMERCIAL TEMPERATURE \(0^{\circ} \mathrm{C}\) TO \(+70^{\circ} \mathrm{C}\) \\
\hline \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & PM7528AR & PM7528ER & PM7528GP \\
\hline \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & PM7528ARC/883 & - & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & PM7528BR & PM7528FR & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & PM7528BRC/883 & PM7528FP & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & PM7528FPC & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & PM7528FS & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{GENERAL DESCRIPTION}

The PM-7528 contains two 8-bit multiplying digital-to-analog converters. Excellent DAC-to-DAC matching and tracking results from monolithic construction. The PM-7528 consists of two thin-film R-2R resistor-ladder networks, tracking span resistors, two data latches, one input buffer, and control logic. Operation from a 5 to 15 volt single power supply dissipates only 20 mW of power in a space saving \(20-\) pin \(0.3^{\prime \prime}\) wide DIP. The PM-7528 features circuitry designed to protect against damage from electrostatic discharges.
Digital input data is directed into one of the DAC data latches determined by the DAC selection control line \(\overline{\text { DAC A }} / D A C B\). The 8-bit wide input data path provides TTL/CMOS compatibility. The data load cycle is similar to the write cycle of a random access memory. The PM-7528 is bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80.

\section*{PIN CONNECTIONS}


\section*{PM-7528}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS ( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{D D}\) to AGND \(\qquad\) \(0 \mathrm{~V},+17 \mathrm{~V}\) \\
V to DGND \(\qquad\)
\[
0 V,+17 \mathrm{~V}
\]
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{AGND to DGND} \\
\hline \multicolumn{2}{|l|}{Digital Input Voltage to DGND .......................... -0.3V, +15V} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {PIN } 2} \mathrm{~V}_{\text {PIN } 20}\) to AGND ...................................-0.3V, +15 V} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {REF }} A, V_{\text {REF }}\) B to AGND ........................................... \(\pm 25 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(V_{R F B} A, V_{\text {RFB }} B\) to AGND \(\qquad\)}} \\
\hline Operating Temperature Range & \\
\hline \multicolumn{2}{|l|}{AR, ARC, BR, BRC Versions ..................... \(-55^{\circ} \mathrm{C}\) to \(\pm 125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{ER, FR, FP, FPC, FS Versions ................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{GP Version ................................................. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Junction Temperature ............................................. \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Storage Temperature ................................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline Lead Temperature (Soldering, 60 & \(+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\mathrm{jA}}(\) Note 1) & \(\Theta_{\mathrm{JC}}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 80 & 15 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP (P) & 74 & 32 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC) & 76 & 36 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\) Pin SO \((\mathrm{S})\) & 89 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\) Contact PLCC (PC) & 98 & 38 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}
1. \(\Theta_{\mid A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for TO, CerDIP, P-DIP, and LCC packages; \(\Theta_{i A}\) is specified for device soldered to printed circuit board for SO and PLCC packages.
CAUTION:
1. Do not apply voltages higher than \(V_{D D}\) or less than GND potential on any terminal except \(V_{\text {REF }}\).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Use proper antistatic handling procedures.
5. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\mathrm{OUT} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7528AR/ARC/BR/BRC; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7528ER/FR/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM7528GP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & \multicolumn{2}{|l|}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7528} & UNITS \\
\hline \multicolumn{8}{|l|}{\begin{tabular}{l}
STATIC ACCURACY \\
(Note 1)
\end{tabular}} \\
\hline Resolution & N & & & 8 & - & - & Bits \\
\hline Relative Accuracy (Note 2) & NL & & & - & - & . \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity (Note 3) & DNL & & & - & - & \(\pm 1\) & LSB \\
\hline \multirow{3}{*}{Full Scale Gain Error (Note 4)} & \multirow{3}{*}{\(\mathrm{G}_{\text {FSE }}\)} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & PM7528A/E/G PM7528B/F & - & - & \[
\begin{aligned}
& \pm 1 \\
& \pm 2
\end{aligned}
\] & \multirow{3}{*}{LSB} \\
\hline & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & PM7528A/E/G PM7528B/F & - & - & \[
\begin{aligned}
& \pm 3 \\
& \pm 4
\end{aligned}
\] & \\
\hline & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & PM7528A/E/G PM7528B/F & - & - & \[
\begin{aligned}
& \pm 1 \\
& \pm 3
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
Gain Temperature \\
Coefficient \\
( \(\Delta\) Gain/ \(\Delta\) Temperature) \\
(Notes 4, 10)
\end{tabular} & TCG \({ }_{\text {FS }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & & - & - & \[
\begin{array}{r} 
\pm 0.007 \\
+0.0035
\end{array}
\] & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & - & 5 & \(\pm 50\) & \\
\hline Output Leakage Current Out A (Pin 2)/Out B (Pin 20) & \(I_{\text {LKG }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & & - & - & \(\pm 400\) & \(n A\) \\
\hline (Note 5) & & \[
\begin{aligned}
& V_{D D}=+15 \mathrm{~V} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & & - & - & +200 & \\
\hline Input Resistance
\[
\begin{aligned}
& \left(V_{\text {REF }} A, V_{\text {REF }} B\right) \\
& (\text { Note } 6)
\end{aligned}
\] & \(\mathrm{R}_{\text {REF }}\) & & & 8 & - & 15 & k \(\Omega\) \\
\hline \[
\begin{aligned}
& V_{\text {REF }} A / V_{\text {REF }} \text { B } \\
& \quad \text { (Input Resistance Match) }
\end{aligned}
\] & \(\Delta \mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{B}\) & & & - & 0.1 & \(\pm 1\) & \% \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\) OUT \(\mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7528AR/ARC/BR/BRC; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7528 \mathrm{ER} / \mathrm{FR} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM7528GP, unless otherwise noted. Continued


SWITCHING CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\)
(Notes 10, 11)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Chip Select to Write Set-Up Time & \({ }^{\text {c }}\) cs & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 60 \\
& 80
\end{aligned}
\] & - & - & ns \\
\hline Chip Select to Write Hold Time & \({ }^{\text {cher }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & - & - & ns \\
\hline DAC Select to Write Set-Up Time & \(\mathrm{t}_{\text {AS }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 60 \\
& 80
\end{aligned}
\] & - & - & ns \\
\hline DAC Select to Write Hold Time & \(t_{\text {AH }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & - & - & ns \\
\hline Data Valid to Write Set-Up Time & \(\mathrm{t}_{\mathrm{DS}}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 50 \\
& 70
\end{aligned}
\] & - & - & ns \\
\hline Data Valid to Write Hold Time & \(\mathrm{t}_{\mathrm{DH}}\) & & 10 & - & - & ns \\
\hline Write Pulse Width & \(t_{\text {WR }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 60 \\
& 80
\end{aligned}
\] & - & - & ns \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\mathrm{OUTB}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7528AR/ARC/BR/BRC; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7528 \mathrm{ER} / \mathrm{FR} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM7528GP, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{aligned}
& \text { M-75: } \\
& \text { TYP }
\end{aligned}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{l}
POWER SUPPLY \\
(Note 12)
\end{tabular}} \\
\hline \multirow[t]{2}{*}{Supply Current (Note 21)} & \multirow[b]{2}{*}{IDD} & All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) & - & - & 1 & mA \\
\hline & & All Digital Inputs OV or \(\mathrm{V}_{\mathrm{DD}}\) & - & - & 100 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
AC PERFORMANCE CHARACTERISTICS \\
(Note 13)
\end{tabular}} & & & & & \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
DC Supply Rejection Ratio ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) \\
(Note 14)
\end{tabular}} & \multirow[t]{2}{*}{PSRR} & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.02 \\
& 0.04
\end{aligned}
\] & \multirow[t]{2}{*}{\%/\%} \\
\hline & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.01 \\
& 0.02
\end{aligned}
\] & \\
\hline \multirow{2}{*}{\begin{tabular}{l}
Propagation Delay \\
(Notes 15, 16, 17)
\end{tabular}} & \multirow[t]{2}{*}{\(t_{p D}\)} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 220 \\
& 270
\end{aligned}
\] & \multirow[t]{2}{*}{ns} \\
\hline & & \[
\begin{aligned}
& V_{D D}=+15 \mathrm{~V} \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & 80
100 & \\
\hline \multirow{2}{*}{\begin{tabular}{l}
Current Settling Time \\
(Notes 16, 17, 22)
\end{tabular}} & \multirow[t]{2}{*}{\(t_{s}\)} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 350 \\
& 400
\end{aligned}
\] & \multirow[t]{2}{*}{ns} \\
\hline & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 180 \\
& 200
\end{aligned}
\] & \\
\hline Digital Charge Injection (Note 18) & Q & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=+15 \mathrm{~V}
\end{aligned}
\] & - & \[
\begin{aligned}
& 160 \\
& 440
\end{aligned}
\] & - & \(n \mathrm{n}\) \\
\hline \multirow[t]{2}{*}{Output Capacitance} & \(\mathrm{C}_{\text {OUT }} \mathrm{A}\) \(\mathrm{C}_{\text {OUT }} \mathrm{B}\) & DAC Latches Loaded with 00000000 & - & - & 50
50 & \multirow[t]{2}{*}{pF} \\
\hline & \(\mathrm{C}_{\text {OUT }} \mathrm{A}\) CoUT \(^{\text {B }}\) & DAC Latches Loaded with 11111111 & - & - & \[
\begin{aligned}
& 120 \\
& 120
\end{aligned}
\] & \\
\hline \multirow{2}{*}{AC Feedthrough (Note 19)} & \(\mathrm{FT}_{\text {A }}\) & \[
\begin{aligned}
& V_{\text {REF }} A \text { to OUT } A ; \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & -70
-65 & \multirow[t]{2}{*}{dB} \\
\hline & \(\mathrm{FT}_{\mathrm{B}}\) & \[
\begin{aligned}
& V_{\text {REF }} \text { B to OUT } \mathrm{B} ; \\
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& -70 \\
& -65
\end{aligned}
\] & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\text {DD }}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\) OUT \(\mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7528AR/ARC/BR/BRC; \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7528ER/FR/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM7528GP, unless otherwise noted. Continued
\begin{tabular}{llll}
\hline PARAMETER & SYMBOL & PONDITIONS & PM-7528 \\
MIN & TYP & MAX & UNITS \\
\hline
\end{tabular}

\section*{AC PERFORMANCE CHARACTERISTICS}
(Note 13)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Channel-to-Channel & \(\mathrm{CCl}_{\mathrm{BA}}\) & \begin{tabular}{l}
\(V_{\text {REF }} A\) to OUT B; \\
\(V_{\text {REF }} A=20 V_{p-p}\) Sinewave \\
@ \(\mathrm{f}=100 \mathrm{kHz}\) \\
\(V_{\text {REF }} B=0 \mathrm{~V}\). \\
\(T_{A}=+25^{\circ} \mathrm{C}\)
\end{tabular} & - & -77 & - & dB \\
\hline Isolation (Note 20) & \(\mathrm{CCI}_{\text {AB }}\) & \begin{tabular}{l}
\(V_{\text {REF }} B\) to OUT \(A\); \\
\(\mathrm{V}_{\text {REF }} \mathrm{B}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) Sinewave \\
@ \(f=100 \mathrm{kHz}\) \\
\(V_{\text {REF }} A=0 \mathrm{~V}\). \\
\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
\end{tabular} & - & -77 & - & \\
\hline Digital Crosstalk & Q & For Code Transition From 00000000 to 11111111.
\[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & - & 30
60 & - & \(n \mathrm{n}\) s \\
\hline Harmonic Distortion & THD & \[
\begin{aligned}
& V_{I N}=6 \mathrm{Vrms} @ f=1 \mathrm{kHz} . \\
& T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -85 & - & dB \\
\hline
\end{tabular}

\section*{NOTES:}
1. Specifications apply to both DAC \(A\) and DAC B.
2. This is an endpoint linearity specification.
3. All grades guaranteed to be monotonic over the full operating temperature range.
4. Measured using internal \(R_{F B} A\) and \(R_{F B} B\). Both DAC latches loaded with 11111111. Gain error is adjustable using circuits of Figures 5 and 6.
5. DAC loaded with 00000000 .
6. Input resistance \(\mathrm{TC}=+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\); typical input resistance \(=11 \mathrm{k} \Omega\).
7. \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\).
8. For all data bits DBO-DB7, \(\overline{W R}, \overline{C S}, \overline{D A C A} / D A C B\).
9. Logic inputs are MOS gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than 1 nA .
10. Guaranteed and not tested.
11. See timing diagram.
12. See Figure 3.
13. These characteristics are for design guidance only and are not subject to test.
14. \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\).
15. From digital input to \(90 \%\) of final analog-output current.
16. \(V_{\text {REF }} A=V_{\text {REF }} B=+10 \mathrm{~V}\); OUT \(A\), OUT \(B\) load \(=100 \Omega, C_{E X T}=13 p F\).
17. \(\overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{DBO}-\mathrm{DB7}=\mathrm{OV}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to OV .
18. For code transition 00000000 to 11111111.
19. \(V_{\text {REF }} A, V_{R E F} B=20 V_{p-p}\) Sinewave @ \(f=100 \mathrm{kHz}\).
20. Both DAC latches loaded with 11111111.
21. \(I_{D D}=500 \mu A\) at \(T_{A}=\) Full Temp. Range.
22. Extrapolated: \(\mathrm{t}_{\mathrm{s}}(1 / 2 \mathrm{LSB})=\mathrm{t}_{\mathrm{p}} D+6.2 \tau\), where \(\tau=\) the measured first time constant of the final RC decay.

1. ANALOG GROUND (AGND)
2. OUTPUT A (OUT A)
3. DAC A FEEDBACK RESISTOR ( \(\mathrm{R}_{\mathrm{FB}} \mathrm{A}\) )
4. DAC A REFERENCE INPUT ( \(\mathrm{V}_{\text {REF }} \mathrm{A}\) )
5. DIGITAL GROUND (DGND)
6. DIGITAL SELECTION (DAC A/DAC B)
7. DIGITAL INPUT DB7 (MSB)
8. DIGITAL INPUT DB6
9. DIGITAL INPUT DB5
10. DIGITAL INPUT DB4
11. DIGITAL INPUT DB3
12. DIGITAL INPUT DB2
13. DIGITAL INPUT DB
14. DIGITAL INPUT DBO (LSB)
15. CHIP SELECT ( \(\overline{\mathrm{CS}})\)
16. WRITE ( \(\overline{\text { WR }}\) )
17. POSITIVE POWER SUPPLY ( \(V_{D D}\) )
18. DAC B REFERENCE INPUT ( \(\mathrm{V}_{\text {REF }} \mathrm{B}\) )
19. DAC B FEEDBACK RESISTOR ( \(\mathrm{R}_{\mathrm{FB}} \mathrm{B}\) )
20. OUTPUT B (OUT B)

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\mathrm{OUT} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{A}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PM-7528G \\
LIMIT
\end{tabular} & UNITS \\
\hline Relative Accuracy & NL & Endpoint Linearity Error & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & DAC Latches Loaded with 11111111 & \(\pm 2\) & LSB MAX \\
\hline Output Leakage & \(I_{\text {LKG }}\) & DAC Latches Loaded with 00000000 Pad 2 and 20 & \(\pm 50\) & nA MAX \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & Pad 4 and 18 & 8/15 & KתMIN/ K \(\Omega\) MAX \\
\hline \(V_{\text {REF }} A / V_{\text {REF }} B\) Input Resistance Match & \(\Delta \mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{B}\) & & \(\pm 1\) & \% MAX \\
\hline Digital Input High & \(\mathrm{V}_{\mathrm{iH}}\) & \[
\begin{aligned}
& V_{D D}=5 \mathrm{~V} \\
& V_{D D}=15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & \(V_{\text {MIN }}\) \\
\hline Digital Input Low & \(V_{\text {IL }}\) & \[
\begin{aligned}
& V_{D D}=5 \mathrm{~V} \\
& V_{D D}=15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
0.8 \\
1.5
\end{gathered}
\] & \(V_{\text {MAX }}\) \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(V_{I N}=O V\) or \(V_{D D}\) & \(\pm 1\) & \(\mu \mathrm{A} \mathrm{MAX}\) \\
\hline Supply Current & \(I_{\text {DD }}\) & All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) All Digital Inputs OV or \(V_{D D}\) & \[
\begin{array}{r}
1 \\
0.1
\end{array}
\] & mA MAX \\
\hline DC Supply Rejection ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSRR & \(V_{D D}= \pm 5 \%\) & 0.02 & \%/\% MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\mathrm{OUT} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. (Note 13)
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{array}{r}
\text { PM-7528G } \\
\text { TYPICAL }
\end{array}
\] & UNITS \\
\hline Digital Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & 6 & pF \\
\hline & \[
\begin{aligned}
& \mathrm{C}_{\text {OUUTA }}{ }^{\text {Cout }}
\end{aligned}
\] & DAC Latches Loaded with 00000000 & \[
\begin{aligned}
& 22 \\
& 22
\end{aligned}
\] & pF \\
\hline Output Capacitance & \[
\begin{aligned}
& \mathrm{C}_{\text {OUT }}{ }^{\mathrm{A}}
\end{aligned}
\] & DAC Latches Loaded with 11111111 & \[
\begin{aligned}
& 40 \\
& 40
\end{aligned}
\] & pF \\
\hline Propagation Delay (Notes 15, 16, 17) & \(t_{\text {p }}\) & \[
\begin{aligned}
& V_{D D}=15 \mathrm{~V} \\
& V_{D D}=5 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
70 \\
150
\end{array}
\] & ns \\
\hline
\end{tabular}

TYPICAL PERFORMANCE CHARACTERISTICS



\section*{VOLTAGE SWITCHING MODE CHARACTERISTICS}


\section*{PARAMETER DEFINITIONS}

\section*{RELATIVE ACCURACY}

Relative accuracy, or endpoint nonlinearity, is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale, and is normally expressed in LSB's or as a percentage of full scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB maximum over the operating temperature range ensures monotonicity.

\section*{GAIN ERROR}

Gain error, or full-scale error, is a measure of the output error between an ideal DAC and the actual device output. The ideal full-scale output is \(V_{\text {REF }}\) minus 1 LSB. Gain error of both DAC's in the PM-7528 is adjustable to zero with external resistance.

\section*{OUTPUT CAPACITANCE}

Capacitance from OUT A or OUT B to AGND.

\section*{DIGITAL CHARGE INJECTION}

The amount of charge injected from the digital inputs to the analog output when the inputs change states. This is normally specified as the area of the glitch in either pAsecs or nVsecs, depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with \(V_{\text {REF }} A\), \(V_{\text {REF }} \mathrm{B}=\mathrm{AGND}\).

\section*{PROPAGATION DELAY}

This is a measure of the internal delays of the circuit. It is defined as the time from a digital input change to the analog output current reaching \(90 \%\) of its final value.

\section*{CHANNEL-TO-CHANNEL ISOLATION}

The portion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

\section*{DIGITAL CROSSTALK}

The glitch energy transferred to the output of one converter, due to a change in digital input code to the other converter, specified in nVsec .

\section*{AC FEEDTHROUGH}
\(A C\) signal due to capacitive coupling from \(V_{\text {REF }}\) to output with all switches "off."

\section*{INTERFACE LOGIC INFORMATION}

\section*{DAC SELECTION}

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

\section*{MODE SELECTION}

The inputs \(\overline{C S}\) and \(\overline{W R}\) control the operating mode of the selected DAC. See Mode Selection Table below.

\section*{WRITE MODE}

When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to the data on the data bit lines DB0-DB7.

\section*{HOLD MODE}

The selected DAC latch retains the data which was present on the data lines just prior to \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

\section*{MODE SELECTION TABLE}
\begin{tabular}{ccccc}
\hline\(\overline{\text { DAC A/DAC B }}\) & \(\overline{\mathbf{C S}}\) & \(\overline{\text { WR }}\) & DAC A & DAC B \\
\hline L & L & L & WRITE & HOLD \\
\hline\(H\) & L & L & HOLD & WRITE \\
\hline X & H & X & HOLD & HOLD \\
\hline X & X & H & HOLD & HOLD \\
\hline \(\mathrm{L}=\) Low State & \multicolumn{2}{l}{ H = High State } & \(\mathrm{X}=\) Don't Care
\end{tabular}

\section*{CIRCUIT INFORMATION-D/A SECTION}

The PM-7528 contains two identical 8-bit multiplying digital-toanalog converters, DAC A and DAC B. Each DAC includes a stable thin-film R-2R resistor ladder and eight NMOS current steering switches. Figure 1 shows a simplified equivalent circuit

\section*{WRITE CYCLE TIMING DIAGRAM}

of either DAC. The inverted R-2R ladder takes a voltage or current reference and divides it in a binary manner among the eight current steering switches. The number of switches selected to the output (OUT) add their currents together forming an analog output current representation of the switch selection. The DAC OUT and analog ground (AGND) should be maintained at the same voltage for proper operation. The internal feedback resistor ( \(R_{F B}\) ) has a normally closed switch in series as shown in Figure 1. This switch improves linearity performance over temperature and power supply rejection; however when the circuit is not powered up the switch assumes an open state.
FIGURE 1: Simplified functional circuit for DAC A or DAC B.


\section*{EQUIVALENT CIRCUIT ANALYSIS}

The equivalent circuit of DAC A shown in Figure 2 is similar to DAC B. DAC A and DAC B both share the analog ground pin 1 (AGND). With all digital inputs high, the reference current flows to OUT A. A small leakage current (lleakage) flows across internal junctions, doubling every \(10^{\circ} \mathrm{C}\). The R-2R ladder termination resistor generates a constant \(1 / 256\) current which is 1 LSB of the reference current (I IREF). C combination of the NMOS current steering switches. The value of Cout depends on the number of switches connected to the output. The range of \(\mathrm{C}_{\text {OUT }}\) is 50 pF to 120 pF maximum. The equivalent output resistance \(R_{0}\) varies with input code from \(0.8 R\) to \(3 R\), where \(R\) is the nominal ladder resistor of the \(R-2 R\) ladder.

FIGURE 2: PM-7528 DAC A equivalent circuit. All digital inputs high.


\section*{CIRCUIT INFORMATION—DIGITAL SECTION}

The digital inputs provide TTL input compatibility \(\left(V_{I N H}=2.4\right.\), \(\mathrm{V}_{\mathrm{INL}}=0.8 \mathrm{~V}\) ) when the PM-7528 operates with \(\mathrm{V}_{\mathrm{DD}}\) of +5 V . The digital inputs effect the amount of quiescent supply current as shown in Figure 3. Peak supply current occurs as the digital input ( \(\mathrm{V}_{\mathbb{N}}\) ) passes through the transition voltage. Maintaining the digital input voltages as close as possible to the supplies ( \(V_{D D}\) and DGND) minimizes supply current consumption. When operating the PM-7528 from CMOS logic the digital inputs are driven very close to the supply rails, minimizing power consumption.
Digital input protection from electrostatic discharge and electrostatic buildup occurs in the input network shown in Figure 4.

FIGURE 3: Typical plots of supply current, I IDD vs logic input voltage \(\left(\mathrm{V}_{\mathrm{IN}}\right)\), for \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V},+10 \mathrm{~V}\), and +15 V .


\section*{BURN-IN CIRCUIT}


FIGURE 4: Simplified equivalent gate-input protection circuit. One of eight current switches, and its associated internal CMOS-drive-circuitry, is shown.


\section*{APPLICATIONS INFORMATION}

The most common application of this DAC is voltage output operation. Unipolar output operation provides a 0 to 10 volt output swing when connected, as shown in Figure 5. The maximum output voltage polarity is the inverse of the input reference voltage, since the op amp inverts the input currents. The transfer equation for unipolar operation is \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\mathrm{IN}} \times\) \(D / 256\), where \(D\) is the decimal value of the data bit inputs DB0 thru DB7 and \(\mathrm{V}_{\mathrm{IN}}\) is the reference input voltage. The transfer equation highlights another popular application of CMOS DAC's, multiplication. The output voltage is the product of the reference voltage and the digital input code. The reference input voltage can be any value in the range of \(\pm 25\) volts for both

DC or AC signals. The circuit in Figure 5 performs two-quadrant multiplication. Table 1 provides example analog outputs for the given digital input codes.

For bipolar output operation connect the PM-7528 as shown in Figure 6. This circuit configuration provides an offset current, derived from the reference, to enable the output op amp to swing in both polarities. The digital input coding becomes offset binary. Table 2 provides some example analog outputs for various digital inputs ( D ). The transfer equation for bipolar operation is \(V_{\text {OUT }}=V_{I N} \times(D / 128-1)\), where \(D\) is the decimal value of the data bit inputs DB0 thru DB7. This circuit provides full four-quadrant multiplication able to accept both polarities on all inputs as well as the circuit output.

FIGURE 5: Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table 1.


TABLE 1: Unipolar Binary Code Table. See Figure 5.
\begin{tabular}{cl}
\hline \begin{tabular}{c} 
DAC LATCH CONTENTS \\
MSB \\
LSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT \\
(DAC A or DAC B)
\end{tabular} \\
\hline 11111111 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{255}{256}\right)\) \\
\hline 10000001 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{129}{256}\right)\) \\
\hline 10000000 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{128}{256}\right)=-\frac{\mathrm{V}_{\text {IN }}}{2}\) \\
\hline 01111111 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{127}{256}\right)\) \\
\hline 00000001 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{256}\right)\) \\
\hline 00000000 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{0}{256}\right)=0\) \\
\hline
\end{tabular}

NOTE: 1 LSB \(=\left(2^{-8}\right)\left(V_{I N}\right)=\frac{1}{256}\left(V_{I N}\right)\)

TABLE 2: Bipolar (Offset Binary) Code Table. See Figure 6.
\begin{tabular}{cc}
\hline \begin{tabular}{c} 
DAC LATCH CONTENTS \\
MSB \\
LSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT \\
(DAC A or DAC B)
\end{tabular} \\
\hline 11111111 & \(+\mathrm{V}_{\mathrm{IN}}\left(\frac{127}{128}\right)\) \\
\hline 10000001 & \(+\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{128}\right)\) \\
\hline 10000000 & 0 \\
\hline 01111111 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{128}\right)\) \\
\hline 00000001 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{127}{128}\right)\) \\
\hline 00000000 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{128}{128}\right)\) \\
\hline
\end{tabular}

NOTE: \(1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\mathrm{IN}}\right)=\frac{1}{128}\left(\mathrm{~V}_{\mathrm{IN}}\right)\)

FIGURE 6: Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table 2.


\section*{APPLICATION HINTS}

To ensure system performance consistent with PM-7528 specifications, careful attention must be given to the following points:
1. GENERAL GROUND MANAGEMENT: AC or transient voltages between the PM-7528 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal, is to tie AGND and DGND together at the PM-7528. In more complex systems where the AGND-DGND connection is on the back-plane, it is recommended that diodes (1N914 or equivalent) be connected in inverse parallel between the PM-7528 AGND and DGND pins.
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a codedependent differential nonlinearity term at the amplifier output with a maximum magnitude of \(0.67 \mathrm{~V}_{\mathrm{OS}}\left(\mathrm{V}_{\mathrm{OS}}\right.\) is amplifier input-offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier \(V_{O S}\) be no greater than \(10 \%\) of 1 LSB over the temperature range of interest.
3. HIGH-FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open-loop response; this can cause ringing or oscillation. Stability can be restored by adding a phase-compensation capacitor in parallel with the feedback resistor.
4. DYNAMIC PERFORMANCE: The dynamic performance of the two DACs in the PM-7528 will depend upon the gain and phase characteristics of the output amplifiers, together with the optimum choice of the PC board layout and decoupling components.
5. CIRCUIT LAYOUT SUGGESTIONS: Analog and digital ground traces should be routed between package pins to isolate the digital inputs from the analog circuitry. Analog ground traces should also be placed between pins 17-18, 18-19, 3-4, 4-5 to minimize reference feedthrough to the output in multiplying applications. A power supply bypass capacitor \((0.1 \mu \mathrm{~F})\) is recommended across \(\mathrm{V}_{\mathrm{DD}}\) to DGND.

\section*{SINGLE SUPPLY OPERATION, VOLTAGE SWITCHING}

With the PM-7528 connected in the voltage switching mode of operation, Figure 7, only one power supply is necessary. There is no voltage inversion between the reference input polarity and the output in the voltage switching mode.
Two characteristic curves in the typical performance characteristics section were generated using this voltage switching mode of operation. The first graph, linearity error versus input reference voltage, shows that to maintain \(a \pm 1 / 2\) LSB maximum linearity error, \(\mathrm{V}_{\mathrm{REF}}\) should be less than 1.5 volts for \(\mathrm{V}_{\mathrm{DD}}=5\) volts or less than 6 volts for \(\mathrm{V}_{\mathrm{DD}}=15\) volts. The gain-phase response graph shows a dominant pole response for single supply applications where the reference input is an AC signal. In this application the reference input should remain between 1.5 volts and ground when \(V_{D D}=5\) volts. Additionally settling time measures 400 to 500 nano seconds for a digital input change of 255 to 0 when \(V_{D D}=5 \mathrm{~V}\).

The output terminal in the voltage switching mode has a constant output resistance ( \(\approx 11 \mathrm{~K} \Omega\) ) independent of the digital input code. The output should be buffered with a voltage follower when driving low impedance loads.

FIGURE 7: PM-7528 in Single Supply, Voltage Switching Mode


\section*{SINGLE SUPPLY, CURRENT SWITCHING}

An alternate single-supply operating mode of the PM-7528 results when offsetting the analog ground. Figure 8 shows the method of connection. The advantage of this connection method is the ability to set the output voltage swing in the center of the supply voltage. This allows use of lower cost op amps that would not work in single-supply voltage-switching applications.
The transfer equation in this mode of operation is;
\(V_{\text {OUT }}(D)=D / 256\left(A G N D-V_{\text {REF }}\right)+A G N D\)
where \(D\) is the whole number binary input
A popular connection in the current-steering single-supply mode consists of a 2.5 volt reference connected to AGND, the \(V_{\text {REF }}\) input grounded, \(V_{\text {DD }}\) connected to 5 volts and the external (V+) op amp tied to 12 volts. This hookup results in the following transfer equation;
\(\mathrm{V}_{\text {OUT }}(\mathrm{D})=2.5(1+\mathrm{D} / 256)\)
where \(V_{\text {OUT }}(255)=2.5(1+255 / 256)=5 \mathrm{~V}\)
\[
V_{\text {OUT }}(0)=2.5 \mathrm{~V}
\]

To maintain best linearity keep AGND equal to or less than 2.5 volts when \(V_{D D}\) is 5 volts.

FIGURE 8: PM-7528 in Single Supply, Current-Steering Mode


\section*{PROGRAMMABLE WINDOW COMPARATOR}

A programmable window-comparator in Figure 9 will determine if voltage inputs applied to the DAC feedback resistors are within limits programmed into the PM-7528 data latches. The
input signal range depends on the reference and polarity, that is the test input range is 0 to minus \(V_{\text {REF }}\). The \(A\) and \(B\) data latches are programmed with the upper and lower test limits. A signal within the programmed limits will drive the output to logic high.

FIGURE 9: Digitally Programmable Window Comparator (Upper and Lower Limit Detector).


\section*{MICROPROCESSOR INTERFACE}

FIGURE 10: PM-7528 Dual DAC to 6800 CPU Interface.


FIGURE 11: PM-7528 Dual DAC to 8085 CPU Interface.

* ANALOG CIRCUITRY HAS BEEN OMITTED FOR CLARITY. \(* * A=D E C O D E D 7528\) ADDR DAC \(A\)
\(A+1=D E C O D E D 7528\) ADDR DAC

NOTE:
8085 INSTRUCTION SHLD (STORE H \& L DIRECT) CAN UPDATE BOTH DACS WITH DATA FROM H AND L REGISTERS.

\section*{DIGITALLY CONTROLLED SIGNAL ATTENUATOR}

Figure 12 shows the PM-7528 configured as a two-channel programmable attenuator. Applications include stereo, audio, and telephone signal-level control applications. In order to
generate logarithmic attenuation, Table 4 was generated based on the equation:
Digital Input \(=256 \times \exp \left(\frac{- \text { Attenuation (dB) }}{20}\right)\)

FIGURE 12: Digitally-Controlled Dual Telephone Attenuator.


TABLE 4: Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 12
\begin{tabular}{cccccc}
\hline ATTN. dB & DAC INPUT CODE & \begin{tabular}{c} 
CODE IN \\
DECIMAL
\end{tabular} & ATTN. dB & DAC INPUT CODE & \begin{tabular}{c} 
CODE IN \\
DECIMAL
\end{tabular} \\
\hline 0 & 11111111 & 255 & 8.0 & 01100110 & 102 \\
\hline 0.5 & 11110010 & 242 & 8.5 & 01100000 & 96 \\
\hline 1.0 & 11100100 & 228 & 9.0 & 01011011 & 91 \\
\hline 1.5 & 11010111 & 215 & 9.5 & 01010110 & 86 \\
\hline 2.0 & 11001011 & 203 & 10.0 & 01010001 & 81 \\
\hline 2.5 & 11000000 & 192 & 10.5 & 01001100 & 76 \\
\hline 3.0 & 10110101 & 181 & 11.0 & 01001000 & 72 \\
\hline 3.5 & 10101011 & 171 & 11.5 & 01000100 & 68 \\
\hline 4.0 & 10100010 & 162 & 12.0 & 01000000 & 64 \\
\hline 4.5 & 10011000 & 152 & 12.5 & 00111101 & 61 \\
\hline 5.0 & 10010000 & 144 & 13.0 & 00111001 & 57 \\
\hline 5.5 & 10001000 & 136 & 13.5 & 00110110 & 54 \\
\hline 6.0 & 10000000 & 128 & 14.0 & 00110011 & 51 \\
\hline 6.5 & 01111001 & 121 & 14.5 & 00110000 & 48 \\
\hline 7.0 & 01110010 & 114 & 15.0 & 00101110 & 46 \\
\hline 7.5 & 01101100 & 108 & 15.5 & 00101011 & 43 \\
\hline
\end{tabular}

\section*{FEATURES}

Lowest Cost 10-Bit DAC
Low Cost AD7520 Replacement
Linearity: 1/2, 1 or 2LSB
Low Power Dissipation
Full Four-Quadrant Multiplying DAC
CMOS/TTL Direct Interface
Latch Free (Protection Schottky Not Required)
End-Point Linearity

\section*{APPLICATIONS}

Digitaliy Controlled Attenuators
Programmable Gain Amplifiers
Function Generation
Linear Automatic Gain Control

\section*{GENERAL DESCRIPTION}

The AD7533 is a low cost 10 -bit 4-quadrant multiplying DAC manufactured using an advanced thin-film-on-monolithic-CMOS wafer fabrication process.
Pin and function equivalent to the industry standard AD7520, the AD7533 is recommended as a lower cost alternative for old AD7520 sockets or new 10-bit DAC designs.

AD7533 application flexibility is demonstrated by its ability to interface to TTL or CMOS, operate on +5 V to +15 V power, and provide proper binary scaling for reference inputs of either positive or negative polarity.

FUNCTIONAL BLOCK DIAGRAM


Logic: A switch is closed to \(I_{\text {OUTl }}\) for its digital input in a "HIGH" state.
\begin{tabular}{l|l|l|l}
\hline Model \({ }^{2}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Nonlinearity \\
(\%FSR max \()\)
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7533JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.2\) & \(\mathrm{~N}-16\) \\
AD7533KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.1\) & \(\mathrm{~N}-16\) \\
AD7533LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.05\) & \(\mathrm{~N}-16\) \\
AD7533JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.2\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7533KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.1\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7533LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.05\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7533JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.2\) & \(\mathrm{R}-16\) \\
AD7533KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.1\) & \(\mathrm{R}-16\) \\
AD7533LR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.05\) & \(\mathrm{R}-16\) \\
AD7533AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.2\) & \(\mathrm{Q}-16\) \\
AD7533BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.1\) & \(\mathrm{Q}-16\) \\
AD7533CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.05\) & \(\mathrm{Q}-16\) \\
AD7533SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.2\) & \(\mathrm{Q}-16\) \\
AD7533TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.1\) & \(\mathrm{Q}-16\) \\
AD7533UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.05\) & \(\mathrm{Q}-16\) \\
AD7533SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.2\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7533TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.1\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7533UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.05\) & E-20A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Analog Devices reserves the right to ship ceramic (package outline D-16) packages in lieu of cerdip (package outline Q-16) packages.
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add \(/ 883 \mathrm{~B}\) to part number. Contact your local sales office for military data sheet.
\({ }^{3} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.

A17533 - SPEGFGATIONS \(\left(V_{D D}=+15 \mathrm{~V}, \mathrm{v}_{0 U T 1}=v_{O U T 2}=0 V_{;} v_{R E F}=+10 \mathrm{~V}\right.\) unless otherwise noted)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathrm{A}}=\) Operating Range & Test Conditions \\
\hline \begin{tabular}{l}
STATIC ACCURACY \\
Resolution Relative Accuracy \({ }^{1}\) AD7533J, A, SVersions AD7533K, B, T Versions AD7533L, C, U Versions Gain Error \({ }^{2,3}\) Supply Rejection \({ }^{4}\) \(\Delta\) Gain/ \(\Delta V_{D D}\) Output Leakage Current I IOUT2
\end{tabular} & \[
\begin{aligned}
& 10 \text { Bits } \\
& \pm 0.2 \% \text { FSR max } \\
& \pm 0.1 \% \text { FSR max } \\
& \pm 0.05 \% \text { FSR max } \\
& \pm 1.4 \% \text { FS max } \\
& 0.005 \% / \% \\
& \\
& \pm 50 \mathrm{nA} \max \\
& \pm 50 \mathrm{nA} \max
\end{aligned}
\] & \[
\begin{aligned}
& 10 \text { Bits } \\
& \pm 0.2 \% \text { FSR max } \\
& \pm 0.1 \% \text { FSR max } \\
& \pm 0.05 \% \text { FSR max } \\
& \pm 1.5 \% \text { FS max } \\
& 0.008 \% / \% \\
& \\
& \pm 200 \mathrm{nA} \max \\
& \pm 200 \mathrm{nA} \max
\end{aligned}
\] & \begin{tabular}{l}
Digital Inputs \(=\mathrm{V}_{\text {INH }}\) \\
Digital Inputs \(=\mathrm{V}_{\text {INH }} ; \mathrm{V}_{\mathrm{DD}}=+14 \mathrm{~V}\) to +17 V \\
Digital Inputs \(=\mathrm{V}_{\text {INL }} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\) \\
Digital Inputs \(=\mathrm{V}_{\text {INH }} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\)
\end{tabular} \\
\hline DYNAMIC ACCURACY Output Current Settling Time Feedthrough Error & \(600 \mathrm{~ns} \max ^{4}\)
\[
\pm 0.05 \% \text { FSR } \max ^{5}
\] & \[
\begin{aligned}
& 800 \mathrm{~ns}^{5} \\
& \pm 0.1 \% \text { FSR } \text { max }^{5}
\end{aligned}
\] & To 0.05\% FSR; R \(_{\text {LOAD }}=100 \Omega\); Digital Inputs \(=V_{\text {INH }}\) to \(V_{\text {INL }}\) or \(V_{\text {INL }}\) to \(V_{\text {INH }}\) Digital Inputs \(=\mathrm{V}_{\text {INL }} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\), 100 kHz sine wave. \\
\hline \begin{tabular}{l}
REFERENCEINPUT \\
Input Resistance (Pin 15) \\
ANALOG OUTPUTS \\
Output Capacitance \\
Couti \\
Cout2 \\
Cout1 \\
Cout2
\end{tabular} & \(5 \mathrm{k} \Omega \min , 20 \mathrm{k} \Omega\) max
\[
\begin{aligned}
& 100 \mathrm{pF} \text { max }^{5} \\
& 35 \mathrm{pF} \text { max }^{5} \\
& 35 \mathrm{pF} \text { max }^{5} \\
& 100 \mathrm{pF} \max ^{5}
\end{aligned}
\] & \(5 \mathrm{k} \Omega \min , 20 \mathrm{k} \Omega \max ^{6}\)
\[
\begin{aligned}
& 100 \mathrm{pF} \max ^{5} \\
& 35 \mathrm{pF} \text { max } \\
& 35 \mathrm{pF} \max ^{5} \\
& 100 \mathrm{pF} \text { max }
\end{aligned}
\] & \begin{tabular}{l}
Digital Inputs \(=\mathbf{V}_{\text {INH }}\) \\
Digital Inputs \(=\mathrm{V}_{\text {INL }}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITALINPUTS \\
Input High Voltage \(V_{\text {INH }}\) \\
Input Low Voltage \(V_{\text {INL }}\) \\
Input Leakage Current \(\mathrm{I}_{\mathrm{IN}}\) \\
Input Capacitance \(\mathrm{C}_{\text {IN }}\)
\end{tabular} & \[
\begin{aligned}
& 2.4 \mathrm{~V} \text { min } \\
& 0.8 \mathrm{~V} \text { max } \\
& \pm 1 \mu \mathrm{~A} \text { max } \\
& 8 \mathrm{pF} \text { max }^{5} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \mathrm{~V} \text { min } \\
& 0.8 \mathrm{~V} \text { max } \\
& \pm 1 \mu \mathrm{~A} \text { max } \\
& 8 \mathrm{pF} \text { max }^{5}
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline ```
POWER REQUIREMENTS
    V
    VDD Ranges
    IDD
``` & \[
\begin{aligned}
& +15 \mathrm{~V} \pm 10 \% \\
& +5 \mathrm{~V} \text { to }+16 \mathrm{~V} \\
& 2 \mathrm{~mA} \max
\end{aligned}
\] & \[
\begin{aligned}
& +15 \mathrm{~V} \pm 10 \% \\
& +5 \mathrm{~V} \text { to }+16 \mathrm{~V} \\
& 2 \mathrm{~mA} \text { max }
\end{aligned}
\] & \begin{tabular}{l}
Rated Accuracy \\
Functionality with Degraded Performance Digital Inputs \(=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\)
\end{tabular} \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) "FSR" is Full-Scale Range.
\({ }^{2}\) Full \(\operatorname{Scale}\) (FS) \(=\left(\mathrm{V}_{\text {REF }}\right)\)
\({ }^{3}\) Max gain change from \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\text {min }}\) or \(\mathrm{T}_{\text {max }}\) is \(\pm 0.1 \% \mathrm{FSR}\).
\({ }^{4} \mathrm{AC}\) parameter, sample tested to ensure specification compliance.
\({ }^{5}\) Guaranteed, not tested.
\({ }^{6} \mathrm{Absolute}\) temperature coefficient is approximately \(-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
Specifications subject to change without notice.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
ABSOLUTE MAXIMUM RATINGS* \\
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\end{tabular}} \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) to GND & \(-0.3 \mathrm{~V},+17 \mathrm{~V}\) \\
\hline \(\mathrm{R}_{\mathrm{FB}}\) to GND & . \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {REF }}\) to GND & . . . \(\pm 25 \mathrm{~V}\) \\
\hline Digital Input Voltage Range & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline OUT 1, OUT 2 to GND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Power Dissipation ( Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & . . 450 mW \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) by & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{AD7533}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\begin{aligned} & \text { Operating Temperature Range } \\ & \text { Commercial (J, K, L Versions) }\end{aligned} . \ldots . . .-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{TERMINOLOGY}

RELATIVE ACCURACY: Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in \% of full-scale range or (sub) multiples of 1LSB.

RESOLUTION: Value of the LSB. For example, a unipolar converter with \(n\) bits has a resolution of \(\left(2^{-n}\right)\left(V_{\text {REF }}\right)\). A bipolar converter of \(n\) bits has a resolution fo \(\left[2^{-(n-1)}\right]\left(\mathrm{V}_{\mathrm{REF}}\right]\). Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within \(1 / 2 \mathrm{LSB}\) for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN ERROR: Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustble to zero with an external potentiometer.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from \(V_{\text {REF }}\) to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from \(I_{\text {OUT1 }}\) and \(I_{\text {OUT2 }}\) terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on I \({ }_{\text {OUT1 }}\) terminal with all digital inputs LOW or on I \({ }_{\text {OUT2 }}\) terminal when all inputs are HIGH.

\section*{PIN CONFIGURATIONS}
DIP, SOIC


\section*{LCCC}



\section*{CIRCUIT DESCRIPTION}

\section*{GENERAL CIRCUIT INFORMATION}

The AD7533, a 10 -bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted R2R ladder structure is used - that is, the binarily weighted currents are switched between the \(\mathrm{I}_{\text {OuT1 }}\) and \(\mathrm{I}_{\text {Out2 }}\) bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

Figure 1. AD7533 Functional Diagram

One of the CMOS current switches is shown in Figure 2. The geometries of devices 1,2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N channels. The "ON" resistances of the switches are binarily sealed so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an "ON" resistance of \(20 \Omega\), switch 2 for \(40 \Omega\), and so on. For a 10 V reference input, the current through switch 1 is 0.5 mA , the current through switch 2 is 0.25 mA , and so on, thus maintaining a constant 10 mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.


Figure 2. CMOS Switch

\section*{EQUIVALENT CIRCUIT ANALYSIS}

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference current is switched to \(I_{\text {Out2 }}\). The current source \(I_{\text {Leakage }}\) is composed of surface and junction leakages to the substrate while the \(\frac{\mathrm{I}}{1024}\) current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 100 pF , as shown on the \(\mathrm{I}_{\mathrm{OUT} 2}\) terminal. The "OFF" switch capacitance is 35 pF , as shown on the \(\mathrm{I}_{\text {OUT }}\) terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal \(\mathrm{I}_{\text {OUT1 }}\), hence the 100 pF at that terminal.


Figure 3. AD7533 Equivalent Circuit - All Digital Inputs Low


Figure 4. AD7533 Equivalent Circuit - All Digital Inputs High

\section*{OPERATION}

\section*{UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)}
\begin{tabular}{|c|c|}
\hline \(\begin{array}{ll}\text { DIGITAL INPUT } \\ \text { MSB } & \text { LSB }\end{array}\) & \begin{tabular}{l}
ANALOG OUTPUT \\
(Vour as shown in Figure 5)
\end{tabular} \\
\hline 1111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1023}{1024}\right)\) \\
\hline 1000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{513}{1024}\right)\) \\
\hline 1000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{512}{1024}\right)=\frac{\mathrm{V}_{\text {REF }}}{2}\) \\
\hline 0111111111 & \[
-V_{R E F}\left(\frac{511}{1024}\right)
\] \\
\hline 0000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{1024}\right)\) \\
\hline 0000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{0}{1024}\right)=0\) \\
\hline
\end{tabular}

NOTE:
1. Nominal LSB magnitude for the circuit of Figure 5 is given by LSB \(=\mathrm{V}_{\text {REF }}\left(\frac{1}{1024}\right)\)

Table I. Unipolar Binary Code Table


NOTES:
1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. 2. C1 PHASE COMPENSATION ( 5 - 15 pF ) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER.

Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)

BIPOLAR OPERATION
(4-QUADRANT MULTIPLICATION)
\begin{tabular}{|c|c|}
\hline DIGITAL INPUT
MSB LSB & \begin{tabular}{l}
ANALOG OUTPUT \\
(Vout as shown in Figure 6)
\end{tabular} \\
\hline 1111111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{511}{512}\right)\) \\
\hline 1000000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{512}\right)\) \\
\hline 1000000000 & 0 \\
\hline 0111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{512}\right)\) \\
\hline 0000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{511}{512}\right)\) \\
\hline 0000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{512}{512}\right)\) \\
\hline
\end{tabular}

NOTE
1. Nominal LSB magnitude for the circuit of

Figure 6 is given by LSB \(=\operatorname{V}_{\text {REF }}\left(\frac{1}{512}\right)\)
Table II. Bipolar (Offset Binary) Code Table


NOTES
1. R3, R4 AND R5 SELECTED FOR MATCHING AND TRACKING
2. R1, R2 USED ONL Y IF GAIN ADJUSTMENT IS REQUIRED. 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN
USING HIGH SPEED AMPLIFIERS.

Figure 6. Bipolar Operation (4-Quadrant Multiplication)


PROGRAMMABLE FUNCTION GENERATOR


DIVIDER (DIGITALLY CONTROLLED GAIN)


MODIFIED SCALE FACTOR AND OFFSET


DIGITALLY PROGRAMMABLE LIMIT DETECTOR


\section*{FEATURES}
- 10-Bit Resolution
- Full Four-Quadrant Multiplication
- Nonlinearity: \(\mathbf{1 / 2}\) or 1 LSB
- TTL/CMOS Compatible
- Improved Gain Error and Linearity Error from +5 V to +15 V
- Low Power Consumption
- Low Feedthrough Error
- Low Cost
- AD7520 and AD7533 Replacement
- Full Temperature Operation
- Improved ESD Protection
- Available in Die Form

\section*{APPLICATIONS}
- Digital/Synchro Conversion
- Programmable Gain Amplifiers
- Ratiometric A/D Conversion
- Function Generator
- CRT Graphics Generator
- Digitally-Controlled Attenuator
- Digitally-Controlled Power Supplies
- Digital Filters
- Linear Automatic Gain Control

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{NONLINEARITY} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & COMMERCIAL temperature \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \(\pm 0.05 \%\) ( \(\pm 1 / 2 \mathrm{LSB}\) ) & PM7533AQ & PM7533EQ & PM7533GP \\
\hline \(\pm 0.1 \%\) ( \(\pm 1\) LSB) & PM7533BQ & PM7533FQ & - \\
\hline \(\pm 0.1 \%\) ( \(\pm 1\) LSB) & - & PM7533FP & - \\
\hline \(\pm 0.1 \%\) ( \(\pm 1 \mathrm{LSB}\) ) & - & PM7533FPC & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{CROSS REFERENCE}
\begin{tabular}{ccc}
\hline PMI & ADI & TEMPERATURE \\
RANGE
\end{tabular}

\section*{GENERAL DESCRIPTION}

The PM-7533 is a 10 -bit 4 -quadrant multiplying DAC. It is manufactured using thin film on an oxide-isolated, silicongate, monolithic CMOS wafer fabrication process. PMI's advanced thin-film resistor processing provides true 10-bit linearity and excellent long-term stability without laser trimming.
The PM-7533 is pin and function equivalent to the AD7520 and AD7533.

The PMI PM-7533 applications flexibility allows direct interface to TTL or CMOS circuitry and operation from +5 V to +15 V power supplies. Output scaling is provided by the internal feedback resistor and an external op amp; both positive and negative reference voltages can be accommodated.

\section*{PIN CONNECTIONS}


\section*{FUNCTIONAL DIAGRAM}


ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|}
\hline & \(V_{\text {DD }}\) (to GND) ............................................... \(-0.3 \mathrm{~V},+17 \mathrm{~V}\) \\
\hline & \(V_{\text {REF }}\) (to GND) .......................................................... \(\pm 25 \mathrm{~V}\) \\
\hline & \(\mathrm{R}_{\text {FB }}\) (to GND) ........................................................... \(\pm 25 \mathrm{~V}\) \\
\hline & Digital Input Voltage Range ............................... -0.3 to \(\mathrm{V}_{\text {DD }}\) \\
\hline & Output Voltage (Pin 1, Pin 2) .............................. -0.3 to V \(\mathrm{DD}^{\text {d }}\) \\
\hline & Operating Temperature Range \\
\hline & Military (AQ, BQ Versions)....................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline & Industrial (EQ, FQ, FP, FPC) ..................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline & Commercial (GP Version) ............................. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline & Junction Temperature ............................................ +150 \({ }^{\circ} \mathrm{C}\) \\
\hline & Storage Temperature ................................ \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline & Lead Temperature (Soldering, 60 sec ) ...................... +300 \\
\hline
\end{tabular}
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {jA }}\) (Note 1) & \(\Theta_{\text {jc }}\) & UNITS \\
\hline 16-Pin Hermetic DIP \((\mathrm{Q})\) & 94 & 12 & \({ }^{\circ} \mathrm{C} / \mathrm{N}\) \\
\hline 16 -Pin Plastic DIP \((\mathrm{P})\) & 76 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC \((\mathrm{RC}, \mathrm{TC})\) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{N}\) \\
\hline 16-Pin SOL \((\mathrm{S})\) & 92 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC \((\mathrm{PC})\) & 73 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{N}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{i A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.

\section*{CAUTION:}
1. Do not apply voltages higher than \(V_{D D}\) or less than GND potential on any terminal except \(\mathrm{V}_{\mathrm{REF}}\) (Pin 15) and \(\mathrm{R}_{\mathrm{FB}}\) (Pin 16).
2. The digital control inputs are zener protected, however, permanent damage may occur on unconnected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper anti-static handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\text {DD }}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \quad:-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7533 \mathrm{AQ} / \mathrm{BQ}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7533 \mathrm{EQ} / \mathrm{FQ} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-\) 7533GP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{PM-7533A/E/G} & \multicolumn{3}{|l|}{PM-7533B/F/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 10 & - & - & 10 & - & - & Bits \\
\hline Relative Accuracy (Note 1) & INL & & - & - & \[
\begin{aligned}
& \pm 0.05 \\
& ( \pm 1 / 2)
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 0.1 \\
& ( \pm 1)
\end{aligned}
\] & \begin{tabular}{l}
\% FSR \\
(LSB)
\end{tabular} \\
\hline Differential Nonlinearity (Note 12) & DNL & & - & - & \[
\begin{aligned}
& \pm 0.1 \\
& ( \pm 1)
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 0.1 \\
& ( \pm 1)
\end{aligned}
\] & \% FSR LSB \\
\hline \begin{tabular}{l}
Gain Error \\
(Notes 2, 3)
\end{tabular} & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & -
-
-
- & -
-
- & \[
\begin{array}{r} 
\pm 1.4 \\
( \pm 14) \\
\pm 1.5 \\
( \pm 15)
\end{array}
\] & -
-
-
- & - & \[
\begin{array}{r} 
\pm 1.4 \\
( \pm 14) \\
\pm 1.5 \\
( \pm 15)
\end{array}
\] & \[
\begin{array}{r}
\% \text { FS } \\
\text { (LSB) } \\
\% \text { FS } \\
\text { (LSB) }
\end{array}
\] \\
\hline Power Supply Rejection \(\Delta\) Gain/ \(\Delta V_{\text {DD }}\) (Note 4) & PSRR & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.005 \\
& 0.008
\end{aligned}
\] & - & \[
-
\] & \[
\begin{aligned}
& 0.005 \\
& 0.008
\end{aligned}
\] & \%/\% \\
\hline Output Leakage Current \(\mathrm{I}_{\text {OUT1 }}\) (Pin 1) (Note 6) & \(I_{\text {LKG1 }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 50 \\
\pm 200
\end{array}
\] & - & - & \[
\begin{array}{r} 
\pm 50 \\
\pm 200
\end{array}
\] & \(n \mathrm{~A}\) \\
\hline Output Leakage Current I Out2 (Pin 2) (Note 7) & \({ }^{\text {LKG2 }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 50 \\
\pm 200
\end{array}
\] & - & - & \[
\begin{array}{r} 
\pm 50 \\
\pm 200
\end{array}
\] & nA \\
\hline \multicolumn{10}{|l|}{DYNAMIC ACCURACY} \\
\hline \begin{tabular}{l}
Output Current \\
Settling Time (Notes 5, 8)
\end{tabular} & \(t_{S}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C}(\text { Note } 10) \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 600 \\
& 800
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 600 \\
& 800
\end{aligned}
\] & ns \\
\hline Feedthrough Error (Notes 5, 10) & FT & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 0.05 \\
\pm 0.1
\end{array}
\] & - & \[
-
\] & \[
\begin{array}{r} 
\pm 0.05 \\
\pm 0.1
\end{array}
\] & \% FSR \\
\hline \multicolumn{10}{|l|}{REFERENCE INPUT} \\
\hline \begin{tabular}{l}
Reference Input \\
Resistance (Pin 15) (Note 11)
\end{tabular} & \(\mathrm{R}_{\text {IN }}\) & & 5 & - & 20 & 5 & - & 20 & k \(\Omega\) \\
\hline \multicolumn{10}{|l|}{ANALOG OUTPUTS} \\
\hline Output Capacitance (Note 5) & \begin{tabular}{l}
\(\mathrm{C}_{\text {OUT1 }}\) \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & Digital Inputs \(=\mathrm{V}_{\text {iNH }}\) & - & - & \[
\begin{array}{r}
100 \\
35
\end{array}
\] & - & - & \[
\begin{array}{r}
220 \\
60 \\
\hline
\end{array}
\] & pF \\
\hline Output Capacitance (Note 5) & \begin{tabular}{l}
CoUT1 \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & Digital Inputs \(=\mathrm{V}_{\text {INL }}\) & - & - & \(\begin{array}{r}60 \\ 100 \\ \hline\end{array}\) & - & - & \[
\begin{aligned}
& 120 \\
& 165
\end{aligned}
\] & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT},}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7533AQ/BQ, \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7533EQ/FQ/FP/FPC/FS, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM7533GP, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{PM-7533A/E/G} & \multicolumn{3}{|l|}{PM-7533B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & 2.4 & - & - & V \\
\hline Digital Input Low & \(\mathrm{V}_{\mathrm{INL}}\) & & - & - & 0.8 & - & - & 0.8 & V \\
\hline Input Leakage Current & IIN & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{DD}}\) & - & - & \(\pm 1\) & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 5) & \(\mathrm{C}_{\text {IN }}\) & & - & - & 10 & - & - & 10 & pF \\
\hline \multicolumn{10}{|l|}{POWER REQUIREMENTS} \\
\hline Power Supply Voltage & \(V_{D D}\) & & - & - & +15 \(\pm 10 \%\) & - & - & +15 \(\pm 10 \%\) & V \\
\hline Power Supply Voltage Range & PSR & Accuracy is not guaranteed over this range & +5 & - & +16 & +5 & - & +16 & V \\
\hline Supply Current & \(I_{\text {DD }}\) & Digital inputs \(=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) & - & - & 2 & - & - & 2 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. "FSR" is full-scale range.
2. Full-scale (FS) \(=-\left(\mathrm{V}_{\text {REF }}\right)\left(\frac{1023}{1024}\right)\); Digital inputs \(=\mathrm{V}_{\text {INH }}\).
3. Maximum gain change from \(T_{A}=+25^{\circ} \mathrm{C}\) to \(T_{\text {MIN }}\) or \(T_{\text {MAX }}\) is \(\pm 0.1 \%\) FSR.
4. Digital inputs \(=V_{I N H}, V_{D D}=+14 \mathrm{~V}\) to +17 V .
5. Guaranteed and not tested.
6. Digital inputs \(=V_{\text {INL }}\).
7. Digital inputs \(=V_{I N H}\).
8. Settles to \(0.05 \%\) FSR; \(R_{\text {LOAD }}=100 \Omega\); digital inputs \(=V_{I N H}\) to \(V_{I N L}\) or \(V_{I N L}\) to \(\mathrm{V}_{\mathrm{INH}}\).
9. AC parameters sample tested to ensure spec compliance.
10. Digital input \(=V_{I N L} ; V_{\text {REF }}=20 V_{p-p}, f=100 \mathrm{kHz}\) Sinewave.
1. Absolute temperature coefficient is approximately \(+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
12. All grades guaranteed monotonic.

\section*{PM-7533}

DICE CHARACTERISTICS


DIE SIZE \(0.102 \times 0.100\) inch, \(\mathbf{1 0 , 2 0 0}\) sq. mils ( \(2.591 \times 2.540 \mathrm{~mm}, 6.58 \mathrm{sq} . \mathrm{mm}\) )
1. CURRENT OUTPUT 1
2. CURRENT OUTPUT 2
3. GROUND
4. DIGITAL INPUT BIT 1 (MOST SIGNIFICANT BIT)
5. DIGITAL INPUT BIT 2
6. DIGITAL. INPUT BIT 3
7. DIGITAL INPUT BIT 4
8. DIGITAL INPUT BIT 5
9. DIGITAL INPUT BIT 6
10. DIGITAL INPUT BIT 7
11. DIGITAL INPUT BIT 8
12. DIGITAL INPUT BIT 9
13. DIGITAL INPUT BIT 10 (LEAST SIGNIFICANT BIT)
14. POSITIVE POWER SUPPLY
15. REFERENCE INPUT VOLTAGE
16. INTERNAL FEEDBACK RESISTOR

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PM-7533G \\
LIMIT
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 10 & Bits MIN \\
\hline Relative Accuracy (Notes 1, 2) & INL & & \[
\begin{aligned}
& \pm 0.1 \\
& ( \pm 1)
\end{aligned}
\] & \[
\begin{aligned}
& \% \text { FSR } \\
& \text { (LSB) }
\end{aligned}
\] \\
\hline Differential Nonlinearity (Note 10) & DNL & & \[
\begin{aligned}
& \pm 0.1 \\
& ( \pm 1)
\end{aligned}
\] & \[
\begin{aligned}
& \% \text { FSR } \\
& (\text { LSB })
\end{aligned}
\] \\
\hline Gain Error (Notes 2, 3, 4) & \(\mathrm{G}_{\text {FSE }}\) & & \[
\begin{array}{r} 
\pm 1.4 \\
( \pm 14) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \% \text { FS } \\
& (\text { LSB })
\end{aligned}
\] \\
\hline Power Supply Rejection \(\Delta\) Gain/ \(\Delta V_{D D}\) (Notes 2, 5, 6) & PSR & & 0.005 & \%/\% MAX \\
\hline \begin{tabular}{l}
Output Leakage Current \\
Iouti (Notes 2, 7)
\end{tabular} & \({ }^{\text {LKGG1 }}\) & & \(\pm 50\) & nA MAX \\
\hline \begin{tabular}{l}
Output Leakage Current \\
Iout2 (Notes 2, 8)
\end{tabular} & \({ }^{\text {LKG2 }}\) & & \(\pm 50\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Reference Input Resistance (Notes 2, 9) & \(\mathrm{R}_{\text {IN }}\) & & 5/20 & k\2 MIN/MAX \\
\hline
\end{tabular}

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted. (Continued)
\(\left.\begin{array}{llll}\hline \text { PARAMETER } & \text { SYMBOL } & \text { CONDITIONS } & \text { PM-7533G } \\
\text { LIMIT }\end{array}\right]\)\begin{tabular}{l} 
UNITS \\
\hline DIGITAL INPUTS \\
\hline \begin{tabular}{l} 
Digital Input High \\
(Note 2)
\end{tabular} \\
\hline \begin{tabular}{lll} 
Digital Input Low \\
(Note 2)
\end{tabular} \\
\hline \begin{tabular}{l} 
Input Leakage Current \\
(Note 2)
\end{tabular} \\
\hline
\end{tabular}

\section*{POWER REQUIREMENTS}
\begin{tabular}{llll} 
Power Supply Voltage & \(V_{D D}\) & Digital Inputs \(=V_{N L}\) or \(V_{I N H}\) & \(+15 \pm 10 \%\) \\
\hline Supply Current (Note 2) & \(I_{D D}\) & MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. "FSR" is full-scale range.
2. DICE final electrical tests are: relative accuracy, gain error, output leakage

5. Digital inputs \(=\mathrm{V}_{1 \mathrm{NH}}, \mathrm{V}_{\mathrm{DD}}=+14 \mathrm{~V}\) to +17 V .

Full-scale (FS) \(=-\left(\mathrm{V}_{\mathrm{REF}}\right)\left(\frac{1023}{1024}\right) ;\) Digital inputs \(=\mathrm{V}_{\text {INH }}\).
4. Maximum gain change from \(T_{A}=+25^{\circ} \mathrm{C}\) to \(T_{\text {MIN }}\) or \(T_{M A X}\) is \(\pm 0.1 \%\) FSR.
6. Guaranteed and not tested
7. Digital inputs \(=\mathrm{V}_{\mathrm{INL}}\)
8. Digital inputs \(=\mathrm{V}_{\mathrm{INH}}\).
9. Absolute temperature coefficient is approximately \(+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
10. Guaranteed monotonic.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

\section*{BURN-IN CIRCUIT}


\section*{PM-7533}

TYPICAL PERFORMANCE CHARACTERISTICS

\(V_{\text {REF }}\) FREQUENCY
RESPONSE


LOGIC INPUT THRESHOLD
VOLTAGE vs
SUPPLY VOLTAGE ( \(V_{D D}\) )


\section*{DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into, where \(n\) is equal to the number of bits. Resolution in no way implies linearity.

\section*{RELATIVE ACCURACY}

Relative accuracy or end-point (nonlinearity) is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in \% or ppm of full-scale range or (sub) multiples of 1 LSB.

\section*{SETTLING TIME}

Time required for the output function of the DAC to settle to within \(1 / 2\) LSB for a given digital input stimulus, i.e., zero to full scale.

\section*{GAIN}

Ratio of the DAC's external operational amplifier output voltage to the \(V_{\text {REF }}\) input voltage when using the DAC's internal feedback resistor.

\section*{GAIN ERROR}

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(\mathrm{V}_{\text {REF }}\) to output with all switches off.

\section*{OUTPUT CAPACITANCE}

Capacitance from IOUT1 and IOUT2 terminals to ground.

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears on lout1 terminal with all digital inputs low or on IOUT2 terminal when all inputs are high.

\section*{CIRCUIT DESCRIPTION}

The PM-7533 is a 10 -bit multiplying D/A converter. It consists of a silicon-chrome thin-film R-2R resistor ladder network and ten pairs of NMOS current steering switches, all on a monolithic chip. The NMOS current steering switches are controlled by CMOS inverters. Most applications require the addition of only an operational amplifier and a current or voltage reference.

An inverted R-2R ladder network in a simplified D/A converter circuit is shown in Figure 1. The current through each ladder leg is switched between I IOUT1 and I IOUT2 under the control of the digital inputs. This allows a constant current to be maintained in each ladder leg regardless of the digitalinput switch states.
The design incorporates a matching MOS transistor in series with the feedback and terminating resistors. These MOS transistors, shown as switches in Figure 1, provide improved gain and linearity performance over the operating temperature range. The resulting typical gain temperature coefficient is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).

FIGURE 1: Simplified DAC Circuit


Figure 2 shows one of digital input CMOS inverters driving an NMOS switch. The size of devices 1, 2, and 3 are optimized to make the digital inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives the two inverters \((4,5)\) and \((6,7)\), which drives the two NMOS switches (8 and 9). The switch "ON" resistances are binarily-scaled so that the voltage drop across each switch is the same; that is, switch S1 in Figure 1 (8 and 9 of Figure 2) was designed for an "ON" resistance of 20 ohms, switch S 2 for 40 ohms, etc. With a 10 V reference input, switch S 1 current is 0.5 mA , switch S 2 is 0.25 mA , etc. This will maintain a constant 10 mV drop across each switch. It is essential that each switch voltage drop be equal so that the D/A converter accuracy is maintained.

FIGURE 2: CMOS Switch


\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 3 and 4 show equivalent circuits of the DAC with all digital inputs high and low respectively. With all digital inputs in the high state as shown in Figure 3, the reference current is switched to the lout1 terminal, and the louta terminal is open-circuited. Only the output capacitance, surface, leakages, and junction leakages appear at the lout2 terminal. The \(1 / 1024\) current source is a constant 1-bit current drain through the termination resistor of the R-2R ladder network. The I LEAKAGE current source represents a combination of surface and junction leakages to the substrate. The "ON" capacitance of the output NMOS switch is higher on the louti terminal when all digital inputs are high (MOS transistor gate capacitance increases with applied gate voltage).

FIGURE 3: Equivalent DAC Circuit
(All digital inputs HIGH).


FIGURE 4: Equivalent DAC Circuit
(All digital inputs LOW).


When the conditions are reversed with all digital inputs low as shown in Figure 4, the IOUT1 terminal is open-circuited and the current is directed towards the lout2 terminal.

\section*{APPLICATIONS INFORMATION}

Figure 5 shows a simple unipolar circuit using the PM-7533. Resistors R1 and R2 are used to trim for full scale. Full-scale output voltage \(=-V_{\text {REF }} \times(1023 / 1024)\) with all digital inputs high. Full scale can also be adjusted using \(V_{\text {REF }}\) thereby eliminating resistors R1 and R2. In many applications, R1 and R2 are not required. Zero-scale output voltage (with all digital inputs low) should be adjusted to less than \(10 \%\) of 1 LSB using the op amp offset adjust. This will help to keep the nonlinearity errors to a minimum. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high-speed op amps.

The circuit of Figure 5 can be used either as a fixed reference digital-to-analog converter, or can be used with an AC signal at the \(\mathrm{V}_{\text {REF }}\) terminal. Used with a fixed reference voltage, the output voltage range will be from zero to - \(\mathrm{V}_{\text {REF }}\), (the op amp inverts the voltage). The circuit behaves as an attenuator when used with an \(A C V_{\text {REF }}\) signal. The input voltage range is \(\pm 20 \mathrm{~V}\), but this voltage will be limited by the op amp voltage range. The digital-input-code versus analog-output-voltage is shown is Table 1. The transfer function is:
\[
V_{O}=-V_{I N}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\cdots \frac{A_{10}}{2^{10}}\right)
\]
where \(A_{1} \ldots A_{10}\) assumes a value of 1 for an \(O N\) bit and 0 for an OFF bit.

FIGURE 5: Unipolar Binary Operation (2-Quadrant Multiplication)


NOTES:
1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED
2. C1 MAY BE REQUIRED WHEN USING HIGH SPEED OP AMPS.

TABLE 1: Unipolar Binary Code Table
\begin{tabular}{lllllllllllll}
\hline \multicolumn{8}{c}{ DIGITAL INPUT } \\
MSB
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuit of Figure 5 is given by
\[
F S=-V_{R E F}\left(\frac{1023}{1024}\right)
\]
2. Nominal LSB magnitude for the circuit of Figure 5 is given by
\[
L S B=V_{R E F}\left(\frac{1}{1024}\right) \text { or } V_{R E F}\left(2^{-n}\right)
\]

Figure 6 shows a simple bipolar output circuit using the PM-7533 and a PMI OP-215 dual op amp. The circuit uses offset binary coding and a fixed DC voltage for \(V_{\text {REF }}\). Digitally-controlled attenuation of an AC signal occurs when the signal is used as the signal source at \(V_{\text {REF }}\). Negative output full-scale is adjusted by setting the digital inputs to all zeros and adjusting the value of the VREF voltage or R5. The zero-scale output voltage is adjusted while the digital inputs
are set to 1000000000 and adjusting R1 for a zero output voltage (less than \(10 \%\) of 1 LSB ). Resistors R3, R4 and R5 must be selected for matching and tracking in order to keep offset and full scale errors to a minimum. Resistors R1 and R2 temperature coefficients must be taken into account if they are used. C1 phase compensation capacitor may not be needed and should be selected empirically. The digital input code versus analog output voltage is shown in Table 2.

TABLE 2: Bipolar (Offset Binary) Code Table
DIGITAL INPUT NOMINAL ANALOG OUTPUT MSB LSB (VOUT as shown in Figure 6)

10000000000
\begin{tabular}{lllllllllllll}
\hline 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & & - V REF \(^{\left(\frac{1}{512}\right)}\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & & - V REF \(\left(\frac{511}{512}\right)\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & & \(-V_{\text {REF }}\) & \(\left(\frac{512}{512}\right)\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuit of Figure 6 is given by
\(F S R=V_{\text {REF }}\left(\frac{512}{512}\right)\)
2. Nominal LSB magnitude for the circuit of Figure 6 is given by
\[
\mathrm{LSB}=\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{512}\right)
\]

FIGURE 6: Bipolar Operation (4-Quadrant Multiplication)


The PM-7533 may be used in the voltage output operation as shown in Figure 7. This circuit configuration will lend itself to single-supply operation because signal inversion does not occur. The output should be buffered due to its high output resistance ( \(10 \mathrm{k} \Omega\) ) to prevent loading errors. The reference voltage should be kept to +1.5 volts maximum to keep nonlinearity errors to less than 1 LSB as shown in Figure 8.
By connecting the DAC in the feedback of an op amp as shown in Figure 9, the circuit behaves as a programmable gain amplifier (analog/digital divider). The transfer function is:
\[
V_{O}=\left(\frac{-V_{I N}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\cdots \frac{A_{10}}{2^{10}}}\right)
\]
where \(A_{1} \ldots A_{10}\) assumes a value of 1 or 0 .

FIGURE 7: Voltage Output Operation


FIGURE 8: Voltage Mode


FIGURE 9: Programmable Gain Amplifier


\section*{FEATURES}

All Grades 14-Bit Monotonic Over the Full Temperature

\section*{Range}

Full 4-Quadrant Multiplication
Microprocessor-Compatible with Double Buffered Inputs
Exceptionally Low Gain Temperature Coefficient, 0.5ppm/ \({ }^{\circ} \mathrm{C}\) typ

Small 20-Pin DIP and Surface Mount Package
Low Output Leakage ( \(<20 n A\) ) Over the Full Temperature Range

\section*{APPLICATIONS}

Microprocessor Based Control Systems
Digital Audio Reconstruction
High Precision Servo Control
Control and Measurement in High Temperature Environments

\section*{GENERAL DESCRIPTION}

The AD7534 is a 14 -bit monolithic CMOS D/A converter which uses thin-film resistors and laser trimming to achieve excellent linearity.
The device is configured to accept right-justified data in two bytes from an 8 -bit data bus. Standard Chip Select and Memory Write logic is used to access the DAC. Address lines A0 and A1 control internal register loading and transfer.

A novel low leakage configuration (patent pending) enables the AD7534 to exhibit excellent output leakage current characteristics over the specified temperature range.

The device is fully protected against CMOS "latch up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op amp. The AD7534 is manufactured using the Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Guaranteed Montonicity

The AD7534 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
2. Low Output Leakage

By tying \(\mathrm{V}_{\text {sS }}\) (Pin 20) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
3. Microprocessor Compatibility

High speed input control (TTL/5V CMOS compatible) allows direct interfacing to most of the popular 8 -bit and 16 -bit microprocessors.
4. Monolithic Construction

For increased reliability and reduced package size \(-0.3^{\prime \prime}\) 20-pin DIP and 20 -terminal surface mount package.



These characteristics are included for Design Guidance only and
AC PERFORMANCE CHARACTERISTICS
are not subject to test \(\left(\mathrm{V}_{\mathrm{RE}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {PIM3 }}=\mathrm{V}_{\text {PIM }}=\mathrm{OV}, \mathrm{V}_{\mathrm{SS}}=-300 \mathrm{mV}\right.\), Output Amplifier is AD544 except where stated).
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V} \text { to }+15.75 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}
\end{aligned}
\]} & Units & Test Conditions/Comments \\
\hline Output Current Setting Time & 1.5 & - & \(\mu \mathrm{Smax}\) & \begin{tabular}{l}
To \(0.003 \%\) of full scale range. \\
\(\mathrm{I}_{\text {OUT }}\) load \(=100 \Omega\), \\
\(\mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC register alternately \\
loaded with all l's and all 0 's. \\
Typical value of Settling Time is \(0.8 \mu \mathrm{~s}\).
\end{tabular} \\
\hline Digital to Analog Glitch Impulse & 100 & - & nV-sec typ & \[
\begin{aligned}
& \text { Measured with } V_{\text {REF }}=0 \mathrm{~V} \text {. I I OUT load } \\
& =100 \Omega, \mathrm{C}_{\text {EXT }}=13 \mathrm{pF} \text {. DAC } \\
& \text { register alternately loaded with all } \\
& \text { l's and all 0's. }
\end{aligned}
\] \\
\hline Multiplying Feedthrough Error \({ }^{4}\) & 3 & 5 & mV p-ptyp & \(\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz}\) sine wave DAC register loaded with all 0's. \\
\hline Power Supply Rejection \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{Dl}}\) & \(\pm 0.01\) & \(\pm 0.02\) & \% per \% max & \(\Delta V_{D D}= \pm 5 \%\) \\
\hline Output Capacitance & & & & \\
\hline Cout (Pin 3) & 260 & 260 & pF max & DAC register loaded with all l's \\
\hline Cout (Pin 3) & 130 & 130 & pF max & DAC register loaded with all 0's \\
\hline Output Noise Voltage Density
\[
(10 \mathrm{~Hz}-100 \mathrm{kHz})
\] & 15 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\mathrm{FB}}\) and \(\mathrm{I}_{\text {OUT }}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature range as follows: J, K Versions: 0 to \(+70^{\circ} \mathrm{C}\)
A, B Versions: \(\quad-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S, TVersions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{2}\) Specifications are guaranteed for \(\mathrm{a} \mathrm{V}_{\mathrm{DD}}\) of +11.4 V to +15.75 V . At \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), the device is fully functional with degraded specifications.
\({ }^{3}\) Guaranteed by Product Assurance testing.
\({ }^{4}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.
Specifications subject to change without notice.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & Limitat
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 0 & 0 & 0 & ns min & Address Valid to Write Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & ns min & Address Valid to Write Hold Time \\
\hline \(\mathrm{t}_{3}\) & 140 & 160 & 180 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{4}\) & 20 & 20 & 30 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{5}\) & 0 & 0 & 0 & ns min & Chip Select to Write Setup Time \\
\hline \(t_{6}\) & 0 & 0 & 0 & ns min & Chip Select to Write Hold Time \\
\hline \(\mathrm{t}_{7}\) & 170 & 200 & 240 & \(n s\) min & Write Pulse Width \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Temperature range as follows:
\[
\begin{array}{ll}
\mathrm{J}, \mathrm{~K} \text { Versions: } & 0 \text { to }+70^{\circ} \mathrm{C} \\
\text { A, B Versions: } & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
\text { S, TVersions: } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
\]

Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise stated)
\(\mathrm{V}_{\mathrm{DD}}\) (Pin 19) to DGND . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+17 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{ss}}\) (Pin 20) to AGND . . . . . . . . . . . . . \(-15 \mathrm{~V},+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {REF }}\) (Pin 1) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{RFB}}\) (Pin 2) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
Digital Input Voltage (Pins 7-18) to DGND . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
\(V_{\text {PIN3 }}\) to DGND . . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
AGND to DGND . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
Power Dissipation (Any Package)
To \(+75^{\circ} \mathrm{C}\)
450 mW
Derates above \(+75^{\circ} \mathrm{C}\)
\(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Operating Temperature Range
Commercial (J, K Versions) . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (A, B Versions) . . . . . \(25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T Versions) . . . . . . \(55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may
affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Full Scale \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7534JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7534KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7534JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7534KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7534AQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7534BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7534SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7534TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
\hline
\end{tabular}

\footnotetext{
* \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip. For outline information see Package Information section.
}

\section*{AD7534}

\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal ILSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm\) 1LSB max over the operating temperature range ensures monotonicity.

\section*{FULL-SCALE ERROR}

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero with an external potentiometer.

DIGITAL TO ANALOG GLITCH IMPULSE
The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV -secs depending upon whether the glitch is measured as a current or voltage. The measurement takes place with \(\mathrm{V}_{\mathrm{REF}}=\mathrm{AGND}\).

\section*{OUTPUT CAPACITANCE}

Capacitance from I

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears at \(\mathrm{I}_{\text {OUT }}\) with the DAC register loaded to all O's.

\section*{MULTIPLYING FEEDTHROUGH ERROR}

AC error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) terminal to I \({ }_{\text {Out }}\) with DAC register loaded to all zeros.

\section*{PIN CONFIGURATIONS}


\title{
Pin Function Description - AD7534
}
\begin{tabular}{|c|c|c|}
\hline Pin & Function & Description \\
\hline 1 & \(\mathrm{V}_{\text {REF }}\) & Reference Input Voltage \\
\hline 2 & \(\mathrm{R}_{\mathrm{FB}}\) & Feedback resistor. Used to close the loop around an external op-amp. \\
\hline 3 & I \({ }_{\text {OUT }}\) & Current Output Terminal \\
\hline 4 & AGNDS & Analog ground sense line. Reference point for external circuitry. This pin should carry minimal current. \\
\hline 5 & AGNDF & Analog ground force line; carries current from internal analog ground connections. \(\mathrm{A}_{\mathrm{GNDF}}\) and \(\mathrm{A}_{\mathrm{GNDS}}\) are tied together internally. \\
\hline 6 & DGND & Digital Ground \\
\hline 7 & DB7 & Data Bit 7 \\
\hline 8 & DB6 & Data Bit 6 \\
\hline 9 & DB5 & Data Bit 5 or Data Bit 13 (DAC MSB) \\
\hline 10 & DB4 & Data Bit 4 or Data Bit 12 \\
\hline 11 & DB3 & Data Bit 3 or Data Bit 11 \\
\hline 12 & DB2 & Data Bit 2 or Data Bit 10 \\
\hline 13 & DB1 & Data Bit 1 or Data Bit 9 \\
\hline 14 & DB0 & Data Bit 0 or Data Bit 8 \\
\hline 15 & Al & Address line 1 \\
\hline 16 & A0 & Address line 0 \\
\hline 17 & WR & Write input. Active low. \\
\hline 18 & \(\overline{\mathrm{CS}}\) & Chip Select Input. Active low. \\
\hline
\end{tabular}
\begin{tabular}{|llll|l|}
\hline\(\overline{\mathrm{WR}}\) & \(\overline{\mathbf{C S}}\) & \(\mathbf{A 1}\) & \(\mathbf{A 0}\) & Function \\
\hline \(\mathrm{X}^{1}\) & 1 & X & X & Device not selected \\
\hline 1 & X & X & X & No data transfer \\
\hline 0 & 0 & 0 & 0 & DAC loaded directly from Data Bus \({ }^{2}\) \\
\hline 0 & 0 & 0 & 1 & MS Input Register loaded from Data Bus \\
\hline 0 & 0 & 1 & 0 & LS Input Register loaded from Data Bus \\
\hline 0 & 0 & 1 & 1 & DAC Register loaded from Input Registers. \\
\hline
\end{tabular}

NOTES
1. \(\mathrm{X}=\) Don't Care
2. When \(A_{1}=0, A_{0}=0\) all DAC registers are transparent, so by placing all 0 's or all l's on the data inputs the user can load the DAC to zero or full scale output in one write operation. This facility simplifies system calibration.
+12 V to +15 V supply input.
Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figures 4, 5 or 6 for recommended circuitry.


NOTES
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM \(\mathbf{1 0 \%}\) TO \(\mathbf{9 0 \%} \mathbf{O F}+\mathbf{5 V} . \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=\mathbf{2 0 n s}\).
2. TIMING MEASUREMENT REFERENCE LEVEL IS \(\frac{V_{H}+V_{H}}{2}\)

Figure 1. AD7534 Timing Diagram


Figure 2. Simplified Circuit Diagram for the AD7534 D/A Section

CIRCUIT INFORMATION - D/A SECTION
Figure 2 shows a simplified circuit diagram for the AD7534 D/A section. The three MSB's of the 14 -bit Data Word are decoded to drive the seven switches A-G. The 11 LSB's of the Data Word drive an inverted R-2R ladder which steers the binarily weighted current available to it between I IOUT and AGNDF.
If \(I\) is taken as the input current at \(V_{\text {REF }}\) the input current to the R-2R ladder is I/8. 7/8 I flows in the parallel ladder structure. Switches A-G steer binarily weighted current between IOUT and AGNDF.

The input resistance at \(\mathrm{V}_{\text {REF }}\) is constant and may be driven by a voltage source or a current source of positive or negative polarity.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows an equivalent circuit for the analog section of the AD7534 D/A converter. The current source \(I_{\text {LEAKAGE }}\) is composed of surface and junction leakages. The resistor \(\mathrm{R}_{\mathrm{O}}\) denotes the equivalent output resistance of the DAC which varies with input code. Cout is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input. \(g\left(V_{\text {REF }}, N\right)\) is the Thevenin equivalent voltage generator due to the reference


Figure 3. AD7534 Equivalent Analog Output Circuit
input voltage, \(\mathbf{V}_{\mathbf{R E F}}\), and the transfer function of the \(\mathrm{R}-2 \mathrm{R}\) ladder, N .

CIRCUIT INFORMATION - DIGITAL SECTION
The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5 V logic levels.

\section*{Applying the AD7534}

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 4 is given in Table I.

Capacitor Cl provides phase compensation and helps prevent overshoot and ringing when high speed op-amps are used.


Figure 4. Unipolar Binary Operation
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number In \\
DACRegister
\end{tabular} & Analog Output, \(V_{\text {OUT }}\) \\
\hline MSB LSB \\
11 1111 1111 1111 & \(-V_{\text {IN }}\left(\frac{16383}{16384}\right)\) \\
10000000000000 & \(-V_{\text {IN }}\left(\frac{8192}{16384}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
00000000000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{16384}\right)\) \\
00000000000000 & 0 V \\
\hline
\end{tabular}

Table I. Unipolar Binary Code Table for AD7534

\section*{ZERO OFFSET AND GAIN ADJUSTMENT FOR} FIGURE 4.
Calibration codes for zero and full scale adjust (all 0's, all l's) can be loaded in one write operation (see Pin Function Description).

\section*{Zero Offset Adjustment}
1. Load DAC register with all 0 's.
2. Adjust offset of amplifier \(A 1\) so that \(V_{O}\) is at a minimum (i.e., \(\leq 30 \mu \mathrm{~V}\) ).

\section*{Gain Adjustment}
1. Load DAC register with all l's.
1. Lrim potentiometer R 3 so that \(\mathrm{V}_{\mathrm{O}}=-\mathrm{V}_{\text {IN }}\left(\frac{16383}{16384}\right)\)

In fixed reference applications full scale can also be adjusted by omitting R3 and R4 and trimming the reference voltage magnitude.

For high temperature applications, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7534, Gain Error trimming is not necessary.

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.

With the DAC loaded to 10000000000000 , adjust R3 for \(\mathrm{V}_{\mathrm{O}}\) \(=0 \mathrm{~V}\). Alternatively, one can omit R3 and R4 and adjust the ratio of \(R 7\) and \(R 8\) for \(V_{O}=0 V\). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {IN }}\) or by varying the value of \(R 9\).

Resistors R7, R8 and R9 should be matched to \(0.003 \%\). Mismatch of R7 and R8 causes both offset and full scale error. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficient match.

The code table for Figure 5 is given in Table II.


Figure 5. Bipolar Operation
\begin{tabular}{l|c}
\begin{tabular}{l} 
Binary Number in \\
DACRegister \\
MSB \(\quad\) LSB
\end{tabular} & Analog Output \\
\hline 11111111111111 & \(+V_{\text {IN }}\left(\frac{8191}{8192}\right)\) \\
10000000000001 & \(+V_{\text {IN }}\left(\frac{1}{8192}\right)\) \\
10000000000000 & 0 \\
01111111111111 & \(-V_{\text {IN }}\left(\frac{1}{8192}\right)\) \\
00000000000000 & \(-V_{\text {IN }}\left(\frac{8192}{8192}\right)\) \\
\hline
\end{tabular}

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

\section*{AD7534}

\section*{GROUNDING TECHNIQUES}

Since the AD7534 is specified for high accuracy, it is important to use a proper grounding technique. The two AGND pins (AGNDF and AGNDS) provide flexibility in this respect. In Figure 4, AGNDS and AGNDF are externally shorted and A2 is not used. Voltage drops due to bond wire resistances are not compensated for in this circuit. This means that an extra linearity error of less than 0.1LSB is added to the DAC linearity error. If the user wishes to eliminate this extra error, then the circuit of Figure 6 should be used. Here, A2 is used to maintain AGNDS
at Signal Ground potential. By using the Force, Sense technique all switch contacts on the DAC are at exactly the same potential and any error due to bond wire resistance is eliminated.
Figure 7 shows a Printed Circuit Board layout for the AD7534 with a single output amplifier. The input to \(\mathrm{V}_{\text {REF }}\) (pin 1) is shielded to reduce ac feedthrough while the digital inputs are shielded to minimize digital feedthrough. The tracks connecting I Iout and AGNDS to the inverting and noninverting op amp inputs are kept as short as possible. Gain trim components, R3 and R4, have been omitted.


Figure 6. Unipolar Binary Operation with Forced Ground


LAYOUT IS FOR DOUBLE SIDED PCB.
DOTTED LINE INDICATES TRACK ON COMPONENT SIDE.

\section*{ZERO OFFSET AND GAIN ADJUSTMENT FOR FIGURE 6}

Zero Offset Adjustment
1. Load DAC register with all 0's.
2. Adjust offset of amplifier A2 for minimum potential at AGNDS. This potential should be \(\leq 30 \mu \mathrm{~V}\) with respect to Signal Ground.
3. Adjust offset of amplifier \(A 1\) so that \(\mathrm{V}_{\mathrm{O}}\) is at a minimum (i.e. \(\leq 30 \mu \mathrm{~V}\) ).

Gain Adjustment
1. Load DAC register with all l's.
1. Load DAC register with all 1 's.
2. Trim potentiometer \(R 3\) so that \(V_{O}=-V_{\text {IN }}\left(\frac{16383}{16384}\right)\)

Figure 7. Suggested Layout for AD7534 Incorporating Output Amplifier

\section*{LOW LEAKAGE CONFIGURATION}

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7534 features a leakage reduction configuration to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If \(\mathrm{V}_{\text {SS }}\) (pin 20) is tied to AGND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, \(\mathrm{V}_{\text {ss }}\) should be tied to a voltage of approximately -0.3 V as in Figures 4, 5 and 6. A simple resistor divider (R5, R6) produces -312 mV from -15 V . The capacitor C2 in parallel with R6 is an integral part of the low leakage configuration and must be \(4.7 \mu \mathrm{~F}\) or greater. Figure 8 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.

\section*{OP AMP SELECTION}

In choosing an amplifier to be used with the AD7534, three
parameters are of prime importance. These are Input Offset Voltage ( \(\mathrm{V}_{\mathrm{OS}}\) ), Input Bias Current, ( \(\mathrm{I}_{\text {Bias }}\) ) and Offset Voltage Drift. To maintain specified accuracy with \(\mathrm{V}_{\text {REF }}\) at \(10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}\) must be less than \(30 \mu \mathrm{~V}\) while \(\mathrm{I}_{\text {BIAs }}\) should be less than 2 nA . Also the open loop gain of the amplifier must be sufficiently high to keep \(\mathrm{V}_{\mathrm{Os}} \leq 30 \mu \mathrm{~V}\) for the full output voltage range. Thus for a max output of 10 V, A \(_{\text {vol }}\) must be greater than 340,000 .
An amplifier with low offset voltage drift is required to give the desired system accuracy over an operating temperature range.
At low frequencies the AD OP-07 satisfies the above requirements and in most cases will not need an offset adjust potentiometer.
For high frequency operation, one may use a wide bandwidth amplifier such as the AD544 or the LF356 with either an offset adjust potentiometer or automatic nulling circuitry.
The choice of amplifier depends entirely on the required system accuracy, the required temperature range, and the operating frequency.


Figure 8. Graph of Typical Leakage Current vs. Temperature for AD7534

\section*{AD7534}

\section*{MICROPROCESSOR INTERFACING}

AD7534-8085A INTERFACE
A typical interface circuit for the AD7534 and the 8085A microprocessor is given in Figure 9. The microprocessor sees the DAC as four memory locations, identified by address lines A0, A1. In standard operation, three of these memory locations are used. A sample program for loading the DAC with a 14 -bit word is given in Table III. The AD7534 has address locations 3000-3003.

The six MSBs are written into location 3001, and the eight LSBs are written to 3002. Then with a write instruction to 3003


Figure 9. AD7534-8085A Interface
the full 14-bit word is loaded to the DAC register and the analog equivalent appears at the output.

\section*{AD7534-8086 INTERFACE}

The AD7534 may be interfaced to the 16 -bit 8086 microprocessor using the circuit of Figure 10. The bottom 8 bits (AD0-AD7) of the 16 -bit data bus are connected to the DAC data bus. The 14-bit word is loaded in two bytes using the MOV instruction. A further MOV loads the DAC register and causes the analog data to appear at the converter output. For the example given here, the appropriate DAC register addresses are D002, D004, D006. The program for loading the DAC is given below in Table IV.


Figure 10. AD7534-8086 Interface Circuit
\begin{tabular}{r|l|l} 
Address & Op-Code & Mnemonic \\
\hline 2000 & 26 & MVI H,\# 30 \\
01 & 30 & \\
02 & 2 E & MVI L, \# 01 \\
03 & 01 & \\
04 & 3 E & MVI A,\# "MS" \\
05 & "MS" & \\
06 & 77 & MOV M,A \\
07 & 2 C & INR L \\
08 & 3 E & MVI A,\# "LS" \\
09 & "LS" & \\
0 A & 77 & MOV M, A \\
\(0 B\) & 2 C & INR L \\
0 C & 77 & MOV M,A \\
200D & CF & RSTI \\
\hline
\end{tabular}

Table III. Program Listing for Figure 9

\section*{ASSUME DS: DACLOAD, CS : DACLOAD DACLOAD SEGMENT AT 000}
\begin{tabular}{|c|c|c|c|}
\hline 00 & 8CC9 & MOVCX, CS & DEFINE DATA SEGMENT REGISTER EQUAL \\
\hline 02 & 8ED9 & MOV DS, CX & : TOCODE SEGMENT REGISTER \\
\hline 04 & BF02D0 & MOV DI, \# D002 & : LOAD DI WITH D002 \\
\hline 07 & C605"MS" & MOV MEM, \# "MS" & : MS INPUT REGISTER LOADED WITH "MS" \\
\hline 0A & 47 & INCDI & \\
\hline OB & 47 & INCDI & \\
\hline OC & C605"LS" & MOV MEM,\# "LS" & : LS INPUT REGISTER LOADED WITH "LS" \\
\hline OF & 47 & INCDI & \\
\hline 10 & 47 & INCDI & \\
\hline 11 & C60500 & MOV MEM, \# 00 & \begin{tabular}{l}
: CONTENTS OF INPUT REGISTERS \\
ARE LOADED TO THE DACREGISTER.
\end{tabular} \\
\hline 14
17 & EA0000 00FF & JMP MEM & : CONTROL IS RETURNED TO THE MONITOR PROGRAM \\
\hline
\end{tabular}

Table IV. Sample Program for Loading AD7534 from 8086

\section*{AD7534 - MC6809 INTERFACE}

Figure 11 shows an interface circuit which enables the AD7534 to be programmed using the MC6809 8-bit microprocessor. By making use of the 16 -bit D Accumulator, the transfer of data is simplified. The two key processor instructions are:

LDD Load D Accumulator from memory.
STD Store D Accumulator to memory.


Figure 11. AD7534-MC6809 Interface Circuit

\section*{AD7534-6502 INTERFACE}

The interface circuit for the 6502 microprocessor is shown in Figure 12.

Figure 12. AD7534-6502 Interface


\section*{AD7534-Z80 INTERFACE}

Interfacing to the Z80 microprocessor requires a minimal amount of extra components. The circuit consists of the \(\mathbf{Z 8 0}\) processor, the AD7534 and an address decoder for the DAC. Figure 13, below, illustrates the circuit.


Figure 13. AD7534-Z80 Interface

\section*{AD7534 - MC68000 INTERFACE}

Interfacing between the MC68000 and the AD7534 is accomplished using the circuit of Figure 14. The following routine writes data to the DAC input registers and then outputs the data via the DAC register.


Since only the lower half of the Data Bus is used in this interfacing system, it is also suitable for use with the MC68008. This provides the user with an eight bit data bus instead of the MC68000's sixteen bit data bus.


Figure 14. AD7534 - MC68000 Interface

\section*{DIGITAL FEEDTHROUGH}

In the preceeding interface configurations, most digital inputs to the AD7534 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 15 shows an interface


Figure 15. AD7534 Interface Circuit Using Latches to Minimize Digital Feedthrough
circuit which physically isolates the DAC from the bus. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.

LC \({ }^{2}\) MOS

\author{
FEATURES \\ All Grades 14-Bit Monotonic over the Full Temperature Range \\ Full 4 Quadrant Multiplication \\ Microprocessor Compatible with Double Buffered Inputs \\ Exceptionally Low Gain Temperature Coefficient, 0.5ppm/ \({ }^{\circ} \mathrm{C}\) typ \\ Low Output Leakage ( \(<\mathbf{2 0 n A}\) ) over the Full Temperature Range \\ APPLICATIONS \\ Microprocessor Based Control Systems \\ Digital Audio \\ Precision Servo Control \\ Control and Measurement in High Temperature Environments
}

\section*{GENERAL DESCRIPTION}

The AD7535 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

Standard Chip Select and Memory Write logic is used to access the DAC.

A novel low leakage configuration (patent pending) enables the AD7535 to exhibit excellent output leakage current characteristics over the specified temperature range.

The device is fully protected against CMOS "latch up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op-amp. The AD7535 is manufactured using the Linear Compatible CMOS ( \(\mathrm{LC}^{2} \mathrm{MOS}\) ) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Guaranteed Monotonicity

The AD7535 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
2. Low Output Leakage

By tying \(\mathrm{V}_{\text {ss }}\) (Pin 27) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
3. Microprocessor Compatibility

High speed input control (TTL/5V CMOS compatible) allows direct interfacing to most of the popular 8 -bit and 16 -bit microprocessors. When interfacing to 8 -bit processors \(\overline{\text { CSMSB }}\) and \(\overline{\mathrm{CSLSB}}\) are separate and the 8 -bit data bus is connected to both the MS Input Register and the LS Input Register. For straight 14 -bit parallel loading \(\overline{\text { CSMSB }}\) and \(\overline{\text { CSLSB }}\) are tied together giving one chip select to load the 14 -bit word.

AD7535 - SPECIFICATIONS \({ }^{1}\left(v_{D D}=+11.4 \mathrm{~V}\right.\) to \(+15.75^{2}, v_{\text {REF }}=+10 V_{;} v_{\text {PIN4 }}=v_{\text {PIMS }}=0 V, V_{S S}=-300 \mathrm{mV}\) All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise stated.)


These characteristics are included for Design Guidance only and are not subject to test \(V_{D D}=+11.4 \mathrm{~V}\) to \(+15.75 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {PIM4 }}=\mathrm{V}_{\text {PW5 }}=\mathrm{OV}, \mathrm{V}_{\mathrm{SS}}=\mathrm{OV} \mathrm{OR}-300 \mathrm{mV}\), AC PERFORMANCE CHARACTERISTICS \(\begin{aligned} & \binom{v_{D 0}=+11.4 \mathrm{~V} \text { to }+15.75 V, V_{\text {REF }}=+10 V, V_{\text {PIM }}}{\text { Output Amplifier is AD544 except where stated. }}\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\)} & Units & Test Conditions/Comments \\
\hline Output Current Setting Time & 1.5 & - & \(\mu_{\text {L max }}\) & \begin{tabular}{l}
To \(0.003 \%\) of full scale range. \\
\(I_{\text {out }}\) load \(=100 \Omega\), \\
\(\mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC register alternately loaded with all l's and all 0 's. Typical value of Settling Time is \(0.8 \mu \mathrm{~s}\).
\end{tabular} \\
\hline Digital to Analog Glitch Impulse & 50 & - & nV-sectyp & \[
\begin{aligned}
& \text { Measured with } \mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V} . \text { I }_{\mathrm{OUT}} \text { load } \\
& =100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF} . \mathrm{DAC} \\
& \text { register alternately loaded with all } \\
& \text { l's and all 0's. }
\end{aligned}
\] \\
\hline Multiplying Feedthrough Error \({ }^{4}\) & 3 & 5 & mV p-ptyp & \(\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz}\) sine wave DAC register loaded with all 0 's. \\
\hline Power Supply Rejection \(\Delta G a i n / \Delta V_{D D}\) & \(\pm 0.01\) & \(\pm 0.02\) & \% per \% max & \(\Delta \mathrm{V}_{\text {DD }}= \pm 5 \%\) \\
\hline Output Capacitance \(\mathrm{Cout}_{\text {(Pin 4) }}\) \(\mathrm{Cour}_{\text {(Pin 4) }}\) & \[
\begin{aligned}
& 260 \\
& 130
\end{aligned}
\] & \[
\begin{aligned}
& 260 \\
& 130
\end{aligned}
\] & \begin{tabular}{l}
pF max \\
pF max
\end{tabular} & \begin{tabular}{l}
DAC register loaded with all l's \\
DAC register loaded with all 0's
\end{tabular} \\
\hline Output Noise Voltage Density \((10 \mathrm{~Hz}-100 \mathrm{kHz})\) & 15 & - & \(n \mathrm{n} \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\text {FB }}\) and \(\mathrm{I}_{\text {OUT }}\) \\
\hline
\end{tabular}

\section*{NOTES}
\begin{tabular}{lll}
\({ }^{1}\) Temperature range as follows: & \(\mathrm{J}, \mathrm{K}\) Versions: & 0 to \(+70^{\circ} \mathrm{C}\) \\
& A, B Versions: & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
& S, TVersions: & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}
\({ }^{2}\) Specifications are guaranteed for \(a V_{D D}\) of +11.4 V to +15.75 V . At \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), the device is fully functional with degraded specifications.
\({ }^{3}\) Guaranteed by Product Assurance testing.
\({ }^{4}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.
Specifications subject to change without notice.

\title{
TIMING CHARACTERISTICS \({ }^{1}\) \\ \(\left(V_{D D}=+11.4 \mathrm{~V}\right.\) to \(+15.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{PM4}}=\mathrm{V}_{\mathrm{PIM5} 5}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{OV}\) or \(-300 \mathrm{mV}\) All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise stated. See Figure 1 for Timing Diagram.)
}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 0 & 0 & 0 & ns min & \(\overline{\text { CSMSB }}\) or \(\overline{\text { CSLSB }}\) to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & ns min & CSMSB or CSLSB to WR Hold Time \\
\hline \(\mathrm{t}_{3}\) & 170 & 200 & 240 & ns min & LDAC Pulse Width \\
\hline \(\mathrm{t}_{4}\) & 170 & 200 & 240 & ns min & Write Pulse Width \\
\hline \(\mathrm{t}_{5}\) & 140 & 160 & 180 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{6}\) & 20 & 20 & 30 & ns min & Data Hold Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Temperature range as follows
\begin{tabular}{ll} 
JN, KN Versions: & 0 to \(+70^{\circ} \mathrm{C}\) \\
AQ, BQ Versions: & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
SQ, TQ Versions: & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}

Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise stated)
\(\mathrm{V}_{\mathrm{DD}}\) (pin 26) to DGND . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+17 \mathrm{~V}\)
\(\mathrm{V}_{\text {SS }}\) (pin 27) to AGND . . . . . . . . . . . . . \(-15 \mathrm{~V},+0.3 \mathrm{~V}\)
V \(_{\text {REFS }}\) (pin 1) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
V \(_{\text {REFF }}\) (pin 2) to AGND . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{RFB}}\) (pin 3) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
Digital Input Voltage (pins 8-25) to DGND . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
\(V_{\text {PIN4 }}\) to DGND . . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
AGND to DGND . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
Power Dissipation (Any Package)
To \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . 1000 mW
Derates above \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

> Operating Temperature Range Commercial Plastic (J, K Versions) \(\ldots \ldots .0\) to \(+70^{\circ} \mathrm{C}\) Industrial Ceramic (A, B Versions) Extended Ceramic (S, T Versions) \(\ldots-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Storage Temperature . . . . . . . . . . \(5^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 10 secs) \(\cdots 5^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)  *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before
 devices are removed.

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Full-Scale \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7535JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{N}-28\) \\
AD7535K KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{N}-28\) \\
AD7535JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7535KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7535AQ & \(-25^{\circ}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7535BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7535SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7535TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7535SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7535TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}
*E \(=\) Leadless Ceramic Chip Carrier; \(N=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip. For outline information see Package Information section.

\section*{AD7535}

\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm\) LLSB max over the operating temperature range ensures monotonicity.

\section*{FULL-SCALE ERROR}

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero with an external potentiometer.

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-toAnalog Glitch Impulse. This is normally specified as the area of the glitch in either pA -secs or nV -secs depending upon whether the glitch is measured as a current or voltage. It is measured with \(\mathbf{V}_{\mathrm{REF}}=\mathrm{AGND}\).

\section*{OUTPUT CAPACITANCE}

This is the capacitance from I Iour to AGND.

\section*{OUTPUT LEAKAGE CURRENT}

Output Leakage Current is current which appears at IOUT with the DAC register loaded to all 0's.

\section*{MULTIPLYING FEEDTHROUGH ERROR}

This is the ac error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) terminal to I Out with DAC register loaded to all zeros.

PIN CONFIGURATIONS

\begin{tabular}{|c|c|c|c|}
\hline Pin & Function & \multicolumn{2}{|l|}{Description} \\
\hline 1 & \(\mathrm{V}_{\text {ReFs }}\) & \multicolumn{2}{|l|}{Voltage Reference sense pin} \\
\hline 2 & \(\mathbf{V}_{\text {REFF }}\) & \multicolumn{2}{|l|}{Voltage Reference force pin. If a remote voltage reference is being used \(V_{\text {REFF }}\) and \(V_{\text {REFS }}\) can be used in a Kelvin configuration to compensate for IR drop along the \(V_{\text {REF }}\) line. See Figure 7.} \\
\hline 3 & \(\mathrm{R}_{\mathrm{FB}}\) & \multicolumn{2}{|l|}{Feedback resistor. Used to close the loop around an external op-amp.} \\
\hline 4 & Iout & \multicolumn{2}{|l|}{Current Output Terminal.} \\
\hline 5 & \(\mathrm{A}_{\text {GNDS }}\) & \multicolumn{2}{|l|}{Analog ground sense line. Reference point for external circuitry. This pin should carry minimal current.} \\
\hline 6 & \(\mathrm{A}_{\text {GNDF }}\) & \multicolumn{2}{|l|}{Analog ground force line; carries current from internal analog ground connections. A GNDF and A \(_{\text {GNDS }}\) are tied together internally.} \\
\hline 7 & DGND & \multicolumn{2}{|l|}{Digital Ground} \\
\hline 8 & DB13 & \multicolumn{2}{|l|}{Data Bit 13. DAC MSB} \\
\hline 9 & DB12 & \multicolumn{2}{|l|}{Data Bit 12} \\
\hline 10 & DB11 & \multicolumn{2}{|l|}{Data Bit 11} \\
\hline 11 & DB10 & \multicolumn{2}{|l|}{Data Bit 10} \\
\hline 12 & DB9 & \multicolumn{2}{|l|}{Data Bit 9} \\
\hline 13 & DB8 & \multicolumn{2}{|l|}{Data Bit 8} \\
\hline 14 & DB7 & \multicolumn{2}{|l|}{Data Bit 7} \\
\hline 15 & DB6 & \multicolumn{2}{|l|}{Data Bit 6} \\
\hline 16 & DB5 & \multicolumn{2}{|l|}{Data Bit 5} \\
\hline 17 & DB4 & \multicolumn{2}{|l|}{Data Bit 4} \\
\hline 18 & DB3 & \multicolumn{2}{|l|}{Data Bit 3} \\
\hline 19 & DB2 & \multicolumn{2}{|l|}{Data Bit 2} \\
\hline 20 & DB1 & \multicolumn{2}{|l|}{Data Bit 1} \\
\hline 21 & DB0 & \multicolumn{2}{|l|}{Data Bit 0. DACLSB} \\
\hline 22 & CSMSB & \multicolumn{2}{|l|}{Chip Select Most Significant (MS) Byte. Active LOW input.} \\
\hline 23 & LDAC & \multicolumn{2}{|l|}{Asynchronous Load DAC input. Active LOW.} \\
\hline 24 & CSLSB & \multicolumn{2}{|l|}{Chip Select Least Significant(LS) Byte. Active LOW input.} \\
\hline \multirow[t]{10}{*}{25} & \(\overline{\text { WR }}\) & \multicolumn{2}{|l|}{Write input. Active LOW.} \\
\hline & & \(\overline{\text { CSMSB }} \overline{\text { CSLSB }}\) LDAC \(\overline{\text { WR }}\) & Operation \\
\hline & & \(\begin{array}{llll}0 & 1 & 1 & 0\end{array}\) & Load MS Input Register \\
\hline & & 100 & Load LS Input Register \\
\hline & & \(\begin{array}{llll}0 & 0 & 1 & 0\end{array}\) & Load MS and LS Input Registers \\
\hline & & \(1 \begin{array}{llll}1 & 1 & 0 & X\end{array}\) & Load DAC Register from Input Registers \\
\hline & & \(\begin{array}{llll}0 & 0 & 0 & 0\end{array}\) & All Registers are transparent \\
\hline & & X & No operation \\
\hline & & X X & No operation \\
\hline & & \multicolumn{2}{|l|}{NOTE \(\mathrm{X}=\) Don't Care} \\
\hline 26 & \(\mathrm{V}_{\text {DD }}\) & \multicolumn{2}{|l|}{+12 V to +15 V supply input} \\
\hline 27 & \(V_{\text {ss }}\) & \multicolumn{2}{|l|}{Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figure 4, 5, 6 or 7 for recommended circuitry.} \\
\hline 28 & N.C. & \multicolumn{2}{|l|}{Noconnection} \\
\hline
\end{tabular}


Figure 1. AD7535 Timing Diagram


Figure 2. Simplified Circuit Diagram for the AD7535 D/A Section

\section*{CIRCUIT INFORMATION - D/A SECTION}

Figure 2 shows a simplified circuit diagram for the AD7535 D/A section. The three MSB's of the 14 -bit Data Word are decoded to drive the seven switches A-G. The 11 LSB's of the Data Word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is \(1 / 8\) of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches AG steer equally weighted currents between IOUT and \(A_{\text {GNDF }}\).
Since the input resistance at \(\mathrm{V}_{\text {REF }}\) is constant, it may be driven by a voltage source or a current source of positive or negative polarity.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows an equivalent circuit for the analog section of the AD7535 D/A converter. The current source I Ieakage is composed of surface and junction leakages. The resistor \(\mathbf{R}_{\mathbf{O}}\) denotes the equivalent output resistance of the DAC which varies with input code. Cour is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input. \(g\left(V_{\text {REF }}, N\right)\) is the Thevenin equivalent voltage generator due to the reference


Figure 3. AD7535 Equivalent Analog Output Circuit
input voltage, \(\mathbf{V}_{\text {REF }}\), and the transfer function of the DAC ladder, N .

\section*{CIRCUIT INFORMATION - DIGITAL SECTION}

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5 V logic levels.

\section*{UNIPOLAR BINARY OPERATION} (2-QUADRANT MULTIPLICATION)
Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.
Capacitor Cl provides phase compensation and helps prevent overshoot and ringing when high speed op-amps are used.


Figure 4. Unipolar Binary Operation
\begin{tabular}{|c|c|}
\hline Binary Number In DACRegister & Analog Output, \(\mathbf{V}_{\text {out }}\) \\
\hline MSB LSB & \\
\hline 11111111111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{16383}{16384}\right)\) \\
\hline 10000000000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{8192}{16384}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
\hline 00000000000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{16384}\right)\) \\
\hline 00000000000000 & 0V \\
\hline
\end{tabular}

Table I. Unipolar Binary Code Table for AD7535

\section*{ZERO OFFSET AND GAIN ADJUSTMENT FOR}

FIGURE 4.

\section*{Zero Offset Adjustment}
1. Load DAC register with all 0 's.
2. Adjust offset of amplifier \(A 1\) so that \(\mathrm{V}_{\mathrm{O}}\) is at a minimum (i.e. \(\leq 30 \mu \mathrm{~V}\) ).

\section*{Gain Adjustment}
1. Load DAC register with all l's.
2. Trim potentiometer R 1 so that \(\mathrm{V}_{\mathrm{O}}=-\mathrm{V}_{\mathbf{I N}} \frac{(16383)}{(16384)}\)

In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

For high temperature applications resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7535, Gain Error trimming is not necessary.

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.
With the DAC loaded to 10000000000000 , adjust R1 for \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\). Alternatively, one can omit R1 and R2 and adjust the ratio of R 5 and R 6 for \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {IN }}\) or by varying the value of R7.
Resistors R5, R6 and R7 should be ratio matched to \(0.006 \%\). Mismatch of R5 and R6 causes both offset and full scale error. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.
A range of precision voltage dividers, manufactured by Vishay, offers a suitable solution to implementing the bipolar circuit described above. The resistor networks are TCR and Ratio Matched, giving excellent performance over temperature.
The code table for Figure 5 is given in Table II.


Figure 5. Bipolar Operation
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Binary Number in DACRegister MSB \\
LSB
\end{tabular} & Analog Output Vour \\
\hline 11111111111111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{8191}{8192}\right)\) \\
\hline 10000000000001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{8192}\right)\) \\
\hline 10000000000000 & 0V \\
\hline 01111111111111 & \[
-V_{\mathrm{IN}}\left(\frac{1}{8192}\right)
\] \\
\hline 00000000000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{8192}{8192}\right)\) \\
\hline
\end{tabular}

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

\section*{GROUNDING TECHNIQUES}

Since the AD7535 is specified for high accuracy it is important to use a proper grounding technique. The two AGND pins (AGNDF and AGNDS) provide flexibility in this respect. In Figure 4, the AD7535 is connected with the signal ground for the load located close to the DAC. There is no possibility of a voltage drop along the signal ground due to track resistance.

If the signal ground for the load is located at a distance from the DAC then the configuration of Figure 6 should be used. \(A_{2}\) compensates for the error due to IR voltage drop between the DAC's internal Analog ground and the load signal ground.
Figure 7 shows a remote voltage reference driving the AD7535. Op-amps A2 and A3 compensate for voltage drops along the reference input line and the analog ground line.


Figure 6. Unipolar Binary Operation with Forced Ground for Remote Load


Figure 7. Driving the AD7535 with a Remote Voltage Reference

\section*{ZERO OFFSET AND GAIN ADJUSTMENT FOR FIGURE 6}

\section*{Zero Offset Adjustment}
1. Load DAC register with all 0's.
2. Adjust offset of amplifier A2 for a minimum potential at AGNDS. This potential should be \(\leq 30 \mu \mathrm{~V}\) with respect to Signal Ground. Adjust offset of amplifier A1 so that \(\mathbf{V}_{\mathbf{O}}\) is at a minimum (i.e. \(\leq 30 \mu \mathrm{~V}\) ).

\section*{Gain Adjustment}
1. Load DAC register with all 1's.
2. Trim potentiometer R 1 so that \(\mathrm{V}_{\mathbf{O}}=-\mathrm{V}_{\mathbf{I N}} \frac{(16383)}{(16384)}\)

\section*{LOW LEAKAGE CONFIGURATION}

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7535 features a leakage reduction configuration (patent pending) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If \(\mathrm{V}_{\mathbf{S S}}(\mathrm{pin} 27)\) is tied to \(\mathrm{A}_{\mathrm{GND}}\) then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, \(\mathrm{V}_{\text {ss }}\) should be tied to a voltage of approximately - 0.3 V as in Figures 4, 5, 6 and 7. A simple resistor divider (R3, R4) produces approximately -300 mV from -15 V . The capacitor \(\mathbf{C} 2\) in parallel with R3 is an integral part of the low leakage configuration and must be \(4.7 \mu \mathrm{~F}\) or greater. Figure 8 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.

\section*{OP-AMP SELECTION}

In choosing an amplifier to be used with the AD7535, three parameters are of prime importance. These are (1) Input Offset Voltage ( \(\mathrm{V}_{\mathrm{OS}}\) ), (2) Input Bias Current ( \(\mathrm{I}_{\mathrm{B}}\) ), (3) Offset Voltage

Drift (TC \(\mathrm{V}_{\mathrm{Os}}\) ). To maintain specified accuracy with \(\mathrm{V}_{\text {REF }}\) at \(10 \mathrm{~V}, \mathrm{~V}_{\text {os }}\) must be less than \(30 \mu \mathrm{~V}\) while \(\mathrm{I}_{\mathrm{B}}\) should be less than 2 nA . It is important that the amplifier Open Loop Gain, Avol, be sufficiently large to keep \(\mathrm{V}_{\mathrm{Os}} \leq 30 \mu \mathrm{~V}\) for the full output voltage range. For a maximum output of \(10 \mathrm{~V}, \mathrm{~A}_{\text {vol }}\) must be greater than 340,000 .
The AD OP-07 series of op-amps have a very low \(\mathrm{V}_{\mathrm{Os}}(25 \mu \mathrm{~V})\) and can be used as the output amplifier for the AD7535 without any external adjustment of Offset Voltage. In the Forced Ground configuration of Figure 6, one can use an AD OP-07 for amplifier A2. Settling time to \(0.003 \%\) for the AD OP-07 is typically greater than \(50 \mu \mathrm{~s}\).

For faster settling time, one can use the AD544 series of op amps. Typically this settles to \(0.003 \%\) ( 14 -bits) in \(5 \mu \mathrm{~s}\). Even faster settling time can be achieved using the HA-2620 series of op-amps.
For operation over a wide temperature range Offset Voltage Drift and Bias Current Drift are critical parameters. The OP-27 and OP-37 series of op-amps exhibit extremely low Offset Voltage Drift and the AD544 has very low Bias Current Drift.


Figure 8. Graph of Typical Leakage Current vs Temperature for AD7535

\section*{AD7535}

\section*{MICROPROCESSOR INTERFACING}

\section*{AD7535-8086A INTERFACE}

The versatility of the AD7535 loading structure allows interfacing to both 8 - and 16 -bit microprocessor systems. Figure 9 shows the 8086 16-bit processor interfacing to a single device. In this setup the double buffering feature of the DAC is not used. AD0-AD13 of the 16-bit data bus are connected to the DAC data bus (DB0-DB13). The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 9 is given in Table III.


In a multiple DAC system the double buffering of the AD7535 allows the user to simultaneously update all DAC's. In Figure 10, a 14 -bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e. \(\overline{\text { LDAC }}\) ) is brought low, updating all the DACs simultaneously.

Figure 10. AD7535-8086 Interface: Multiple DAC System
品

\section*{ASSUME DS: DACLOAD, CS : DACLOAD DACLOAD SEGMENT AT 000}
\begin{tabular}{llll}
00 & 8CC9 & MOVCX,CS & \(:\) DEFINE DATA SEGMENT REGISTER EQUAL \\
02 & 8ED9 & MOVDS,CX & : TOCODE SEGMENT REGISTER \\
04 & BF00D0 & MOVDI, \# D000 & \(:\) LOAD DI WITH D000 \\
07 & C705"YZWX" & MOV MEM, \# YZWX" & \(:\) DAC LOADED WITH WXYZ \\
0B & EA0000 & & \(:\) CONTROL IS RETURNED TO THE \\
0E & OFFF & &
\end{tabular}

Table III. Sample Program for Loading AD7535 from 8086

\section*{AD7535 - MC68000 INTERFACE}

Interfacing between the MC68000 and the AD7535 is accomplished using the circuit of Figure 11. The following routine writes data to the DAC input registers and then outputs the data via the DAC register.


Figure 11. AD7535-MC68000 Interface

\section*{AD7535 - Z80 INTERFACE}

Though the AD7535 is primarily intended for use either with 16-bit microprocessors or in stand alone applications, it can also be interfaced to 8 -bit processor systems. Figure 12 is an interface circuit for the \(\mathbf{Z 8 0}\) microprocessor.


Figure 12. AD7535-Z80 Interface

\section*{DIGITAL FEEDTHROUGH}

In the preceding interface configurations, most digital inputs to the AD7535 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 13 shows an interface circuit which physically isolates the DAC from the bus. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.


Figure 13. AD7535 Interface Circuit Using Latches to Minimize Digital Feedthrough Minime Digital Feedthrough

FEATURES
Full 4-Quadrant Multiplication without External Resistors
All Grades 14-Bit Monotonic over the Full Temperature Range
Low Output Leakage ( \(<20 n A\) ) over the Full Temperature Range
Low Gain Temperature Coefficient, 2ppm/ \({ }^{\circ} \mathrm{C}\)
APPLICATIONS
Control and Measurement in High Temperature Environments
Digital Audio
Precision Servo Control
All Microprocessor Based Control Systems

\section*{GENERAL DESCRIPTION}

The AD7536 is a 14-bit monolithic CMOS D/A converter. The part is laser trimmed and specified as a dedicated bipolar DAC. The resistors needed for 4-quadrant multiplication are contained on the chip. Thus, the user requires only the AD7536, a voltage reference and two op-amps for bipolar operation. The AD7536 has the same low leakage configuration (patent pending) as the other members of the 14-bit CMOS DAC family. The excellent output leakage current characteristics also ensure exceptional stability of linearity and gain error over the full temperature range.
The device is speed compatible with most microprocessors and accepts TTL or 5V CMOS logic level inputs. There is standard Chip Select and Memory Write logic for easy interfacing. The AD7536 has full protection against CMOS "latch-up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op-amp.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{PRODUCT HIGHLIGHTS}
1. Bipolar Operation

The AD7536 gives the user 4-Quadrant Multiplication without any external resistors.
2. Guaranteed Monotonicity

14-bit monotonicity is guaranteed over the full temperature range for all grades.
3. Low Output Leakage

The device has excellent output leakage current characteristics at all temperatures.

\section*{PIN CONFIGURATIONS}


\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & J, A Versions & \[
\begin{aligned}
& \text { K, B } \\
& \text { Versions }
\end{aligned}
\] & S Version & TVersion & Units & Test Conditions/Comments \\
\hline \multicolumn{7}{|l|}{ACCURACY} \\
\hline Resolution & 14 & 14 & 14 & 14 & Bits & \(1 \mathrm{LSB}=2 \mathrm{~V}_{\mathrm{REF}} / 2^{14}\) \\
\hline Relative Accuracy & \(\pm 2\) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & LSB max & All grades guaranteed monotonic \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & over temperature. \\
\hline Gain Error & \(\pm 16\) & \(\pm 8\) & \(\pm 16\) & \(\pm 8\) & LSB max & Measured using internal \(R_{F B}\) and includes effects of leakage current and gain T.C. \\
\hline Offset Error & \(\pm 4\) & \(\pm 4\) & \(\pm 4\) & \(\pm 4\) & LSB max & Error due to mismatch between \(\mathbf{R}_{F B}\) and offset resistor. It also includes leakage current to \(\mathrm{I}_{\text {OUT }}\) and is measured when DAC is loaded with all 0 's. \\
\hline \multicolumn{7}{|l|}{Gain Temperature Coefficient \({ }^{3}\),} \\
\hline Offset Temperature Coefficient \({ }^{3}\) \(\Delta\) Offset/ \(\Delta\) Temperature & \(\pm 5\) & \(\pm 2.5\) & \(\pm 5\) & \(\pm 2.5\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max & Typical Value is \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{7}{|l|}{INPUT RESISTANCES} \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {REF }}\) Input Resistance, Pin 2} & 3 & 3 & 3 & 3 & \(\mathrm{k} \Omega\) min & Typical Input Resistance \(=\mathbf{6 k} \boldsymbol{\Omega}\) \\
\hline & 13 & 13 & 13 & 13 & \(\mathrm{k} \Omega\) max & \\
\hline \multirow[t]{2}{*}{\(\mathbf{V}_{\text {INV }}\) Input Resistance, Pin 28} & 2 & 2 & 2 & 2 & \(k \Omega\) min & Typical Input Resistance \(=\mathbf{4 k} \boldsymbol{\Omega}\) \\
\hline & 8 & 8 & 8 & 8 & \(\mathrm{k} \Omega\) max & \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline \(\mathrm{V}_{\text {IH }}\) (Input High Voltage) & 2.4 & 2.4 & 2.4 & 2.4 & \(V\) min & \\
\hline \(\mathrm{V}_{\text {IL }}\) (Input Low Voltage) & 0.8 & 0.8 & 0.8 & 0.8 & \(V_{\text {max }}\) & \\
\hline \multicolumn{7}{|l|}{\(\mathrm{I}_{\mathbf{I N}}\) (Input Current)} \\
\hline \(+25^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\mu \mathrm{A}\) max & \\
\hline \(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{3}\) & 7 & 7 & 7 & 7 & pF max & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline \(V_{\text {DD }}\) Range & 11.4/15.75 & 11.4/15.75 & 11.4/15.75 & 11.4/15.75 & \(\mathrm{V}_{\text {min }} / \mathrm{V}_{\text {max }}\) & Specification guaranteed over \\
\hline \(V_{\text {ss }}\) Range & -200/-500 & -200/-500 & -200/-500 & -200/-500 & mV min/mV max & this range. \\
\hline \(\mathrm{I}_{\mathrm{DD}}\) & 4 & 4 & 4 & 4 & \(m A\) max & All digital inputs \(\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\mathrm{IH}}\) \\
\hline & 500 & 500 & 500 & 500 & \(\mu \mathrm{A}\) max & All digital inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \multicolumn{7}{|l|}{Power Supply Rejection} \\
\hline \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\text {DD }}\) & \(\pm 0.02\) & \(\pm 0.02\) & \(\pm 0.02\) & \(\pm 0.02\) & \% per \% max & \(\Delta V_{\text {DD }}=V_{\text {DD }}\) max \(-V_{\text {DD }}\) min \\
\hline
\end{tabular}

\section*{AC PERFORMANCE CHARACTERISTICS These characteristics are included for Design Guidance only and are not subject to test.}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\)} & Units & Test Conditions/Comments \\
\hline Current Settling Time & 1.5 & - & \(\mu s\) max & \begin{tabular}{l}
To 0.003\% of full scale range. \\
\(I_{\text {OUT }}\) load \(=100 \Omega\), \\
\(\mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC register alternately \\
loaded with all 1's and all 0's. \\
Typical value of Settling Time is \(0.8 \mu \mathrm{~s}\).
\end{tabular} \\
\hline Digital-to-Analog Glitch Impulse & 50 & - & nV-sec typ & \begin{tabular}{l}
Measured with \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\). I OUT load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF} . \mathrm{DAC}\) \\
register alternately loaded with all 1 's and all 0 's.
\end{tabular} \\
\hline Multiplying Feedthrough Error \({ }^{4}\) & 4 & - & mV p-ptyp & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}, 1 \mathrm{kHz}\) sine wave \\
DAC register loaded with 10000000000000
\end{tabular} \\
\hline Output Capacitance & & & & \\
\hline \(\mathrm{Cout}^{\text {(Pin 4) }}\) & 260 & 260 & pF max & DAC register loaded with all 1's \\
\hline Cout (Pin 4) & 130 & 130 & pF max & DAC register loaded with all 0's \\
\hline Output Noise Voltage Density
\[
(10 \mathrm{~Hz}-100 \mathrm{kHz})
\] & 50 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\mathrm{FB}}\) and \(\mathrm{I}_{\mathrm{OUT}}\) \\
\hline
\end{tabular}

NOTES
\begin{tabular}{lll}
\({ }^{1}\) Temperature range as follows: & \(\mathrm{J}, \mathrm{K}\) Versions: & 0 to \(+70^{\circ} \mathrm{C}\) \\
& A, B Versions: & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
& \(\mathrm{S}, \mathrm{T}\) Versions: & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}
\({ }^{2}\) Specifications are guaranteed for \(\mathrm{a} \mathrm{V}_{\mathrm{DD}}\) of +11.4 V to +15.75 V . At \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), the device is fully functional with degraded specifications.
\({ }^{3}\) Guaranteed by Product Assurance testing.
\({ }^{4}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.
Specifications subject to change without notice.

\section*{TIMING CHARACTERISTICS}
\(\left(V_{D D}=+11.4 \mathrm{~V}\right.\) to \(+15.75 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{PMA}}=\mathrm{V}_{\mathrm{PINS}}=\mathrm{OV}, \mathrm{V}_{\mathrm{SS}}=\mathrm{OV}\) or \(-300 \mathrm{mV}\) All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise stated. See Figure 1 for Timing Diagram.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 0 & 0 & 0 & ns min & \(\overline{\text { CSMSB }}\) or \(\overline{\text { CSLSB }}\) to \(\overline{\text { WR }}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & ns min & CSMSB or CSLSB to WR Hold Time \\
\hline \(\mathrm{t}_{3}\) & 170 & 200 & 240 & ns min & LDAC Pulse Width \\
\hline \(\mathrm{t}_{4}\) & 170 & 200 & 240 & ns min & Write Pulse Width \\
\hline \(\mathrm{t}_{5}\) & 140 & 160 & 180 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{6}\) & 20 & 20 & 30 & ns min & Data Hold Time \\
\hline
\end{tabular}

Specifications subject to change without notice.


Figure 2. AD7536 Transfer Function

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Full Scale \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7536JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{N}-28\) \\
AD7536KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{N}-28\) \\
AD7536JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7536KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & P-28A \\
AD7536AQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7536BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7536SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7536TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-28\) \\
AD7536SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7536TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline \multicolumn{1}{|l}{} \\
*E = Leadless Ceramic ChipCarrier; \(\mathrm{N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded ChipCarrier; \\
Q = Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.
\end{tabular}


\section*{ABSOLUTE MAXIMUM RATINGS}
\(V_{\text {DD }}\) (pin 26) to DGND . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+17 \mathrm{~V}\)
\(\mathrm{V}_{\text {SS }}\) (pin 27) to AGND . . . . . . . . . . . . . \(-15 \mathrm{~V},+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {REF }}\) (pin 2) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\text {INV }}\) (pin 28) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{R}_{\text {INT }}\) (pin 1) to AGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{R}_{\mathrm{FB}}\) (pin 3) to AGND . . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
Digital Input Voltage (pins 8-25) to DGND . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
\(V_{\text {PIN4 }}\) to DGND . . . . . . . . . . . . . . . . . \(-0.3 V, V_{D D}\)
. . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
To \(+75^{\circ} \mathrm{C}\)
1000 mW
\begin{tabular}{|c|c|}
\hline Derates above \(+75^{\circ} \mathrm{C}\) & \[
10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}
\] \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline Commercial Plastic (J, K Versions) & 0 to \(+70^{\circ} \mathrm{C}\) \\
\hline Industrial Ceramic (A, B Versions) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Extended Ceramic (S, T Versions) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 10 secs) & \(+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{TERMINOLOGY}

\section*{LEAST SIGNIFICANT BIT (LSB)}

This is the analog weighting of 1 bit of the digital word in a
DAC. For the AD7536 1LSB \(=\frac{2 \mathrm{~V}_{\text {REF }}}{2^{14}}\)

\section*{RELATIVE ACCURACY}

Relative accuracy or end point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., Offset and Gain Error are adjusted out) and is normally expressed in Least Significant Bits or as a percentage of full scale range.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of +1LSB max over the operating temperature range ensures monotonicity.

\section*{GAIN ERROR}

Gain error is a measure of the output error between an ideal DAC and the actual device output with all one's loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer.

\section*{OFFSET ERROR}

Offset error is a measure of the mismatch between \(R_{F B}\) and the internal offset resistor, \(\mathrm{R}_{\mathrm{OFs}}\). It also includes the leakage component from the DAC (see Figure 8). It is present for all codes and is expressed in Least Significant Bits.

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV -secs depending upon whether the glitch is measured as a current or voltage. It is measured with \(\mathbf{V}_{\text {REF }}=\) AGND.

\section*{OUTPUT CAPACITANCE}

This is the capacitance from IOUT to AGND.

\section*{LEAKAGE CURRENT}

Leakage current flows into \(I_{\text {OUT }}\) from the 14-bit DAC when all the DAC switches are off. It contributes to the Linearity, Gain and Offset error (see Figure 8).

\section*{MULTIPLYING FEEDTHROUGH ERROR}

This is the ac error due to capacitive feedthrough from \(\mathrm{V}_{\mathrm{REF}}\) terminal to \(\mathrm{I}_{\text {OUT }}\) with DAC register loaded with 10000000000000.
\begin{tabular}{|c|c|c|c|}
\hline Pin & Function & \multicolumn{2}{|l|}{Description} \\
\hline 1 & \(\mathrm{R}_{\text {INT }}\) & \multicolumn{2}{|l|}{Contact point for internal resistors R1 and R2 which perform the inverting function on \(V_{\text {REF }}\) with external op-amp. See Figure 3.} \\
\hline 2 & \(\mathrm{V}_{\text {REF }}\) & \multicolumn{2}{|l|}{Reference input to the DAC. It is internally connected to \(\mathrm{R}_{\mathrm{OFS}}\) and R1. See Figure 3.} \\
\hline 3 & \(\mathrm{R}_{\mathrm{FB}}\) & \multicolumn{2}{|l|}{Feedback resistor. Used to close the loop around an external op-amp.} \\
\hline 4 & \(\mathrm{I}_{\text {OUT }}\) & \multicolumn{2}{|l|}{Current Output Terminal.} \\
\hline 5 & \(\mathrm{A}_{\mathrm{GNDS}}\) & \multicolumn{2}{|l|}{Analog ground sense line. Reference point for external circuitry. This pin should carry minimal current.} \\
\hline 6 & \(\mathrm{A}_{\text {GNDF }}\) & \multicolumn{2}{|l|}{Analog ground force line; carries current from internal analog ground connections. A GNDF and A GNDS are tied together internally.} \\
\hline 7 & DGND & \multicolumn{2}{|l|}{Digital Ground} \\
\hline 8 & DB13 & \multicolumn{2}{|l|}{Data Bit 13. DAC MSB} \\
\hline 9 & DB12 & \multicolumn{2}{|l|}{Data Bit 12} \\
\hline 10 & DB11 & \multicolumn{2}{|l|}{Data Bit 11} \\
\hline 11 & DB10 & \multicolumn{2}{|l|}{Data Bit 10} \\
\hline 12 & DB9 & \multicolumn{2}{|l|}{Data Bit 9} \\
\hline 13 & DB8 & \multicolumn{2}{|l|}{Data Bit 8} \\
\hline 14 & DB7 & \multicolumn{2}{|l|}{Data Bit 7} \\
\hline 15 & DB6 & \multicolumn{2}{|l|}{Data Bit 6} \\
\hline 16 & DB5 & \multicolumn{2}{|l|}{Data Bit 5} \\
\hline 17 & DB4 & \multicolumn{2}{|l|}{Data Bit 4} \\
\hline 18 & DB3 & \multicolumn{2}{|l|}{Data Bit 3} \\
\hline 19 & DB2 & \multicolumn{2}{|l|}{Data Bit 2} \\
\hline 20 & DB1 & \multicolumn{2}{|l|}{Data Bit 1} \\
\hline 21 & DB0 & \multicolumn{2}{|l|}{Data Bit 0. DAC LSB} \\
\hline 22 & CSMSB & \multicolumn{2}{|l|}{Chip Select Most Significant (MS) Byte. Active LOW input.} \\
\hline 23 & LDAC & \multicolumn{2}{|l|}{Asynchronous Load DAC input. Active LOW.} \\
\hline 24 & \(\overline{\text { CSLSB }}\) & \multicolumn{2}{|l|}{Chip Select Least Significant (LS) Byte. Active LOW input.} \\
\hline \multirow[t]{10}{*}{25} & \(\overline{\text { WR }}\) & \multicolumn{2}{|l|}{Write input. Active LOW.} \\
\hline & & \(\overline{\text { CSMSB }} \overline{\text { CSLSB }} \overline{\text { LDAC }} \overline{\text { WR }}\) & Operation \\
\hline & & \(\begin{array}{llll}0 & 1 & 1 & 0\end{array}\) & Load MS Input Register \\
\hline & & \(\begin{array}{llll}1 & 0 & 1 & 0\end{array}\) & Load LS Input Register \\
\hline & & \(\begin{array}{llll}0 & 0 & 1 & 0\end{array}\) & Load MS and LS Input Registers \\
\hline & & 100 & Load DAC Register from Input Registers \\
\hline & & \(\begin{array}{llll}0 & 0 & 0 & 0\end{array}\) & All Registers are transparent \\
\hline & & \(1 \begin{array}{ll}1 & 1\end{array}\) & No operation \\
\hline & & \(\begin{array}{lllll}\mathrm{X} & \mathrm{X} & 1 & 1\end{array}\) & No operation \\
\hline & & \multicolumn{2}{|l|}{NOTE \(\mathrm{X}=\) Don't Care} \\
\hline 26 & \(\mathrm{V}_{\text {DD }}\) & \multicolumn{2}{|l|}{Power supply input. Specifications apply for \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%\) to \(+15 \mathrm{~V} \pm 5 \%\).} \\
\hline 27 & \(\mathrm{V}_{\text {Ss }}\) & \multicolumn{2}{|l|}{Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figure 5 or 6 for recommended circuitry.} \\
\hline 28 & \(\mathrm{V}_{\text {INV }}\) & \multicolumn{2}{|l|}{This pin must be connected to the output of the external inverting op-amp. See Figure 3.} \\
\hline
\end{tabular}


Figure 3. Simplified Circuit Diagram of the AD7536 D/A Section Showing Connection of External Op-Amps

\section*{CIRCUIT INFORMATION - D/A SECTION}

Figure 3 is a simplified circuit diagram of the AD7536 D/A section and it also shows the external op-amp connection. The device is a 14-bit DAC with three extra resistors on chip for bipolar operation. It is configured so that the coding is Offset Binary. The 14-bit DAC consists of an R-2R ladder for the lower eleven bits (switches S0-S10). The three MSB's are decoded to drive switches A-G sequentially. Each of these carries an equally weighted current which is also equal to the current in the \(\mathrm{R}-2 \mathrm{R}\) ladder. \(\mathrm{R}_{\mathrm{OFS}}\) has the same magnitude as \(\mathrm{R}_{\mathrm{FB}}\) so that the output is offset by a constant \(-\mathrm{V}_{\mathrm{REF}}\). R1 and R2 (together with external op-amp A1) invert \(\mathrm{V}_{\text {REF }}\) and apply it to the 14-bit DAC ( \(\mathrm{V}_{\mathrm{INV}}\) ). See Table I for complete Offset Binary Code Table.

To eliminate any slight variations in analog ground potential with changing code, there are two analog ground pins. AGNDF sinks all the current flowing through the switches to ground while AGNDS is used as a reference point with minimal current flowing in it. Figure 3 shows A3 maintaining AGNDS at Signal Ground. The connection of AGNDS and AGNDF may be changed depending on required system accuracy and output drive requirements (see Figures 5 and 6).

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 4 shows an equivalent output circuit for the analog section of the AD7536 D/A converter. The current source I LEAkage is composed of surface and junction leakages. The resistor R0 denotes the equivalent output resistance of the DAC and associated resistors. This varies with input code. Cout is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending on the digital input. \(g\left(V_{\text {REF }}, N\right)\) is the Thevenin equivalent voltage generator due to the reference input voltage, \(\mathrm{V}_{\mathrm{REF}}\), and the circuit transfer function, N .


Figure 4. AD7536 Equivalent Analog Output Circuit

\section*{CIRCUIT INFORMATION - DIGITAL SECTION}

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than \(\ln A\). Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5 V logic levels.


Figure 5. AD7536 Operation

\section*{BIPOLAR OPERATION}

\section*{(4-Quadrant Multiplication)}

Figure 5 shows the AD7536 connected for bipolar operation. Specified accuracy is attained without the need for expensive closely matched external resistors. R1 and R2 provide an optional gain adjustment and capacitor Cl helps prevent overshoot and ringing when high-speed op-amps are used. The -300 mV bias voltage for \(\mathrm{V}_{\mathrm{ss}}\) is derived from R3, R4 and C2. Op-amp A3 (Figure 3 and Figure 6) is omitted from Figure 5. AGNDS and AGNDF are externally shorted to Signal Ground.

Table I shows the Offset Binary Code Table obtained with the circuit of Figure 5. It should be noted that the user can get a 2's Complement transfer function by inverting the MSB of the DAC word.
\begin{tabular}{l|c}
\begin{tabular}{l} 
Binary Number in \\
DACRegister
\end{tabular} & Analog Output \(V_{\text {OUT }}\) \\
\hline \begin{tabular}{lll} 
MSB & LSB \\
111111 & 1111111
\end{tabular} & \(+\mathrm{V}_{\text {IN }}\left(\frac{8191}{8192}\right)\) \\
10000000000001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{8192}\right)\) \\
10000000000000 & 0 V \\
00000000000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{8191}{8192}\right)\) \\
0000000000 & 0000
\end{tabular}

\section*{OFFSET AND GAIN ADJUSTMENT FOR FIGURE 5.}

Offset Adjustment
1. Adjust offset of amplifier Al so that potential at \(\mathrm{R}_{\text {INT }}\) is \(<10 \mu \mathrm{~V}\) with respect to Signal Ground.
2. Load DAC register with 10000000000000.
3. Adjust offset of amplifier A2 until \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}(<10 \mu \mathrm{~V})\).

\section*{Gain Adjustment}
1. Load DAC register with all 1's.
2. Trim potentiometer R 2 so that \(\mathrm{V}_{\mathrm{O}}=+\mathrm{V}_{\mathrm{IN}} \frac{(8191)}{(8192)}\)

For high-temperature applications, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Offset Error, Full Scale Error and Gain T.C. specifications of the AD7536, trimming of the Offset and Gain is not necessary.

Table I. Offset Binary Code Table for AD7536


Figure 6. AD7536 Operation with Forced Ground

\section*{GROUNDING CONSIDERATIONS}

In the circuits of Figures 5 and 6 , with \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}, 1 \mathrm{LSB}\) has a value of 1.2 mV . So, factors which are not important in less accurate systems must, in this case, be given careful consideration. Among these, the whole question of grounding is crucial. Voltage reference ground, the \(\mathrm{I}_{\text {Out }}\) pin on the DAC, the noninverting pin of A1 and SIGNAL GROUND must all be at the same potential. Note that in Figure 5, AGNDS and AGNDF are externally shorted and A3 is not used. Voltage drops due to bond wire resistance are not compensated for in this circuit. This means that an extra linearity error of less than 0.1LSB is added to the DAC linearity error. If the user wishes to eliminate this extra error, then the circuit of Figure 6 should be used.

Here, A3 is used to maintain AGNDS at Signal Ground potential. \(I_{\text {Out }}\) is also at Signal Ground potential. By using the Force, Sense technique all switch contacts on the DAC are at exactly the same potential and any error due to bond wire resistance is eliminated. If A3 is not a low offset voltage ( \(<100 \mu \mathrm{~V}\) ) op-amp, it should be trimmed with a potentiometer until the voltage at AGNDS is \(<10 \mu \mathrm{~V}\) with respect to SIGNAL GROUND. Figure 7 shows how the circuit of Figure 5 might be be laid out. Gain trim components R1 and R2 have been omitted for clarity. Note how the input to \(\mathrm{V}_{\text {REF }}\) (pin 2) is shielded to reduce ac feedthrough while the digital inputs are shielded to minimize digital feedthrough.


Figure 7. Suggested Layout for AD7536 Circuit of Figure 5


Figure 8. Typical Graph of Offset Error vs. Temperature With and Without Low Leakage Configuration

\section*{LOW LEAKAGE CONFIGURATION}

Leakage current in CMOS D/A converters has two components. Current leaks from \(\mathrm{V}_{\mathrm{DD}}\) into the \(\mathrm{I}_{\mathrm{OUT}}\) line and is present at all DAC codes. There is also leakage across the off switches in the DAC. The polarity of this current depends on \(\mathrm{V}_{\text {INV }}\) and its magnitude is related to the code in the DAC register. At high temperatures (above \(90^{\circ} \mathrm{C}\) ) it is normal for the leakage current to increase dramatically. By its nature it will affect all critical dc parameters (Linearity Error, Gain Error and Offset Error). The AD7536 features a leakage reduction configuration (patent pending) to keep the leakage current low (typically \(<10 \mathrm{nA}\) ) over an extended temperature range. This ensures that the DAC maintains its \(25^{\circ} \mathrm{C}\) performance very well at temperatures up to \(125^{\circ} \mathrm{C}\).
The AD7536 can be operated with or without the leakage reduction configuration. If \(\mathrm{V}_{\mathrm{SS}}\) (pin 27) is tied to AGND, then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, \(\mathrm{V}_{\text {SS }}\) should be tied to -0.3 V as in Figures 5 and 6 . The current taken by \(\mathrm{V}_{\text {ss }}\) is very low \((<10 \mu \mathrm{~A})\) allowing a simple resistor divider (R3, R4) to produce the required -300 mV from -15 V . The capacitor C 2 in parallel with R3 is an integral part of the low leakage configuration and must be \(4.7 \mu \mathrm{~F}\) or greater. Figure 8 is a plot of Offset Error versus temperature for both conditions. It clearly shows the improvement when the low leakage configuration is used.

\section*{OP-AMP SELECTION}

In choosing an amplifier to be used with the AD7536, three parameters are of prime importance. These are:
1. Input Offset Voltage ( \(\mathrm{V}_{\mathrm{OS}}\) )
2. Input Bias Current ( \(\mathrm{I}_{\mathrm{B}}\) )
3. Offset Voltage Drift (TC V \({ }_{O S}\) ).

To maintain specified accuracy with \(\mathrm{V}_{\mathrm{REF}}\) at \(10 \mathrm{~V}, \mathrm{~A} 1\) and A 2 of Figures 5 and 6 must have \(\mathrm{V}_{\mathrm{OS}}<100 \mu \mathrm{~V}\) and \(\mathrm{I}_{\mathrm{B}}<10 \mathrm{nA}\). It is important that the amplifier Open Loop Gain, \(A_{\text {voL }}\), be sufficiently large to keep \(\mathrm{V}_{\mathrm{OS}}<100 \mu \mathrm{~V}\) for the full output voltage range. For a maximum output of \(10 \mathrm{~V}, \mathrm{~A}_{\text {vol }}\) must be greater than 100,000.

In the Forced Ground configuration of Figure 6, one can use an AD OP-07 for amplifier A3, without any external adjustment for \(\mathrm{V}_{\text {Os }}\). In low frequency or fixed reference applications where fast output settling time is not required, the AD OP-07 is also recommended for A1 and A2. Because of its low \(\mathrm{V}_{\text {Os }}\) no external potentiometers are needed. For faster settling time, one can use the AD544 series of op-amps.

Offset Voltage Drift and Bias Current drift are critical parameters for operation over a wide temperature range. The AD OP-07, AD OP-27 and AD OP- 37 all exhibit very low offset drift while the AD544 has very low bias current drift. Table II summarizes the important specifications of the op-amps mentioned above.
\begin{tabular}{|c|c|c|c|c|}
\hline Op-Amp & \begin{tabular}{l}
Input Offset \\
Voltage (Vos)
\end{tabular} & \begin{tabular}{l}
Input Bias \\
Current ( \(\mathbf{I}_{\mathrm{B}}\) )
\end{tabular} & \begin{tabular}{l}
Offset Voltage \\
Drift (TCV \({ }_{\text {os }}\) )
\end{tabular} & Settling Time to 0.003\%FS \\
\hline AD544L & \(500 \mu \mathrm{~V}\) & 25 pA & \(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(5 \mu \mathrm{~s}\) \\
\hline AD OP-07H & \(75 \mu \mathrm{~V}\) & 3 nA & \(0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(50 \mu \mathrm{styp}\) \\
\hline AD OP-27CH & \(100 \mu \mathrm{~V}\) & 80 nA & \(0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(6 \mu\) styp \\
\hline AD OP-37CH & \(100 \mu \mathrm{~V}\) & 80 nA & \(0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(1 \mu \mathrm{styp}\) \\
\hline HA-2620 & 4 mV & 35 nA & \(20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(0.8 \mu \mathrm{styp}\) \\
\hline
\end{tabular}

Table II. Guide to Op-Amp Selection

\section*{AD7536}

\section*{MICROPROCESSOR INTERFACING}

\section*{AD7536 - 8086A INTERFACE}

The versatility of the AD7536 loading sturcture allows interfacing to both 8 - and 16 -bit microprocessor systems. Figure 9 shows the 8086 16-bit processor interfacing to a single device. In this circuit the double buffering feature of the DAC is not used. AD0-AD13 of the 16 -bit data bus are connected to the DAC data bus (DB0-DB13). The 14 -bit word is written to the DAC in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 9 is given in Table III. In a multiple DAC system the double buffering of the AD7536 allows the user to simultaneously update all DAC's. In Figure 10, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence.


Figure 9. AD7536-8086 Interface Circuit Then, with one instruction to the appropriate address, CS4 (i.e., \(\overline{\text { LDAC }}\) ) is brought low, updating all the DACs simultaneously.


Figure 10. AD7536-8086 Interface: Multiple DAC System

\section*{ASSUME DS: DACLOAD, CS : DACLOAD}

DACLOAD SEGMENT AT 000
\begin{tabular}{llll}
00 & 8CC9 & MOVCX, CS & \(:\) DEFINE DATA SEGMENT REGISTER EQUAL \\
02 & 8ED9 & MOV DS, CX & \(:\) TOCODE SEGMENT REGISTER \\
04 & BF00D0 & MOV DI, \# D000 & \(:\) LOAD DI WITH D000 \\
07 & C705"YZWX" & MOV MEM, \# YZWX" & \(:\) DAC LOADED WITH WXYZ \\
\(0 B\) & EA0000 & & \(:\) CONTROL IS RETURNED TO THE \\
0 E & 00 FF & &
\end{tabular}

Table III. Sample Program for Loading AD7536 from 8086

\section*{AD7536 - MC68000 INTERFACE}

Interfacing between the MC68000 and the AD7536 is accomplished using the circuit of Figure 11. The following routine writes data to the DAC input registers and then outputs the data via the DAC register.

01000 MOVE.W \#W, D0 The desired DAC data, W, is loaded into Data Register 0. W may be any value between 0 and 16383 (decimal) or 0 and 3FFF (hexademical).
MOVE.W D0,\$E000 The data W is transferred between D0 and the DAC Register.
MOVE.B \#228,D7 Control is returned to the System Monitor Program using these tow TRAP \#14 instructions.


Figure 11. AD7536 - MC68000 Interface

\section*{AD7536 - Z80 INTERFACE}

Though the AD7536 is ideally suited for use either with 16-bit microprocessors or in stand-alone applications, it can also be interfaced to 8 -bit processor systems. Figure 12 is an interface circuit for the popular Z 80 microprocessor.


Figure 12. AD7536-Z80 Interface

\section*{DIGITAL FEEDTHROUGH}

In the preceding interface configurations, most digital inputs to the AD7536 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 13 shows an interface circuit which physically isolates the DAC from the bus. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.

Figure 13. AD7536 Interface Circuit Using Latches to Minimize Digital Feedthrough


\section*{FEATURES}

Two 12-Bit DACs in One Package
DAC Ladder.Resistance Matching: 0.5\%
Space Saving Skinny DIP and Surface Mount Packages 4-Quadrant Multiplication
Low Gain Error (1LSB max Over Temperature)
Byte Loading Structure
Fast Interface Timing

\section*{APPLICATIONS}

Automatic Test Equipment
Programmable Filters
Audio Applications
Synchro Applications
Process Control

\section*{GENERAL DESCRIPTION}

The AD7537 contains two 12-bit current output DACs on one monolithic chip. A separate reference input is provided for each DAC. The dual DAC saves valuable board space, and the monolithic construction ensures excellent thermal tracking. Both DACs are guaranteed 12-bit monotonic over the full temperature range.
The AD7537 has a 2-byte (8LSBs, 4MSBs) loading structure. It is designed for right-justified data format. The control signals for register loading are A0, A1, \(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}\) and \(\overline{\mathrm{UPD}}\). Data is loaded to the input registers when \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are low. To transfer this data to the DAC registers, UPD must be taken low with \(\overline{\mathrm{WR}}\).
Added features on the AD7537 include an asynchronous \(\overline{\text { CLR }}\) line which is very useful in calibration routines. When this is taken low, all registers are cleared. The double buffering of the data inputs allows simultaneous update of both DACs. Also, each DAC has a separate AGND line. This increases the device versatility; for instance one DAC may be operated with AGND biased while the other is connected in the standard configuration.
The AD7537 is manufactured using the Linear Compatible CMOS (LC \({ }^{2}\) MOS) process. It is speed compatible with most microprocessors and accepts TTL, 74HC and 5V CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. DAC to DAC Matching:

Since both DACs are fabricated on the same chip, precise matching and tracking is inherent. Many applications which are not practical using two discrete DACs are now possible. Typical matching: \(0.5 \%\).
2. Small Package Size:

The AD7537 is packaged in small 24-pin, 0.3" DIPs and in 28-terminal surface mount packages.
3. Wide Power Supply Tolerance:

The device operates on a +12 V to \(+15 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\), with \(\pm 10 \%\) tolerance on this nominal figure. All specifications are guaranteed over this range.
 \(\mathrm{I}_{\text {outs }}=\mathrm{AGNDB}=0 \mathrm{~V}\). All specifications \(\mathrm{I}_{\min }\) to \(\mathrm{T}_{\text {max }}\) unless otherwise specified.)


\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for Design Guidance only and are not subject to test.
\(\left(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}\right.\) to \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REA }}=\mathrm{V}_{\text {REB }}=+10 \mathrm{~V}, \mathrm{I}_{\text {OUTA }}=\mathrm{AGNDA}=0 \mathrm{~V}, \mathrm{I}_{\text {OUTB }}=\mathrm{AGNDB}=\) OV. Output Amplifiers are AD644 except where stated. \()\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathbf{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) & Units & Test Conditions/Comments \\
\hline Output Current Setting Time & 1.5 & - & \(\mu \mathrm{s}\) max & To \(0.01 \%\) of full-scale range. I Iout load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC output measured from falling edge of \(\overline{W R}\). Typical Value of Settling Time is \(0.8 \mu \mathrm{~s}\). \\
\hline Digital-to-Analog Glitch Impulse & 7 & - & nV-styp & Measured with \(\mathrm{V}_{\text {REFA }}=\mathrm{V}_{\text {REFB }}=0 \mathrm{~V}\). \(\mathrm{I}_{\text {OUTA }}, \mathrm{I}_{\text {OUTB }}\) load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC registers alternately loaded with all 0 s and all 1 s . \\
\hline AC Feedthrough \({ }^{4}\) \(V_{\text {REFA }}\) to Iouta \(V_{\text {REFB }}\) to \(I_{\text {OUTB }}\) & \[
\begin{array}{r}
-70 \\
-70 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
-65 \\
-65 \\
\hline
\end{array}
\] & dB max dB max & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REFA}}, \mathrm{~V}_{\mathrm{REFB}}=20 \mathrm{Vp-p} 10 \mathrm{kHz} \text { sine wave. } \\
& \mathrm{DAC} \text { reggisters loaded with all } 0 \mathrm{~s} \text {. }
\end{aligned}
\] \\
\hline Power Supply Rejection \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{DD}}\) & \(\pm 0.01\) & \(\pm 0.02\) & \% per \% max & \(\Delta V_{D D}=V_{D D} \max -V_{D D} \min\) \\
\hline \begin{tabular}{l}
Output Capacitance \\
Couta \\
Coutb \\
Couta \\
Coutb
\end{tabular} & \[
\begin{aligned}
& 70 \\
& 70 \\
& 140 \\
& 140 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 70 \\
& 70 \\
& 140 \\
& 140 \\
& \hline
\end{aligned}
\] & pF max pF max pF max pF max & \begin{tabular}{l}
DAC A, DAC B loaded with all 0s \\
DAC A, DAC B loaded with all is
\end{tabular} \\
\hline \begin{tabular}{l}
Channel-to-Channel Isolation \(V_{\text {REFA }}\) to \(I_{\text {OUtB }}\) \\
\(V_{\text {REFB }}\) to \(I_{\text {OUTA }}\)
\end{tabular} & -84
-84 & - & \[
\begin{aligned}
& \mathrm{dB} \text { typ } \\
& \mathrm{dB} \text { typ }
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V}_{\text {REFA }}=20 \mathrm{~V}\) p-p 10kHz sine wave, \(\mathrm{V}_{\text {REFB }}=0 \mathrm{~V}\). \\
Both DACs loaded with all 1 s . \\
\(V_{\text {REFB }}=20 \mathrm{~V}\) p-p 10 kHz sine wave, \(\mathrm{V}_{\text {REFA }}=0 \mathrm{~V}\). \\
Both DACs loaded with all 1 s .
\end{tabular} \\
\hline Digital Crosstalk & 7 & - & nV-styp & Measured for a Code Transition of all 0 s to all 1 s . \(\mathrm{I}_{\text {OLTA }}, \mathrm{I}_{\text {OUTB }}\) load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). \\
\hline Output Noise Voltage Density ( \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) ) & 25 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\text {FBA }}\) and \(\mathrm{I}_{\text {OLTA }}\) or \(\mathrm{R}_{\text {FBB }}\) and \(\mathrm{I}_{\text {OUtB }}\). Frequency of measurement is \(10 \mathrm{~Hz}-100 \mathrm{kHz}\). \\
\hline Total Harmonic Distortion & -82 & - & dB typ & \(\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}\) rms, 1 kHz . Both DACs loaded with all 1 s . \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{\prime}\) Temperature range as follows: \(\mathrm{J}, \mathrm{K}, \mathrm{L}\) Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
A, B, C Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
S, T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{2}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{3}\) Functional at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) with degraded specifications.
\({ }^{4}\) Pin 12 (DGND) on ceramic DIPs is connected to lid.
Specifications subject to change without notice.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathbf{A}}-55^{\circ} \mathrm{C}
\]
\[
\text { to }+125^{\circ} \mathrm{C}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 15 & 15 & 30 & ns min & Address Valid to Write Setup Time \\
\hline \(\mathrm{t}_{2}\) & 15 & 15 & 25 & ns min & Address Valid to Write Hold Time \\
\hline \(\mathrm{t}_{3}\) & 60 & 80 & 80 & ns min & Data Setup Time \\
\hline \(t_{4}\) & 25 & 25 & 25 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{5}\) & 0 & 0 & 0 & ns min & Chip Select or Update to Write Setup Time \\
\hline \(\mathrm{t}_{6}\) & 0 & 0 & 0 & ns min & Chip Select or Update to Write Hold Time \\
\hline \(\mathrm{t}_{7}\) & 80 & 80 & 100 & ns min & Write Pulse Width \\
\hline \(\mathrm{t}_{8}\) & 80 & 80 & 100 & \(\mathrm{ns} \min\) & Clear Pulse Width \\
\hline
\end{tabular}

NOTE
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise stated)
\(V_{\text {DD }}\) to DGND . . . . . . . . . . . . . . . . \(\quad-0.3 \mathrm{~V},+17 \mathrm{~V}\)
\(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}\) to \(A G N D A\), AGNDB . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\text {RFBA }}, \mathrm{V}_{\text {RFBB }}\) to \(A G N D A\), AGNDB . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
Digital Input Voltage to DGND . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{I}_{\text {OUTA }}, \mathrm{V}_{\text {OUtB }}\) to DGND . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
AGNDA, AGNDB to DGND . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Power Dissipation (Any Package)
To \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . 450 mW
Derates above \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

NOTES
1. All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM \(\mathbf{1 0 \%}\) TO , \(O F+5 V . t_{r}=t_{t}=20 \mathrm{~ns}\).
2. TiMing measurement reference Level is \(\frac{\mathrm{V}_{\mathrm{H}}+\mathrm{V}_{\mathrm{H}}}{2}\)

Figure 1. Timing Diagram for AD7537


2

Operating Temperature Range
Commercial Plastic (J, K, L Versions) . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Industrial Hermetic (A, B, C Versions) . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Extended Hermetic (S, T, U Versions) . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Storage Temperature . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{ORDERING GUIDE \({ }^{1}\)}
\begin{tabular}{l|l|l|l|l} 
Model \(^{2}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Gain \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7537JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7537KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7537LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7537JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7537KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & P-28A \\
AD7537LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7537AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7537BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7537CQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7537SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7537TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7537UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7537SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7537TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7537UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Analog Devices reserves the right to ship ceramic packages (D-24A) in lieu of cerdip packages (Q-24).
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add/883B to part number.
Contact your local sales office for military data sheet.
\({ }^{3} E=\) Leadless Ceramic Chip Carrier; \(N=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip. For outline information see Package Information section.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{PIN CONFIGURATIONS}


LCCC


PIN FUNCTION DESCRIPTION (DIP)
\begin{tabular}{|c|c|c|}
\hline PIN & \multicolumn{2}{|l|}{MNEMONIC DESCRIPTION} \\
\hline 1 & AGNDA & Analog Ground for DAC A. \\
\hline 2 & Iouta & Current output terminal of DACA. \\
\hline 3 & R FBA & Feedback resistor for DAC A. \\
\hline 4 & \(\mathrm{V}_{\text {REFA }}\) & Reference input to DACA. \\
\hline 5 & \(\overline{\mathrm{CS}}\) & Chip Select Input. Active low. \\
\hline 6-14 & DB0-DB7 & Eight data inputs, DB0-DB7. \\
\hline 12 & DGND & Digital Ground. \\
\hline 15 & A0 & Address Line 0. \\
\hline 16 & A1 & Address Line 1. \\
\hline 17 & CLR & Clear Input. Active low. Clears all registers. \\
\hline 18 & \(\overline{W R}\) & Write Input. Active low. \\
\hline 19 & \(\overline{\text { UPD }}\) & Updates DACRegisters from inputs registers. \\
\hline 20 & \(V_{\text {DD }}\) & Power supply input. Nominally +12 V to +15 V , with \(\pm 10 \%\) tolerance. \\
\hline 21 & \(\mathrm{V}_{\text {Refb }}\) & Reference input to DACB. \\
\hline 22 & \(\mathrm{R}_{\text {FBB }}\) & Feedback resistor for DACB. \\
\hline 23 & Ioutb & Current output terminal of DACB. \\
\hline 24 & AGNDB & Analog Ground for DACB. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CLR & UPD & CS & WR & A1 & A0 & FUNCTION \\
\hline 1 & 1 & 1 & X & X & X & No Data Transfer \\
\hline 1 & 1 & X & 1 & X & X & No Data Transfer \\
\hline 0 & x & X & x & X & X & All Registers Cleared \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & \begin{tabular}{l}
DAC A LS Input Register \\
Loaded with DB7-DB0(LSB)
\end{tabular} \\
\hline 1 & 1 & 0 & 0 & 0 & 1 & \begin{tabular}{l}
DAC A MS Input Register \\
Loaded with DB3(MSB)-DB0
\end{tabular} \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & \begin{tabular}{l}
DAC B LS Input Register \\
Loaded with DB7-DB0(LSB)
\end{tabular} \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & \begin{tabular}{l}
DAC B MS Input Register \\
Loaded with DB3(MSB)-DB0
\end{tabular} \\
\hline 1 & 0 & 1 & 0 & X & X & DACA, DAC B Registers Updated Simultaneously from Input Registers \\
\hline 1 & 0 & 0 & 0 & X & X & DACA, DACB Registers are Transparent \\
\hline
\end{tabular}

NOTE: \(\mathrm{X}=\) Don't care

\section*{CIRCUIT INFORMATION - D/A SECTION}

The AD7537 contains two identical 12-bit multiplying D/A converters. Each DAC consists of a highly stable R-2R ladder and 12 N -channel current steering switches. Figure 2 shows a simplified D/A circuit for DAC A. In the R-2R ladder, binary weighted currents are steered between I Iưta and AGNDA. The current flowing in each ladder leg is constant, irrespective of switch state. The feedback resistor \(\mathrm{R}_{\text {FBA }}\) is used with an op amp (see Figures 4 and 5) to convert the current flowing in I OUTA to a voltage output.


Figure 2. Simplified Circuit Diagram for DAC A

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows the equivalent circuit for one of the D/A converters (DAC A) in the AD7537. A similar equivalent circuit can be drawn for DAC B.
\(\mathrm{C}_{\text {Out }}\) is the output capacitance due to the N -channel switches and varies from about 50 pF to 150 pF with digital input code. The current source \(\mathrm{I}_{\mathrm{LKG}}\) is composed of surface and junction leakages and approximately doubles every \(10^{\circ} \mathrm{C} . \mathrm{R}_{0}\) is the equivalent output resistance of the device which varies with input code.

\section*{DIGITAL CIRCUIT INFORMATION}

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than \(\ln A\).

Table I. AD7537 Truth Table

\section*{Applications-AD7537}


Figure 3. Equivalent Analog Circuit for DAC A

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 4 is given in Table II.
Operational amplifiers A1 and A2 can be in a single package (AD644, AD712) or separate packages (AD544, AD711, AD OP-27). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high-speed op amps are used.
For zero offset adjustment, the appropriate DAC register is loaded with all 0 s and amplifier offset adjusted so that V Vuta or \(\mathrm{V}_{\text {outb }}\) is 0 V . Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 (R3) so that


Figure 4. AD7537 Unipolar Binary Operation
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number in \\
DACR Register \\
MSB LSB
\end{tabular} & \begin{tabular}{l} 
Analog Output, \\
Vouta or VouTB
\end{tabular} \\
\hline 111111111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{4095}{4096}\right)\) \\
100000000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
000000000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{4096}\right)\) \\
000000000000 & 0 V \\
\hline
\end{tabular}

Table II. Unipolar Binary Code Table for Circuit of Figure 4
\(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUTB }}\right)=-\mathrm{V}_{\text {IN }}(4095 / 4096)\). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7537, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.
With the appropriate DAC register loaded to 100000000000 , adjust \(\mathrm{R} 1(\mathrm{R} 3)\) so that \(\mathrm{V}_{\text {Outa }}\left(\mathrm{V}_{\text {OUTB }}\right)=0 \mathrm{~V}\). Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, 10) varied for \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUtB }}\right)=0 \mathrm{~V}\). Full-scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {IN }}\) or by varying the value of R5 (R8).
If R1, R2 (R3, R4) are not used, then resistors R5, R6, R7 (R8, \(R 9, R 10\) ) should be ratio matched to \(0.01 \%\) to ensure gain error performance to the data sheet specification. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.
The code table for Figure 5 is given in Table III.


Figure 5. Bipolar Operation (Offset Binary Coding)
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number in \\
DACRegister \\
MSB LSB
\end{tabular} & \begin{tabular}{l} 
Analog Output, \\
Vouta or VouTB
\end{tabular} \\
\hline 111111111111 & \(+V_{\text {IN }}\left(\frac{2047}{2048}\right)\) \\
100000000001 & \(+V_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
100000000000 & \(0 V\) \\
011111111111 & \(-V_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
000000000000 & \(-V_{\text {IN }}\left(\frac{2048}{2048}\right)=-V_{\text {IN }}\) \\
\hline
\end{tabular}

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5


Figure 6. AD7537 DACs Used in Different Modes

\section*{SEPARATE AGND PINS}

The DACs in the AD7537 have separate AGND lines taken to pins AGNDA and AGNDB on the package. This increases the applications versatility of the part. Figure 6 is an example of this. DAC A is connected in standard fashion as a programmable attenuator. AGNDA is at ground potential. DAC B is operating with AGND B biased to +5 V by the AD584. This gives an output range of +5 V to +10 V .

\section*{PROGRAMMABLE OSCILLATOR}

Figure 7 shows a conventional state-variable oscillator in which the AD7537 controls the programmable integrators. The frequency of oscillation is given by:
\[
\mathrm{f}=\frac{1}{2 \pi} \sqrt{\frac{\mathrm{R} 6}{\mathrm{R} 5} \cdot \frac{1}{\mathrm{C} 1 \cdot \mathrm{C} 2 \cdot \mathrm{R}_{\mathrm{EQ} 1} \cdot \mathrm{R}_{\mathrm{EQ} 2}}}
\]
where \(\mathrm{R}_{\mathrm{EQ} 1}\) and \(\mathrm{R}_{\mathrm{EQ} 2}\) are the equivalent resistances of the DACs. The same digital code is loaded into both DACs. If \(\mathrm{C} 1=\mathrm{C} 2\) and R5 \(=\) R6, the expression reduces to
\[
\mathrm{f}=\frac{1}{2 \pi} \cdot \frac{1}{\mathrm{C}} \sqrt{\frac{1}{\mathrm{R}_{\mathrm{EQ} 1} \cdot \mathrm{R}_{\mathrm{EQ} 2}}}
\]

Since \(R_{E Q}=\frac{2^{n} \cdot R_{L A D}}{N},\left(R_{\text {LAD }}=D A C\right.\) ladder resistance \()\).
\[
\begin{aligned}
f & =\frac{1}{2 \pi} \cdot \frac{1}{\mathrm{C}} \sqrt{\frac{\left(\mathrm{~N} / 2^{\mathrm{n}}\right)^{2}}{\mathrm{R}_{\mathrm{LAD} 1} \cdot \mathrm{R}_{\mathrm{LAD} 2}}} \\
& =\frac{1}{2 \pi} \cdot \frac{\mathrm{D}}{\mathrm{C}} \frac{1}{\sqrt{\mathrm{R}_{\mathrm{LAD} 1} \cdot \mathrm{R}_{\mathrm{LAD} 2}}} \quad \mathrm{D}=\left(\frac{\mathrm{N}}{2^{\mathrm{n}}}\right) \\
& =\frac{1}{2 \pi} \cdot \frac{\mathrm{D}}{\mathrm{C} \cdot \mathrm{R}_{\mathrm{LAD}} \sqrt{m}}
\end{aligned}
\]
where \(m\) is the DAC ladder resistance mismatch ratio, typically 1.005 .

With the values shown in Figure 7, the output frequency varies from 0 Hz to 1.38 kHz . The amplitude of the output signal at the A3 output is 10 V peak-to-peak and is constant over the entire frequency span.


Figure 7. Programmable State Variable Oscillator

\section*{APPLICATION HINTS}

Output Offeet: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on Vos, where \(V_{\mathbf{O s}}\) is the amplifier input offset voltage. To maintain specified operation; it is recommended that \(V_{\text {os }}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(V_{\text {REF }}\right)\) over the temperature range of operation. Suitable op amps are the AD711C and its dual version, the AD712C. These op amps have a wide bandwidth and high slew rate and are recommended for wide bandwidth ac applications. AD711/AD712 settling time to \(0.01 \%\) is typically \(3 \mu \mathrm{~s}\).
Temperature Coefficients: The gain temperature coefficient of the AD7537 has a maximum value of 5ppm/ \({ }^{\circ} \mathrm{C}\) and typical value of \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2LSBs and 0.4 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 (R3) and R2 (R4) are used to adjust full scale range as in Figure 4, the temperature coefficient of R1 (R3) and R2 (R4) should also be taken into account. For further information see "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Application Note, Publication Number E630c-5-3/86 available from Analog Devices.
High Frequency Considerations: AD7537 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor. This is shown as C 1 and C 2 in Figures 4 and 5.
Feedthrough: The dynamic performance of the AD7537 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 4 is shown in Figure 8 which minimizes feedthrough from \(V_{\text {REFA }}\), \(\mathbf{V}_{\text {REFB }}\) to the output in multiplying applications.


Figure 8. Suggested Layout for AD7537

\section*{MICROPROCESSOR INTERFACING}

The byte loading structure of the AD7537 makes it very easy to interface the device to any 8 -bit microprocessor system. Figures 9 and 10 show two interfaces: one for the MC6809 and the
other for the MC68008. Figure 11 shows how an AD7537 system can be easily expanded by tying all the UPD lines together and using a single decoder output to control these. This expanded system is shown using a Z80 microprocessor but it is just as easily configured using any other 8 -bit microprocessor system. Note how the system shown in Figure 11 produces 4 analog outputs with a minimum amount of hardware.


Figure 9. AD7537-MC6809 Interface


Figure 10. AD7537 - MC68008 Interface

*LINEAR CIRCUITRY OMITTED FOR CLARITY
Figure 11. Expanded AD7537 System

LC²MOS

FEATURES
All Grades 14-Bit Monotonic over the Full Temperature Range
Low Cost 14-Bit Upgrade for 12-Bit Systems
14-Bit Parallel Load with Double Buffered Inputs
Small 24-Pin, 0.3" DIP and SOIC
Low Output Leakage ( \(<\mathbf{2 0 n A}\) ) over the Full Temperature Range

\section*{APPLICATIONS}

Microprocessor Based Control Systems
Digital Audio
Precision Servo Control
Control and Measurement in High Temperature Environments

\section*{GENERAL DESCRIPTION}

The AD7538 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.
The DAC is loaded by a single 14 -bit wide word using standard Chip Select and Memory Write Logic. Double buffering, which is optional using \(\overline{\text { LDAC, allows simultaneous update in a system }}\) containing multiple AD7538s.

A novel low leakage configuration (U.S. Patent No. 4,590,456) enables the AD7538 to exhibit excellent output leakage current characteristics over the specified temperature range.
The AD7538 is manufactured using the Linear Compatible CMOS (LC \({ }^{2}\) MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Guaranteed Monotonicity

The AD7538 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
2. Low Cost

The AD7538, with its 14 -bit dynamic range, affords a low cost solution for 12-bit system upgrades.
3. Small Package Size

The AD7538 is packaged in a small 24 -pin, \(0.3^{\prime \prime}\) DIP and a 24-pin SOIC.
4. Low Output Leakage

By tying \(\mathrm{V}_{\text {SS }}\) ( Pin 24 ) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
5. Wide Power Supply Tolerance

The device operates on a +12 to \(+15 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\), with a \(\pm 5 \%\) tolerance on this nominal figure. All specifications are guaranteed over this range.

\begin{tabular}{l|l|l|l|l|l|l}
\hline & & & & \\
Parameter
\end{tabular}

These characteristics are included for Design Guidance only and are not subject to test. \(\mathrm{V}_{\mathrm{DO}}=+11.4 \mathrm{~V}\) to \(+15.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{RE}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{PM} 3}=\mathrm{V}_{\mathrm{PIM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{OV} 0 \mathrm{R}-300 \mathrm{mV}\),

Output Amplifier is AD711 except where stated.)
AC PERFORMANCE CHARACTERISTICS


NOTES
\({ }^{1}\) Temperature range as follows:
\begin{tabular}{ll} 
J, K Versions: & 0 to \(+70^{\circ} \mathrm{C}\) \\
A, B Versions: & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
S, T Versions: & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}
\({ }^{2}\) Specifications are guaranteed for \(\mathrm{a} \mathrm{V}_{\mathrm{DD}}\) of +11.4 V to +15.75 V . At \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), the device is fully functional with degraded specifications.
\({ }^{3}\) Sample tested to ensure compliance.
Specifications subject to change without notice.

\section*{TIMING CHARACTERISTICS \({ }^{1}\) \\ \(\left(V_{D D}=+11.4 \mathrm{~V}\right.\) to \(+15.75 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {PM3 }}=\mathrm{V}_{\text {PMM }}=\mathrm{OV}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\) or \(-300 \mathrm{mV}\) All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise stated. See Figure 1 for Timing Diagram.)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 0 & 0 & 0 & ns min & \(\overline{\mathrm{CS}}\) to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & ns min & CS to WR Hold Time \\
\hline \(\mathrm{t}_{3}\) & 170 & 200 & 240 & ns min & LDAC Pulse Width \\
\hline \(\mathrm{t}_{4}\) & 170 & 200 & 240 & ns min & Write Pulse Width \\
\hline \(\mathrm{ts}_{5}\) & 140 & 160 & 180 & ns min & Data Setup Time \\
\hline \(t_{6}\) & 20 & 20 & 30 & \(n s\) min & Data Hold Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Temperature range as follows:

> 0 to \(+70^{\circ} \mathrm{C}\) \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\begin{tabular}{ll} 
J, K Versions: & 0 to \(+70^{\circ} \mathrm{C}\) \\
A, B Versions: & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular}

S, T Versions:
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise stated)
\begin{tabular}{|c|c|}
\hline \(\mathrm{V}_{\mathrm{DD}}\) (Pin 23) to DGND & \(-0.3 \mathrm{~V},+17 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {Ss }}(\mathrm{Pin} 24)\) to AGND & \(-15 \mathrm{~V},+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {REF }}\) (Pin 1) to AGND & 25 V \\
\hline \(\mathrm{V}_{\mathrm{RFB}}\) (Pin 2) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline Digital Input Voltage (Pins 6-22) to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {PIN3 }}\) to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline AGND to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Power Dissipation (Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & 1000 mW \\
\hline Derates above \(+75^{\circ}\) & \(0 \mathrm{~mW} /{ }^{\circ}\) \\
\hline
\end{tabular}

Operating Temperature Range
\[
\text { Commercial (J, K versions) . . . . . . . . . . . } 0 \text { to }+70^{\circ} \mathrm{C}
\]
\[
\text { Industrial (A, B versions) . . . . . . . . . }-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\]

Extended (S, T versions) . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10sec) . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


PIN CONFIGURATION


\section*{NOTES}
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM \(\mathbf{1 0 \%}\) TO \(\mathbf{9 0 \%} \mathrm{OF}+5 \mathrm{~V} . \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{t}}=\mathbf{2 0 n s}\).
2. timing measurement referince Level is \(\frac{v_{i H}+v_{i t}}{2}\)
3. If LDAC IS ACTIVATED PRIOR TO THE RISING EDGE OF \(\overline{\text { WR }}\), THEN IT MUST STAY LOW FOR \(\mathrm{t}_{3}\) or LONGER AFTER WR GOES HIGH.

Figure 1. AD7538 Timing Diagram

\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB max over the operating temperature range ensures monotonicity.

\section*{GAIN ERROR}

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1 s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Ana\(\log\) Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with \(\mathrm{V}_{\mathrm{REF}}=\mathrm{AGND}\).

\section*{OUTPUT CAPACITANCE}

This is the capacitance from \(\mathrm{I}_{\mathrm{OUT}}\) to AGND.

\section*{OUTPUT LEAKAGE CURRENT}

Output Leakage Current is current which appears at \(\mathrm{I}_{\text {OUT }}\) with the DAC register loaded to all 0 s .

\section*{MULTIPLYING FEEDTHROUGH ERROR}

This is the ac error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) terminal to \(\mathrm{I}_{\text {OUT }}\) with DAC register loaded to all zeros.

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Full-Scale \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7538JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7538KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7538JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7538KR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7538AQ & \(-25^{\circ} \mathrm{C}+85^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7538BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7538SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2 \mathrm{LSB}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7538TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 4 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{cll} 
PIN & MNEMONIC & DESCRIPTION \\
1 & V \(_{\text {REF }}\) & Voltage Reference. \\
2 & R \(_{\text {FB }}\) & Feedback resistor. Used to close the loop around an external op amp. \\
3 & I \(_{\text {OUT }}\) & Current Output Terminal. \\
4 & AGND & Analog Ground \\
5 & DGND & Digital Ground \\
\(6-19\) & DB13-DB0 & Data Inputs. Bit 13 (MSB) to Bit 0(LSB). \\
20 & \(\underline{\text { LDAC }}\) & Chip Select input. Active LOW. \\
21 & \(\overline{\mathrm{CS}}\) & Asynchronous Load DAC input. Active LOW. \\
22 & \(\overline{\mathrm{WR}}\) & Write input. Active LOW.
\end{tabular}
\begin{tabular}{|llll|}
\hline\(\overline{\mathbf{C S}}\) & \(\overline{\text { LDAC }}\) & \(\overline{\mathbf{W R}}\) & OPERATION \\
\hline 0 & 1 & 0 & Load Input Register. \\
1 & 0 & \(\mathbf{X}\) & Load DAC Register from Input Register. \\
0 & 0 & 0 & Input and DAC Registers are transparent \\
1 & 1 & \(\mathbf{X}\) & No operation. \\
\(\mathbf{X}\) & 1 & 1 & No operation. \\
\hline
\end{tabular}

NOTE: \(\mathbf{X}=\) Don't Care.
\(\begin{array}{ll}23 & \mathrm{~V}_{\mathrm{DD}} \\ 24 & \mathrm{~V}_{\mathrm{SS}}\end{array}\)
+12 V to +15 V supply input.
Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figures 4 and 5 for recommended circuitry.

\section*{D/A SECTION}

Figure 2 shows a simplified circuit diagram for the AD7538 D/A section. The three MSBs of the 14 -bit Data Word are decoded to drive the seven switches A-G. The 11 LSBs of the Data Word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is \(1 / 8\) of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches A-G steer equally weighted currents between \(I_{\text {Out }}\) and AGND.
Since the input resistance at \(\mathrm{V}_{\text {REF }}\) is constant, it may be driven by a voltage source or a current source of positive or negative polarity.

\section*{CIRCUITINFORMATION}


Figure 2. Simplified Circuit Diagram for the AD7538 D/A Section

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows an equivalent circuit for the analog section of the AD7538 D/A converter. The current source \(I_{\text {LEAKage }}\) is composed of surface and junction leakages. The resistor \(\mathrm{R}_{\mathrm{O}}\) denotes the equivalent output resistance of the DAC which varies with input code. Cout is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input. \(g\left(V_{\text {REF }}, N\right)\) is the Thevenin equivalent voltage generator due to the reference input voltage, \(\mathrm{V}_{\text {REF }}\), and the transfer function of the DAC ladder, N .


Figure 3. AD7538 Equivalent Analog Output Circuit

\section*{DIGITAL SECTION}

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than \(\ln A\). To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5 V logic levels.

\section*{UNIPOLAR BINARY OPERATION}
(2-QUADRANT MULTIPLICATION)
Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.
Capacitor Cl provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.


Figure 4. Unipolar Binary Operation
\begin{tabular}{|c|c|}
\hline Binary Number In DAC Register & Analog Output, \(\mathbf{V}_{\text {Out }}\) \\
\hline MSB LSB & \\
\hline 11111111111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{16383}{16384}\right)\) \\
\hline 10000000000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{8192}{16384}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
\hline 00000000000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{16384}\right)\) \\
\hline 00000000000000 & 0V \\
\hline
\end{tabular}

Table I. Unipolar Binary Code Table for AD7538

\section*{AD7538}

For zero offset adjustment, the DAC register is loaded with all 0 s and amplifier offset ( \(\mathrm{V}_{\mathrm{Os}}\) ) adjusted so that \(\mathrm{V}_{\text {OUT }}\) is 0 V . Adjusting \(V_{\text {Out }}\) to 0 V is not necessary in many applications, but it is recommended that \(V_{\text {OS }}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(V_{\text {REF }}\right)\) to maintain specified DAC accuracy (see Applications Hints).
Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 so that \(\mathrm{V}_{\text {OUTA }}=-\mathrm{V}_{\text {IN }}(16383 / 16384)\). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7538, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

\section*{BIPOLAR OPERATION \\ (4-QUADRANT MULTIPLICATION)}

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used. The code table for Figure 5 is given in Table II.
With the DAC loaded to 10000000000000 , adjust R1 for \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\). Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for \(V_{O}=0 \mathrm{~V}\). Full-scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\mathrm{IN}}\) or by varying the value of R7.
The values given for \(\mathrm{R} 1, \mathrm{R} 2\) are the minimum necessary to calibrate the system for resistors, R5, R6, R7 ratio matched to \(0.1 \%\). System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.
When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

For further information see "CMOS DAC Application Guide", 3rd Edition, Publication Number G872b-8-1/89 available from Analog Devices.


Figure 5. Bipolar Operation

\section*{LOW LEAKAGE CONFIGURATION}

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7538 features a leakage reduction configuration (U.S. Patent No. \(4,590,456\) ) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If \(\mathrm{V}_{\text {SS }}(\operatorname{Pin} 24)\) is tied to AGND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, \(\mathrm{V}_{\mathrm{SS}}\) should
\begin{tabular}{l|c}
\begin{tabular}{l} 
Binary Number in \\
DACRegister \\
MSB \(\quad\) LSB
\end{tabular} & Analog Output \(V_{\text {OUT }}\) \\
\hline 11111111111111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{8191}{8192}\right)\) \\
10000000000001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{8192}\right)\) \\
10000000000000 & 0 V \\
01111111111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{8192}\right)\) \\
00000000000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{8192}{8192}\right)\) \\
\hline
\end{tabular}

\section*{Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.}
be tied to a voltage of approximately -0.3 V as in Figures 4 and 5. A simple resistor divider (R3, R4) produces approximately -300 mV from -15 V . The capacitor C 2 in parallel with R3 is an integral part of the low leakage configuration and must be \(4.7 \mu \mathrm{~F}\) or greater. Figure 6 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.


Figure 6. Graph of Typical Leakage Current vs. Temperature for AD7538

\section*{PROGRAMMABLE GAIN AMPLIFIER}

The circuit shown in Figure 7 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.


Figure 7. Programmable Gain Amplifier (PGA)

The transfer function of Figure 7 is:
\[
\begin{equation*}
\text { Gain }=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=-\frac{\mathrm{R}_{\mathrm{EQ}}}{\mathbf{R}_{\mathrm{FB}}} \tag{1}
\end{equation*}
\]
\(\mathrm{R}_{\mathrm{EQ}}\) is the equivalent transfer impedance of the DAC from the \(\mathrm{V}_{\mathrm{REF}}\) pin to the \(\mathrm{I}_{\mathrm{OUT}}\) pin and can be expressed as
\(R_{E Q}=\frac{2^{n} R_{I N}}{N}\)
Where: n is the resolution of the DAC
N is the DAC input code in decimal
\(\mathrm{R}_{\mathrm{IN}}\) is the constant input impedance of the
\[
\operatorname{DAC}\left(\mathrm{R}_{\mathrm{IN}}=\mathrm{R}_{\mathrm{LAD}}\right)
\]

Substituting this expression into Equation 1 and assuming zero gain error for the \(\mathrm{DAC}\left(\mathrm{R}_{\mathrm{IN}}=\mathrm{R}_{\mathrm{FB}}\right)\) the transfer function simplifies to
\[
\begin{equation*}
\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=-\frac{2^{\mathrm{n}}}{\mathrm{~N}} \tag{3}
\end{equation*}
\]

The ratio \(\mathrm{N} / 2^{\mathrm{n}}\) is commonly represented by the term D and, as such, is the fractional representation of the digital input word.
\[
\begin{equation*}
\frac{V_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=-\frac{-2^{\mathrm{n}}}{\mathrm{~N}}=\frac{-1}{\mathrm{D}} \tag{4}
\end{equation*}
\]

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually \(16,384 / 16,383\) ) in 16,383 steps. The all 0 s code is never applied. This avoids an open-loop condition thereby saturating the amplifier. With the all 0 s code excluded there remains \(2^{n}-1\) possible input codes allowing a choice of \(2^{n}-1\) output levels. In dB terms the dynamic range is
\[
20 \log _{10} \frac{V_{\text {OUT }}}{V_{\text {IN }}}=20 \log _{10}\left(2^{n}-1\right)=84 \mathrm{~dB} .
\]

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on \(V_{O S}\), where \(\mathrm{V}_{\mathrm{OS}}\) is the amplifier input offset voltage. To maintain specified accuracy with \(\mathrm{V}_{\text {REF }}\) at 10 V , it is recommended that \(\mathrm{V}_{\text {Os }}\) be no greater than 0.25 mV , or \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)\), over the temperature range of operation. The AD711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.
General Ground Management: Since the AD7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7538. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7538 AGND and DGND pins (1N914 or equivalent).

\section*{MICROPROCESSOR INTERFACING}

The AD7538 is designed for easy interfacing to 16 -bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

\section*{AD7538-8086 INTERFACE}

Figure 8 shows the 8086 processor interface to a single device. In this setup the double buffering feature (using \(\overline{\mathrm{LDAC}}\) ) of the DAC is not used. The 14 -bit word is written to the DAC in one MOV instruction and the analog output responds immediately.


Figure 8. AD7538-8086 Interface Circuit

In a multiple DAC system the double buffering of the AD7538 allows the user to simulatenously update all DACs. In Figure 9, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e., LDAC) is brought low, updating all the DACs simultaneoulsy.


Figure 9. AD7538-8086 Interface: Multiple DAC System

\section*{AD7538}

\section*{AD7538-MC68000 INTERFACE}

Figure 10 shows the MC68000 processor interface to a single device. In this setup the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.


Figure 10. AD7538 - MC68000 Interface

\section*{DIGITAL FEEDTHROUGH}

The digital inputs to the AD7538 are directly connected to the microprocessor bus in the preceding interface configurations. These inputs will be constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 11 shows an interface circuit which uses this technique. All data inputs are latched from the bus by the \(\overline{\mathrm{CS}}\) signal. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.


Figure 11. AD7538 Interface Circuit Using Latches to Minimize Digital Feedthrough

\section*{FEATURES}

Improved Version of AD7541
Full Four Quadrant Multiplication
12-Bit Linearity (End-Point)
All Parts Guaranteed Monotonic
TTL/CMOS Compatible
Low Cost
Protection Schottky Not Required
Low Logic Input Leakage

\section*{GENERAL DESCRIPTION}

The Analog Devices' AD7541A is a low cost, high performance 12 -bit monolithic multiplying digital to analog converter. It is fabricated using advanced, low noise, thin film on CMOS technology and is available in a standard 18-pin DIP and in 20-terminal surface mount packages.

The AD7541A is functionally and pin compatible with the industry standard AD7541 device and offers improved specifications and performance. The improved design ensures that the device is latch-up free so no output Schottky protection diodes are required.
This new device uses laser wafer trimming to provide full 12-bit end-point linearity with several new high performance grades.

\section*{PRODUCT HIGHLIGHTS}

Compatability: The AD7541A can be used as a direct replacement for any AD7541-type device. As with the Analog Devices AD7541, the digital inputs are TTL/CMOS compatible and have been designed to have a \(\pm 1 \mu \mathrm{~A}\) maximum input current requirement so as not to load the driving circuitry.

FUNCTIONAL BLOCK DIAGRAM


Improvements: The AD7541A offers the following improved specifications over the AD7541:
1. Gain Error for all grades has been reduced with premium grade versions having a maximum gain error of \(\pm 3\) LSB.
2. Gain Error temperature coefficient has been reduced to \(2 \mathrm{ppm} /\) \({ }^{\circ} \mathrm{C}\) typical and 5ppm \(/{ }^{\circ} \mathrm{C}\) maximum.
3. Digital to analog charge injection energy for this new device is typically \(20 \%\) less than the standard AD7541 part.
4. Latch-up proof.
5. Improvements in laser wafer trimming provides \(1 / 2 \mathrm{LSB}\) max differential nonlinearity for top grade devices over the operating temperature range (vs. 1LSB on older 7541 types).
6. All grades are guaranteed monotonic to 12 bits over the operating temperature range.

ORDERING GUIDE \({ }^{1}\)
\begin{tabular}{l|l|l|l|l}
\hline & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy \\
\(\mathbf{T}_{\text {min }}\) to \(\mathbf{T}_{\text {max }}\)
\end{tabular} & \begin{tabular}{l} 
Gain \\
Error \\
\(\mathbf{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Package \\
Options \(^{\mathbf{3}}\)
\end{tabular} \\
\hline AD7541AJN & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{N}-18\) \\
AD7541AKN & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-18\) \\
AD7541AJP & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & P-20A \\
AD7541AKP & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & P-20A \\
AD7541AAQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-18\) \\
AD7541ABQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-18\) \\
AD7541ASQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & Q-18 \\
AD7541ATQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & Q-18 \\
AD7541ASE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7541ATE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Analog Devices reserves the right to ship either ceramic (D-18) or cerdip (Q-18) hermetic packages.
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.
\({ }^{3} \mathrm{E}=\) Leadless Ceramic Chip Carrier (LCCC); \(\mathbf{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier (PLCC); \(\mathbf{Q}=\) Cerdip. For outline information see Package Information section.
}

AD7541A-SPECIFICATIONS \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} ;\) OUT \(1=\) OUT \(2=\mathrm{GND}=\) OV unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Version & \[
\begin{array}{r}
\mathbf{T}_{\mathbf{A}}= \\
+25^{\circ} \mathrm{C}
\end{array}
\] & \[
\begin{gathered}
T_{A}= \\
T_{\min }, T_{\max }^{1}
\end{gathered}
\] & Units & Test Conditions/Comments \\
\hline \multicolumn{6}{|l|}{ACCURACY} \\
\hline Resolution & All & 12 & 12 & Bits & \\
\hline \multirow[t]{2}{*}{Relative Accuracy} & J, A, S & \(\pm 1\) & \(\pm 1\) & LSB max & \(\pm 1 \mathrm{LSB}= \pm 0.024 \%\) of Full Scale \\
\hline & K, B, T & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \(\pm 1 / 2\) LSB \(= \pm 0.012 \%\) of Full Scale \\
\hline \multirow[t]{2}{*}{Differential Nonlinearity} & J, A, S & \(\pm 1\) & \(\pm 1\) & LSB max & All grades guaranteed monotonic \\
\hline & K, B, T & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & to 12 bits, \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{Gain Error} & J, A, S & \(\pm 6\) & \(\pm 8\) & LSB max & \multirow[t]{2}{*}{Measured using internal \(\mathrm{R}_{\mathrm{FB}}\) and includes effect of leakage current and gain T.C. Gain error can be trimmed to zero.} \\
\hline & K, B, T & \(\pm 3\) & \(\pm 5\) & LSB max & \\
\hline \multicolumn{6}{|l|}{Gain Temperature Coefficient \({ }^{2}\)} \\
\hline \(\Delta \mathrm{Gain} / \Delta\) Temperature & All & 5 & 5 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max & Typical value is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). \\
\hline \multicolumn{6}{|l|}{Output Leakage Current} \\
\hline \multirow[t]{3}{*}{OUTl (Pin 1)} & J, K & \(\pm 5\) & \(\pm 10\) & \(n A\) max & \multirow[t]{3}{*}{All digital inputs \(=0 \mathrm{~V}\).} \\
\hline & A, B & \(\pm 5\) & \(\pm 10\) & \(n A\) max & \\
\hline & S, T & \(\pm 5\) & \(\pm 200\) & \(n A\) max & \\
\hline \multirow[t]{3}{*}{OUT 2 (Pin 2)} & J, K & \(\pm 5\) & \(\pm 10\) & \(n A\) max & \multirow[t]{3}{*}{All digital inputs \(=\mathrm{V}_{\mathrm{DD}}\).} \\
\hline & A, B & \(\pm 5\) & \(\pm 10\) & \(n A\) max & \\
\hline & S, T & \(\pm 5\) & \(\pm 200\) & \(n A\) max & \\
\hline \multicolumn{6}{|l|}{REFERENCEINPUT} \\
\hline Input Resistance (Pin 17 to GND) & All & 7-18 & 7-18 & \(\mathrm{k} \Omega_{\text {min }} /\) max & \begin{tabular}{l}
Typical input resistance \(=11 \mathrm{k} \Omega\). \\
Typical input resistance temperature coefficient \(=\) \(-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
\end{tabular} \\
\hline \multicolumn{6}{|l|}{DIGITAL INPUTS} \\
\hline \(\mathrm{V}_{\text {IH }}\) (Input HIGH Voltage) & All & 2.4 & 2.4 & \(V_{\text {min }}\) & \\
\hline \(\mathrm{V}_{\text {IL }}\) (Input LOW Voltage) & All & 0.8 & 0.8 & \(V\) max & \\
\hline \(\mathrm{I}_{\text {IN }}\) (Input Current) & All & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{Amax}\) & Logic inputs are MOS gates. \(\mathrm{I}_{\text {IN }}\) typ \(\left(25^{\circ} \mathrm{C}\right)=\ln \mathrm{A}\). \\
\hline \(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{2}\) & All & 8 & 8 & pF max & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) \\
\hline \multicolumn{6}{|l|}{POWER SUPPLY REJECTION} \\
\hline \multicolumn{6}{|l|}{POWER SUPPLY} \\
\hline \(V_{\text {DD }}\) Range & All & +5 to +16 & +5 to +16 & \(V \min / V_{\text {max }}\) & Accuracy is not guaranteed over this range. \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{DD}}\)} & \multirow[t]{2}{*}{All} & 2 & 2 & \(m A\) max & All digital inputs \(\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\mathrm{IH}}\). \\
\hline & & 100 & 500 & \(\mu \mathrm{A}\) max & All digital inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\). \\
\hline
\end{tabular}

\section*{AC PERFORMANCE CHARACTERISTICS}

These Characteristics are Included for Design Guidance Only and are not Subject to Test.
\(V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{\mathbb{W}}=+10 \mathrm{~V}\) except where stated, OUT \(1=\mathbf{O U T} 2=G N D=0 \mathrm{~V}\), Output Amp is AD544 except where stated.
\begin{tabular}{lllll}
\hline Parameter & Version & \begin{tabular}{c}
\(\mathbf{T}_{\mathbf{A}}=\) \\
\(+25^{\circ} \mathbf{C}\)
\end{tabular} & \begin{tabular}{c}
\(\mathbf{T}_{\mathbf{A}}=\) \\
\(\mathbf{T}_{\text {min }}, \mathbf{T}_{\text {max }}\)
\end{tabular} & Units
\end{tabular}

NOTES
\({ }^{1}\) Temperature range as follows: \(\mathrm{J}, \mathrm{K}\) versions: 0 to \(+70^{\circ} \mathrm{C}\) A, B versions: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) S, T versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) Guaranteed by design but not production tested.
\({ }^{3}\) To minimize feedthrough in the ceramic package (Suffix D) the user must ground the metal lid.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS*( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to GND ..... \(+17 \mathrm{~V}\)
\(V_{\text {REF }}\) to GND ..... \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{RFB}}\) to GND ..... \(\pm 25 \mathrm{~V}\)
Digital Input Voltage to GND ..... \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
OUT 1, OUT 2 to GND

\[
-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}
\]
Power Dissipation (Any Package)
To \(+75^{\circ} \mathrm{C}\) ..... 450 mW
Derates above \(+75^{\circ} \mathrm{C}\) ..... \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
\[
\begin{aligned}
& \text { Operating Temperature Range } \\
& \text { Commercial (J, K versions) . . . . . . . . . } 0 \text { to }+70^{\circ} \mathrm{C} \\
& \text { Industrial (A, B versions) . . . . . . }-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \text { Extended (S, T versions) . . . . . }-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { Storage Temperature . . . . . . . . } 65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& \text { Lead Temperature (Soldering, 10secs) } . \cdots \cdots \cdots \cdots+300^{\circ} \mathrm{C} \\
& \text { *Stresses above those listed under "Absolute Maximum Ratings" may } \\
& \text { cause permanent damage to the device. This is a stress rating only and } \\
& \text { functional operation of the device at these or any other conditions above } \\
& \text { those indicated in the operational sections of this specification is not } \\
& \text { implied. Exposure to absolute maximum rating conditions for extended } \\
& \text { periods may affect device reliability. }
\end{aligned}
\]

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% of full scale range or (sub)multiples of 1LSB.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal lLSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1 \mathrm{LSB}\) max over the operating temperature range insures monotonicity.

\section*{GAIN ERROR}

Gain error is a measure of the output error between an ideal DAC and the actual device output. For the
AD7541A, ideal maximum output is \(-\left(\frac{4095}{4096}\right)\left(V_{\text {REF }}\right)\). Gain error is adjustable to zero using external trims as shown in Figures 4, 5 and 6.

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears at OUT1 with the DAC loaded to all Os or at OUT2 with the DAC loaded to all 1s.

\section*{MULTIPLYING FEEDTHROUGH ERROR}

AC error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) terminal to OUT1 with DAC loaded to all Os.

\section*{OUTPUT CURRENT SETTLING TIME}

Time required for the output function of the DAC to settle to within \(1 / 2 \mathrm{LSB}\) for a given digital input stimulus, i.e., 0 to Full Scale.

\section*{PROPAGATION DELAY}

This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches \(90 \%\) of its final value.

\section*{DIGITAL-TO-ANALOG CHARGE INJECTION (QDA)}

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV secs and is measured with \(\mathrm{V}_{\text {REF }}=\mathrm{GND}\) and a Model 50 K as the output op amp, Cl (phase compensation) \(=0 \mathrm{pF}\).

PIN CONFIGURATIONS


\section*{AD7541A}

\section*{GENERAL CIRCUIT INFORMATION}

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used-that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)
Logic: A switch is closed to lout for its digital input in a "HIGH" state.
Figure 1. AD7541A Functional Diagram (Inputs "High")
The input resistance at \(\mathbf{V}_{\text {REF }}\) (Figure 1) is always equal to \(\mathbf{R}_{\text {LDR }}\) ( \(R_{L D R}\) is the \(R / 2 R\) ladder characteristic resistance and is equal to value " \(R\) "). Since \(R_{\text {IN }}\) at the \(V_{\text {REF }}\) pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external \(\mathbf{R}_{\mathrm{FB}}\) is recommended to define scale factor.)

\section*{EQUIVALENT CIRCUIT ANALYSIS}

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 2 and 3. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source \(I_{\text {leakage }}\) is composed of surface and junction leakages to the substrate, while the \(1 / 4096\) current source represents a constant l-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N -channel switch is 200 pF , as shown on the OUT2 terminal. The "OFF" switch capacitance is 70 pF , as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 3 is similar to Figure 2; however, the "ON" switches are now on terminal OUT1, hence the 200 pF at that terminal.


Figure 2. AD7541A DAC Equivalent Circuit All Digital Inputs LOW


Figure 3. AD7541A DAC Equivalent Circuit All Digital Inputs HIGH

\section*{Applications}

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 4 shows the analog circuit connections required for unipolar binary ( 2 -quadrant multiplication) operation. With a dc reference voltage or current (positive or negative polarity) applied at pin 17, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table II.
R1 provides full scale trim capability [i.e.-load the DAC register to 11111111 1111, adjust \(\mathrm{R1}\) for \(\mathrm{V}_{\mathrm{OUT}}=-\mathrm{V}_{\mathrm{REF}}\) (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.
C1 phase compensation ( 10 to 25 pF ) may be required for stability when using high speed amplifiers. ( Cl is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).
Amplifier A1 should be selected or trimmed to provide \(\mathrm{V}_{\mathrm{OS}} \leq\) \(10 \%\) of the voltage resolution at \(V_{\text {Out }}\). Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at \(V_{\text {Out }}\) equal to \(I_{B}\) times the DAC feedback resistance, nominally \(11 \mathrm{k} \Omega\) ). The AD544L is a high-speed implanted FETinput op amp with low factory-trimmed \(V_{O S}\).


Figure 4. Unipolar Binary Operation
\begin{tabular}{l|c|c}
\begin{tabular}{l|c|} 
Trim \\
Resistor
\end{tabular} & JN/AQ/SD & KN/BQ/TD \\
\hline R1 & \(100 \Omega\) & \(100 \Omega\) \\
R2 & \(47 \Omega\) & \(33 \Omega\) \\
\hline
\end{tabular}

Table I. Recommended Trim Resistor Values vs. Grades
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Binary Number in DAC}} & \multirow{3}{*}{Analog Output, Vout} \\
\hline & & & \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{4095}{4096}\right)\) \\
\hline 1000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
\hline 0000 & 0000 & 0001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{4096}\right)\) \\
\hline 0000 & 0000 & 0000 & 0 Volts \\
\hline
\end{tabular}

Table II. Unipolar Binary Code Table for Circuit of Figure 4

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

Figure 5 and Table III illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference the circuit provides full 4-quadrant multiplication.

With the DAC loaded to \(\mathbf{1 0 0 0} \mathbf{0 0 0 0} \mathbf{0 0 0 0}\), adjust R1 for Vout \(=0 \mathrm{~V}\) (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R 4 for \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) ). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {REF }}\) or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low \(\mathrm{V}_{\mathrm{OS}}\) and low \(I_{B}\). R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or 2R3 causes Full Scale error. Cl phase compensation ( 10 pF to 50 pF ) may be required for stability, depending on amplifier used.


Figure 5. Bipolar Operation (4-Quadrant Multiplication)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|r|}{\multirow[t]{2}{*}{Binary Number in
DAC}} & \multirow{3}{*}{Analog Output, \(\mathbf{V}_{\text {Out }}\)} \\
\hline & & & \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 0000 & 0001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 0000 & 0000 & 0V \\
\hline 0111 & 1111 & 1111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
\hline 0000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12 -bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to \(\mathbf{0 . 0 1 \%}\) to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.


Figure 6. 12-Bit Plus Sign Magnitude Operation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Sign \\
Bit
\end{tabular}} & \multicolumn{3}{|r|}{Binary Number in
DAC} & \multirow[b]{2}{*}{Analog Output, Vout} \\
\hline & MSB & DAC & LSB & \\
\hline 0 & 1111 & 1111 & 1111 & \(+\mathrm{V}_{\text {IN }} \cdot\left(\frac{4095}{4096}\right)\) \\
\hline 0 & 0000 & 0000 & 0000 & 0 Volts \\
\hline 1 & 0000 & 0000 & 0000 & 0 Volts \\
\hline 1 & 1111 & 1111 & 1111 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{4095}{4096}\right)\) \\
\hline
\end{tabular}

Note: Sign bit of " 0 " connects R3 to GND.

Table IV. 12-Plus Sign Magnitude Code Table for
Circuit of Figure 6

\section*{APPLICATIONS HINTS}

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is \(0.67 \mathrm{~V}_{\mathbf{O S}}\) where \(\mathrm{V}_{\mathrm{OS}}\) is the amplifier input offset voltage. To maintain monotonic operation it is recommended that \(V_{\text {OS }}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(V_{\text {REF }}\right)\) over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset ( \(50 \mu \mathrm{~V}\) ) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.
Digital Glitches: One cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This should be minimized by screening the analog pins of the AD7541A (pins \(1,2,17,18\) ) from the digital pins by a ground track run between pins 2 and 3 and between pins 16 and 17 of the AD7541A. Note how the analog pins are at one end of the package and separated from the digital pins by \(\mathrm{V}_{\mathrm{DD}}\) and GND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7541A, particularly in circuits with high currents and fast rise and fall times.

\section*{AD7541A}

Temperature Coefficients: The gain temperature coefficient of the AD7541A has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and a typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2 LSBs and 0.8 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630c-5-3/86.

\section*{SINGLE SUPPLY OPERATION}

Figure 7 shows the AD7541A connected in a voltage switching mode. OUT1 is connected to the reference voltage and OUT2 is connected to GND. The D/A converter output voltage is available at the \(\mathrm{V}_{\text {REF }}\) pin (pin 17) and has a constant output impedance equal to \(R_{\text {LDR }}\). The feedback resistor \(R_{F B}\) is not used in this circuit.


Figure 7. Single Supply Operation Using Voltage Switching Mode

The reference voltage must always be positive. If OUT1 goes more than 0.3 V less than GND an internal diode will be turned on and a heavy current may flow causing device damage (the AD7541A is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices). Suitable references include the AD580 and AD584.
The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltage at OUT1 should remain within 2.5 V of GND , for a \(\mathrm{V}_{\mathrm{DD}}\) of 15 V . If \(\mathrm{V}_{\mathrm{DD}}\) is reduced from 15 V or the reference voltage at OUT1 increased to more than 2.5 V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded.

\section*{SUPPLEMENTAL APPLICATION MATERIAL}

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

CMOS DAC Application Guide, Publication Number G872b-8-1/89 available from Analog Devices.
Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs Application Note, Publication Number E630c-5-3/86 available from Analog Devices.

Analog-Digital Conversion Handbook - available from Analog Devices, price \(\$ 32.95\).

CMOS 12-Bit Monolithic Multiplying CMOS D/A Converter

\section*{FEATURES}
- 7541 with Improved Accuracy and Ruggedness
- \(\pm 1 / 2\) LSB Max Nonlinearity Over Full Temp. Range (12-Bit Linearity)
- \(\pm 1\) LSB Max Gain Error - No User Adjustment Required
- Less Than 0.03 LSB Max Zero Scale Error (5nA)
- Low Gain Tempco .........................................5ppm/ \({ }^{\circ} \mathrm{C}\) Max
- All Data Input Pins Designed with ESD Protective Circuitry
- Full Four-Quadrant Multiplication
- Low Power Consumption
- Low Feedthrough Error and Digital Charge Injection
- Superior Power Supply Rejection

From +5 V to +15 V \(\qquad\) 001\%\% Max
- Direct Replacement for AD7541 and AD7541A
- Both DIP Packages Suitable for Auto-Insertion, Surface Mount Packaging Available
- Available in Die Form

\section*{APPLICATIONS}
- Digital/Synchro Conversion
- Programmable Amplifiers
- Ratiometric A/D Conversion
- Function Generators
- Digitally-Controlled Attenuators
- Digitally-Controlled Power Supplies
- Digitally-Controlled Filters

\section*{GENERAL DESCRIPTION}

PMI's PM-7541A is a 12-bit resolution, current output, 4quadrant multiplying digital-to-analog converter. Manufactured with advanced oxide-isolated, silicon-gate, monolithic CMOS technology, the PM-7541A features circuitry designed to protect data inputs against damage from electrostatic discharges.

Laser-trimmed thin-film resistors provide true 12-bit linearity with excellent absolute accuracy. The PM-7541A's low power dissipation, along with NMOS temperature compensating switches, insures high performance across the full temperature range.
The PM-7541A is a superior pin-compatible replacement for the industry standard 7541 and the AD7541A. Available in standard

FUNCTIONAL DIAGRAM

plastic and CerDIP packages, the PM-7541A is compatible with automatic insertion equipment. The improved performance of the PM-7541A permits upgrading existing designs with greater ruggedness and accuracy. Tighter linearity and gain error specifications may permit reduced system parts count by eliminating trimming circuitry.

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{GAIN ERROR} & \multirow[b]{2}{*}{NON-LINEARITY} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\qquad\) \\
\hline \(\pm 1\) LSB & \(\pm 1 / 2\) LSB & PM7541AAX & PM7541AEX & PM7541AGP \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & PM7541ABX & PM7541AFX & - \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2 \mathrm{LSB}\) & PM7541ABRC/883 & PM7541AFP & - \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & - & PM7541AFPC & - \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & - & PM7541AFS & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

CROSS REFERENCE
\begin{tabular}{ccc}
\hline PMI & ADI & TEMPERATURE RANGE \\
\hline PM7541AAX & AD7541ATD & \\
PM7541ABX & AD7541ASD & MIL \\
\hline PM7541AEX & AD7541ABQ & \\
PM7541AFX & AD7541AAQ & IND \\
\hline PM7541GP & AD7541AKN & \\
PM7541FPC & AD7541AKP & \multirow{2}{*}{ COM } \\
PM7541AFP & AD7541AJN & \\
\hline
\end{tabular}

\section*{PIN CONNECTIONS}

\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{ABSOLUTE MAXIMUM RATINGS ( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted)} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {DD }}\) (to GND) ............................................................ \(\pm 17 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{\(\mathrm{V}_{\text {REF }}\) (to GND) .......................................................... \(\pm 25 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {RFB }}\) (to GND) ........................................................... \(\pm 25 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{Digital Input Voltage Range ............................... V \(\mathrm{DD}^{\text {to }}\) GND} \\
\hline \multicolumn{4}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{4}{|l|}{AX/BX/ARC/BRC Versions ...................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{EX/FX/FP/FPC/FS Versions ...................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{GP Version ................................................. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Junction Temperature ............................................. +150 \({ }^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Storage Temperature \(\qquad\) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 60 sec ) \(\qquad\) \(300^{\circ} \mathrm{C}\)
\end{tabular}}} \\
\hline & & & \\
\hline PACKAGE TYPE & \(\Theta_{\mathrm{JA}}(\) Note 1) & \(\Theta_{\text {Jc }}\) & UNITS \\
\hline 18-Pin Hermetic DIP ( X ) & 79 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 18-Pin Plastic DIP (P) & 70 & 30 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(18-\mathrm{Pin} \mathrm{SOL} \mathrm{(S)}\) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC (PC) & 73 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

NOTE:
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{i A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.
CAUTION:
1. Do not apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than GND potential on any terminal except \(V_{\text {REF }}\) (Pin 17) and \(R_{F B}(\operatorname{Pin} 18)\).
2. The digital control inputs are zener protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper antistatic handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7541AAX/BX/ARC/BRC; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7541AEX/FX/FP/FPC/FS; and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7541AGP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 12 & - & - & LSB \\
\hline Nonlinearity (Note 1) & INL & & - & - & \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & PM-7541AA/E/G PM-7541AB/F & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline \begin{tabular}{l}
Gain Error \\
(Note 3)
\end{tabular} & \(\mathrm{G}_{\text {FSE }}\) & \begin{tabular}{l}
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
PM-7541AA/E/G \\
PM-7541AB/F \\
\(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range \\
PM-7541AA/E/G \\
PM-7541AB/F
\end{tabular} & -
-
-
- & -
-
-
- & 1
2
2
2 & LSB \\
\hline Gain Tempco ( \(\Delta\) Gain/ \(\Delta\) Temp.) (Note 6) & TC \({ }_{\text {GFS }}\) & & - & \(\pm 2\) & \(\pm 5\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSRR & \[
\begin{aligned}
& \Delta V_{D D}= \pm 5 \% \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 0.001 \\
& \pm 0.002
\end{aligned}
\] & \%/\% \\
\hline Output Leakage Current (Notes 4, 5) & \(I_{\text {LKG }}\) & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
PM-7541AA/B/E/F/G \\
\(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range \\
PM-7541AA/B \\
PM-7541AE/F/G
\end{tabular} & - & -
-
- & \[
\begin{array}{r}
5 \\
100 \\
10
\end{array}
\] & nA \\
\hline \begin{tabular}{l}
Zero Scale Error \\
(Notes 12, 13)
\end{tabular} & Izse & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
PM-7541AA/B/E/G \\
\(T_{A}=\) Full Temp. Range \\
PM-7541AA/B \\
PM-7541AE/F/G
\end{tabular} & - & \[
\begin{array}{r}
0.002 \\
\\
0.05 \\
0.01
\end{array}
\] & - & LSB \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUTS} \\
\hline Input Resistance (Note 9) & \(\mathrm{R}_{\text {REF }}\) & & 7 & 11 & 15 & k \(\Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7541AAX/BX/ARC/BRC; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7541AEX/FX/FP/FPC/FS; and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7541AGP, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline \(V_{D D}\) Range & \(V_{D D}\) & Accuracy is not guaranteed over this range & +5 & 15 & +17 & V \\
\hline \multirow[b]{2}{*}{Supply Current} & \multirow[b]{2}{*}{\(I_{\text {DD }}\)} & Digital Inputs \(=\mathrm{V}_{I H}\) or \(\mathrm{V}_{\mathrm{IL}}\) & - & - & 2 & mA \\
\hline & & \[
\begin{aligned}
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{D D} \\
& \mathrm{~T}_{A}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 100 \\
& 100
\end{aligned}
\] & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & - & - & V \\
\hline Digital Input Low & \(\mathrm{V}_{\mathrm{IL}}\) & & - & - & 0.8 & V \\
\hline Input Leakage Current (Note 10) & \(\mathrm{I}_{\mathrm{IL}}\) & \(\mathrm{V}_{\mathrm{IN}}=0\) to +15 V & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance \\
(Note 6)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & - & 8 & pF \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline \begin{tabular}{l}
Propagation Delay \\
(Notes 6, 7)
\end{tabular} & \(t_{\text {PD }}\) & From Digital Input Change to \(90 \%\) of Final Analog Output \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 100 & 150 & ns \\
\hline Output Current Settling Time (Notes 6, 7, 8) & \(t_{s}\) & To \(\pm 1 / 2\) LSB ( \(\pm 0.01 \%\) of Full Scale Range)
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & - & 0.6 & 1 & \(\mu \mathrm{s}\) \\
\hline Feedthrough Error ( \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{I}_{\text {OUT }}\) ) (Note 6) & FT & \begin{tabular}{l}
\[
V_{R E F}=20 V_{p-p} @ f=10 \mathrm{kHz}
\] \\
All Digital Inputs Low
\[
T_{A}=+25^{\circ} \mathrm{C}
\]
\end{tabular} & - & 2 & 5 & \(m V_{p-p}\) \\
\hline Digital to Analog Glitch Energy (Notes 6, 11) & Q & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 700 & 1000 & \(n \mathrm{n}\) s \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Output Capacitance \\
(Note 6)
\end{tabular}} & \begin{tabular}{l}
Cout 1 \\
Cout 2
\end{tabular} & Digital Inputs \(=V_{1 H}\) & - & 85
30 & 120
50 & \multirow[t]{2}{*}{pF} \\
\hline & Cout 1 Cout 2 & Digital Inputs \(=V_{I L}\) & - & 30
85 & 50
120 & \\
\hline \multicolumn{7}{|l|}{NOTES:} \\
\hline \begin{tabular}{l}
1. \(\pm 1 / 2\) LSB \(= \pm 0.012 \%\) of Full S \\
2. All grades are monotonic to 1 \\
3. Using internal feedback resist \\
4. Applies to I OUT 1 ; digital input \\
5. Specification also applies for \\
6. Guaranteed by design and no \\
7. \(\mathrm{I}_{\text {OUT }}\) Load \(=100 \Omega, \mathrm{C}_{\text {EXT }}=13 \mathrm{p}\)
\end{tabular} & \begin{tabular}{l}
er tempera \\
ith all digita \\
inputs \(=0\)
\end{tabular} & \begin{tabular}{ll} 
& 8. Extrapolated \\
measured firs \\
9. Absolute temp \\
puts \(=V_{I H}\) & \begin{tabular}{l} 
10. Digital inputs \\
11. \(V_{R E F}=0 \mathrm{~V}\), all \\
\(V_{D D}\) or \(V_{D D}\) to \(0 V\)
\end{tabular} \\
\begin{tabular}{l} 
12. \(V_{R E F}=+10 \mathrm{~V}\), ald
\end{tabular} \\
13. Calculated fro
\end{tabular} & \begin{tabular}{l}
2 LSB \\
cons ure co MOS \\
inpu \\
ital in \\
ZSE (in
\end{tabular} & pagat e final is app , is typ \(V_{D D}\) V. \(\mathrm{R}_{\text {REF }}\) & \begin{tabular}{l}
ay. \\
ly +50 \\
A at \\
OV .
\end{tabular} & ere \(\tau=\) \\
\hline
\end{tabular}

\section*{DICE CHARACTERISTICS}

1. CURRENT OUTPUT 1
2. CURRENT OUTPUT 2
3. GROUND
4. DIGITAL INPUT (BIT 1) (MOST SIGNIFICANT BIT)
5. DIGITAL INPUT (BIT 2)
6. DIGITAL INPUT (BIT 3)
7. DIGITAL INPUT (BIT 4)
8. DIGITAL INPUT (BIT 5)
9. DIGITAL INPUT (BIT 6)
10. DIGITAL INPUT (BIT 7)
11. DIGITAL INPUT (BIT 8)
12. DIGITAL INPUT (BIT 9)
13. DIGITAL INPUT (BIT 10)
14. DIGITAL INPUT (BIT 11)
15. DIGITAL INPUT (BIT 12) (LEAST SIGNIFICANT BIT)
16. POSITIVE POWER SUPPLY
17. REFERENCE INPUT VOLTAGE
18. INTERNAL FEEDBACK RESISTOR

DIE SIZE \(0.102 \times 0.100\) inch, \(\mathbf{1 0 , 2 0 0}\) sq. mils ( \(2.59 \times 2.54 \mathbf{~ m m}, 6.58 \mathbf{s q} . \mathbf{~ m m}\) )

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PM-7541AG \\
LIMIT
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 12 & Bits MIN \\
\hline Nonlinearity & INL & & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & & \(\pm 1\) & LSB MAX \\
\hline Power Supply Rejection & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & \(\pm 0.001\) & \%/\% MAX \\
\hline \begin{tabular}{l}
Output Leakage Current (IOUT 1 ) \\
(Note 2)
\end{tabular} & \(I_{\text {LKG }}\) & Digital Inputs \(=\mathrm{V}_{\text {IL }}\) & \(\pm 5\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & & 7/15 & k \(\Omega\) / MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & \(V\) MIN \\
\hline Digital Input Low & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & \(V\) MAX \\
\hline Input Leakage Current & \(\mathrm{I}_{\mathrm{IL}}\) & \(\mathrm{V}_{\text {IN }}=0\) to 15 V & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline Supply Current & \(I_{\text {D }}\) & \[
\begin{aligned}
& \text { Digital Inputs }=V_{I H} \text { or } V_{\mathrm{IL}} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}}
\end{aligned}
\] & 2
100 & \begin{tabular}{l}
mA MAX \\
\(\mu \mathrm{A}\) MAX
\end{tabular} \\
\hline
\end{tabular}

\section*{NOTES:}
1. Using internal feedback resistor.
2. Specification also applies for \(\mathrm{I}_{\mathrm{OUT} 2}\) but all Digital Inputs \(=\mathrm{V}_{1 \mathrm{H}}\).

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL PERFORMANCE CHARACTERISTICS




NONLINEARITY ERROR vs DIGITAL CODE ( \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) )


GAIN ERROR vs SUPPLY VOLTAGE


NONLINEARITY ERROR vs REFERENCE VOLTAGE


LOGIC INPUT THRESHOLD VOLTAGE vs SUPPLY VOLTAGE (VDD)


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


\section*{SPECIFICATION DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into, where " \(n\) " is equal to the number of bits.

\section*{SETTLING TIME}

Time required for the analog output of the DAC to settle to within \(1 / 2\) LSB of its final value for a given digital input stimulus; i.e., zero to full scale.

\section*{GAIN}

Ratio of the DAC's external operational amplifier output voltage to the \(\mathrm{V}_{\text {REF }}\) input voltage when all digital inputs are HIGH.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(V_{\text {REF }}\) to output with all switches OFF.

\section*{OUTPUT CAPACITANCE}

Capacitance from IOUT 1 or IOUT 2 terminals to ground.

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears on IOUT \({ }_{1}\) terminal with all digital inputs LOW, or on I IOUT 2 terminal when all inputs are HIGH.

\section*{CIRCUIT DESCRIPTION}

\section*{GENERAL CIRCUIT INFORMATION}

The PM-7541A is a 12 -bit multiplying D/A converter consisting of a highly-stable, silicon-chrome, thin film, R-2R resistor ladder network and twelve pairs of NMOS current steering switches on a monolithic chip. Most applications require the addition of a voltage or current reference and an output operational amplifier.
A simplified circuit of the PM-7541A is shown in Figure 1. The R-2R inverted ladder binarily divides the input currents that are switched between IOUT 1 and I IOUT 2 bus lines. This switching allows a constant current to be maintained in each ladder leg independent of the input code.


The design includes a matching switch in series with the feedback ( \(\mathrm{R}_{\mathrm{FB}}\) ) and terminating resistors. These switches (Figure 1) provide improved gain and linearity performance over the operating temperature range.

FIGURE 1: Simplified DAC Circuit


One of the twelve CMOS switches is shown in Figure 2. The digital input stage, devices 1,2, and 3, drives the two inverters, devices \(4,5,6\), and 7 ; these inverters in turn drive the two output current steering switches, devices 8 and 9 . Devices 1, 2, and 3 are designed such that the digital control inputs are DTL, TTL, and CMOS compatible over the full military temperature range.
The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It is essential then, that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 were designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., then with a 10 volt reference input, the current through switch 1 is 0.5 mA , switch 2 is 0.25 mA , etc., a constant 5 mV drop will then be maintained across each switch.

FIGURE 2: CMOS Switch


To further insure accuracy across the full temperature range, permanently "ON" MOS switches are included in series with the feedback resistor and the R-2R ladder's terminating resistor. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R FEEDBACK (such as incoming inspection), \(\mathrm{V}_{\mathrm{DD}}\) must be present to turn "ON" these series switches.

\section*{ESD PROTECTION}

In the design of the PM-7541A's data inputs, ESD resistance has been incorporated through careful layout and the inclusion of input protection circuitry.
Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes clamp the inputs well below dangerous levels during static discharge conditions.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 3 and 4 show the equivalent circuits for all digital inputs LOW and HIGH respectively. The reference current is switched to I IOUT 2 when all inputs are LOW and I IOUT 1 when inputs are HIGH. The I leakage current source is the combination of surface and junction leakages to the substrate; the 1/4096 current source represents the constant 1-bit current drain through the ladder terminating resistor. The output capacitance is dependent upon the digital input code, and is therefore varied between the low and high values.
FIGURE 3: PM-7541A Equivalent Circuit (All Inputs LOW)


FIGURE 4: PM-7541A Equivalent Circuit (All Digital Inputs HIGH)


\section*{DYNAMIC PERFORMANCE}

\section*{OUTPUT IMPEDANCE}

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the lout 1 terminal, may be between \(10 \mathrm{k} \Omega\) (the feedback resistor alone when all digital inputs are low) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximately \(30 \mathrm{k} \Omega\) of the R-2R ladder network resistance when any single bit logic is high). Static accuracy and dynamic performance will be affected by these variations. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the PM-7541A. The use of a compensation capacitor may be required when highspeed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.
The considerations when using high-speed amplifiers are:
1. Phase compensation (See Figures 5 and 6).
2. Power supply decoupling at the device socket and use of proper grounding techniques.

\section*{PM-7541A}

FIGURE 5: Unipolar Binary Operation with High Accuracy Op Amp (2-Quadrant)


FIGURE 6: Unipolar Binary Operation with Fast Output Op Amp (2-Quadrant)


BURN-IN CIRCUIT


\section*{APPLICATIONS INFORMATION}

\section*{APPLICATION TIPS}

Linearity depends upon the potential of \(\mathrm{I}_{\text {OUT }}^{1}\) and \(\mathrm{I}_{\mathrm{OUT} 2}\) (pins 1 and 2) being exactly equal to GND (pin 3). In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground, see Figures 5 and 6 . The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than \(\pm 200 \mu \mathrm{~V}\) (less than \(10 \%\) of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a common ground point, avoiding ground loops. The \(\mathrm{V}_{\mathrm{DD}}\) power supply should have a low noise level with no transients greater than +17 V .

Unused digital inputs must always be grounded or taken to \(\mathrm{V}_{\mathrm{DD}}\); this will prevent noise from triggering the high impedance digital input resulting in output errors. It is also recommended that the used digital inputs be taken to ground or \(\mathrm{V}_{D D}\) via a high value ( \(1 \mathrm{M} \Omega\) ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital inputs pass through the transition voltage. The supply current decreases as the input voltage approaches the supply rails ( \(V_{D D}\) or DGND), i.e., rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

\section*{OUTPUT AMPLIFIER CONSIDERATIONS}

For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input-terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.

The static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 7 and the equation:

Error Voltage \(=V_{O S}\left(1+\frac{R_{F B}}{R_{O}}\right)\)
where \(R_{O}\) is a function of the digital code, and:
\(R_{\mathrm{O}} \cong 10 \mathrm{k} \Omega\) for more than 4-bits of logic 1
\(\mathrm{R}_{\mathrm{O}} \cong 30 \mathrm{k} \Omega\) for any single bit logic 1

FIGURE 7: Simplified Circuit


Therefore, the offset gain varies as follows:
At code 00111111 1111: \(\mathrm{V}_{\text {ERROR } 1}=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}\right)=2 \mathrm{~V}_{\mathrm{OS}}\)
At code 01000000 0000: \(\mathrm{V}_{\text {ERROR } 2}=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{10 \mathrm{k} \Omega}{30 \mathrm{k} \Omega}\right)=\frac{4}{3} \mathrm{~V}_{\mathrm{OS}}\)
The error difference is \(2 / 3 \mathrm{~V}_{\text {Os }}\).
Since one LSB has a weight (for \(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\) ) of 2.5 mV for the PM-7541A DAC, it is clearly important that \(\mathrm{V}_{\mathrm{OS}}\) be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low \(\mathrm{V}_{\mathrm{OS}}\). Amplifiers with sufficiently low \(\mathrm{V}_{\text {OS }}\) include PMI's OP-77, OP-07, and OP-27.

\section*{APPLICATIONS}

Figures 5, 6, and 8 show simple unipolar and bipolar circuits with their associated waveforms using the PM-7541A and two types of PMI output amplifiers. A small feedback capacitor should be used across the amplifier to help prevent overshoot and ringing when using high-speed op amps. Resistor R1 is used to trim for full scale. Low tempco (approximately \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) resistors or trimpots should be selected when gain adjustments are required.

\section*{PM-7541A}

\section*{UNIPOLAR BINARY OPERATION (2-QUADRANT)}

The circuits of Figures 5 and 6 can be used either as a fixed reference D/A converter, or as an attenuator with an AC input voltage. In the fixed reference mode, the DAC provides an analog output voltage in the range of zero to plus or minus \(V_{\text {REF, }}\) depending on \(\mathrm{V}_{\mathrm{REF}}\) polarity. The reference input voltage can range between -20 V to +20 V ; this is due to the ability of \(\mathrm{V}_{\text {REF }}\) to exceed \(V_{D D}\), the limiting factor being the op amp's voltage range. Table 1 shows the code relationship for the circuit of Figures 5 and 6. \(R_{1}\) can be omitted with a resulting maximum gain error of \(0.02 \%\) of full scale.

TABLE 1: Unipolar Binary Code Table
\begin{tabular}{cc}
\hline \multicolumn{2}{c}{ DIGITAL INPUT } \\
LSB & \begin{tabular}{c} 
NOMINAL ANALOG OUTPUT \\
\(\left(V_{\text {OUT }}\right.\) as shown in Figures 5 and 6)
\end{tabular} \\
\hline 111111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000001 & \(-V_{\text {REF }}\left(\frac{2049}{4096}\right)\) \\
\hline 100000000000 & \(-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{V_{\text {REF }}}{2}\) \\
\hline 011111111111 & \(-V_{\text {REF }}\left(\frac{2047}{4096}\right)\) \\
\hline 000000000001 & \(-V_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 000000000000 & \(-V_{\text {REF }}\left(\frac{0}{4096}\right)=0\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuits of Figures 5 and 6 is given by \(F S=-V_{\text {REF }}\left(\frac{4095}{4096}\right)\).
2. Nominal LSB magnitude for the circuits of Figures 5 and 6 is given by \(\operatorname{LSB}=\mathrm{V}_{\text {REF }}\left(\frac{1}{4096}\right)\) or \(\mathrm{V}_{\text {REF }}\left(2^{-\mathrm{n}}\right)\).

BIPOLAR BINARY OPERATION (4-QUADRANT)
Figure 8 shows a simple bipolar output circuit using the PM-7541A and a PMI OP-215 dual op amp. The circuit uses offset binary coding and a fixed DC voltage for \(\mathrm{V}_{\text {REF }}\). Digitally-controlled attenuation of an AC signal occurs when the signal is used as the signal source at \(\mathrm{V}_{\text {REF. }}\). Negative output full-scale is adjusted by setting the digital inputs to all zeros and adjusting the value of the \(\mathrm{V}_{\text {IN }}\) voltage or \(\mathrm{R}_{5}\). The zero-scale output voltage is adjusted while the digital inputs are set to 100000000000 by adjusting \(R_{1}\) for a zerooutput voltage (less than \(10 \%\) of 1 LSB ). Resistors \(\mathrm{R}_{3}, \mathrm{R}_{4}\), and \(R_{5}\) must be selected for matching and tracking in order to keep offset and full scale errors to a minimum. Resistors \(R_{1}\) and \(R_{2}\) temperature coefficients must be taken into account if they are used. \(\mathrm{C}_{1}\) phase compensation capacitor may not be needed and should be selected empirically. The digital input code versus analog output voltage is shown in Table 2.

TABLE 2: Bipolar (Offset Binary) Code Table
\begin{tabular}{ccc}
\hline \multicolumn{2}{c}{ DIGITAL INPUT } & \(\begin{array}{c}\text { NOMINAL ANALOG OUTPUT } \\
\text { (VSB }\end{array}\) \\
\hline 1111 & 1111 & 1111
\end{tabular}\(]+V_{\text {REF }}\left(\frac{2047}{2048}\right)\).

NOTES:
1. Nominal full scale for the circuit of Figure 8 is given by
\(F S=V_{\text {REF }}\left(\frac{2047}{2048}\right)\).
2. Nominal LSB magnitude for the circuit of Figure 8 is given by
\(L S B=V_{\text {REF }}\left(\frac{1}{2048}\right)\).

FIGURE 8: Bipolar Operation (4-Quadrant Multiplication)


\section*{ANALOG/DIGITAL DIVISION}

The transfer function for the PM-7541A connected in the multiplying mode as shown in Figures 5 and 6 is:
\(V_{O}=-V_{I N}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \ldots \ldots . . \frac{A_{12}}{2^{12}}\right)\)
where \(A_{x}\) assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit. The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 9. It now is:
\(V_{O}=\left(\frac{-V_{i N}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \ldots \ldots . \cdot \frac{A_{12}}{2^{12}}}\right)\)
The above transfer function is the division of an analog voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is 1 ( \(\pm 1\) LSB). The gain becomes 4096 with the LSB, bit 12, "ON."

FIGURE 9: Analog/Digital Divider


CMOS

\section*{FEATURES}

Resolution: 12 Bits
Nonlinearity: \(\pm \mathbf{1 / 2 L S B} T_{\text {min }}\) to \(T_{\text {max }}\)
Low Gain Drift: 2ppm/ \({ }^{\circ} \mathrm{C}\) typ, \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max
Microprocessor Compatible
Full 4-Quadrant Multiplication
Fast Interface Timing
Low Power Dissipation: 40mW max
Low Cost
Small Size: 16-pin DIP and 20-Terminal Surface Mount Package
Latch Free (Protection Schottky Not Required)

\section*{GENERAL DESCRIPTION}

The AD7542 is a precision 12 -bit CMOS multiplying DAC designed for direct interface to 4 - or 8-bit microprocessors.
The functional diagram shows the AD7542 to consist of three 4-bit data registers, a 12 -bit DAC register, address decoding logic and a 12 -bit CMOS multiplying DAC. Data is loaded into the data registers in three 4-bit bytes, and subsequently transferred to the 12 -bit DAC register. All data loading or data transfer operations are identical to the WRITE cycle of a static RAM. A clear input allows the DAC register to be easily reset to all zeros when powering up the device.

FUNCTIONAL BLOCK DIAGRAM


The AD7542 is manufactured using an advanced thin-film on monolithic CMOS fabrication process. Multiplying capability, low power dissipation, +5 V operation, small size ( 16 -pin DIP and 20 terminal surface mount packages) and easy \(\mu \mathrm{P}\) interface make the AD7542 ideal for many instrumentation, industrial control and avionics applications.

AD7542 - SPEG|FIRATANS \(\left(v_{D O}=+5 v, v_{\text {REF }}=+10 \mathrm{~V}, v_{O U T 1}=v_{O U T 2}=0 V\right.\) unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit At
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & \[
\begin{aligned}
& \text { Limit } \mathrm{At}^{1} \\
& \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\
& \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit } \mathbf{A t}^{1} \\
& \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\
& \boldsymbol{\&}+125^{\circ} \mathrm{C}
\end{aligned}
\] & Units & Conditions/Comments \\
\hline \multicolumn{6}{|l|}{ACCURACY} \\
\hline Resolution & 12 & 12 & 12 & Bits & \\
\hline \multicolumn{6}{|l|}{Relative Accuracy \({ }^{2}\)} \\
\hline J, A, S Versions & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & \\
\hline K, B, T Versions & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \\
\hline GK, GB, GT Versions & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \\
\hline \multicolumn{6}{|l|}{Differential Nonlinearity \({ }^{2}\)} \\
\hline J, A, S Versions & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & All grades are guaranteed monotonic \\
\hline K, B, T Versions & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
\hline GK, GB, GT Versions & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & \\
\hline \multicolumn{6}{|l|}{Gain Error \({ }^{2}\)} \\
\hline J, K, A, B, S, T & \(\pm 3\) & \(\pm 4\) & \(\pm 4\) & LSB max & Using internal \(\mathrm{R}_{\mathrm{FB}}\) only (gain error can be \\
\hline GK, GB, GT & \(\pm 1\) & \(\pm 1\) & \(\pm 2\) & LSB max & trimmed to zero using circuits of Figure \(4 \& 5\) ) \\
\hline Gain Temperature Coefficient \(\Delta\) Gain/ \(\Delta\) Temperature & 5 & 5 & 5 & ppm \(/{ }^{\circ} \mathrm{C}\) max & Typical value is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{6}{|l|}{Power Supply Rejection} \\
\hline \multicolumn{6}{|l|}{Output Leakage Current} \\
\hline Louti & 10 & 10 & 200 & \(n A \max\) & DAC Register loaded with all Os \\
\hline but2 & 10 & 10 & 200 & \(n A \max\) & DAC Register loaded with all 1 s \\
\hline \multirow[t]{2}{*}{DYNAMIC PERFORMANCE Current Settling Time \({ }^{3}\)} & \multirow[t]{2}{*}{2.0} & & & \multirow[t]{2}{*}{\(\mu \mathrm{s}\) max} & \multirow[t]{3}{*}{To \(1 / 2\) LSB, OUT1 load \(=100 \Omega\). DAC output measured from falling edge of \(\overline{W R}\). \(\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz}\) sine wave} \\
\hline & & 2.0 & 2.0 & & \\
\hline Multiplying Feedthrough Error \({ }^{3}\) & 2.5 & 2.5 & 2.5 & mV p-p max & \\
\hline REFERENCE INPUT Input Resistance & 8/15/25 & 8/15/25 & 8/15/25 & k \(\Omega_{\text {min }} /\) typ/max & \\
\hline \multicolumn{6}{|l|}{ANALOG OUTPUTS} \\
\hline \multicolumn{6}{|l|}{} \\
\hline \(\mathrm{Cout1}^{3}{ }^{3}\) & 260 & 260 & 260 & \(\mathrm{pF}_{\text {max }}\) & DAC register loaded to 111111111111 \\
\hline Cout2 \({ }^{3}\) & 75 & 75 & 75 & pF max & DAC register loaded to 111111111111 \\
\hline Cout2 \({ }^{3}\) & 260 & 260 & 260 & pf max & DAC register loaded to 000000000000 \\
\hline \multicolumn{6}{|l|}{LOGIC INPUTS} \\
\hline \(\mathrm{V}_{\text {INH }}\) (Logic HIGH Voltage) & +2.4 & +2.4 & +2.4 & \(V^{\text {min }}\) & \\
\hline \(\mathrm{V}_{\text {INL }}\) (Logic LOW Voltage) & +0.8 & +0.8 & +0.8 & \(V\) max & \\
\hline \[
\mathrm{I}_{\mathrm{IN}}{ }^{4}
\] & 1 & 1 & 1 & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{3}\) & 8 & 8 & 8 & pF max & \\
\hline Input Coding & \multicolumn{3}{|l|}{12-Bit Unipolar Binary or 12-Bit Offset Binary (See Figures 4 and 5). Data is Loaded into Data Registers in 4-Bit Bytes.} & & \\
\hline SWITCHING CHARACTERISTICS \({ }^{5}\) & \multicolumn{2}{|l|}{(See Figure 1)} & & & \\
\hline \({ }^{\text {twR }}\) & 80 & 120 & 160 & ns min & \(\mathrm{t}_{\text {WR }}\) : WRITE pulse width \\
\hline \({ }^{\text {tawh }}\) & 0 & 10 & 10 & ns min & \(t_{\text {AWH }}\) : Address-to-WRITE hold time \\
\hline \({ }^{\text {t }}\) CWH & 0 & 10 & 10 & ns min & \({ }^{\text {t }}\) WHH : Chip select-to-WRITE hold time \\
\hline \({ }^{\text {t CLR }}\) & 200 & 200 & 250 & ns min & \({ }^{\text {t CLR }}\) : Minimum CLEAR pulse width \\
\hline \({ }^{\text {t }}\) CWS & 10 & 20 & 20 & ns min & \({ }^{\text {t }}\) CWS : Chip select-to-WRITE setup time \\
\hline \(t_{\text {AWS }}\) & 40 & 40 & 40 & ns min & \(t_{\text {AWS }}\) : Address valid-to-WRITE setup time \\
\hline \({ }^{t}{ }_{\text {DS }}\) & 60 & 100 & 100 & ns min & \(t_{\text {DS }}\) : Data setup time \\
\hline \({ }^{\text {t }}\) DH & 10 & 10 & 10 & ns min & \({ }^{\text {t }}\) ( \(:\) Data hold time \\
\hline POWER SUPPLY & & & & & \\
\hline \(\mathrm{V}_{\text {DD }}\) (Supply Voltage) & +5 & +5 & +5 & V & \(\pm 5 \%\) for specified performance \\
\hline IDD (Supply Current) & 2.5 & 2.5 & 2.5 & \(\mathrm{mA}_{\text {max }}\) & Digital Inputs \(=\mathrm{V}_{\text {INH }}\) or \(\mathrm{V}_{\text {INL }}\) \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Temperature Ranges as follows: J, K, GK Versions; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
A, B, GB Versions; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S, T, GT Versions; \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{2}\) See definitions on next page.
\({ }^{3}\) Guaranteed but not tested.
\({ }^{4}\) Logic inputs are MOS gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than \(\ln \mathrm{A}\).
\({ }^{5}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
ABSOLUTE MAXIMUM RATINGS* \\
\(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\) unless otherwise noted)
\end{tabular}} \\
\hline \(\mathrm{V}_{\text {DD }}\) to AGND & 0V, +7V \\
\hline \(\mathrm{V}_{\text {DD }}\) to DGND & 0V, +7V \\
\hline AGND to DGND & . \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline DGND to AGND & . \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Digital Input Voltage to GND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {OUT1 }}, \mathrm{V}_{\text {OUT2 }}\) to AGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {ReF }}\) to AGND & . . \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {RFb }}\) to AGND & . . . \(\pm 25 \mathrm{~V}\) \\
\hline
\end{tabular}

Power Dissipation (Package)
Plastic To \(+70^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . 670 mW
Derates above \(+70^{\circ} \mathrm{C}\) by . . . . . . . . . . . . \(8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Ceramic
To \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . 450 mW

Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Operating Temperature Range
Commercial (J, K, GK Versions) . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Industrial (A, B, GB Versions) . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T, GT Versions) . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*COMMENTS: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model \({ }^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Gain \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7542JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7542KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7542GKN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-16\) \\
AD7542JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7542KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7542GKP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7542AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7542BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7542GBQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7542SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & Q-16 \\
AD7542TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7542GTQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-16\) \\
AD7542SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7542TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7542GTE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883 Class B processed parts, add /883B to part number.
\({ }^{2} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip. For outline information see Package Information section.


NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS \(\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}\)
Figure 1. AD7542 Timing Diagram

\section*{PIN CONFIGURATIONS}


NC = NO CONNECT

PLCC


\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% or ppm of full scale range or (sub) multiples of 1LSB.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB max over the operating temperature range insures monotonicity.

\section*{GAIN ERROR}

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An ideal AD7542 would exhibit a gain of \(-4095 / 4096\). Gain error is adjustable using external trims as shown in Figures 4 and 5.

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears at OUT1 with the DAC register loaded to all 0s or at OUT2 with the DAC register loaded to all 1s.

\section*{MULTIPLYING FEEDTHROUGH ERROR}

AC error due to capacitive feedthrough from \(\mathrm{V}_{\mathrm{REF}}\) terminal to OUT1 with DAC register loaded to all Os.

Table I. Pin Function Description (DIP Pin Numbers)
\begin{tabular}{|c|c|l|}
\hline PIN & MNEMONIC & \multicolumn{1}{|c|}{ FUNCTION } \\
\hline 1 & OUT1 & \(\begin{array}{l}\text { DAC current output bus. Normally } \\
\text { terminated at op amp }\end{array}\) \\
virtual ground
\end{tabular}\(]\)\begin{tabular}{l} 
DAC current output bus. Normally \\
terminated at ground \\
2
\end{tabular}

\section*{Analog Circuit Description}

\section*{GENERAL CIRCUIT INFORMATION}

The AD7542, a 12-bit multiplying D/A converter, consists of a highly stable thin film \(\mathrm{R}-2 \mathrm{R}\) ladder and twelve N -channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 2. An inverted \(R-2 R\) ladder structure is used-that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 2. D/A Simplified Circuit Diagram
One of the current switches is shown in Figure 3. The input resistance at \(\mathrm{V}_{\mathrm{REF}}\) (Figure 2) is always equal to \(\mathrm{R}_{\mathrm{LDR}}\) ( \(\mathrm{R}_{\mathrm{LDR}}\) is the \(\mathrm{R} / 2 \mathrm{R}\) ladder characteristic resistance and is equal to value " \(R\) "). Since \(R_{\mathbb{N}}\) at the \(V_{\text {REF }}\) pin is constant, the reference terminal can be driven by a reference voltage or a reference current, \(a c\) or \(d c\), of positive or negative polarity. (If a current source is used, a low temperature coefficient \(\mathrm{R}_{\mathrm{FB}}\) is recommended to define scale factor.)


Figure 3. N-Channel Current Steering Switch

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 4 shows the analog circuit connections required for unipolar binary ( 2 -quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at \(\mathrm{V}_{\text {REF }}\), the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2 -quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table II.
R1 provides full scale trim capability [i.e.-load the DAC register to 11111111 1111, adjust R 1 for \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}\) (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.
C1 phase compensation ( 10 to 33 pF ) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).
Amplifier A1 should be selected or trimmed to provide \(\mathrm{V}_{\text {OS }} \leqslant 10 \%\) of the voltage resolution at \(\mathrm{V}_{\text {OUT }}\). Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at \(V_{\text {OUT }}\) equal to \(I_{B}\) times the DAC feedback resistance, nominally \(15 \mathrm{k} \Omega\) ). The AD711K is a high-speed implanted FET-input op amp with low, factory-trimmed VOS.


NOTES
OUTS OMITTED FOR CLARITY, DIP PIN NUMBERS SHOWN.
Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)

Table II. Unipolar Binary Code Table for Circuit of Figure 4
\begin{tabular}{|c|c|}
\hline BINARY NUMBER IN DAC REGISTER & \multirow[t]{2}{*}{ANALOG OUTPUT, Vout} \\
\hline MSB LSB & \\
\hline 111111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000000 & \[
-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-1 / 2 V_{\text {REF }}
\] \\
\hline 000000000001 & \[
-V_{\operatorname{REF}}\left(\frac{1}{4096}\right)
\] \\
\hline 000000000000 & 0V \\
\hline
\end{tabular}

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

Figure 5 and Table III illustrate the circuitry and code relationship for bipolar operation. With a de reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the circuit provides full 4-quadrant multiplication.
With the DAC register loaded to 100000000000 , adjust R1 for \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) (alternatively, one can omit R1 and R2 and adjust the ratio of R 3 to R 4 for \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) ). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\mathrm{REF}}\) or by varying the value of R 5 .
As in unipolar operation, A1 must be chosen for low \(\mathrm{V}_{\mathrm{OS}}\) and low \(I_{B} . R 3, R 4\) and R5 must be selected for matching and tracking. Mismatch of R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or R3 causes Full Scale error. C1 phase compensation ( 10 pF to 25 pF ) may be required for stability.


Figure 5. Bipolar Operation (4-Quadrant Multiplication)

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5
\begin{tabular}{|cc|l|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{l} 
BINARY NUMBER IN \\
DAC REGISTER
\end{tabular}} & \\
MSB & \multicolumn{1}{c|}{ LSB } & \\
\hline 1111111111111 & \(+V_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
1000 & 0000 & 0001 \\
1000 & 0000 & 0000 \\
0111 & 11111 & 1111 \\
0000 & 0000 & 0000
\end{tabular}

\section*{AD7542}

\section*{INTERFACE LOGIC}

\section*{INTERFACE LOGIC INFORMATION}

The AD7542 is designed to interface as a memory-mapped output device.
A typical system configuration is shown in Figure 6. \(\overline{\mathrm{CS}}\) is the decoded device address, and is derived by decoding the three higher order address bits. A0 and A1 is the AD7542 operation address, and is decoded internally in the AD7542 to point to the desired loading operation (i.e., load high byte, middle byte, low byte or DAC register). Table IV shows the AD7542 truth table.

All data loading operations are identical to the write cycle of a RAM as shown in Figure 1.
Additionally, the \(\overline{\mathrm{CLR}}\) input allows the AD7542 DAC register to be cleared asynchronously to 000000000000 . When operating the AD7542 in a unipolar mode (Figure 4), a CLEAR causes the DAC output to assume 0 V . In the bipolar mode (Figure 5), a CLEAR causes the DAC output to go to - \(\mathrm{V}_{\text {REF }}\).

In summary:
1. The AD7542 DAC register can be asynchronously cleared with the \(\overline{\text { CLR }}\) input.
2. Each AD7542 requires 4 locations in memory.
3. Performing any of the four basic loading operations (i.e. load low byte data register, middle byte data register, high byte data register or 12 -bit DAC register) is accomplished by executing a memory WRITE operation to the applicable address location for the required DAC operation.

Table IV. AD7542 Truth Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{AD7542 Control Inputs} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{AD7542 Operation}} \\
\hline \(\mathrm{A}_{1}\) & \(\mathrm{A}_{0}\) & \(\overline{\mathrm{CS}}\) & \(\overline{\text { WR }}\) & \(\overline{\text { CLR }}\) & & \\
\hline X & X & X & X & 0 & \multicolumn{2}{|l|}{Resets DAC 12-Bit Register to Code 000000000000} \\
\hline X & X & 1 & X & 1 & \multicolumn{2}{|l|}{No Operation Device Not Selected} \\
\hline 0 & 0 & 0 & 5 & 1 & Load LOW Byte \({ }^{5}\) Data Register On Edge As Shown & Load \\
\hline 0 & 1 & 0 & T & 1 & \begin{tabular}{l}
Load MIDDLE Byte \({ }^{5}\) \\
Data Register On \\
Edge As Shown
\end{tabular} & Applicable
Data
Register \\
\hline 1 & 0 & 0 & F & 1 & \begin{tabular}{l}
Load HIGH Byte \({ }^{5}\) \\
Data Register On Edge As Shown
\end{tabular} & With Data
\[
\text { At } D_{0}-D_{3}
\] \\
\hline 1 & 1 & 0 & 7 & 1 & Load 12-Bit DAC Re Data In LOW Byte, \(M\) \& HIGH Byte Data R & \begin{tabular}{l}
egister With \\
MIDDLE Byte Registers \({ }^{6}\)
\end{tabular} \\
\hline \multicolumn{7}{|l|}{NOTES:} \\
\hline
\end{tabular}

\section*{AD7 542 INTERFACE TO MC6800}

A typical 6800 system configuration is shown in Figure 6. Since the AD7542 contains four registers each AD7542 is assigned four locations in memory. A0 and A1 provides the operational addresses and are decoded internally to point to the desired register. Register loading is accomplished by executing a memory WRITE instruction to one of the four addresses. Table V gives a sample loading subroutine written in re-entrant form.
Choosing an arbitrary start address of PPQQ, locations PPQQ, PPQQ +1 and \(P P Q Q+2\) select the low, middle and high byte registers respectively while address \(\operatorname{PPQQ}+3\) selects the 12 -bit DAC register. The 12 -bit data to be passed to the subroutine is stored in locations XXYY and XXYY+1. The four most significant data bits are assumed to occupy the lower half of \(\mathbf{X X Y Y}+1\).


Figure 6. Interfacing the AD7542 to an MC6800 Microprocessor

Table V. Sample Routine for AD7542-6800 Interface
\begin{tabular}{llll} 
& JSR & WWZZ & \\
WWZZ & PSH A & & PUSH ACC. A ONTO STACK \\
& TPA & & \\
& PSH A & & \\
& LDA A & XXYY & \\
& STA A & PPQQ & LOAD LOW BYTE \\
& ROR A & & \\
& ROR A & & \\
& ROR A & & \\
& ROR A & & \\
& STA A & PPQQ+1 & LOAD MIDDLE BYTE \\
& LDA A & XXYY+1 & \\
& STA A & PPQQ+2 & LOAD HIGH BYTE \\
& STA A & PPQQ+3 & LOAD DAC REGISTER \\
& PULA & & \\
& TAP & & POP CCR FROM STACK \\
& PULA & & POP ACC. A FROM STACK \\
& RTS & & RETURN TO MAIN PROGRAM
\end{tabular}

\section*{AD7542 INTERFACE TO 8085}

A typical 8085 system configuration is shown in Figure 7. The AD7542 \(\overline{\mathrm{CS}}\) input is decoded from the three high order address lines A13-A15. The \(8085 \overline{\mathrm{WR}}\) output is directly connected to the \(\overline{\mathrm{WR}}\) input of the AD7542. Table VI gives a sample loading subroutine written in re-entrant form. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY +1 . The four most significant data bits are assumed to occupy the lower half of XXYY+1. As before, arbitrary addresses PPQQ to PPQQ+3 select the low byte, middle byte, high byte and DAC registers respectively.


Figure 7. Interfacing the AD7542 to an 8085 Microprocessor
Table VI. Sample Routine for AD7542-8085 Interface
\begin{tabular}{llll} 
& CALL & 7542 & \\
7542 & PUSH & PSW & PUSH REGISTER CONTENTS \\
& PUSH & B & ONTO STACK \\
& PUSH & H & \\
& LXI & H, XXYY & \\
& MOV & A, M & \\
& STA & PPQQ & LOAD LOW BYTE \\
& MVI & B, 04 & \\
& RAR & & \\
& DCR & B & \\
& JNZ & LOOP & \\
& STA & PPQQ+1 & LOAD MIDDLE BYTE \\
& INX & H & \\
& MOV & A, M & \\
& STA & PPQQ+2 & LOAD HIGH BYTE \\
& STA & PPQQ+3 & LOAD DAC REGISTER \\
& POP & H & POP REGISTER CONTENTS \\
& POP & B & FROM STACK \\
& POP & PSW & \\
& RET & & RETURN TO MAIN PROGRAM
\end{tabular}

\section*{APPLICATION HINTS}

The AD7542 is a precision 12-bit multiplying DAC designed for system interface. To ensure system performance consistent with AD7542 specifications, careful attention must be given to the following points:
1. GENERAL GROUND MANAGEMENT: Voltage differences between the AD7542 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7542. In more complex systems where the AGNDDGND intertie is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7542 AGND and DGND pins (1N914 or equivalent).
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a nonlinearity term at the amplifier output which depends on \(\mathrm{V}_{\mathrm{OS}}\) ( \(\mathrm{V}_{\mathrm{OS}}\) is amplifier input offset voltage). This nonlinearity term adds to the \(\mathrm{R} / 2 \mathrm{R}\) nonlinearity. To maintain specified operation, it is recommended that amplifier \(V_{\text {OS }}\) be no greater than \(10 \%\) of the DAC's output resolution over the temperature range of interest [output resolution \(=\) \(\mathrm{V}_{\text {REF }}\left(2^{-\mathrm{n}}\right.\) ) where n is the number of bits exercised].
3. HIGH FREQUENCY CONSIDERATIONS: AD7542 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's 0 dB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
4. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7542 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and a typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to gain shifts of 2.0LSBs and 0.82LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 4 and 5 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows: -
\[
\begin{aligned}
& \begin{array}{l}
\text { Temperature Coefficient } \\
\text { contribution due to } \mathrm{R} 1
\end{array}=-\frac{\mathrm{R}_{1}}{\mathrm{R}_{\mathrm{IN}}}\left(\gamma_{1}+300\right) \\
& \begin{array}{l}
\text { Temperature Coefficient } \\
\text { contribution due to } \mathrm{R} 2
\end{array}=+\frac{\mathrm{R}_{\mathbf{2}}}{\mathrm{R}_{\mathrm{IN}}}\left(\gamma_{2}+300\right)
\end{aligned}
\]

Where \(\gamma_{1}\) and \(\gamma_{2}\) are the temperature coefficients in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) of \(R 1\) and \(R 2\) respectively and \(R_{I N}\) is the DAC input resistance at the \(\mathrm{V}_{\text {REF }}\) terminal (pin 2). For high quality wirewound resistors and trimming potentiometers \(\gamma\) is of the order of \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). It will be seen that if R 1 and R 2 are small compared with \(\mathrm{R}_{\mathrm{IN}}\), their contribution to gain temperature coefficient will also be small. For the standard AD7542 gain error specification of \(\pm 3\) LSBs it is recommended that \(\mathrm{R} 1=50 \Omega\) and \(\mathrm{R} 2=25 \Omega\). With \(\gamma=50\) these values result in an overall maximum gain error temperature coefficient of:
\[
5+\frac{0.025}{8}(50+300)=6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}
\]

However, if the AD7542GTD is used which has a specified gain error of \(\pm 1 \mathrm{LSB}\), then with R1 \(=10 \Omega\) and \(R 2=5 \Omega\) the overall maximum gain temperature coefficient is increased by only \(0.25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Where possible R1 should be a select on test fixed resistor since the resulting gain temperature coefficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630-10-6/81 available from Analog Devices.
5. For additional information on multiplying DACs refer to "CMOS DAC Application Guide," Publication Number G872a-15-4/86, available from Analog Devices.

\section*{FEATURES}
- 4-Bit Bus Compatible 12-Bit Multiplying DAC
- Complete Microprocessor Interface with On-Chip Address Decoding and Asychronous CLEAR Input
- Fast Interface Timing
- Superior Accuracy: \(\pm 1 / 2\) LSB INL Error Over Temperature and \(\pm 1\) LSB Gain Error
- Excellent Power Supply Rejection
0.002\%\% Max
- Reduced Digital Charge Injection
- Reduced Output Capacitance
- Small (16-Pin), Narrow (0.3") DIP Packages Sultable for AutoInsertion and SO Surface Mount Package
- Improved ESD Resistance
- Superior Direct Replacement for AD7542
- Available in Die Form

\section*{APPLICATIONS}
- Process Control and Industrial Automation
- Programmable Amplifiers
- Digitally-Controlled Power Supplies
- Digitally-Controlled Attenuators
- Digitally-Controlled Filters
- Instrumentation
- Avionics

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|c|}
\hline GAIN ERROR & NONLINEARITY & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& \text { COMMERCIAL } \\
& \text { TEMPERATURE } \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \(\pm 1\) LSB & \(\pm 1 / 2\) LSB & PM7542AQ & PM7542EQ & PM7542GP \\
\hline \(\pm 2\) LSB & \(\pm 1\) LSB & PM7542BQ & PM7542FQ & - \\
\hline \(\pm 2\) LSB & \(\pm 1\) LSB & PM7542BRC/883 \({ }^{\dagger \dagger}\) & PM7542FP & - \\
\hline \(\pm 2\) LSB & \(\pm 1\) LSB & - & PM7542FS & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.

CROSS REFERENCE
\begin{tabular}{cll}
\hline PMI & \multicolumn{1}{c}{ ADI } & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline PM7542AQ & AD7542GTD & \\
PM7542AQ & AD7542TD & MIL \\
PM7542BQ & AD7542SD & \\
\hline PM7542EQ & AD7542GBD & \\
PM7542EQ & AD7542BD & IND \\
PM7542FQ & AD7542AD & \\
\hline PM7542GP & AD7542GKN & \\
PM7542GP & AD7542KN & COM \\
PM7542FP & AD7542JN & \\
\hline
\end{tabular}

\section*{GENERAL DESCRIPTION}

The PM-7542 is a 12-bit resolution, current output, multiplying CMOS DAC with a microprocessor interface to 4-bit busses. Improved analog accuracy, a fast digital interface, and input ESD protective circuitry make this a superior second-source to the industry standard 7542. This improved performance permits the easy upgrading of accuracy and ruggedness in

\section*{PIN CONNECTIONS}


FUNCTIONAL BLOCK DIAGRAM


\section*{PM-7542}

\section*{GENERAL DESCRIPTION Continued}

Under microprocessor control, 4-bit data bytes are loaded from a data bus into three 4 -bit input registers. The resulting 12-bit data word can then be transferred to a DAC register, updating the analog output. Data input and transfer operations resemble the WRITE cycle of a static RAM. An asynchronous CLEAR input permits the immediate resetting of the DAC register to all zeros, without affecting the data resident in the input registers.
Improved linearity and gain error performance may permit a reduced circuit parts count through the elimination of trimming components. Fast interface timing reduces design considerations while minimizing microprocessor wait states. The PM7542 is available in standard plastic and CerDIP packages that are compatible with auto-insertion equipment.

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)
\(V_{D D}^{A}\) (to DGND) ................................................................. +17 V
\(V_{\text {REF }}\) (to DGND) ................................................................ \(\pm 25 \mathrm{~V}\)
\(V_{\text {RFB }}\) (to DGND) .............................................................. \(\pm 25 \mathrm{~V}\)
AGND to DGND ...................................................... \(V_{D D}+0.3 \mathrm{~V}\)
DGND to AGND ...................................................... \(V_{D D}+0.3 V\)
Digital Input Voltage Range .................................. -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\)
Output Voltage (Pin 1, Pin 2) ................................-0.3V to \(\mathrm{V}_{\mathrm{DD}}\)

Operating Temperature Range
A/B/BRC
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

E/F Versions.................................................. \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
GP Version ........................................................ \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature .................................................... \(+150^{\circ} \mathrm{C}\)
Storage Temperature ...................................... \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec ) ........................... \(300^{\circ} \mathrm{C}\)
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}\) (NOTE 1) & \(\boldsymbol{\Theta}_{\mathrm{IC}}\) & UNITS \\
\hline \(16-\) Pin Hermetic DIP (Q) & 94 & 12 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(16-\) Pin Plastic DIP (P) & 76 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\) Contact LCC (RC) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(16-\operatorname{Pin}\) SOL \((\mathrm{S})\) & 92 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{\mid A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{i A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{\mathrm{jA}}\) is specified for device soldered to printed circuit board for SOL package.

\section*{CAUTION:}
1. Do not apply voltages higher than \(V_{D D}\) or less than AGND potential on any terminal except \(\mathrm{V}_{\text {REF }}\) (Pin 15) and \(\mathrm{R}_{\mathrm{FB}}\) (Pin 16).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper anti-static handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\text {DD }}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for PM-7542AQ/BQ; \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for PM-7542EQ/FQ/FP/FS; and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7542 \mathrm{GP}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM-7: } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline STATIC ACCURACY & & & & & & \\
\hline Resolution & \(N\) & & 12 & - & - & Bits \\
\hline Nonlinearity (Note 1) & INL & \[
\begin{aligned}
& \text { PM-7542A/E/G } \\
& \text { PM-7542B/F }
\end{aligned}
\] & \[
-
\] & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
1 \\
\hline
\end{array}
\] & LSB \\
\hline \begin{tabular}{l}
Differential Nonlinearity \\
(Note 2)
\end{tabular} & DNL & \[
\begin{aligned}
& \text { PM-7542A/E } \\
& \text { PM-7542B/F/G }
\end{aligned}
\] & \[
-
\] & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Gain Error (Note 3) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{PM}-7542 \mathrm{~A} / \mathrm{E} \\
& \mathrm{PM}-7542 \mathrm{~B} / \mathrm{F} / \mathrm{G} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \text { All Grades }
\end{aligned}
\] &  & - & \[
\begin{aligned}
& 1 \\
& 2 \\
& 2
\end{aligned}
\] & LSB \\
\hline \begin{tabular}{l}
Gain Tempco \\
( \(\Delta\) Gain/ \(\Delta\) Temp) \\
(Note 6)
\end{tabular} & TC GFS & & - & - & \(\pm 5\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio ( \(\Delta\) Gain/ \(\Delta\) Temp) & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & - & 0.0006 & \(\pm 0.002\) & \%/\% \\
\hline Output Leakage Current (Notes 4, 5) & \(I_{\text {LKG }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \text { PM- } 7542 \mathrm{~A} / \mathrm{B} \\
& \text { PM- } 7542 \mathrm{E} / \mathrm{F} / \mathrm{G}
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 5 \\
\pm 100 \\
\pm 25 \\
\hline
\end{array}
\] & nA \\
\hline Zero Scale Error (Notes 8, 13) & IzSE & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \text { PM- } 7542 \mathrm{~A} / \mathrm{B} \\
& \text { PM- }-7542 \mathrm{E} / \mathrm{F} / \mathrm{G}
\end{aligned}
\] & -
- & -
-
- & \[
\begin{aligned}
& \pm 0.02 \\
& \pm 0.5 \\
& \pm 0.1
\end{aligned}
\] & LSB \\
\hline Input Resistance (Note 9) & \(\mathrm{R}_{\text {IN }}\) & & 7 & 11 & 15 & \(k \Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT } 1}=\mathrm{V}_{\mathrm{OUT} 2}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for PM-7542AQ/BQ; \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7542 \mathrm{EQ} / \mathrm{FQ} / \mathrm{FP} / \mathrm{FS}\); and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7542 \mathrm{GP}\), unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{aligned}
& \text { PM-7542 } \\
& \text { TYP }
\end{aligned}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE} \\
\hline Output Current Settling Time (Notes 6, 7) & \(\mathrm{t}_{\text {s }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 0.25 & 1 & \(\mu \mathrm{S}\) \\
\hline \[
\begin{aligned}
& \text { Feedthrough Error } \\
& \left(V_{\text {REF }}\right. \text { to Iout1) } \\
& \text { (Note 6) }
\end{aligned}
\] & FT & \[
\begin{aligned}
& V_{\text {REF }}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} @ \mathrm{f}=10 \mathrm{kHz} \\
& \text { Digital Input }=000000000000 \\
& T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & 0.45 & 1 & \(m V_{p-p}\) \\
\hline Digital to Analog Glitch Energy (Note 6) & Q & \begin{tabular}{l}
\[
V_{\text {REF }}=0 \mathrm{~V}
\] \\
\(I_{\text {OUT }}\) Load \(=100 \Omega\)
\[
C_{E X T}=13 p F
\] \\
DAC register loaded alternately with all Os and all 1s
\end{tabular} & - & 2 & 200 & \(n \mathrm{Vs}\) \\
\hline Total Harmonic Distortion (Note 6) & THD & \begin{tabular}{l}
\(\mathrm{V}_{\text {REF }}=6 \mathrm{~V}\) RMS @ 1 kHz \\
DAC register loaded with all 1s
\end{tabular} & - & - & -92 & dB \\
\hline Output Noise Voltage Density (Notes 6, 14) & \(e_{n}\) & 10 Hz to 100 kHz measured between \(\mathrm{R}_{\text {FB }}\) and \(\mathrm{I}_{\text {OUT }}\) & - & - & 13 & \(n \mathrm{~V} / \sqrt{\mathrm{Hz}}\) \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline Supply Voltage Range & \(V_{D D}\) & & 4.75 & 5 & 5.25 & V \\
\hline Supply Current & \(I_{D D}\) & \[
\begin{aligned}
& \text { All digital inputs }=V_{I H} \text { or } V_{I L} \\
& \text { All digital inputs }=0 \mathrm{~V} \text { or } V_{D D}
\end{aligned}
\] & - & \[
-
\] & \[
\begin{array}{r}
2 \\
0.1 \\
\hline
\end{array}
\] & mA \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & - & - & V \\
\hline Digital Input LOW & \(\mathrm{V}_{\text {IL }}\) & & - & - & 0.8 & V \\
\hline Input Leakage Current (Note 10) & IIL & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to +5 V & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 6) & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & - & 8 & pF \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline \multirow[t]{2}{*}{Output Capacitance (Note 6)} & \begin{tabular}{l}
Cout1 \\
Cout2
\end{tabular} & Digital Inputs \(=\mathrm{V}_{\mathrm{IH}}\) & - & 30
65 & \begin{tabular}{l}
60 \\
90 \\
\hline
\end{tabular} & \multirow[b]{2}{*}{pF} \\
\hline & \begin{tabular}{l}
Cout1 \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & Digital \(\operatorname{Inputs}=\mathrm{V}_{\mathrm{IL}}\) & - & \begin{tabular}{l}
65 \\
30 \\
\hline
\end{tabular} & 90
60 & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for PM-7542AQ/BQ; \(\mathrm{T}_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7542 \mathrm{EQ} / \mathrm{FQ} / \mathrm{FP} / \mathrm{FS}\); and \(\mathrm{T}_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for PM-7542GP, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\hline \text { PM-7542 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{TIMING CHARACTERISTICS (Note 6)} \\
\hline WRITE Pulse Width & \({ }^{\text {twr }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{array}{r}
90 \\
120 \\
\hline
\end{array}
\] & - & - & ns \\
\hline CLEAR Pulse Width & \({ }^{\text {t }}\) LR & \[
\begin{aligned}
T_{A} & =+25^{\circ} \mathrm{C} \\
T_{A} & =\text { Full Temp. Range }
\end{aligned}
\] & 70
90 & - & & ns \\
\hline Address Valid to WRITE Hold Time & \(t_{\text {AWH }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{array}{r}
10 \\
10 \\
\hline
\end{array}
\] & - & & ns \\
\hline Chip Select to WRITE Hold Time & \({ }_{\text {t }}^{\text {cw }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & 0
10 & - & - & ns \\
\hline Chip Select to WRITE Set-up Time & \({ }^{\text {t }}\) cws & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & 0
10 & - & - & ns \\
\hline Address Valid to WRITE Set-up Time & \({ }^{\text {t }}\) WWs & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & 0 & - & - & ns \\
\hline Data Set-up Time & \(t_{\text {DS }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & 40
40 & - & - & ns \\
\hline Data Hold Time & \({ }^{\text {t }}\) H & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & 40
40 & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\pm 1 / 2 \mathrm{LSB}= \pm 0.012 \%\) of Full Scale.
2. All grades are monotonic to 12 -bits over temperature.
3. Using internal feedback resistor.
4. Applies to IOUTi; all digital inputs \(=V_{\text {IL }}\).
5. Specification also applies for Iout2 when all digital inputs \(=V_{1 H}\)
6. Guaranteed by design and not tested.
7. Iout \(1^{\text {Load }}=100 \Omega, C_{E X T}=13 \mathrm{pF}\), digital input \(=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to 0 V . Extrapolated to \(1 / 2\) LSB: \(\mathrm{t}_{\mathrm{s}}=\) Propagation Delay ( \(\mathrm{t}_{\mathrm{PD}}\) ) \(+9 \tau\). where \(\tau=\) measured time constant of the final RC decay.
8. \(V_{R E F}=+10 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\).
9. Absolute temperature coefficient is less than \(+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
10. Digital inputs are CMOS gates; \(I_{\mathbb{N}}\) is typically 1 nA at \(+25^{\circ} \mathrm{C}\).
11. \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to 0 V .
12. All digital inputs \(=0 \mathrm{~V}\).
13. Calculated from worst case \(R_{\text {REF: }}\)
\(I_{\text {ZSE }}\) (in LSBs) \(=\left(R_{\text {REF }} \times I_{\text {LKG }} \times 4096\right) / V_{\text {REF }}\).
14. Calculations from \(e_{n}=\sqrt{4 K \text { TRB }}\) where:
\(K=\) Boltzmann constant, \(J /{ }^{\circ} \mathrm{K} \quad \mathrm{R}=\) resistance \(\Omega\)
\(\mathrm{T}=\) resistor temperature, \({ }^{\circ} \mathrm{K} \quad \mathrm{B}=\) bandwidth, Hz

\section*{DICE CHARACTERISTICS}

1. Iout1
9. \(\overline{W R}\)
2. Iout2
10. \(A_{0}\)
3. AGND
11. \(A_{1}\)
4. \(\mathrm{DB}_{3}\) (MSB)
12. DGND
5. \(\mathrm{DB}_{2}\)
13. \(\overline{C L R}\)
6. \(\mathrm{DB}_{1}\)
14. \(V_{D D}\) (Substrate)
7. \(\mathrm{DB}_{0}\) (LSB)
15. \(V_{\text {REF }}\)
8. \(\overline{\mathrm{CS}}\)
16. \(R_{F B}\)

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{4}{|c|}{PM-7542GBC} \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & 12 & Bits MIN \\
\hline Integral Nonlinearity & INL & & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & Using internal feedback resistor & \(\pm 2\) & LSB MAX \\
\hline Power Supply Rejection Ratio & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & \(\pm 0.002\) & \%/\% MAX \\
\hline Output Leakage Current (lout1) & ILKG & Digital \(\operatorname{Inputs}=\mathrm{V}_{\mathrm{IL}}\) & \(\pm 5\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & & 7/15 & k \(\Omega\) MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(\mathrm{V}_{\text {IH }}\) & & 2.4 & \(V\) MIN \\
\hline Digital Input LOW & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & \(\checkmark\) MAX \\
\hline Input Leakage Current & \(\mathrm{I}_{\text {IL }}\) & \(V_{i N}=O V\) to \(V_{D D}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline Supply Current & \(I_{\text {D }}\) & \begin{tabular}{l}
Digital Inputs \(=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) \\
Digital Inputs \(=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\)
\end{tabular} & \[
\begin{array}{r}
2 \\
0.1
\end{array}
\] & mA MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


\section*{SPECIFICATION DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into, where " \(n\) " is equal to the number of bits.

\section*{SETTLING TIME}

Time required for the analog output of the DAC to settle to within \(1 / 2\) LSB of its final value for a given digital input stimulus; i.e. zero to full scale.

\section*{GAIN}

Ratio of the DAC's external operational amplifier output voltage to the \(\mathrm{V}_{\text {REF }}\) input voltage when all digital inputs are HIGH.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(V_{\text {REF }}\) to output. Feedthrough error limits are specified with all switches OFF.

\section*{OUTPUT CAPACITANCE}

Capacitance from IOUT1 terminal to ground with all digital inputs LOW, or from I OUT2 terminal to ground when all inputs are HIGH.

\section*{OUTPUT LEAKAGE CURRENT}

Current appearing at lout1 when all digital inputs are LOW, or at Iout2 terminal when all inputs are HIGH.

\section*{GENERAL CIRCUIT INFORMATION}

The PM-7542 is a 12-bit multiplying D/A converter with a very low temperature coefficient, R-2R resistor ladder network, data input and control logic, and four data registers. The digital circuitry forms an interface between the 12-bit DAC and a four-bit data bus.

An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.


FIGURE 1: Simplified DAC circuit

A simplified circuit of the PM-7542 DAC is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thin-film resistor, and twelve pairs of NMOS current-steering switches steer binarily weighted currents into either IOUT1 or lout2. Switching current to I OUT1 or I OUT2 yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at \(V_{\text {REF }}\) equal to \(R\) (typically \(11 \mathrm{k} \Omega\) ). The \(\mathrm{V}_{\text {REF }}\) input may be driven by any reference voltage or current, AC or DC, that is within the limits stated in the Absolute Maximum Ratings chart.
The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It is essential then, that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., a constant 5 mV drop will then be maintained across each switch.
To further insure accuracy across the full temperature range, permanently "ON" MOS switches are included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit", Figure 1, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or \(R_{\text {feedback (such as incoming inspection), } V_{\text {dD }} \text { must be }}\) present to turn "ON" these series switches.

\section*{ESD PROTECTION}

The PM-7542 data inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.
Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

These protection diodes are designed to clamp the inputs well below dangerous levels during static discharge conditions.


FIGURE 2: Digital Input Protection

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 3 and 4 show equivalent circuits for the DAC with all bits LOW and HIGH, respectively. The reference current is switched to lout2 when all data bits are LOW and to IOUT1 when all bits are HIGH. The Ileakage current source is the combination of surface and junction leakages to the substrate. The \(1 / 4096\) current source represents the constant 1-bit current drain through the ladder's terminating resistor.
Output capacitance is dependent upon the digital input code. This is because the gate capacitance of MOS transistors increases with applied gate voltage. This output capacitance varies between the low and high values.


FIGURE 3: PM-7542 Equivalent Circuit (All Inputs LOW)


FIGURE 4: PM-7542 Equivalent Circuits (All Digital Inputs HIGH)

\section*{DYNAMIC PERFORMANCE}

\section*{OUTPUT IMPEDANCE}

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the lout terminal, may be between \(11 \mathrm{k} \Omega\) (the feedback resistor alone when all digital inputs are LOW) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximately \(30 \mathrm{k} \Omega\) of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations. The gain and phase stability of the output amplifier, board layout, and power
supply decoupling will all affect the dynamic performance of the PM-7542. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:
1. Phase compensation (see Figures 8 and 9 ).
2. Power supply decoupling at the device socket and use of proper grounding techniques.

\section*{APPLICATIONS INFORMATION}

\section*{APPLICATION TIPS}

In most applications, linearity depends upon the potential of lout1 , IOUT2, and AGND (pins 1, 2, and 3 ) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 8 and 9 ). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than \(\pm 200 \mu \mathrm{~V}\) (less than \(10 \%\) of 1 LSB).
The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The \(\mathrm{V}_{\mathrm{DD}}\) power supply should have a low noise level with no transients greater than +17 V .
Unused digital inputs must always be grounded or taken to \(V_{D D}\); this will prevent noise from triggering the high impedance digital inputs resulting in output errors. It is also recommended that the used digital inputs be taken to ground or \(V_{D D}\) via a high value ( \(1 \mathrm{M} \Omega\) ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.
Peak supply current flows as the digital inputs pass through the transition voltage. The supply current decreases as the input voltage approaches the supply rails (VD or DGND), i.e. rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

\section*{OUTPUT AMPLIFIER CONSIDERATIONS}

When using high speed op amps, a small feedback capacitor (typically 15pF) should be used across the amplifier to minimize overshoot and ringing. For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.


FIGURE 5: Simplified Circuit

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:
\(V_{E R R O R}=V_{O S}\left(1+\frac{R_{F B}}{R_{O}}\right)\)
where \(R_{O}\) is a function of the digital code, and:
\(R_{O}=10 k \Omega\) for more than four bits of logic 1 ,
\(R_{\mathrm{O}}=30 \mathrm{k} \Omega\) for any single bit of logic 1.
Therefore, the offset gain varies as follows:
at code 00111111 1111,
\(\mathrm{V}_{\mathrm{ERROR}}=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}\right)=2 \mathrm{~V}_{\mathrm{OS}}\)
at code 010000000000 ,
\(V_{E R R O R}=V_{O S}\left(1+\frac{10 \mathrm{k} \Omega}{30 \mathrm{k} \Omega}\right)=4 / 3 \mathrm{~V}_{\mathrm{OS}}\)
The error difference is \(2 / 3 \mathrm{~V}_{\mathrm{OS}}\).
Since one LSB has a weight (for \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\) ) of 2.4 mV for the PM-7542, it is clearly important that \(V_{\text {OS }}\) be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low \(V_{\text {OS. }}\) Amplifiers with sufficiently low \(\mathrm{V}_{\text {OS }}\) include PMI's OP-77, OP-07, OP-27, and OP-42.

\section*{INTERFACE LOGIC OPERATION}

The PM-7542 has been designed to be interfaced as a memory mapped output device as shown in Figure 6.
As shown in the device truth table, Table 1, \(\overline{\mathrm{CS}}\) is an externally decoded device address, selecting the device when needed.
\(A_{0}\) and \(A_{1}\) are internally decoded operation addresses. Each of these four available operations requires a memory location. Data operations are performed by executing a memory WRITE to the address for that operation. This WRITE cycle is identical to that of a RAM. Updating the entire 12-bit data word requires four WRITE cycles (three data nybble loads and one data word transfer). Timing for a WRITE cycle is shown in Figure 7.

The \(\overline{C L R}\) input allows the asynchronous reset of the DAC register to 000000000000 . This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to OV. In bipolar mode, the output will go to \(-V_{\text {REF }}\).


FIGURE 6: Simplified Input Control Structure


FIGURE 7: PM-7542 Timing Diagram

\section*{INTERFACE INPUT DESCRIPTION}
\(\overline{\mathbf{C S}}\) (Pin 8)-Chip Select. Active Low.
Selected, with \(\overline{W R}\), to load data into an input register or transfer data from input to DAC registers.

WR (Pin 9)—Write Input. Active Low.
Selected, with \(\overline{C S}\) and appropriate address inputs, to load data into an input register or transfer data from input to DAC registers.

TABLE 1: PM-7542 Truth Table

\(A_{0}\) (Pin 10), \(A_{1}\) (Pin 11)-Address Inputs. Addressed, with \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) selected, to perform data load or data transfer operations. See Table 1 for truth table.

CLR (Pin 13)-Clear Input. Active Low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.

\section*{UNIPOLAR OPERATION (2-QUADRANT)}

The circuits shown in Figures 8 and 9 may be used with an AC or DC reference voltage. The circuits output will range between OV and approximately \(-\mathrm{V}_{\text {REF }}\) (4095/4096) depending


FIGURE 8: Unipolar Operation with High Accuracy Micropower Op Amp (2-Quadrant)
upon the digital input code. The relationship between the digital input and the analog output is shown in Table 2. The limiting parameters for the \(\mathrm{V}_{\text {REF }}\) range are the maximum input voltage range of the op amp or \(\pm 25 \mathrm{~V}\), whichever is lowest.
Gain error may be trimmed by adjusting \(R_{1}\) as shown in Figure 9. The DAC register must first be loaded with all 1 s . \(\mathrm{R}_{1}\) may then be adjusted until \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}(4095 / 4096)\). In the case of an adjustable \(\mathrm{V}_{\text {REF }}, \mathrm{R}_{1}\) and \(\mathrm{R}_{\text {FEEDBACK }}\) may be omitted, with \(\mathrm{V}_{\text {REF }}\) adjusted to yield the desired full-scale output.


FIGURE 9: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

In many applications the PM-7542's negligible zero scale error and very low gain error permit the elimination of the trimming components ( \(\mathrm{R}_{1}\) and the external \(\mathrm{R}_{\text {FEEDBACK }}\) ) without adverse effects on circuit performance.

TABLE 2: Unipolar Code Table
\begin{tabular}{|c|c|}
\hline DIGITAL INPUT & NOMINAL ANALOG OUTPUT \\
\hline MSB LSB & \begin{tabular}{l}
( \(V_{\text {OUt }}\) as shown \\
in Figures 8 and 9)
\end{tabular} \\
\hline 111111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2049}{4096}\right)\) \\
\hline 10000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{\mathrm{V}_{\text {REF }}}{2}\) \\
\hline 011111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2047}{4096}\right)\) \\
\hline 000000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 000000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{0}{4096}\right)=0\) \\
\hline
\end{tabular}

NOTES:
1. Nominal full scale for the circuits of Figures 8 and 9 is given by \(F S=V_{\text {REF }}\left(\frac{4095}{4096}\right)\).
2. Nominal LSB magnitude for the circuits of Figures 8 and 9 is given by LSB \(=V_{\text {REF }}\left(\frac{1}{4096}\right)\) or \(V_{\text {REF }}\left(2^{-n}\right)\).

\section*{BIPOLAR OPERATION (4-QUADRANT)}

Figure 10 details a suggested circuit for bipolar, or offset binary operation. Table 3 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistors \(R_{3}, R_{4}\), and \(R_{5}\) must be selected to match within \(0.01 \%\) and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between \(R_{3}\) and \(R_{4}\) causes offset and full scale errors while an \(R_{5}\) to \(R_{4}\) and \(R_{3}\) mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 100000000000 and adjusting \(R_{1}\) until \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} . \mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) may be omitted, adjusting the ratio of \(R_{3}\) to \(R_{4}\) to yield \(V_{\text {OUT }}\) \(=0 \mathrm{~V}\). Full scale can be adjusted by loading the DAC register with 111111111111 and either adjusting the amplitude of \(V_{\text {REF }}\) or the value of \(R_{5}\) until the desired \(V_{\text {OUT }}\) is achieved.

TABLE 3: Bipolar (Offset Binary) Code Table
\begin{tabular}{|c|c|}
\hline DIGITAL INPUT & NOMINAL ANALOG OUTPUT \\
\hline MSB LSB & ( \(\mathrm{V}_{\text {OUt }}\) as shown in Figure 10) \\
\hline 1111111111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 10000000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 10000000000 & 0 \\
\hline 011111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 000000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 000000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuit of Figure 10 is given by
\[
\mathrm{FS}=\mathrm{V}_{\mathrm{REF}}\left(\frac{2047}{2048}\right)
\]
2. Nominal LSB magnitude for the circuit of Figure 10 is given by \(L S B=V_{\text {REF }}\left(\frac{1}{2048}\right)\).


FIGURE 10: Bipolar Operation (4-Quadrant, Offset Binary)

\section*{ANALOG/DIGITAL DIVISION}

The transfer function for the PM-7542 connected in the multiplying mode as shown in Figures 8 and 9 is:
\(V_{O}=-V_{I N}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}\right)\)
where \(\mathrm{A}_{\mathrm{X}}\) assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 11. It is now:
\(V_{O}=\frac{-V_{\text {IN }}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}}\)
The above transfer function is the division of an analog voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON", the gain is 1 ( \(\pm 1\) LSB). The gain becomes 4096 with the LSB, bit 12, "ON".


FIGURE 11: Analog/Digital Divider

\section*{INTERFACING TO THE MC6800}

A typical interface configuration is shown in Figure 12. Data loading and transfer is performed by executing memory WRITE operations to the four operational addresses specified by \(A_{1}\) and \(A_{0}\).

Addresses \(A A B B, A A B B+1\), and \(A A B B+2\) are assigned to load data into the low, middle, and high byte registers, respectively. Data transfer from input to DAC registers is assigned to address \(A A B B+3\). Eight bits of the full 12-bit data word are stored in memory location XXYY. The most significant data bits occupy the lower four bits of memory location XXYY+1.


FIGURE 12: Interfacing the PM-7542 to the MC6800

DATA OPERATIONS SUBROUTINE
\begin{tabular}{|c|c|c|c|}
\hline \multirow{18}{*}{WWZZ} & JSR & WWZZ & Jump to Data Op Routine at WWZZ \\
\hline & PSH A & & Push Acc. A Onto Stack \\
\hline & TPA & & \\
\hline & PSH A & & Push CCR Onto Stack \\
\hline & LDA A & XXYY & Load Data to Acc. \\
\hline & STA A & AABB & Load Low Byte \\
\hline & ROR A & & Rotate Right \\
\hline & ROR A & & \\
\hline & ROR A & & \\
\hline & ROR A & & \\
\hline & STA A & \(A A B B+1\) & Load Middle Byte \\
\hline & LDA A & \(X X Y Y+1\) & Load Most Significant Byte to Acc. \\
\hline & STA A & \(A A B B+2\) & Load High Byte \\
\hline & STA A & \(A A B B+3\) & Transfer Data Word to DAC Register \\
\hline & PUL A & & \\
\hline & TAP & & Pop CCR From Stack \\
\hline & PUL A & & Pop Acc. A From Stack \\
\hline & RTS & & Return to Main Program \\
\hline
\end{tabular}

\section*{FEATURES}

Resolution: 12 Bits
Nonlinearity: \(\pm 1 / 2 \mathrm{LSB} \mathrm{T}_{\text {min }}\) to \(T_{\text {max }}\)
Low Gain T.C.: 2ppm/ \({ }^{\circ}\) C typ, \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max
Serial Load on Positive or Negative Strobe
Asynchronous CLEAR Input for Initialization
Full 4-Quadrant Multiplication
Low Multiplying, Feedthrough: 1LSB max @ 10kHz
Requires no Schottiky Diode Output Protection
Low Power Dissipation: 40mW max
+5V Supply
Small Size: \(\mathbf{1 6 - P i n}\) DIP or 20-Terminal Surface Mount
Package
Low Cost

\section*{GENERAL DESCRIPTION}

The AD7543 is a precision 12 -bit monolithic CMOS multiplying DAC designed for serial interface applications.

The DAC's logic circuitry consists of a 12 -bit serial-in parallelout shift register (Register A) and a 12 -bit DAC input register (Register B). Serial data at the AD7543 SRI pin is clocked into Register A on the leading or trailing edge (user selected) of the strobe input. Once Register A is full its contents are loaded into Register B under control of the LOAD inputs.

FUNCTIONAL BLOCK DIAGRAM


Initialization is simplified by the use of the CLR input which provides an asynchronous reset of Register B.
Packaged in 16-pin DIP and 20-pin LCCC and PLCC, the AD7543 features excellent gain T.C. ( \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typ; \(\left.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \mathrm{max}\right),+5 \mathrm{~V}\) operation and latch-free operation. (No protection Schottky Diodes required.)

\section*{PIN CONFIGURATIONS}




\section*{NOTES}
\({ }^{1}\) Temperature ranges as follows: JN, KN, GKN Version; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(\mathrm{AQ}, \mathrm{BQ}, \mathrm{GBQ}\) Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
SQ, TQ, GTQ Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

\section*{\({ }^{2}\) See Terminology on following page.}
\({ }^{3}\) Guaranteed but not tested.
\({ }^{4}\) Logic inputs are MOS gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than \(\ln A\).
\({ }^{\text {S }}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{Cunless}\) otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \(\mathrm{V}_{\text {DD }}\) to AGND & \[
0 \mathrm{~V},+7 \mathrm{~V}
\] & Model & Temperature Range & \begin{tabular}{l}
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l}
Gain \\
Error
\end{tabular} & Package Option* \\
\hline \(V_{D D}\) to DGND AGND to DGN & \[
\begin{array}{r}
0 \mathrm{~V},+7 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}
\end{array}
\] & AD7543JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 12.3 \mathrm{LSB}\) & N-16 \\
\hline DGND to AGND & \(\mathrm{D}+0.3 \mathrm{~V}\) & AD7543KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 12.3 \mathrm{LSB}\) & N-16 \\
\hline Digital Input Voltage to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) & AD7543GKN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & N-16 \\
\hline \(\mathrm{V}_{\text {Out }}, \mathrm{V}_{\text {Out }}\) to AGND . . . & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\) to +0.3 V & AD7543JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 12.3 \mathrm{LSB}\) & P-20A \\
\hline \(\mathrm{V}_{\text {REF }}\) to AGND . . . . . & . . . . . . . \(\pm 25 \mathrm{~V}\) & AD & \(-40^{\circ} \mathrm{C}\) to +8 & \(\pm 1 / 2 L S B\)
\(\pm 1 / 2 L S B\) & \(\pm 12.3 \mathrm{LSB}\)
\(\pm 1 \mathrm{LSB}\) & P-20A \\
\hline \(\mathrm{V}_{\text {RFB }}\) to AGND & . \(\pm 25 \mathrm{~V}\) & AD7543JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\)
\(\pm 1 \mathrm{LSB}\) & \(\pm\) \(\pm 12.3 \mathrm{LSB}\) & P-20A \\
\hline Power Dissipation (Package) & & AD7543KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 12.3\) LSB & R-16 \\
\hline Plastic & & AD7543GKR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1 \mathrm{LSB}\) & R-16 \\
\hline To \(+70^{\circ} \mathrm{C}\) & 670 mW & AD7543AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 12.3 \mathrm{LSB}\) & Q-16 \\
\hline Derates above \(+70^{\circ} \mathrm{C}\) by & \(8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) & AD7543BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 12.3\) LSB & Q-16 \\
\hline Cerdip & & AD7543GBQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1 \mathrm{LSB}\) & Q-16 \\
\hline To \(+75^{\circ} \mathrm{C}\) & 450 mW & AD7543SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 12.3 \mathrm{LSB}\) & Q-16 \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) by & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) & AD7543TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 12.3 \mathrm{LSB}\) & Q-16 \\
\hline Operating Temperature Range & & AD7543GTQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & Q-16 \\
\hline Commercial (J, K, GK Versions) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & AD7543SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 12.3 \mathrm{LSB}\) & E-20A \\
\hline Industrial (A, B, GB Versions) . & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & AD7543TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 12.3\) LSB & E-20A \\
\hline Extended (S, T, GT Versions) & . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & AD7543GTE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1 \mathrm{LSB}\) & E-20 \\
\hline
\end{tabular}

Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . \(+300^{\circ} \mathrm{C}\)

\footnotetext{
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
}

\section*{ORDERING GUIDE}
*E = Leadless Ceramic Chip Carrier (LCCC) \(; \mathbf{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded
Chip Carrier (PLCC); \(\mathbf{Q}=\) Cerdip; \(\mathbf{R}=\) Small Outline IC(SOIC). For outline information see Package Information section.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\begin{tabular}{|c|c|c|}
\hline PIN & MNEMONIC & FUNCTION \\
\hline 1 & OUT1 & DAC current output bus. Normally terminated at op amp virtual ground \\
\hline 2 & OUT2 & DAC current output bus. Normally terminated at AGND \\
\hline 3 & AGND & Analog Ground \\
\hline 4 & STB1 & Register A Strobe 1 input, see Table II \\
\hline 5 & \(\overline{\text { LD1 }}\) & DAC Register B Load 1 input. When \(\overline{\text { LD1 }}\) and \(\overline{\text { LD2 }}\) go low the contents of Register A are loaded into DAC Register B \\
\hline 6 & N/C & No Connection \\
\hline 7 & SRI & Serial Data Input to Register A \\
\hline 8 & STB2 & Register A Strobe 2 input, see Table II \\
\hline 9 & \(\overline{\text { LD2 }}\) & DAC Register B Load 2 input. When \(\overline{\text { LD1 }}\) and \(\overline{\text { LD2 }}\) go low the contents of Register A are loaded into DAC Register B \\
\hline 10 & \(\overline{\text { STB3 }}\) & Register A Strobe 3 input, see Table II \\
\hline 11 & STB4 & Register A Strobe 4 input, see Table II \\
\hline 12 & DGND & Digital Ground \\
\hline 13 & \(\overline{\text { CLR }}\) & Register B CLEAR input (active LOW), can be used to asynchronously reset Register B to 000000000000 \\
\hline 14 & \(V_{\text {DD }}\) & +5V Supply Input \\
\hline 15 & \(\mathrm{V}_{\text {REF }}\) & Reference input. Can be positive or negative dc voltage or ac signal \\
\hline 16 & \(\mathrm{R}_{\mathrm{FB}}\) & DAC Feedback Resistor \\
\hline
\end{tabular}

Table I. Pin Function Description, DIP Configuration

\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in \% or ppm of full-scale range or (sub) multiples of 1LSB.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB max over the operating temperature range ensures monotonicity.

\section*{GAIN ERROR}

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An ideal AD7543 would exhibit a gain of \(-4095 / 4096\). Gain error is adjustable using external trims as shown in Figures 6 and 7.

\section*{OUTPUT LEAKAGE CURRENT}

Current which appears at OUT1 with Register B loaded to all 0 's or at OUT 2 with Register B loaded to all 1's.

\section*{MULTIPLYING FEEDTHROUGH ERROR}

AC error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) terminal to OUT1 with DAC register loaded to all 0's.

\section*{GENERAL CIRCUIT INFORMATION}

The AD7543, a 12 -bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.
The simplified D/A circuit is shown in Figure 1. An inverted \(\mathrm{R}-2 \mathrm{R}\) ladder structure is used-that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. AD7543 Functional Diagram

One of the current switches is shown in Figure 2. The input resistance at \(\mathrm{V}_{\text {REF }}\) (Figure 2) is always equal to \(\mathrm{R}_{\text {LDR }}\) ( \(R_{\text {LDR }}\) is the \(R / 2 R\) ladder characteristic resistance and is equal to value " \(R\) "). The reference terminal can be driven
by a reference voltage or a reference current, ac or dc, of positive or negative polarity. If a current source is used, a low temperature coefficient external \(\mathbf{R}_{\mathrm{FB}}\) is recommended to define scale factor.


Figure 2. N-Channel Current Steering Switch

\section*{EQUIVALENT CIRCUIT ANALYSIS}

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 3 and 4. In Figure 3 with all digital inputs LOW, the reference current is switched to OUT2. The current source I IEAKAGE is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1 least significant bit current drain through the termination resistor on the \(\mathrm{R}-2 \mathrm{R}\) ladder. The "ON" capacitance of the output N-channel switch is 260 pF , as shown on the OUT2 terminal. The "OFF" switch capacitance is 75 pF , as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 260 pF at that terminal.


Figure 3. AD7543 DAC Equivalent Circuit All Digital Inputs LOW


Figure 4. AD7543 DAC Equivalent Circuit All Digital Inputs HIGH
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{AD7543 Logic Inputs} & \multirow{3}{*}{AD7543 Operation} & \\
\hline \multicolumn{4}{|l|}{Register A Control Inputs} & \multicolumn{3}{|l|}{Register B Control Inputs} & & Notes \\
\hline STB4 & STB3 & STB2 & STB1 & \(\overline{\text { CLR }}\) & \(\overline{\text { LD2 }}\) & \(\overline{\text { LD1 }}\) & & \\
\hline 0 & 1 & 0 & - & X & X & X & \multirow[t]{4}{*}{Data Appearing At SRI Strobed Into Register A Data Appearing At SRI Strobed Into Register A Data Appearing At SRI Strobed Into Register A Data Appearing At SRI Strobed Into Register A} & 2,3 \\
\hline 0 & 1 & \(\pm\) & 0 & X & X & X & & 2,3 \\
\hline 0 & L & 0 & 0 & X & X & X & & 2,3 \\
\hline 4 & 1 & 0 & 0 & X & X & X & & 2,3 \\
\hline 1 & X & X & X & & & & \multirow{4}{*}{No Operation (Register A)} & \multirow{4}{*}{3} \\
\hline X & 0 & X & X & & & & & \\
\hline X & X & 1 & X & & & & & \\
\hline X & X & X & 1 & & & & & \\
\hline & & & & 0 & X & X & Clear Register B To Code 000000000000 (Asynchronous Operation) & 1,3 \\
\hline & & & & 1 & 1 & X & \multirow[t]{2}{*}{No Operation (Register B)} & \multirow[b]{2}{*}{3} \\
\hline & & & & 1 & X & 1 & & \\
\hline & & & & 1 & 0 & 0 & Load Register B With The Contents Of Register A & 3 \\
\hline
\end{tabular}

NOTES:
1. \(C L R=0\) Asynchronously resets Register \(B\) to 000000000000 , but has no effect on Register \(A\)
2. Serial data is loaded into Register A MSB first, on edges shown_ is positive edge \(\mathbb{Z}\) is negative edge.
3. \(0=\) Logic LOW, \(1=\) Logic HIGH, X = Don't Care.

Table II. AD7543 Truth Table
 STB3 IS USED TO STROBE SERIAL DATA BITS INTO REGISTER A.

Figure 5. Timing Diagram

\section*{INTERFACE LOGIC INFORMATION}

Shown in the AD8543 Functional Diagram Register A is a 12bit shift register. Serial data appearing at pin SR1 is clocked into the shift register on the leading (rising) edge of STB1, STB2 or STB4 or on the leading (falling) edge of STB3. Table II defines the various logic states required on the Register A control inputs, while Figure 5 illustrates the Register A loading sequence.
Once Register A is full, the data is transferred to Register B by bringing \(\overline{\text { LD1 }}\) and \(\overline{\text { LD2 }}\) momentarily LOW.
Register B can be asynchronously reset to 000000000000 by bringing \(\overline{\text { CLR }}\) momentarily LOW. This allows the DAC output voltage to be set to a known condition, thus simplifying system initialization procedure. When operating the AD7543 in the unipolar circuit of Figure 6, a CLEAR causes the DAC output voltage to equal OV . When using the bipolar circuit of Figure 7, a CLEAR causes the DAC output to equal - VREF.

\section*{APPLYING THE AD7543}

\section*{UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)}

Figure 6 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current (again of + or - polarity) the circuit provides 2 -quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table III. R1 provides full scale trim capability [i.e.-load the DAC register to 11111111 1111, adjust R 1 for \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}\) (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.
C1 phase compensation ( 10 pF to 25 pF ) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).


Figure 6. Unipolar Binary Operation (2-Quadrant Multiplication)
\begin{tabular}{|c|c|}
\hline BINARY NUMBER IN DAC REGISTER & ANALOG OUTPUT, Vout \\
\hline MSB LSB & \\
\hline 111111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000000 & \[
-V_{\operatorname{REF}}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\mathrm{REF}}
\] \\
\hline 000000000001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 000000000000 & 0V \\
\hline
\end{tabular}

Table III. Unipolar Binary Code Table for Circuit of Figure 6

Amplifier A1 should be selected or trimmed to provide \(\mathrm{V}_{\mathrm{OS}} \leqslant 10 \%\) of the voltage resolution at \(\mathrm{V}_{\text {OUT }}\). Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at VOUT equal to \(I_{B}\) times the DAC feedback resistance, nominally \(15 \mathrm{k} \Omega\) ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed VOS.

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

Figure 7 and Table IV illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the ac reference while the MSB provides polarity control.
With the DAC register loaded to 10000000 0000, adjust R1 for \(V_{\text {OUT }}=0 \mathrm{~V}\) (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R 4 for \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) ). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {REF }}\) or by varying the value of R5.
As in unipolar operation, A1 must be chosen for low VOS and low \(I_{B}\). R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 to 2R3 causes Full Scale error. C1 phase compensation ( 10 pF to 25 pF ) may be required for stability.


Figure 7. Bipolar Operation (4-Quadrant Multiplication)
\begin{tabular}{|c|c|}
\hline BINARY NUMBER IN DAC REGISTER & ANALOG OUTPUT, Vout \\
\hline MSB LSB & \\
\hline 111111111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 100000000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 100000000000 & 0V \\
\hline 011111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 000000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

Table IV. Bipolar Code Table for Offset Binary Circuit of Figure 7

\section*{APPLICATION HINTS}

The AD7543 is a precision 12 -bit multiplying DAC designed for serial interface. To ensure system performance consistent with AD7543 specifications, careful attention must be given to the following points:
1. GENERAL GROUND MANAGEMENT: Voltage differences between the AD7543 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7543. In more complex systems where the AGNDDGND connection is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7543 AGND and DGND pins to prevent possible device damage.
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output which depends on \(\mathrm{V}_{\mathrm{OS}}\) ( \(\mathrm{V}_{\mathrm{OS}}\) is amplifier input offset voltage). This differential nonlinearity term adds to the \(R / 2 R\) differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier VOS be no greater than \(10 \%\) of the DAC's output resolution over the temperature range of interest [output resolution \(=\mathrm{V}_{\text {REF }} 2^{-\mathrm{n}}\) where n is the number of bits exercised].
3. HIGH FREQUENCY CONSIDERATIONS: AD7543 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's 0 dB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
4. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7543 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and a typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to gain shifts of 2.0 LSBs and 0.82 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 6 and 7 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:-
\begin{tabular}{l}
\begin{tabular}{l} 
Temperature Coefficient \\
contribution due to R 1
\end{tabular}\(=-\frac{\mathrm{R}_{1}}{\mathrm{R}_{\mathrm{IN}}}\left(\gamma_{1}+300\right)\) \\
\begin{tabular}{l} 
Temperature Coefficient \\
contribution due to R 2
\end{tabular}
\end{tabular}\(=+\frac{\mathrm{R}_{2}}{\mathrm{R}_{\mathrm{IN}}}\left(\gamma_{2}+300\right)\)

Where \(\gamma_{1}\) and \(\gamma_{2}\) are the temperature coefficients in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) of R 1 and R 2 respectively and \(\mathrm{R}_{\mathrm{IN}}\) is the DAC input resistance at the \(\mathrm{V}_{\text {REF }}\) terminal (pin 2). For high quality wirewound resistors and trimming potentiometers \(\gamma\) is of the order of \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). It will be seen that if R 1 and R 2 are small compared with \(\mathbf{R}_{\mathbb{N}}\), their contribution to gain temperature coefficient will also be small. For the standard AD7543 gain error specification of \(\pm 12.3\) LSBs it is recommended that \(\mathrm{R} 1=120 \Omega\) and \(\mathrm{R} 2=60 \Omega\). With \(\gamma=50\) these values result in an overall maximum gain error temperature coefficient of:
\[
5+\frac{0.06}{7}(50+300)=8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}
\]

However, if the AD7543GTD is used which has a specified gain error of \(\pm 1 \mathrm{LSB}\), then with R1 \(=10 \Omega\) and R2 \(=5 \Omega\) the overall maximum gain temperature coefficient is increased by only \(0.25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Where possible R 1 should be a select on test fixed resistor since the resulting gain temperature coeffiefficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630-10-6/81 available from Analog Devices.
5. For additional information on multiplying DACS refer to "Application Guide to CMOS Multiplying D/A Converters", Publication Number G479-15-8/78, available from Analog Devices.

\section*{AD7543 INTERFACE TO MC6800}

In this example, it is assumed that the 12 -bit data is contained in two memory locations (0000 and 0001). The four most significant bits are assumed to occupy the lower half of memory location 0000. The eight least significant bits occupy memory location 0001. The data is presented bit by bit on the D7 line and strobed into the AD7 543 by executing memory write instructions. In this case the strobe signal (STB1) is supplied by decoding address 2000, R/信 and \(\phi_{2}\). A memory write instruction to a different address (4000) loads the data from

Figure 8 shows the interface circuitry and Table V gives a listing of the procedure.


Figure 8. AD7543-MC6800 Interface
\begin{tabular}{lcll} 
LABEL & MNEMONIC & OPERAND & COMMENT \\
\hline & LDA & B, 04 & \\
LOOP & LDA & A, 0000 & Load 4 Most Significant Bits \\
& ROL & A & Reposition in the Data \\
& DEC & B & in ACC A \\
& BNE & LOOP & \\
& LDA & B,04 & \\
& BSR & SHIFT & Output Data \\
& LDA & B, 08 & \\
& LDA & A, 0001 & Load 8 Least Significant Bits \\
& BSR & SHIFT & Output Data \\
& STA & A, 4000 & Load DAC Register \\
& RTS & & Return to Main Program \\
& STIFT & STA & A,2000 \\
& ROL & A & Strobe Data \\
& DEC & B & \\
& BNE & SHIFT AD7543 & \\
& RTS & & \\
& & & \\
& & &
\end{tabular}

Table V. Sample Routine for AD7543-MC6800 Interface

\section*{AD7543 INTERFACE TO MCS-85}

Figure 9 shows the AD7543 interfaced to the 8085. This system makes use of the serial output facility (SOD) on the 8085.
The data is presented serially on the SOD line and strobed into the AD7543 by executing memory write instructions. In this example the strobe signal (STB2) is supplied by decoding address \(\mathbf{8 0 0 0}\) and \(\overline{\mathrm{WR}}\). A memory write instruction to a different address (A000) loads the DAC Register with Register

\section*{AD7543}

A data. Table VI gives a listing of this procedure. Note, it is assumed that the required serial data is already present in right-justified format in Registers H and L when this procedure is implemented. Note that the sample routine of Table VI can be speeded up by replacing the SHIFT routine with a DAD H instruction.


Figure 9. AD7543-8085 Interface
\begin{tabular}{|c|c|c|c|}
\hline LABEL & MNEMONIC & OPERAND & COMMENT \\
\hline \multirow{5}{*}{LOOP} & MVI & B, 05 & Shift Data Up to \\
\hline & CALL & SHIFT & Most Significant \\
\hline & DCR & & Segment of HL with \\
\hline & JNZ & LOOP \(]\) & MSB as Carry \\
\hline & MVI & B, OC & \\
\hline \multirow[t]{9}{*}{LUP} & MVI & A, 80 & SOD Enable in ACC \\
\hline & RAR & & Shift in MSB of H \\
\hline & SIM & & Set Interrupt Mask \\
\hline & STA & 8000 & Strobe Data into AD7543 \\
\hline & CALL & SHIFT & Get Next Bit into Carry \\
\hline & DCR & B & \\
\hline & JNZ & LUP & Go Back if Not Finished \\
\hline & STA & A000 & Load DAC Register of AD7543 \\
\hline & RET & & Return to Main Program \\
\hline \multirow[t]{5}{*}{SHIFT} & MOV & & Shift H and L Left One Place and \\
\hline & MOV & L, A & Leave Uppermost Bit \\
\hline & MOV & A, H & of H in Carry \\
\hline & RAL & H, A \(]\) & \\
\hline & RET & & \\
\hline
\end{tabular}

Table VI. Sample Routine for AD7543-8085 Interface 12-Bit Serial Input Multiplying CMOS D/A Converter

\section*{FEATURES}
- Fast, Flexible Microprocessor Interface with Serial Data Input
- Superior Accuracy

\section*{\(\pm 1 / 2\) LSB INL Max}
\(\pm 1\) LSB Gain Error Max
Low 5ppm \(/{ }^{\circ} \mathrm{C}\) Max Tempco
- Improved ESD Resistance
- Auto-Insertable DIP Package
- Surface Mount SOL Package
- Superior Direct Replacement for AD7543
- \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the Extended Industrial Temperature Range
- Available in Die Form

\section*{APPLICATIONS}
- Process Control and Industrial Automation
- Programmable Amplifiers
- Digitally-Controlled Power Supplies, Attenuators, Filters
- Instrumentation
- Avionics
- Auto-Calibration Systems

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{ccccc}
\hline & & \multicolumn{3}{c}{ TEMPERATURERANGE } \\
\cline { 3 - 5 } \(\begin{array}{c}\text { GAIN } \\
\text { ERROR }\end{array}\) & \(\begin{array}{c}\text { NON- } \\
\text { LINEARITY }\end{array}\) & MILITARY* & EXTENDED \\
\hline INDUSTRI
\end{tabular}\(]\) COMMERCIAL
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for \(/ 883\) data sheet.
t Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.
tt CerDIP and epoxy devices are available in the extended industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

CROSS REFERENCE
\begin{tabular}{cll}
\hline PMI & \multicolumn{1}{c}{ ADI } & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline PM7543AQ & AD7543GTD & \\
PM7543AQ & AD7543TD & MIL \\
PM7543BQ & AD7543SD & \\
\hline PM7543EQ & AD7543GBD & \\
PM7543EQ & AD7543BD & IND \\
PM7543FQ & AD7543AD & \\
\hline PM7543GP & AD7543GKN & \\
PM7543GP & AD7543KN & COM \\
PM7543FP & AD7543JN & \\
PM7543FPC & AD7543JP & \\
\hline
\end{tabular}

\section*{GENERAL DESCRIPTION}

ThePM-7543 is a 12-bit resolution, multiplying, CMOS D/A converter, which features serial data input and current output. Serial data input reduces pin count and allows the PM-7543 to be placed in a smaller package, saving PCboard space. Improvedanalogparameters such as digital charge injection, power supply rejection, outputcapacitance,
protective circuitry make the PM-7543 a superior pin-compatible second-source to the industry standard AD7543.
The rising or falling edge (user selected) of the strobe inputs are used to clock serial data (present at the SRI pin) into the input shift register.
When the shift register's data has been updated, the new data word is transferred to the DAC register with use of the LOAD inputs.

Continued

\section*{PIN CONNECTIONS}


FUNCTIONAL BLOCK DIAGRAM


\section*{GENERAL DESCRIPTION Continued}

Separate LOAD control inputs allow simultaneous output updating of multiple DACs. An asynchronous CLEAR input resets the DAC register without altering the data in the input register.
Improved linearity and gain error performance may permit reduced circuit parts count through the elimination of trimming components. Fast interface timing may reducetiming design considerations while minimizing microprocessor wait states. The PM-7543 is available in standard plastic and CerDIP packages that are compatible with autoinsertion equipment. For an evensmaller package, considertheDAC8043, available in an 8-pin mini-DIP.
CerDIP and epoxy devices are available in the extended industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{A}}=\boldsymbol{+ 2 5 ^ { \circ }} \mathrm{C}\), unless otherwide noted.)
\(V_{D D}\) to DGND ........................................................................ +17 V
\(V_{\text {REF }}\) to DGND .................................................................. \(\pm 25 \mathrm{~V}\)
\(V_{\text {RFB }}\) to DGND .................................................................. \(\pm 25 \mathrm{~V}\)
DGND to AGND ...................................................... \(\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}\)
AGND to DGND ...................................................... \(V_{D D}+0.3 \mathrm{~V}\)
Digital Input Voltage Range ................................. -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\)
Output Voltage (Pin 1, Pin 2) \(\qquad\) -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{4}{|l|}{AQ/BQ Versions ................................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{EQ/FQ/FP/FPC/FS Versions ................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{GP Version ................................................ \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Junction Temperature ............................................. +150 \({ }^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Storage Temperature .................................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 60 sec ) ......................... \(+300^{\circ} \mathrm{C}\)
\end{tabular}}} \\
\hline & & & \\
\hline PACKAGE TYPE & \(\boldsymbol{\theta}_{\text {IA }}\) ( (Note 1) & \(\Theta_{\text {Ic }}\) & UNITS \\
\hline 16-Pin Hermetic DIP (Q) & 94 & 12 & \({ }^{\circ} \mathrm{C} / \mathrm{N}\) \\
\hline 16-Pin Plastic DIP (P) & 76 & 33 & \({ }^{\circ} \mathrm{C}\) N \\
\hline 20-Contact LCC (RC) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin SOL (S) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC (PC) & 73 & 33 & \({ }^{\circ} \mathrm{CN}\) \\
\hline
\end{tabular}

NOTE:
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.
CAUTION:
1. Do not apply voltage higher than \(V_{D D}\) or less than DGND potential on any terminal except \(\mathrm{V}_{\text {REF }}(\operatorname{Pin} 15)\) and \(\mathrm{R}_{\mathrm{FB}}\) (Pin 16).
2. The digital control input are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper antistatic handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT1}}=\mathrm{V}_{\mathrm{OUT2}}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & PM-7543 TYP & MAX & UNITS \\
\hline STATIC ACCURACY & & & & & & \\
\hline Resolution & N & & 12 & - & - & Bits \\
\hline Nonlinearity (Note 1) & INL & \begin{tabular}{l}
PM-7543A/E/G \\
PM-7543B/F
\end{tabular} & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & PM-7543A/E PM-7543B/F/G & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Gain Error (Note 3) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{PM}-7543 \mathrm{~A} / \mathrm{E} \\
& \mathrm{PM}-7543 \mathrm{~B} / \mathrm{F} / \mathrm{G} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \text { All Grades }
\end{aligned}
\] & - & -
-
- & \(\pm 1\)
\(\pm 2\)
\(\pm 2\) & LSB \\
\hline Gain Tempco ( \(\Delta\) Gain \(/ \Delta\) Temp) (Note 6) & TC \({ }_{\text {GFS }}\) & & - & - & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio ( \(\Delta\) Gain \(\Delta \Delta V_{D D}\) ) & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & - & \(\pm 0.0006\) & \(\pm 0.002\) & \%/\% \\
\hline Output Leakage Current (Notes 4,5) & \(\mathrm{I}_{\text {LKG }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \\
& \text { PM-7543A/B } \\
& \text { PM-7543E/F/G }
\end{aligned}
\] & -
-
- & -
-
- & \[
\begin{array}{r} 
\pm 1 \\
\pm 100 \\
\pm 10
\end{array}
\] & nA \\
\hline \begin{tabular}{l}
Zero Scale Error \\
(Notes 8, 13)
\end{tabular} & \(I_{\text {zSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{A}=\text { Full Temp. Range } \\
& P M-7543 A / B \\
& \text { PM-7543E/F/G }
\end{aligned}
\] & -
-
- & \[
\begin{gathered}
\pm 0.002 \\
\\
\pm 0.05 \\
\pm 0.01
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.006 \\
\\
\pm 0.61 \\
\pm 0.06
\end{gathered}
\] & LSB \\
\hline Input Resistance (Note 9) & \(\mathrm{R}_{\mathrm{IN}}\) & \(V_{\text {REF }} \mathrm{pin}\) & 7 & 11 & 15 & k \(\Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT},}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\underset{\text { TYP }}{\text { PM-7543 }}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE} \\
\hline Output Current Setting Time (Notes 6,7) & \(\mathrm{t}_{\mathrm{s}}\) & & - & 0.380 & 1 & \(\mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
AC Feedthrough Error
\[
\left(V_{\text {REF }} \text { to } I_{\text {OUT } 1}\right)
\] \\
(Note 6, 12)
\end{tabular} & FT & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=20 \mathrm{Vp-p} @ f=10 \mathrm{kHz} \\
& \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & - & 2.0 & \(m V_{p-p}\) \\
\hline Digital to Analog Glitch Energy (Note 6, 11) & Q & \begin{tabular}{l}
\[
V_{\mathrm{REF}}=O V
\] \\
IOUT Load \(=100 \Omega\)
\[
C_{E X T}=13 \mathrm{pF}
\] \\
DAC register loaded alternately with all Os and all is
\end{tabular} & - & - & 20 & \(n \mathrm{Vs}\) \\
\hline Total Harmonic Distortion (Note 6) & THD & \begin{tabular}{l}
\(V_{\text {REF }}=6 \mathrm{~V}\) RMS @ 1 kHz \\
DAC register loaded with all 1 s
\end{tabular} & - & - & -92 & dB \\
\hline \begin{tabular}{l}
Output Noise \\
Voltage Density (Notes 6, 14)
\end{tabular} & \(e_{n}\) & 10 Hz to 100 kHz between \(\mathrm{R}_{\text {FB }}\) and \(\mathrm{I}_{\text {OUT }}\) & - & - & 13 & \(n \mathrm{~V} / \sqrt{\mathrm{Hz}}\) \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(\mathrm{V}_{1} \mathrm{H}\) & & 2.4 & - & - & V \\
\hline Digital Input LOW & \(\mathrm{V}_{\text {IL }}\) & & - & - & 0.8 & V \\
\hline Input Leakage Current (Note 10) & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) to +5 V & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 6) & \(\mathrm{CIIN}^{\text {I }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & - & - & 8 & pF \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline \begin{tabular}{l}
Output Capacitance \\
(Note 6)
\end{tabular} & \begin{tabular}{l}
\(\mathrm{C}_{\text {OUT1 }}\) \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & \begin{tabular}{l}
Digital Inputs = all 1 s \\
Digital Inputs = all Os
\end{tabular} & - & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& 90 \\
& 90
\end{aligned}
\] & pF \\
\hline \begin{tabular}{l}
Output Capacitance \\
(Note 6)
\end{tabular} & \begin{tabular}{l}
\(C_{\text {OUT1 }}\) \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & \[
\begin{aligned}
& \text { Digital Inputs = all 0s } \\
& \text { Digital Inputs = all is }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & pF \\
\hline \multicolumn{7}{|l|}{TIMING CHARACTERISTICS} \\
\hline \multirow[t]{4}{*}{Serial Input to Strobe Setup Times \(\left(\mathrm{t}_{\mathrm{STB}}=80 \mathrm{nS}\right.\) )} & \(\mathrm{t}_{\mathrm{DS} 1}\) & \begin{tabular}{ll} 
STB1 used & \(T_{A}=+25^{\circ} \mathrm{C}\) \\
as the strobe & \(T_{A}=\) Full Temp. Range
\end{tabular} & \[
\begin{aligned}
& 50 \\
& 50
\end{aligned}
\] & - & - & \\
\hline & \(\mathrm{t}_{\mathrm{DS} 2}\) & \begin{tabular}{l}
STB2 used \(\quad T_{A}=+25^{\circ} \mathrm{C}\) \\
as the strobe \(T_{A}=\) Full Temp. Range
\end{tabular} & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & - & - & ns \\
\hline & \(\mathrm{t}_{\mathrm{DS} 3}\) & \begin{tabular}{l}
STB3 used \(\quad T_{A}=+25^{\circ} \mathrm{C}\) \\
as the strobe \(T_{A}=\) Full Temp. Range
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 20
\end{aligned}
\] & - & - & \\
\hline & \({ }_{\text {DS4 }}\) & \(\begin{array}{ll}\text { STB4 used } & T_{A}=+25^{\circ} \mathrm{C} \\ \text { as the strobe } & T_{A}=\text { Full Temp. Range }\end{array}\) & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & - & - & \\
\hline \multirow{4}{*}{Serial Input to Strobe Hold Times ( \(\mathrm{t}_{\mathrm{STB}}=80 \mathrm{nS}\) )} & \({ }^{\text {DH }} 1\) & \begin{tabular}{ll} 
STB1 used & \(T_{A}=+25^{\circ} \mathrm{C}\) \\
as the strobe & \(T_{A}=\) Full Temp. Range
\end{tabular} & \[
\begin{aligned}
& 40 \\
& 50
\end{aligned}
\] & - & - & \\
\hline & \({ }^{\text {t }}{ }_{\text {H2 }}\) & \[
\begin{array}{ll}
\hline \text { STB2 used } & T_{A}=+25^{\circ} \mathrm{C} \\
\text { as the strobe } & T_{A}=\text { Full Temp. Range } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 50 \\
& 60 \\
& \hline
\end{aligned}
\] & - & - & ns \\
\hline & \({ }^{\text {D }}\) H3 & \begin{tabular}{ll} 
STB3 used & \(T_{A}=+25^{\circ} \mathrm{C}\) \\
as the strobe & \(T_{A}=\) Full Temp. Range
\end{tabular} & 80
80 & - & - & \\
\hline & \(\mathrm{t}_{\mathrm{DH} 4}\) & \begin{tabular}{ll} 
STB4 used & \(T_{A}=+25^{\circ} \mathrm{C}\) \\
as the strobe & \(T_{A}=\) Full Temp. Range
\end{tabular} & 80
80 & - & - & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM-7543 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline SRI Data Pulse Width & \(\mathrm{t}_{\text {SRI }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 100 & - & - & ns \\
\hline STB1 Pulse Width ( \(\overline{\mathrm{STB} 1}=80 \mathrm{~ns}\) ) (Note 15) & \(\mathrm{t}_{\mathrm{STB1}}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 80 & - & - & ns \\
\hline STB2 Pulse Width
\[
\begin{aligned}
& (\overline{\text { STB2 }}=10 \mathrm{~ns}) \\
& \text { (Note 15) }
\end{aligned}
\] & \({ }^{\text {stic2 }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 80 & - & - & ns \\
\hline STB3 Pulse Width
\[
\begin{aligned}
& \text { (STB3 }=80 \mathrm{~ns} \text { ) } \\
& \text { (Note 15) }
\end{aligned}
\] & \(\mathrm{t}_{\text {STB3 }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 80 & - & - & ns \\
\hline STB4 Pulse Width (STB4 \(=80 \mathrm{~ns}\) ) (Note 15) & \(\mathrm{t}_{\text {STB4 }}\) & \(\mathrm{T}_{\text {A }}=\) Full Temp. Range & 80 & - & - & ns \\
\hline Load Pulse Width & \({ }_{\text {LD }}\), \(t_{\text {LD2 }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 140 \\
& 180
\end{aligned}
\] & - & - & ns \\
\hline LSB Strobe into Input Register to Load DAC Register Time & \({ }^{\text {A }}\) ASB & \(\mathrm{T}_{\mathrm{A}}=\) Full. Temp. Range & 0 & - & - & ns \\
\hline CLR Pulse Width & \(\mathrm{t}_{\mathrm{CLR}}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 80 & - & - & ns \\
\hline POWER SUPPLY & & & & & & \\
\hline Supply Voltage & \(V_{D D}\) & & 4.75 & 5 & 5.25 & V \\
\hline Supply Current & \(I_{\text {D }}\) & \begin{tabular}{l}
All Digital Inputs \(=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) \\
All Digital Inputs \(=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\)
\end{tabular} & - & - & 2
0.1 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\pm 1 / 2 \mathrm{LSB}= \pm 0.012 \%\) of Full Scale.
2. All grades are monotonic to 12 -bits over temperature.
3. Using internal feedback resistor.
4. Applies to \(\mathrm{I}_{\mathrm{OUT} 1}\); all digital inputs \(=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\).
5. Specification also applies for \(\mathrm{I}_{\mathrm{OUT} 2}\) when all digital inputs \(=\mathrm{V}_{1 \mathrm{H}}\).
6. Guaranteed by design and not tested.
7. \(\mathrm{I}_{\text {OUT } 1}\) Load \(=100 \Omega, \mathrm{C}_{E X T}=13 \mathrm{pF}\), digital input \(=0 \mathrm{~V}\) to \(\mathrm{V}_{D D}\) or \(\mathrm{V}_{D D}\) to \(O \mathrm{~V}\). Extrapolated to \(1 / 2\) LSB: \(\mathrm{t}_{\mathrm{s}}=\) propagation delay \(\left(\mathrm{t}_{\mathrm{PD}}\right)+9 \tau\), where \(\tau=\) measured time constant of the final RC decay.
8. \(V_{R E F}=+10 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\).
9. Absolute temperature coefficient is less than \(+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
10. Digital inputs are CMOS gates; \(I_{I N}\) is typically 1 nA at \(+25^{\circ} \mathrm{C}\).
11. \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\), all digital inputs \(=O \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to \(O \mathrm{~V}\).
12. All digital inputs \(=0 V\).
13. Calculated from worst case \(R_{R E F}\) : \(I_{Z S E}(\) in LSBs \()=R_{\text {REF }} \times I_{\text {LKG }} \times 4096\) ) \(/ V_{\text {REF }}\).
14. Calculations from \(e_{n}=\sqrt{4 K \text { TRB }}\) where: \(\mathrm{K}=\) Boltzmann constant, \(\mathrm{J} /{ }^{\circ} \mathrm{K} \quad \mathrm{R}=\) resistance \(\Omega\)
\(\mathrm{T}=\) resistor temperature, \({ }^{\circ} \mathrm{K} \quad \mathrm{B}=\) bandwidth, Hz
15. Minimum low time pulse width for STB1, STB2, and STB4, and minimum high time pulse width for STB3.

\section*{DICE CHARACTERISTICS}

\begin{tabular}{llrl} 
1. & IOUT1 & 9. & \(\overline{\text { LD2 }}\) \\
2. & IOUT2 & 10. & \(\overline{\text { STB3 }}\) \\
3. & AGND & 11. & STB4 \\
4. & STB1 & 12. & DGND \\
5. & LD1 & 13. & CLR \\
6. & N.C. & 14. & \(V_{\text {DD }}\) (Substrate) \\
7. & SRI & 15. & \(V_{\text {REF }}\) \\
8. & STB2 & 16. & \(R_{\text {FB }}\)
\end{tabular}

Substrate (die backside) is internally connected to \(V_{D D}\).

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT } 1}=\mathrm{V}_{\text {OUT } 2}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & PM-7543G LIMITS & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & 12 & Bits MIN \\
\hline Integral Nonlinearity & INL & & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & Using internal feedback resistor & \(\pm 2\) & LSB MAX \\
\hline Power Supply Rejection Ratio & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & \(\pm 0.002\) & \%/\% MAX \\
\hline Output Leakage Current (I \({ }_{\text {OUT } 1}\) ) & \(I_{\text {LKG }}\) & Digital Inputs \(=\mathrm{V}_{\mathrm{IL}}\) & \(\pm 1\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{R}_{1 \mathrm{~N}}\) & \(V_{\text {REF }}\) pad & 7/15 & k \(\Omega\) MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(\mathrm{V}_{1 \mathrm{H}}\) & & 2.4 & \(V \mathrm{MIN}\) \\
\hline Digital Input LOW & \(\mathrm{V}_{\mathrm{IL}}\) & & 0.8 & \(\checkmark\) MAX \\
\hline Input Leakage Current & IIL & \(V_{I N}=O V\) to \(V_{D D}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline Supply Current & \(I_{D D}\) & \[
\begin{aligned}
& \text { Digital Inputs }=V_{I H} \text { or } V_{I L} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } V_{D D}
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.1
\end{aligned}
\] & mA MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

TYPICAL PERFORMANCE CHARACTERISTICS


\section*{SPECIFICATION DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the fullscale range (FSR) is divided (or resolved) into, where " \(n\) " is equal to the number of bits.

\section*{SETTLING TIME}

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e. zero to full scale.

GAIN
Ratio of the DAC's external operational amplifier output voltage to the \(\mathrm{V}_{\text {REF }}\) input voltage when all digital inputs are HIGH.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(\mathrm{V}_{\text {REF }}\) to output. Feedthrough error limits are specified with all switches OFF.

\section*{OUTPUT CAPACITANCE}

Capacitance from \(\mathrm{I}_{\mathrm{OUT} 1}\) to ground.

\section*{OUTPUT LEAKAGE CURRENT}

Current appearing at \(l_{\text {OUT1 }}\) when all digital inputs are LOW, or at \(l_{\text {OUT2 }}\) terminal when all inputs are HIGH.

\section*{GENERAL CIRCUIT INFORMATION}

The PM-7543 is a 12 -bit multiplying D/A converter with a very low temperature coefficient, R-2R resistor ladder network, data input and control logic, and two data registers. The digital circuitry forms an interface in which serial data can be loaded, under microprocessor control, into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.
An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.
A simplified circuit of the PM-7543 DAC is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thinfilm resistors, and twelve pairs of NMOS current-steering switches. These switches steer binarily weighted currents into either \(\mathrm{I}_{\text {OUT } 1}\) or \(\mathrm{I}_{\text {OUT2. }}\). Switching current to \(\mathrm{I}_{\mathrm{OUT} 1}\) or \(\mathrm{I}_{\text {OUT2 }}\) yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at \(V_{\text {REF }}\) equal to \(R\) (typically \(11 \mathrm{k} \Omega\) ). The \(V_{\text {REF }}\) input may be driven by any reference voltage or current, \(A C\) or DC, that is within the limits stated in the Absolute Maximum Ratings chart.
The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It was essential to design these switches such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., a constant 5 mV drop would then be maintained across each switch.
To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with


FIGURE 1: Simplified DAC Circuit
the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit," Figure 1, shows the location of these switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or \(\mathrm{R}_{\text {FEEDBACK }}\) (such as incoming inspection), \(\mathrm{V}_{\mathrm{DD}}\) must be present to turn "ON" these series switches.

\section*{ESD PROTECTION}

The PM-7543 data inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.
Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.
These protection diodes were designed to clamp the inputs well below dangerous levels during static discharge conditions.


FIGURE 2: Digital Input Protection


FIGURE 3: PM-7543 Equivalent Circuit (All Inputs LOW)


FIGURE 4: PM-7543 Equivalent Circuit (All Digital Inputs HIGH)

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 3 and 4 show equivalent circuits for the PM-7543's internal DAC with all bits LOW and HIGH, respectively. The reference current is switched to \(\mathrm{I}_{\text {OUT2 }}\) when all data bits are LOW, and to \(I_{\text {OUT } 1}\) when all bits are HIGH. The \(I_{\text {LEAKAGE }}\) current source is the combination of surface and junction leakages to the substrate. The \(1 / 4096\) current source represents the constant 1-bit current drain through the ladder's terminating resistor.
Output capacitance is dependent upon the digital input code. This is because the gate capacitance of MOS transistors increases with applied gate voltage. This output capacitance varies between the low and high values.

\section*{DYNAMIC PERFORMANCE}

\section*{OUTPUT IMPEDANCE}

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the \(I_{\text {OUT } 1}\) terminal, may be between \(11 \mathrm{k} \Omega\) (the feedback resistor alone when all digital inputs are LOW) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximately \(30 \mathrm{k} \Omega\) of the R2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the PM-7543. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.
The considerations when using high-speed amplifiers are:
1. Phase compensation (see Figures 7 and 8 ).
2. Power supply decoupling at the device socket and use of proper grounding techniques.

\section*{APPLICATIONS INFORMATION}

\section*{APPLICATION TIPS}

In most applications, linearity depends upon the potential of \(\mathrm{I}_{\text {OUT1 }}, \mathrm{I}_{\text {OUT2 } 2}\), and AGND (pins 1, 2, and 3) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 7 and 8). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be riulled to less than \(\pm 200 \mu \mathrm{~V}\) (less than \(10 \%\) of 1 LSB).
The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The \(V_{D D}\) power supply should have a low noise level with no transients greater than +17 V .
It is recommended that the digital inputs be taken to ground or \(V_{D D}\) via a high value ( \(1 \mathrm{M} \Omega\) ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.
Peak supply current flows as the digital inputs pass through the transition region (see the Supply Current vs Logic Input Voltage graph under the Typical Performance Characteristics). The supply current decreases as the input voltage approaches the supply rails ( \(V_{D D}\) or \(D G N D\) ), i.e. rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

\section*{OUTPUT AMPLIFIER CONSIDERATIONS}

When using high speed op amps, a small feedback capacitor (typically \(5-30 \mathrm{pF}\) ) should be used across the amplifier to minimize overshoot and ringing. For low speed or static applications, AC specifications of the amplifier are not very critical. In highspeed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.


FIGURE 5: Simplified Circuit

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:
\(V_{\text {ERROR }}=V_{\text {OS }}\left(1+\frac{R_{F B}}{R_{O}}\right)\)
where \(R_{0}\) is a function of the digital code, and:
\(R_{\mathrm{O}}=10 \mathrm{k} \Omega\) for more than four bits of logic 1 ,
\(R_{\mathrm{O}}=30 \mathrm{k} \Omega\) for any single bit of logic 1 .
Therefore, the offset gain varies as follows:
at code 001111111111 ,
\(\mathrm{V}_{\text {ERROR }_{1}}=\operatorname{VOS}\left(1+\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}\right)=2 \mathrm{~V}_{\mathrm{OS}}\)
at code 010000000000 ,
\(V_{\text {ERROR2 } 2}=\operatorname{VOS}_{\text {OS }}\left(1+\frac{10 \mathrm{k} \Omega}{30 \mathrm{k} \Omega}\right)=4 / 3 \operatorname{VOS}\)
The error difference is \(2 / 3 \mathrm{~V}_{\mathrm{Os}}\).
Since one LSB has a weight (for \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\) ) of 2.4 mV for the PM 7543 , it is clearly important that \(\mathrm{V}_{\text {OS }}\) be minimized, either using the amplifier's nulling pins, an external nulling network, orby selection of
an amplifier with inherently low \(\mathrm{V}_{\mathrm{OS}}\). Amplifiers with sufficiently low \(\mathrm{V}_{\text {Os }}\) include PMI's OP-77, OP-97, OP-07, OP-27 and OP-42.

\section*{INTERFACE LOGIC OPERATION}

The microprocessor interface of the PM-7543 has been designed with multiple STROBE and LOAD inputs to maximize interfacing options. Control signals decoding may be done onchip or with the use of external decoding circuitry (see Figure 11).

Serial data can be clocked into the input register with STB1, STB2, or STB4. The strobe inputs are active on the rising edge.

Holding any STROBE input at its selected state (i.e. STB1, STB2 or STB4 at logic HIGH or STB3 at logic LOW) will act to prevent any further data input.
When a new data word has been entered into the input register, it is transferred to the DAC register by asserting both LOAD inputs.
The CLR input allows asynchronous resetting of the DAC register to 000000000000 . This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to OV . In bipolar mode, the output will go to \(-V_{\text {REF }}\)

\section*{INTERFACE INPUT DESCRIPTION}

STB1 (Pin 4), STB2 (Pin 8), STB4 (Pin 11) - Input Register Strobe. Inputs Active on Rising Edge. Selected to load serial data into input register. See Table 1 for details.
\(\overline{\text { STB3 }}\) (Pin 10) - Input Register Strobe Input. Active on Falling Edge. Selected to load serial data into input register. See Table 1 for details.

LD1 (Pin 5), LD2 (Pin 9) - Load DAC Register Inputs. Active Low. Selected together to load contents of Input Register into DAC register.
\(\overline{C L R}\) (Pin 13) - Clear Input. Active Low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 00000000 ) regardless of other interface inputs.


FIGURE 6: Timing Diagram

TABLE 1: PM-7543 Truth Table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{PM-7543 Logic Inputs} & \multirow{3}{*}{PM-7543 Operation} & \multirow{3}{*}{Notes} \\
\hline \multicolumn{2}{|l|}{Input Register} & \multicolumn{2}{|l|}{Control Inputs} & DAC Register & Cont & uts & & \\
\hline STB4 & \(\overline{\text { STB3 }}\) & STB2 & STB1 & \(\overline{C L R}\) & \(\overline{\text { LD2 }}\) & \(\overline{\text { LD1 }}\) & & \\
\hline 0 & 1 & 0 & 5 & X & X & X & \multirow{4}{*}{Serial Data Bit Loaded from SRI into Input Register} & \multirow{4}{*}{2,3} \\
\hline 0 & 1 & 5 & 0 & X & X & X & & \\
\hline 0 & 7 & 0 & 0 & X & X & X & & \\
\hline 5 & 1 & 0 & 0 & X & X & X & & \\
\hline 1 & X & X & X & & & & \multirow{4}{*}{No Operation (Input Register)} & \multirow{4}{*}{3} \\
\hline X & 0 & X & X & & & & & \\
\hline X & X & 1 & X & & & & & \\
\hline X & X & X & 1 & & & & & \\
\hline & & & & 0 & X & X & \begin{tabular}{l}
Reset DAC Register to Zero Code (Code: 00000000 0000) \\
(Asynchronous Operation)
\end{tabular} & 1,3 \\
\hline & & & & 1 & \[
1
\] & \[
X
\] & \multirow[t]{2}{*}{No Operation (DAC Register)} & \multirow[t]{2}{*}{3} \\
\hline & & & & 1 & X & 1 & & \\
\hline - & & & & 1 & 0 & 0 & Load DAC Register with the Contents of Input Register & 3 \\
\hline
\end{tabular}

NOTES:
1. \(\mathrm{CLR}=0\) Asynchronously resets DAC Register to 000000000000 , but has no effect on Input Register.

\section*{UNIPOLAR OPERATION (2-QUADRANT)}

The circuit shown in Figures 7 and 8 may be used with an AC or DC reference voltage. The circuit's output will range between OV and approximately \(-\mathrm{V}_{\text {REF }}\) (4095/4096) depending upon the digital input code. The relationship between the digital input and the analog output is shown in Table 2. The \(\mathrm{V}_{\text {REF }}\) voltage range is the maximum input voltage range of the op amp or \(\pm 25 \mathrm{~V}\), whichever is lowest.
In many applications the PM-7543's negligible zero scale error and very low gainerror permit the elimination of the trimming of the components ( \(\mathrm{R}_{1}\) and the external \(\mathrm{R}_{\text {FEEDBACK }}\) ) without adverse effects on circuit performance.


FIGURE 7: Unipolar Operation with High Accuracy Op Amp (2Quadrant)
2. Serial data is loaded into Input Register MSB first, on edges shown \(f\) is positive edge, \(z\) is negative edge.
3. \(0=\) Logic LOW, \(1=\) Logic HIGH, \(X=\) Don't Care.

TABLE 2: Unipolar Code Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[t]{2}{*}{DIGITAL INPUT}} & NOMINAL ANALOG OUTPUT \\
\hline & & & \begin{tabular}{l}
(V \({ }_{\text {out }}\) as shown \\
in Figures 7 and 8)
\end{tabular} \\
\hline 1111 & 1111 & 1111 & - \(\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 1000 & 0000 & 0001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2049}{4096}\right)\) \\
\hline 1000 & 0000 & 0000 & \(-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{V_{\text {REF }}}{2}\) \\
\hline 0111 & 1111 & 1111 & - \(\mathrm{V}_{\text {REF }}\left(\frac{2047}{4096}\right)\) \\
\hline 0000 & 0000 & 0001 & - \(\mathrm{V}_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 0000 & 0000 & 0000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{0}{4096}\right)=0\) \\
\hline
\end{tabular}

NOTES:
1. Nominal full scale for the circuits of Figures 7 and 8 is given by \(F S=-V_{\text {REF }}\left(\frac{4095}{4096}\right)\).
2. Nominal LSB magnitude for the circuits of Figures 7 and 8 is given by \(\operatorname{LSB}=V_{\text {REF }}\left(\frac{1}{4096}\right)\) or \(\operatorname{VREF}\left(2^{-n}\right)\).

For applications requiring a tighter gain error than \(0.024 \%\) at \(25^{\circ} \mathrm{C}\) for the top grade part, or \(0.048 \%\) for the lower grade part, the circuit in Figure 8 may be used. Gain error may be trimmed by adjusting \(R_{1}\).


FIGURE 8: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

The DAC register must first be loaded with all 1 s . \(\mathrm{R}_{1}\) is then adjusted until \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}\) (4095/4096). In the case of an adjustable \(\mathrm{V}_{\text {REF }}\), \(\mathrm{R}_{1}\) and \(\mathrm{R}_{\text {FEEDBACK }}\) may be omitted, with \(\mathrm{V}_{\text {REF }}\) adjusted to yield the desired full-scale output.

\section*{BIPOLAR OPERATION (4-QUADRANT)}

Figure 9 details a suggested circuit for bipolar, or offset binary operation. Table 3 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.
Resistors \(R_{3}, R_{4}\), and \(R_{5}\) must be selected to match within \(0.01 \%\) and must all be of the same (preferably metal foil) type to assure temperature coefficientmatch. Mismatching between \(R_{3}\) and \(R_{4}\) causes offset and full-scale errors while an \(R_{5}\) to \(R_{4}\) and \(R_{3}\) mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 10000000 0000 and adjusting \(R_{1}\) until \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} . \mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) may be omitted by

TABLE 3: Bipolar (Offset Binary) Code Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{MSB DIGITAL INPUT}} & & NOMINAL ANALOG OUTPUT \\
\hline & & LSB & ( \(\mathrm{V}_{\text {OUT }}\) as shown in Figure 9 ) \\
\hline 1111 & 11111 & 1111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 00000 & 0001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 00000 & 0000 & 0 \\
\hline 0111 & 11111 & 1111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 0000 & 00000 & 0001 & - \(\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 0000 & 00000 & 0000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuits of Figure 9 is given by

FS \(=V_{\text {REF }}\left(\frac{2047}{2048}\right)\)
2. Nominal LSB magnitude for the circuits of Figure 9 is given by

LSB \(=\operatorname{VREF}\left(\frac{1}{2048}\right)\).
adjusting the ratio of \(\mathrm{R}_{3}\) to \(\mathrm{R}_{4}\) to yield \(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\). Full scale can be adjusted by loading the DAC register with 111111111111 and either adjusting the amplitude of \(\mathrm{V}_{\text {REF }}\) or the value of \(\mathrm{R}_{5}\) until the desired \(\mathrm{V}_{\text {OUT }}\) is achieved.

\section*{ANALOG/DIGITAL DIVISION}

The transfer function for the PM-7543 connected in the multiplying mode as shown in Figures 7 and 8 is:
\(V_{O}=-V_{\text {IN }}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}\right)\)
where \(A_{x}\) assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.


FIGURE 9: Bipolar Operation (4-Quadrant, Offset Binary)


FIGURE 10: Analog/Digital Divider

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 10 and is:
\(V_{O}=\left(\frac{-V_{I N}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}}\right)\)
The above transfer function is the division of an analog voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is 1 ( \(\pm 1\) LSB). The gain becomes 4096 with the LSB, bit 12, "ON."

\section*{INTERFACING TO THE MC6800}

As shown in Figure 11, the PM-7543 may be interfaced to the 6800 by successively executing memory WRITE instructions while manipulating the data between WRITEs, so that each WRITE presents the next bit.
In this example, the most significant bits are found in memory locations 0000 and 0001 . The four MSBs are found in the lower half of 0000 , the eight LSBs in 0001. The data is taken from the \(\mathrm{DB}_{7}\) line.

The serial data loading is triggered by STB1 which is asserted by a decoded memory WRITE to a memory location, RW, and ф2. AWRITE to another address location transfers datafrom input registerto DAC register.

\section*{PM-7543 INTERFACE TO THE 8085}

ThePM-7543's interface tothe 8085 microprocessorisshowninFigure 12. Note that the microprocessor's SOD line is used to present data serially to the DAC.


FIGURE 11: PM-7543 - MC6800 Interface


FIGURE 12: PM-7543-8085 Interface

Datais strobed into the PM-7543 by executing memory write instructions. The strobe 2 input is generated by decoding an address location and WR. Data is loaded into the DAC register with a memory write instruction to another address location.

Serial data supplied to the PM-7543 must be present in the rightjustified format in registers H and L of the microprocessor.

FEATURES
12-Bit Resolution
Low Gain T.C.: 2ppm/º typ
Fast TTL Compatible Data Latches
Single +5 V to +15 V Supply
Small 20-Pin 0.3" DIP and 20-Terminal Surface Mount Packages
Latch Free (Schottky Protection Diode Not Required) Low Cost
Ideal for Battery Operated Equipment

FUNCTIONAL BLOCK DIAGRAM


The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.
The AD7545 can be used with any supply voltage from +5 V to +15 V . With CMOS logic levels at the inputs the device dissipates less than 0.5 mW for \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\).

\section*{GENERAL DESCRIPTION}

The AD7545 is a monolithic 12 -bit CMOS multiplying DAC with on-board data latches. It is loaded by a single 12 -bit wide word and interfaces directly to most 12 - and 16 -bit bus systems. Data is loaded into the input latches under the control of the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) inputs; tying these control inputs low makes the input latches transparent allowing direct unbuffered operation of the DAC.

PIN CONFIGURATIONS




\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Version & \[
\mathbf{T}_{\mathbf{A}}=
\] & \[
\begin{aligned}
& =+5 V \\
& \text { nits } \\
& T_{\min }, T_{\max }{ }^{1}
\end{aligned}
\] & & \[
\begin{aligned}
& =+15 \mathrm{~V} \\
& \text { nits } \\
& \quad \mathrm{T}_{\min }, \mathrm{T}_{\max }{ }^{1}
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \multicolumn{8}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & All & 12 & 12 & 12 & 12 & Bits & \\
\hline \multirow[t]{4}{*}{Relative Accuracy} & J, A, S & \(\pm 2\) & \(\pm 2\) & \(\pm 2\) & \(\pm 2\) & LSB max & \\
\hline & K, B, T & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & \\
\hline & L, C, U & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \\
\hline & GL, GC, GU & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \\
\hline \multirow[t]{4}{*}{Differential Nonlinearity \({ }^{\text {- }}\)} & J, A, S & \(\pm 4\) & \(\pm 4\) & \(\pm 4\) & \(\pm 4\) & LSB max & 10-Bit Monotonic \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
\hline & K, B, T & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & 12-Bit Monotonic \(T_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
\hline & L, C, U & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & 12-Bit Monotonic \(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\hline & GL, GC, GU & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & 12-Bit Monotonic \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
\hline \multirow[t]{4}{*}{Gain Error (Using Internal RFB) \({ }^{\mathbf{2}}\)} & J, A, S & \(\pm 20\) & \(\pm 20\) & \(\pm 25\) & \(\pm 25\) & LSB max & DAC Register Loaded with \\
\hline & K, B, T & \(\pm 10\) & \(\pm 10\) & \(\pm 15\) & \(\pm 15\) & LSB max & 111111111111 \\
\hline & L, C, U & \(\pm 5\) & \(\pm 6\) & \(\pm 10\) & \(\pm 10\) & LSB max & Gain Error is Adjustable Using \\
\hline & GL, GC, GU & & \(\pm 2\) & & & \[
\text { LSB } \max
\] & the Circuits of Figures 4, 5 and 6 \\
\hline Gain Temperature Coefficient \({ }^{3}\) \(\Delta \mathrm{Gain} / \Delta\) Temperature & All & \(\pm 5\) & \(\pm 5\) & \(\pm 10\) & \(\pm 10\) & ppm \(/{ }^{\circ} \mathrm{C}\) max & Typical Value is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) \\
\hline DC Supply Rejection \({ }^{3}\) \(\Delta\) Gain/ \(\Delta V_{D D}\) & All & 0.015 & 0.03 & 0.01 & 0.02 & \% per \% max & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) \\
\hline \multirow[t]{3}{*}{Output Leakage Current at OUT1} & J, K, L, GL & 10 & 50 & 10 & 50 & \(n \mathrm{~A}\) max & DB0-DB11 \(=0 \mathrm{~V} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) \\
\hline & A, B, C, GC & 10 & 50 & 10 & 50 & \(n A\) max & \\
\hline & S, T, U, GU & 10 & 200 & 10 & 200 & \(n A\) max & \\
\hline DYNAMIC PERFORMANCE Current Settling Time \({ }^{3}\) & \multirow[t]{2}{*}{All} & 2 & 2 & 2 & 2 & \(\mu \mathrm{s}\) max & To \(1 / 2\) LSB. OUT 1 load \(=100 \Omega\). DAC output measured from falling edge of \(\overline{\mathrm{WR}} . \overline{\mathrm{CS}}=0 \mathrm{~V}\). \\
\hline \multicolumn{7}{|l|}{Propagation Delay \({ }^{3}\) (from Digital} & \\
\hline Input Change to \(90 \%\) of final Analog Output) & All & 300 & - & 250 & - & ns max & OUT1 LOAD \(=100 \Omega \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}^{4}\) \\
\hline \multirow[t]{2}{*}{Digital to Analog Glitch Impulse AC Feedthrough \({ }^{5}\)} & \multirow[t]{2}{*}{All} & 400 & - & 250 & - & nV sec typ & \(\mathrm{V}_{\text {REF }}=\mathbf{A G N D}\). \\
\hline & & & & & & - & \\
\hline Atiouti & All & 5 & 5 & 5 & 5 & mV p-p typ & \(\mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz}\) Sinewave \\
\hline REFERENCE INPUT Input Resistance (Pin 19 to GND) & All & \[
\begin{aligned}
& 7 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& k \Omega \min \\
& k \Omega \max
\end{aligned}
\] & Input Resistance TC \(=-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typ Typical Input Resistancë \(=11 \mathrm{k} \Omega\) \\
\hline \multicolumn{8}{|l|}{ANALOG OUTPUTS} \\
\hline Couri & All & 70 & 70 & 70 & 70 & pF max & DB0-DB11 \(=0 \mathrm{~V}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) \\
\hline Cout1 & All & 200 & 200 & 200 & 200 & pF max & DB0-DB11 \(=\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}\) \\
\hline \multicolumn{8}{|l|}{} \\
\hline \multicolumn{8}{|l|}{\multirow[t]{2}{*}{Input High Voltage}} \\
\hline & & & & & & & \\
\hline \multicolumn{8}{|l|}{Input Low Voltage} \\
\hline \(\mathrm{V}_{\text {IL }}\) & All & 0.8 & 0.8 & 1.5 & 1.5 & \(V_{\text {max }}\) & \\
\hline \multicolumn{8}{|l|}{Input Current \({ }^{6}\)} \\
\hline \multicolumn{8}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & & & & & & & \\
\hline DB0-DB11 & All & 5 & 5 & 5 & 5 & pF max & \[
\mathrm{V}_{\mathrm{IN}}=0
\] \\
\hline \(\overline{\text { WR }}, \overline{\mathbf{C S}}\) & All & 20 & 20 & 20 & 20 & pF max & \(\mathrm{V}_{\mathrm{IN}}=0\) \\
\hline SWITCHING CHARACTERISTICS \({ }^{7}\) & & & & & & & \\
\hline Chip Select to Write Setup Time & \multirow[t]{2}{*}{All} & 280 & 380 & 180 & 200 & ns min & See Timing Diagram \\
\hline  & & 200 & 270 & 120 & 150 & ns typ & \\
\hline \multicolumn{8}{|l|}{Chip Select to Write Hold Time \({ }^{\text {Tim }}\)} \\
\hline \multicolumn{8}{|l|}{} \\
\hline \multirow[t]{2}{*}{\(t_{\text {WR }}\)} & \multirow[t]{2}{*}{All} & 250 & 400 & \[
160
\] & \[
240
\] & ns min & \(\mathrm{t}_{\mathbf{C S}} \geqslant \mathrm{t}_{\mathbf{W R}}, \mathrm{t}_{\mathrm{CH}} \geqslant 0\) \\
\hline & & 175 & 280 & \[
100
\] & \[
170
\] & ns typ & \\
\hline Data Setup Time & \multirow[t]{2}{*}{All} & 140 & 210 & 90 & 120 & \(n s\) min & \\
\hline \({ }^{\text {d }}\) D & & 100 & 150 & 60 & 80 & ns typ & \\
\hline \[
t_{\mathrm{DH}}
\] & All & 10 & 10 & 10 & 10 & \(n \mathrm{n}\) min & \\
\hline \multicolumn{8}{|l|}{POWER SUPPLY} \\
\hline \multirow[t]{3}{*}{\({ }^{\text {dD }}\)} & \multirow[t]{3}{*}{All} & & & & & & \\
\hline & & 100 & 500 & 100 & 500 & \(\mu \mathrm{A}\) max & All Digital Inputs OV or \(V_{D D}\) \\
\hline & & & 10 & 10 & 10 & & All Digital Inputs 0V or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline
\end{tabular}

\section*{NOTES}

Temperature Ranges as follows: J, K, L, GL versions: \(\mathbf{0}\) to \(+\mathbf{7 0 ^ { \circ }} \mathrm{C}\)
A, B, C, GC versions: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(\mathrm{A}, \mathrm{T}, \mathrm{C}, \mathrm{GU}\) versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) This includes the effect of 5 ppm max gain TC.
\({ }^{3}\) Guaranteed but not tested.

\section*{WRITE CYCLE TIMING DIAGRAM}


\section*{ABSOLUTE MAXIMUM RATINGS*}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{( \(\mathrm{A}_{\mathrm{A}}=+25^{\circ} \mathrm{Cunless}\) otherwise noted)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}\) to DGND . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+17 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{Digital Input Voltage to DGND . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {RFB }}, \mathrm{V}_{\text {REF }}\) to DGND . . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {PIN1 }}\) to DGND . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{AGND to DGND . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . 450 mW
Derates above \(75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)}} \\
\hline & \\
\hline
\end{tabular}

Operating Temperature
Commercial (J, K, L, GL) Grades . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (A, B, C, GC) Grades . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T, U, GU) Grades . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{TERMINOLOGY}

RELATIVE ACCURACY: The amount by which the D/A converter transfer function differs from the ideal transfer function after the zero and full scale points have been adjusted. This is an end point linearity measurement.
DIFFERENTIAL NONLINEARITY: The difference between the measured change and the ideal change between any two adjacent codes. If a device has a differential nonlinearity of less than 1LSB then it will be monotonic, i.e., the output will always increase for an increase in digital code applied to the D/A converter.
PROPAGATION DELAY: This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reached \(90 \%\) of its final value.

DIGITAL TO ANALOG GLITCH IMPULSE: This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVsecs and is measured with \(\mathrm{V}_{\text {REF }}=\mathrm{AGND}\) and an ADLH0032CG as the output op amp, C1 (phase compensation) \(=33 \mathrm{pF}\).

\section*{ORDERING GUIDE \({ }^{1}\)}
\begin{tabular}{|c|c|c|c|c|}
\hline Model \({ }^{2}\) & Temperature Range & \begin{tabular}{l}
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l}
Maximum \\
Gain Error \\
\(\mathbf{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)
\(\mathbf{V}_{\mathrm{DD}}=+5 \mathrm{~V}\)
\end{tabular} & Package Option \({ }^{3}\) \\
\hline AD7545JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & \(\pm 20\) LSB & \(\mathrm{N}-20\) \\
\hline AD7545AQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & \(\pm 20\) LSB & Q-20 \\
\hline AD7545SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & \(\pm 20\) LSB & Q-20 \\
\hline AD7545KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 10\) LSB & \(\mathrm{N}-20\) \\
\hline AD7545BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 10\) LSB & Q-20 \\
\hline AD7545TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 10\) LSB & Q-20 \\
\hline AD7545LN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 5\) LSB & \(\mathrm{N}-20\) \\
\hline AD7545CQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 5\) LSB & Q-20 \\
\hline AD7545UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 5\) LSB & Q-20 \\
\hline AD7545GLN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & \(\mathrm{N}-20\) \\
\hline AD7545GCQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & Q-20 \\
\hline AD7545GUQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & Q-20 \\
\hline AD7545JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & \(\pm 20\) LSB & P-20A \\
\hline AD7545SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 2\) LSB & \(\pm 20\) LSB & E-20A \\
\hline AD7545KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 10\) LSB & P-20A \\
\hline AD7545TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) LSB & \(\pm 10\) LSB & E-20A \\
\hline AD7545LP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 5\) LSB & P-20A \\
\hline AD7545UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 5 \mathrm{LSB}\) & E-20A \\
\hline AD7545GLP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & P-20A \\
\hline AD7545GUE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & E-20A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Analog Devices reserves the right to ship ceramic packages (D-20) in lieu of cerdip packages ( \(\mathrm{Q}-20\) ).
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add 1883 B to part number. Contact your local sales office for military datasheets. For U.S. Standard Military Drawing (SMD) see DESC drawing 5962-87702.
\({ }^{3} \mathrm{D}=\) Ceramic DIP, E = Leadless Ceramic Chip Carrier (LCCC); \(\mathrm{N}=\) Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip. For outline information see Package Information section.

\section*{CIRCUIT INFORMATION - D/A CONVERTER SECTION}

Figure 1 shows a simplified circuit of the D/A converter section of the AD7545 and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically \(11 \mathrm{k} \Omega\).


Figure 1. Simplified D/A Circuit of AD7545
The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.
The capacitance at the OUT1 bus line, COUT1, is code dependent and varies from 70pF (all switches to AGND) to 200pF (all switches to OUT1).
One of the current switches is shown in Figure 2. The input resistance at \(\mathrm{V}_{\mathrm{REF}}\) (Figure 1) is always equal to \(\mathrm{R}_{\text {LDR }}\) ( \(\mathrm{R}_{\text {LDR }}\) is the \(R / 2 R\) ladder characteristic resistance and is equal to value " \(R\) "). Since \(R_{\mathbb{N}}\) at the \(V_{\text {REF }}\) pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external \(\mathrm{R}_{\mathrm{FB}}\) is recommended to define scale factor.)


Figure 2. N-Channel Current Steering Switch

\section*{CIRCUIT INFORMATION-DIGITAL SECTION}

Figure 3 shows the digital structure for one bit. The digital signals CONTROL and \(\overline{\text { CONTROL }}\) are generated from \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\).


Figure 3. Digital Input Structure
The input buffers are simple CMOS inverters designed such that when the AD7545 is operated with \(V_{D D}=5 \mathrm{~V}\), the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When \(V_{\text {IN }}\) is in the region of 2.0 volts to \(\mathbf{3 . 5}\) volts the
input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (VDD and DGND) as is practically possible.
The AD7545 may be operated with any supply voltage in the range \(5 \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 15\) volts. With \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V .

\section*{BASIC APPLICATIONS}

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545. Resistor R1 is used to trim for full scale. The "G" versions (AD7545GLN, AD7545GCQ, AD7545GUD) have a guaranteed maximum gain error of \(\pm 1 \mathrm{LSB}\) at \(+25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{DD}}=\right.\) +5 V ) and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor Cl provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the \(V_{\text {REF }}\) terminal.
The circuit of Figure 1 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to \(-V_{\text {IN }}\) (note the inversion introduced by the op amp ) or \(\mathrm{V}_{\text {IN }}\) can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). \(\mathrm{V}_{\text {IN }}\) can be any voltage in the range \(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq+20\) volts (provided the op amp can handle such voltages) since \(\mathrm{V}_{\text {REF }}\) is permitted to exceed \(\mathrm{V}_{\mathrm{DD}}\). Table II shows the code relationship for the circuit of Figure 4.


Figure 4. Unipolar Binary Operation
\begin{tabular}{c|c|c|c|c}
\hline TRIM RESISTOR & J/A/S & K/B/T & L/C/U & GL/GC/GU \\
\hline R1 & \(500 \Omega\) & \(200 \Omega\) & \(100 \Omega\) & \(20 \Omega\) \\
R2 & \(150 \Omega\) & \(68 \Omega\) & \(33 \Omega\) & \(6.8 \Omega\) \\
\hline
\end{tabular}

Table 1. Recommended Trim Resistor Values vs. Grades for \(V_{D D}=+5 V\)
\begin{tabular}{lll|l}
\multicolumn{2}{c|}{\begin{tabular}{c} 
Binary Number in \\
DAC Register
\end{tabular}} & \multicolumn{1}{|c}{ Analog Output } \\
\hline 1111 & 1111 & 1111 & \(-\mathrm{V}_{\text {IN }}\left\{\frac{4095}{4096}\right\}\) \\
1000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left\{\frac{2048}{4096}\right\}=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
0000 & 0000 & 0001 & \(-\mathrm{V}_{\text {IN }}\left\{\frac{1}{4096}\right\}\) \\
0000 & 0000 & 0000 & 0 Volts \\
\hline
\end{tabular}

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code and inverter \(\mathrm{U}_{1}\) on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive -OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within \(0.01 \%\) and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 and R4 and R3 causes full scale error.


Figure 5. Bipolar Operation (2's Complement Code)
\begin{tabular}{lll|l}
\multicolumn{2}{c|}{ Data Input } & Analog Output \\
\hline 0111 & 1111 & 1111 & \(+V_{\text {IN }} \cdot\left\{\frac{2047}{2048}\right\}\) \\
0000 & 0000 & 0001 & \(+V_{\text {IN }} \cdot\left\{\frac{1}{2048}\right\}\) \\
0000 & 0000 & 0000 & 0 Volts \\
1111 & 1111 & 1111 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{1}{2048}\right\}\) \\
1000 & 0000 & 0000 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{2048}{2048}\right\}\) \\
\hline
\end{tabular}

Table III. 2's Complement Code Table for Circuit of Figure 5
Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12 -bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to \(0.01 \%\) to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.


Figure 6. 12-Bit Plus Sign Magnitude D/A Converter
\begin{tabular}{c|ccc|l}
\begin{tabular}{c} 
Sign \\
Bit
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Binary Numbers in \\
DAC Register
\end{tabular}} & \multicolumn{1}{|c}{ Analog Output } \\
\hline 0 & 1111 & 1111 & 1111 & \(+V_{\text {IN }} \cdot\left\{\frac{4095}{4096}\right\}\) \\
0 & 0000 & 0000 & 0000 & 0 Volts \\
1 & 0000 & 0000 & 0000 & 0 Volts \\
1 & 1111 & 1111 & 1111 & \(-V_{\mathbf{I N}} \cdot\left\{\frac{4095}{4096}\right\}\) \\
\hline
\end{tabular}

Note: Sign bit of " 0 " connects R3 to GND.
Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn causes a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which depends on \(V_{O S}\) where \(V_{O S}\) is the amplifier input offset voltage. To maintain monotonic operation it is recommended that \(\mathrm{V}_{\mathrm{OS}}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\text {REF }}\right)\) over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD5 17L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset \((50 \mu \mathrm{~V})\) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545 AGND and DGND pins (1N914 or equivalent).

Digital Glitches: When \(\overline{\mathrm{WR}}\) and \(\overline{\mathrm{CS}}\) are both low the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which \(\overline{\mathrm{WR}}\) is low and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse \(\overline{\mathrm{WR}}\) so that it only occurs when data is valid.
Another cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545 (Pins 1, 2, 19, 20) from the digital pins by a ground track run between pins 2 and 3 and between pins 18 and 19 of the AD7545. Note how the analog pins are at one end of the package and separated from the digital pins by \(V_{D D}\) and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7545, particularly in circuits with high cur-
rents and fast rise and fall times. This type of crosstalk is minimized by using \(V_{D D}=+5\) volts. However, great care should be taken to ensure that the +5 V used to power the AD7545 is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and a typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2 LSB and 0.8 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R 2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630-10-6/81.

\section*{SINGLE SUPPLY OPERATION}

The ladder termination resistor of the AD7545 (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT 1 and AGND may be biased at any voltage between DGND and VDD. OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545 is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices.)
Figure 7 shows the AD7545 connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the \(\mathrm{V}_{\text {REF }}\) pin and has a constant output impedance equal to \(\mathbf{R . ~}_{\text {FB }}\) is not used in this circuit.


Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions.
To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a \(V_{D D}\) of 15 volts. If \(\mathrm{V}_{\mathrm{DD}}\) is reduced from 15 V or the differential voltage between OUT1 and AGND is increased to more than 2.5 V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and \(\mathrm{V}_{\mathrm{DD}}\). If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing \(V_{D D}\) by the amount of the offset.


Figure 8. Differential Nonlinearity vs. \(V_{D D}\) for Figure 7 Circuit. Reference Voltage \(=2.5\) Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C and U Grades.


Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit. VDD \(=15\) Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C, and U Grades.

The circuits of Figures 4,5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between \(V_{\text {DD }}\) and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2 V to +8 V about a "pseudo-analog ground" of 5 V . This voltage range would allow operation from a single \(V_{D D}\) of +10 V to +15 V . The AD584 pin-programmable reference fixes AGND at +5 V . \(\mathrm{V}_{\text {IN }}\) is set at +2 V by means of the series resistors R 1 and R 2 . There is no need to buffer the \(\mathrm{V}_{\mathrm{REF}}\) input to the AD7545 with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the D/A reference input resistance is typically \(-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), applications which experience wide temperature variations may require a buffer amplifier to generate

\section*{AD7545}
the +2.0 V at the AD7545 VReF pin. Other output voltage ranges can be obtained by changing R 4 to shift the zero point and ( \(\mathrm{R} 1+\mathrm{R} 2\) ) to change the slope, or gain of the D/A transfer function. \(\mathrm{V}_{\mathrm{DD}}\) must be kept at least 5 V above OUT1 to ensure that linearity is preserved.


Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

MICROPROCESSOR INTERFACING OF THE AD7545
The AD7545 can interface directly to both 8 - and 16 -bit microprocessors via its 12 -bit wide data latch using standard \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control signals.
A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.


Figure 11. 8-Bit Processor to AD7545 Interface

Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16 -bit wide address bus such as \(6800,8080, \mathbf{Z 8 0}\). This technique uses the \(\mathbf{1 2}\) lower address lines of the processor address bus to supply data to the DAC, thus each AD7545 connected in this way uses 4 k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4 k block at which the DAC resides.


Figure 12. Connecting the AD7545 to 8-Bit Processors via the Address Bus

\section*{SUPPLEMENTAL APPLICATION MATERIAL}

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

Application Guide to CMOS Multiplying D/A converters available from Analog Devices, Publication Number G479.

Gain Error and Gain Temperature Coefficient of CMOS
Multiplying DACS - Application Note, Publication Number E630-10-6/81 available from Analog Devices.

12-Bit Buffered Multiplying CMOS D/A Converters PM-7545/PM-7645

\section*{FEATURES}
- Preadjusted Full Scale \(\qquad\) \(\pm 1\) LSB Maximum Gain Error
- Low Gain Temperature Coefficient \(\qquad\) \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Small 20-Pin 0.3" Wide DIP
- PM-7545 TTL Compatible for \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\)
- PM-7645 TTL and 5V CMOS Compatible for \(\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}\)
- High ESD Resistance
- Available in Die Form

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{MAXIMUM GAIN ERROR
\[
T_{A}=+25^{\circ} \mathrm{C}
\]} & \multicolumn{3}{|c|}{PACKAGE: 20-PIN} \\
\hline & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & COMMERCIAL \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \(\pm 1\) LSB & PM7545AR & PM7545ER & PM7545GP \\
\hline \(\pm 3\) LSB & PM7545BR & PM7545FR & - \\
\hline \(\pm 3\) LSB & PM7545BRC/883 & PM7545FP & - \\
\hline \(\pm 3\) LSB & - & PM7545FPC & - \\
\hline \(\pm 3\) LSB & - & PM7545FS & - \\
\hline \(\pm 1\) LSB & PM7645AR & PM7645ER & PM7645GP \\
\hline \(\pm 3\) LSB & PM7645BR & PM7645FR & - \\
\hline \(\pm 3\) LSB & - & PM7645FP & - \\
\hline \(\pm 3 \mathrm{LSB}\) & - & PM7645FPC & - \\
\hline \(\pm 3 \mathrm{LSB}\) & - & PM7645FS & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{CROSS REFERENCE}
\begin{tabular}{lll}
\hline PMI & \multicolumn{1}{c}{ ADI } & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline PM7545AR & AD7545GUD & \\
PM7545BR & AD7545UD & MILITARY \\
PM7545BR & AD754TD & \\
PM7545BR & AD7545SD & \\
\hline PM7545ER & AD7545GCQ & \\
PM7545FR & AD7545CQ & INDUSTRIAL \\
PM7545FR & AD7545BQ & \\
PM7545FR & AD7545AQ & \\
\hline PM7545GP & AD7545GLN & \\
PM7545FP & AD7545LN & \\
PM7545FP & AD7545KN & COMMERCIAL \\
PM7545FP & AD7545JN & \\
PM7545FPC & AD7545KP & \\
\hline
\end{tabular}

\section*{GENERAL DESCRIPTION}

The PM-7545/PM-7645 are 12-bit CMOS multiplying DACs with internal data latches. Digital data is input in a 12-bit wide data format, while \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control inputs are active low. During this time the latches are transparent allowing digital inputs direct connection to the DAC. When \(\overline{W R}\) is returned to logic high, the current data word in the latch is saved.

The PM-7545 operates from 5 to 15 volt power supplies, offering TTL logic compatibility at \(V_{D D}\) of 5 V and CMOS logic compatibility at \(V_{D D}\) of 15 V . The PM-7645 is specified for operation at \(V_{D D}\) of 15 V , offering \(T T L\) logic input compatibility.

\section*{PIN CONNECTIONS}


\section*{FUNCTIONAL DIAGRAM}


ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)
\begin{tabular}{|c|}
\hline \multirow[t]{12}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {jA }}\) (Note 1) & \(\Theta_{\text {jc }}\) & UNITS \\
\hline 20-Pin Hermetic DIP \((\mathrm{R})\) & 76 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP \((\mathrm{P})\) & 69 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC \((\mathrm{RC}, \mathrm{TC})\) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin SOL \((\mathrm{S})\) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC \((\mathrm{PC})\) & 73 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

NOTE:
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{i A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.
CAUTION:
1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability
2. Do not apply voltages higher than \(\mathrm{V}_{D D}\) or less than GND potential on any terminal except \(\mathrm{V}_{\mathrm{REF}}\).
3. The digital inputs are zener protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. Use proper antistatic handling procedures.
4. Remove power before inserting or removing units from their sockets.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7545AR/BR; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7545ER/FR/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7545GP, unless otherwise noted. 15 V operating characteristics are shown on the following pages.
\begin{tabular}{lllllll}
\hline PARAMETER
\end{tabular}\(\quad\) SYMBOL

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7545AR/BR; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7545 \mathrm{ER} / \mathrm{FR} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for PM-7545GP, unless otherwise noted. 15 V operating characteristics are shown on the following pages. Continued
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7545A/E/G} & \multicolumn{3}{|c|}{PM-7545B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance (Pin 19 to GND) & \(\mathrm{R}_{\text {REF }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range Input Resistance & 7 & 11 & 15 & 7 & 11 & 15 & \(k \Omega\) \\
\hline \multicolumn{10}{|l|}{ANALOG OUTPUTS} \\
\hline \begin{tabular}{l}
Output Capacitance \\
(Note 4) \\
Cout
\end{tabular} & \(\mathrm{C}_{\text {OUT }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \text { DB0-DB11 }=0 \mathrm{~V}, \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V} \\
& \text { DB0-DB11 }=\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V}
\end{aligned}
\] & - & - & \(\begin{array}{r}70 \\ 150 \\ \hline\end{array}\) & - & - & \(\begin{array}{r}70 \\ 150 \\ \hline\end{array}\) & pF \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage Input Low Voltage & \[
\mathrm{V}_{\mathrm{iNH}}
\]
\[
V_{I N L}
\] & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 2.4
- & - & - 0.8 & 2.4
- & - & -
0.8 & V \\
\hline Input Current & \(\mathrm{I}_{\text {IN }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r}
1 \\
10
\end{array}
\] & - & \[
-
\] & 1
10 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance DB0-DB11, \(\overline{W R}, \overline{C S}\) & \(\mathrm{C}_{\text {IN }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \mathrm{V}_{\text {IN }}=0(\text { Note } 4)
\end{aligned}
\] & - & - & 8 & - & - & 8 & pF \\
\hline \begin{tabular}{l}
SWITCHING CHARAC \\
(Notes 4, 8, 9)
\end{tabular} & RISTICS & See Timing Diagram & & & & & & & \\
\hline Chip Select to Write Setup Time & \({ }^{\text {t }}\) cs & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 280 \\
& 380
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 270
\end{aligned}
\] & \[
-
\] & \[
\begin{aligned}
& 280 \\
& 380
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 270
\end{aligned}
\] & - & ns \\
\hline Chip Select to Write Hold Time & \({ }^{\text {t }} \mathrm{CH}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 0 & - & - & 0 & - & - & ns \\
\hline Write Pulse Width & \(t_{\text {WR }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 250 \\
& 380
\end{aligned}
\] & \[
\begin{aligned}
& 175 \\
& 270
\end{aligned}
\] & \[
-
\] & \[
\begin{aligned}
& 250 \\
& 380
\end{aligned}
\] & \[
\begin{aligned}
& 175 \\
& 270
\end{aligned}
\] & - & \(n s\) \\
\hline \[
\begin{aligned}
& \text { Data Setup } \\
& \text { Time } \\
& \hline
\end{aligned}
\] & \(t_{\text {DS }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 140 \\
& 210
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 150
\end{aligned}
\] & - & \[
\begin{aligned}
& 140 \\
& 210
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 150
\end{aligned}
\] & - & ns \\
\hline Data Hold Time & \({ }^{\text {t }}\) ( \({ }^{\text {r }}\) & \(\mathrm{T}_{\text {A }}=\) Full Temp. Range & 10 & - & - & 10 & - & - & ns \\
\hline \multicolumn{10}{|l|}{POWER SUPPLY} \\
\hline \multirow[t]{2}{*}{Supply Current} & \(I_{\text {DD }}\) & \begin{tabular}{l}
\(T_{A}=\) Full Temp. Range \\
(All Digital Inputs \(\mathrm{V}_{\mathrm{INL}^{\prime}}\) or \(\mathrm{V}_{\mathrm{INH}}\) )
\end{tabular} & - & - & 2 & - & - & 2 & mA \\
\hline & \(I_{\text {DD }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \\
& \text { (All Digital Inputs } 0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \text { ) }
\end{aligned}
\] & - & 2
5 & \[
\begin{aligned}
& 100 \\
& 100
\end{aligned}
\] & - & \[
\begin{aligned}
& 2 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 100
\end{aligned}
\] & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. 12-bit monotonic over full temperature range.
2. Includes the effects of 5 ppm max. gain T.C.
3. Using internal \(R_{F B}\). DAC register loaded with 11111111 1111. Gain error is adjustable using the circuits of Figures 4 and 5.
4. GUARANTEED and NOT TESTED.
5. From digital input change to \(90 \%\) of final analog output.
6. All digital inputs \(=O V\) to \(V_{D D}\); or \(V_{D D}\) to \(O V\).
7. Logic inputs are MOS gates, typical input current (at \(+25^{\circ} \mathrm{C}\) ) is less than 1 nA .
8. Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
9. Chip select \(\overline{\mathrm{CS}}\) must be coincident or present before and/or after write \(\overline{\mathrm{WR}}\); that is, \(\mathrm{t}_{\mathrm{CS}} \geq \mathrm{t}_{\mathrm{WR}}, \mathrm{t}_{\mathrm{CH}} \geq 0\).

\section*{PM-7545/PM-7645}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7545/PM-7645AR/BR; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-7545 / \mathrm{PM}-7645 E R / F R / F P / F P C / F S ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-\) 7545/PM-7645GP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7545A/E/G PM-7645A/E/G} & \multicolumn{3}{|c|}{PM-7545B/F PM-7645B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{Static accuracy} \\
\hline Resolution & \(N\) & & 12 & - & - & 12 & - & - & Bits \\
\hline Relative Accuracy & INL & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity & DNL & \(T_{A}=\) Full Temp. Range (Note 1) & - & - & \(\pm 1\) & - & - & \(\pm 1\) & LSB \\
\hline Gain Error (Notes 2, 3) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \(\pm 1\)
\(\pm 2\) & - & - & \[
\begin{aligned}
& \pm 3 \\
& \pm 4
\end{aligned}
\] & LSB \\
\hline \begin{tabular}{l}
Gain Temperature \\
Coefficient \(\Delta\) Gain/ \(\Delta\) Temperature
\end{tabular} & TCG \({ }_{\text {FS }}\) & (Note 4) & - & \(\pm 2\) & \(\pm 5\) & - & \(\pm 2\) & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline DC Supply Rejection \(\Delta\) Gain/ \(\Delta V_{D D}\) & PSS & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \quad\left(\Delta V_{D D}= \pm 5 \%\right)
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.002 \\
& 0.004
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.002 \\
& 0.004
\end{aligned}
\] & \%/\% \\
\hline \multirow[t]{2}{*}{Output Leakage Current at OUT} & \multirow[b]{2}{*}{\(I_{\text {LKG }}\)} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V}, \\
& \text { All Digital Inputs }=0 \mathrm{~V}
\end{aligned}
\] & - & - & 10 & - & - & 10 & \multirow[b]{2}{*}{nA} \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range A/B Versions E/F/G/H Versions & - & - & \[
\begin{array}{r}
200 \\
50
\end{array}
\] & - & - & \[
\begin{array}{r}
200 \\
50
\end{array}
\] & \\
\hline \multicolumn{10}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Propagation Delay (Notes 4, 5, 6, 7) & \(\mathrm{t}_{\mathrm{pD}}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& \left(O U T \text { Load }=100 \Omega, C_{E X T}=13 \mathrm{pF}\right)
\end{aligned}
\] & - & - & 250 & - & - & 250 & ns \\
\hline Current Settling Time & \(\mathrm{t}_{\mathrm{s}}\) & \(T_{A}=\) Full Temp. Range (To 1/2 LSB) (Note 4) \(\mathrm{I}_{\text {OUT }}\) Load \(=100 \Omega\) & - & - & 1 & - & - & 1 & \(\mu \mathrm{S}\) \\
\hline Digital Charge Injection & Q & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \\
& \left.V_{\text {REF }}=A G N D \text { (Note } 4\right)
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 250 \\
& 300
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 250 \\
& 300
\end{aligned}
\] & nVs \\
\hline AC Feedthrough at IOUT & FT & \[
\begin{aligned}
& T_{A}=\text { Full Temp. Range } \\
& V_{\text {REF }}= \pm 10 \mathrm{~V}, f=10 \mathrm{kHz} \\
& \text { All Digital Inputs }=0 \mathrm{~V}
\end{aligned}
\] & - & 5 & - & - & 5 & - & \(m V_{p-p}\) \\
\hline \multicolumn{10}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance (Pin 19 to GND) & \(\mathrm{R}_{\text {REF }}\) & \(T_{A}=\) Full Temp. Range Input Resistance & 7 & 11 & 15 & 7 & 11 & 15 & \(k \Omega\) \\
\hline \multicolumn{10}{|l|}{ANALOG OUTPUTS} \\
\hline \begin{tabular}{l}
Output Capacitance \\
(Note 4) \\
\(\mathrm{C}_{\text {OUT }}\)
\end{tabular} & \(\mathrm{C}_{\text {OUT }}\) & \[
\begin{aligned}
& T_{A}=\text { Full Temp. Range } \\
& \text { DB0-DB11 }=0 \mathrm{~V}, \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V} \\
& \mathrm{DBO}-\mathrm{DB} 11=\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V}
\end{aligned}
\] & - & - & 60
120 & - & - & 60
120 & pF \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage Input Low Voltage & \[
V_{\mathrm{iNH}}
\]
\[
\mathrm{V}_{\mathrm{INL}}
\] & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range, PM-7545 & 13.5 & - & 1.5 & 13.5 & - & 1.5 & V \\
\hline Input High Voltage Input Low Voltage & \[
\begin{aligned}
& \mathrm{V}_{\text {INH }} \\
& \mathrm{V}_{\mathrm{INL}}
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range, PM-7645 & 2.4 & - & - 0.8 & 2.4 & - & - & V \\
\hline Input Current & Iin & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & 1
10 & - & - & 1
10 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance DB0-DB11, \(\bar{W}\), \(\overline{C S}\) & \(\mathrm{C}_{\text {IN }}\) & \[
\begin{aligned}
& T_{A}=\text { Full Temp. Range } \\
& V_{I N}=0(\text { Note } 4)
\end{aligned}
\] & - & - & 8 & - & - & 8 & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for PM-7545/PM-7645AR/BR; \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for PM-7545/PM-7645ER/FR/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for \(\mathrm{PM}-\) 7545/PM-7645GP, unless otherwise noted. Continued


\section*{PM-7545/PM-7645}

DICE CHARACTERISTICS

1. OUT
11. DB4
2. AGND
12. DB3
3. DGND
13. DB2
4. DB11 (MSB)
14. DB1
5. DB10
15. DBO (LSB)
6. DB9
16. CS
7. DB8
17. WR
8. DB7
18. \(V_{D D}\)
9. DB6
19. \(V_{\text {REF }}\)
10. DB5
20. \(\mathrm{R}_{\mathrm{FB}}\)

DIE SIZE \(0.102 \times 0.100\) inch, \(\mathbf{1 0 , 2 0 0}\) sq. mils ( \(2.59 \times 2.54 \mathrm{~mm}, 6.58 \mathrm{sq} . \mathrm{mm}\) )

WAFER TEST LIMITS at \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}\), AGND \(=\mathrm{DGND}=0 \mathrm{~V}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & \multicolumn{3}{|c|}{PM-7545G/PM-7645G} \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1 / 2\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & DAC Latches Loaded with 111111111111 & \(\pm 5\) & LSB MAX \\
\hline Output Leakage & \(I_{\text {LKG }}\) & DAC Latches Loaded with 000000000000 Pad 1 & \(\pm 10\) & nA MAX \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & Pad 19 & 7/15 & \(k \Omega\) MIN/k \(\Omega\) MAX \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=5 \mathrm{~V} \\
& V_{D D}=15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & \(V\) MIN \\
\hline Digital Input Low & \(\mathrm{V}_{\text {INL }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \text { PM }-7545 \text { only }
\end{aligned}
\] & \[
\begin{gathered}
0.8 \\
1.5
\end{gathered}
\] & \(V\) MAX \\
\hline Digital Input High & \(V_{\text {INH }}\) & \(V_{D D}=15 \mathrm{~V}\) PM-7645 only & 2.4 & V MIN \\
\hline Digital Input Low & \(V_{\text {INL }}\) & \(V_{D D}=15 \mathrm{~V}\) PM-7645 only & 0.8 & \(V\) MAX \\
\hline Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Supply Current & \(I_{D D}\) & All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) All Digital Inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) & 2
0.1 & mA MAX \\
\hline DC Supply Rejection ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSS & \(\Delta V_{D D}= \pm 5 \%\) & 0.002 & \%/\% MAX \\
\hline
\end{tabular}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{OUT}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. (Note 1)
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & \multicolumn{3}{|c|}{PM-7545G/PM-7645G} \\
\hline Digital Input Capacitance & \(\mathrm{C}_{\mathrm{IN}}\) & & 7 & pF \\
\hline \multirow{2}{*}{Output Capacitance} & \multirow[b]{2}{*}{\(\mathrm{C}_{\text {OUT }}\)} & DAC Latches Loaded with 000000000000 & 50 & \multirow{2}{*}{pF} \\
\hline & & DAC Latches Loaded with 111111111111 & 110 & \\
\hline Propagation Delay (Notes 2, 3, 4) & \(t_{p D}\) & \[
\begin{aligned}
& V_{D D}=15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \text { PM- } 7545 \text { only }
\end{aligned}
\] & \[
\begin{aligned}
& 140 \\
& 230
\end{aligned}
\] & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. These characteristics are for design guidance only and are not subject to test.
2. From digital input change to \(90 \%\) of final analog output.
3. OUT load \(=100 \Omega, C_{E X T}=13 \mathrm{pF}\).
4. \(\overline{C S}=\overline{W R}=0, D B 0\) to \(D B 11=0 \mathrm{~V}\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\).

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


\section*{PARAMETER DEFINITIONS}

\section*{RELATIVE ACCURACY}

Sometimes referred to as endpoint nonlinearity, and is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. Relative Accuracy is measured after the zero and full-scale points have been adjusted, and is normally expressed in LSB or as a percentage of full scale.

\section*{DIFFERENTIAL NONLINEARITY}

This is the difference between the measured change and the ideal change between any two adjacent codes. A differential nonlinearity of \(\pm 1\) LSB maximum over the full operating temperature range will ensure that a device is monotonic (the output will increase for an increase in digital code applied).

\section*{GAIN ERROR}

Gain or full scale error is the amount of output error between the ideal output and the actual output. The ideal output is \(V_{\text {REF }}\) minus 1 LSB. The gain error is adjustable to zero using external resistance.

\section*{OUTPUT CAPACITANCE}

The capacitance from OUT to AGND.

\section*{PROPAGATION DELAY}

This is measured from the digital input change to the analog output current reaching \(90 \%\) of its final value.

\section*{DIGITAL CHARGE INJECTION}

This is a measure of the amount of charge injected to the analog output from the digital inputs, when the digital inputs change states. It is the area of the glitch and is specified in \(n V s e c\); it is measured with \(V_{\text {REF }}=A G N D\).

\section*{BURN-IN CIRCUIT}


\section*{LOGIC INFORMATION}

WRITE CYCLE TIMING DIAGRAM


\section*{D/A CONVERTER SECTION}

FIGURE 1: Simplified D/A Circuit of PM-7545


Figure 1 shows a simplified circuit of the D/A Converter section and Figure 2 gives an approximate equivalent switch circuit. \(R\) is typically \(11 \mathrm{k} \Omega\).
The binary-weighted currents are switched between OUT and AGND by N -channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.
The capacitance at the OUT terminal, \(\mathrm{C}_{\mathrm{OUT}}\), is code dependent and varies from 70 pF (all switches to AGND) to 150pF (all switches to OUT). One of the current switches is shown in Figure 2.
The input resistance at \(V_{\text {REF }}\) (Figure 1) is always equal to \(R_{\text {LDR }}\) ( \(R_{L D R}\) is the \(R / 2 R\) ladder characteristics resistance and is equal to value "R"). Since the input resistance at the \(V_{\text {REF }}\) pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low-temperaturecoefficient external \(R_{F B}\) is recommended to define scale factor.)

The internal feedback resistor ( \(\mathrm{R}_{\mathrm{FB}}\) ) has a normally closed switch in series as shown in Figure 1. This switch improves performance over temperature and power supply rejection; however when the circuit is not powered up the switch assumes an open state.

FIGURE 2: N-Channel Current Steering Switch


\section*{DIGITAL SECTION}

Figure 3 shows the digital structure for one bit. The digital signals CONTROL and \(\overline{\text { CONTROL }}\) are generated from \(\overline{\mathrm{CS}}\) and \(\overline{W R}\).

FIGURE 3: Digital Input Structure


The input buffers are simple CMOS inverters designed such that when the PM-7545 is operated with \(V_{D D}=5 \mathrm{~V}\), the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When the digital input is in the region of 1.0 volts to 6.0 volts, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents, it is recommended that the digital input voltages be as close to the supply rails ( \(V_{D D}\) and DGND) as is practically possible. The PM-7545 may be operated with any supply voltage in the range \(5 \leq \mathrm{V}_{\mathrm{DD}} \leq 15\) volts. With \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\), the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V . The PM-7645 operates with \(V_{D D}=15 \mathrm{~V}\) only; the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels.

\section*{BASIC APPLICATIONS}

Figures 4 and 5 show simple unipolar and bipolar circuits using the PM-7545/PM-7645. Resistor R1 is used to trim for full scale. The following versions (PM-7545AR, PM-7545ER, PM-7545GP) have a guaranteed maximum gain error of \(\pm 1 \mathrm{LSB}\) at \(+25^{\circ} \mathrm{C}\) and \(V_{D D}=+5 \mathrm{~V}\), and in many applications the gain trim resistors are
not required. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. The circuits of Figures 4 and 5 have constant input impedance at the \(V_{\text {REF }}\) terminal.

The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to \(-\mathrm{V}_{\mathbb{I N}}\) (the inversion is introduced by the op amp); or \(\mathrm{V}_{\mathrm{IN}}\) can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). VIN can be any voltage in the range \(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq+20\) volts (provided the op amp can handle such voltages) since \(\mathrm{V}_{\text {REF }}\) is permitted to exceed \(\mathrm{V}_{\mathrm{DD}}\). Table 2

FIGURE 4: Unipolar Binary Operation


TABLE I: Recommended Trim Resistor Value vs. Grades
\begin{tabular}{cccc}
\hline \begin{tabular}{c} 
TRIM \\
RESISTOR
\end{tabular} & CR & HP/FR/BR & GP/ER/AR \\
\hline R1 & \(200 \Omega\) & \(100 \Omega\) & \(20 \Omega\) \\
\hline R2 & \(68 \Omega\) & \(33 \Omega\) & \(6.8 \Omega\) \\
\hline
\end{tabular}

TABLE II: Unipolar Binary Code Table for Circuit of Figure 4 BINARY NUMBER IN DAC REGISTER

ANALOG OUTPUT
\begin{tabular}{cccc}
\hline 1111 & 1111 & 1111 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{4095}{4096}\right\}\) \\
\hline 1000 & 0000 & 0000 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{2048}{4096}\right\}=-1 / 2 \mathrm{~V}_{\mathrm{IN}}\) \\
\hline 0000 & 0000 & 0001 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{1}{4096}\right\}\) \\
\hline 0000 & 0000 & 0000 & 0 Volts \\
\hline
\end{tabular}

Figure 5 and Table 3 illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code. The inverter \(U_{1}\) on the MSB line, converts 2's-complement input code to offset binary code. The inverter \(U_{1}\) may be omitted if the inversion is done in software.
R3, R4 and R5 must match within \(0.01 \%\) and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

TABLE III: 2's Complement Code Table for Circuit of Figure 5
\begin{tabular}{cccc}
\hline \multicolumn{3}{c}{ DATA INPUT } & ANALOG OUTPUT \\
\hline 0111 & 1111 & 1111 & \(+\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{2047}{2048}\right\}\) \\
\hline 0000 & 0000 & 0001 & \(+\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{1}{2048}\right\}\) \\
\hline 0000 & 0000 & 0000 & 0 Volts \\
\hline 1111 & 1111 & 1111 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{1}{2048}\right\}\) \\
\hline 1000 & 0000 & 0000 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left\{\frac{2048}{2048}\right\}\) \\
\hline
\end{tabular}

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters exhibit a code-dependent output resistance that causes a code-dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is \(0.67 \mathrm{~V}_{\mathrm{OS}}\) where \(\mathrm{V}_{\mathrm{OS}}\) is the amplifier input-offset voltage. To maintain monotonic operation, it is recommended that \(\mathrm{V}_{\text {OS }}\) be no greater than \(10 \%\) of 1 LSB over the temperature range of operation.
General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the PM-7545/PM-7645. It is recommended that two diodes (1N914 or equivalent) be connected in inverse parallel between AGND and DGND pins in complex systems where AGND and DGND tie on the backplane.
Digital Glitches: When \(\overline{W R}\) and \(\overline{C S}\) are both low, the latches are transparent and the D/A converter inputs follow the data inputs. Some bus systems do not always have data valid for the whole period during which \(\overline{W R}\) is low. This will allow invalid data to briefly appear at the DAC inputs during the write cycle. This can cause unwanted glitches at the DAC output. Retiming the write pulse \(\overline{\mathrm{WR}}\), so that it only occurs when data is valid, will eliminate the problem.

FIGURE 5: Bipolar Operation (2's Complement Code)


\section*{PM-7545/PM-7645}

\section*{INTERFACING THE PM-7545/PM-7645 TO MICROPROCESSORS}

The PM-7545 can be directly interfaced to either an 8 or 16-bit microprocessor via its 12-bit wide data latch using the \(\overline{\mathrm{CS}}\) and \(\overline{\text { WR control signals. }}\)
An 8-bit processor interface configuration is shown in Figure 6. It uses two memory addresses, one for the lower 8-bits and one for the upper 4-bits of data into the DAC via the latch.

FIGURE 6: 8-Bit Processor to PM-7545/7645 Interface


Connection to an 8-bit processor with a full 16-bit wide address bus (such as the 6800, 8080, Z 80 ) is shown in Figure 7. The 12 lower address lines are fed directly to the PM-7545; this allows the PM-7545 to use 4 k bytes for its address location. The address field of the instruction is organized so that the lower 12-bits contain the DAC data. Data is written into the DAC using a single write instruction.

FIGURE 7: Connecting the PM-7545/7645 to an 8-Bit Microprocessor via the Address Bus


\title{
Cwos \(12-\mathrm{B}\) Buffered Multiplying DAC
}

FEATURES
Improved Version of AD7545
Fast Interface Timing
All Grades 12-Bit Accurate
Small 20-Pin 0.3" DIP
Low Cost

\section*{GENERAL DESCRIPTION}

The AD7545A, a 12 -bit CMOS multiplying DAC with internal data latches, is an improved version of the industry standard AD7545. This new design features a \(\overline{\mathrm{WR}}\) pulse width of 100 ns which allows interfacing to a much wider range of fast 8 -bit and 16 -bit microprocessors. It is loaded by a single 12 -bit-wide word under the control of the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) inputs; tying these control inputs low makes the input latches transparent allowing unbuffered operation of the DAC.

FUNCTIONAL BLOCK DIAGRAM


\section*{}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Version & \[
\mathbf{T}_{\mathbf{A}}=
\] & \[
\begin{aligned}
& +5 \mathrm{~V} \\
& \text { its } \\
& \mathrm{T}_{\min }-\mathrm{T}_{\max }^{1}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
\text { Limits } \\
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \mathrm{~T}_{\min }-\mathrm{T}_{\max }^{1}
\end{gathered}
\]} & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution \\
Relative Accuracy \\
Differential Nonlinearity \\
Gain Error \\
Gain Temperature Coefficient \({ }^{2}\) \(\Delta\) Gain/ \(\Delta\) Temperature \\
DC Supply Rejection \({ }^{2}\) \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{DD}}\) \\
Output Leakage Current at OUT1
\end{tabular} & \begin{tabular}{l}
All \\
K, B, T \\
L, C, U \\
All \\
K, B, T \\
\(L, C, U\) \\
All \\
All \\
All \\
K, L \\
B, C \\
T, U
\end{tabular} & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 1 / 2 \\
& \pm 1 \\
& \pm 3 \\
& \pm 1 \\
& \pm 5 \\
& \pm 2 \\
& \\
& 0.002 \\
& 10 \\
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 1 / 2 \\
& \pm 1 \\
& \\
& \pm 4 \\
& \pm 2 \\
& \pm 5 \\
& \pm 2 \\
& \\
& 0.004 \\
& 50 \\
& 50 \\
& 200
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 1 / 2 \\
& \pm 1 \\
& \pm 3 \\
& \pm 1 \\
& \pm 5 \\
& \pm 2 \\
& \\
& 0.002 \\
& 10 \\
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 1 / 2 \\
& \pm 1 \\
& \pm 4 \\
& \pm 2 \\
& \pm 5 \\
& \pm 2 \\
& 0.004 \\
& 50 \\
& 50 \\
& 200
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
LSB max ppm \(/{ }^{\circ} \mathrm{C}\) max \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typ \\
\% per \% max \(n A \max\) \(n A \max\) nA max
\end{tabular} & \begin{tabular}{l}
Endpoint Measurement \\
All Grades Guaranteed 12-Bit \\
Monotonic Over Temperature \\
Measured Using Internal \(\mathrm{R}_{\mathrm{FB}}\). \\
DAC Register Loaded with All 1s.
\[
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \% \\
& \mathrm{DB} 0-\mathrm{DB} 11=0 \mathrm{~V} ; \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}
\end{aligned}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Current Settling Time \({ }^{2}\) \\
Propagation Delay \({ }^{2}\) (from Digital) \\
Input Change to \(90 \%\) of Final Analog Output) \\
Digital-to-Analog Glitch Inpulse \({ }^{2}\) \\
AC Feedthrough \({ }^{2,4}\) At OUT1
\end{tabular} & \begin{tabular}{|c} 
All \\
\\
All \\
All
\end{tabular} & \[
\begin{array}{|l}
1 \\
200 \\
5 \\
5 \\
5
\end{array}
\] &  & \[
\begin{array}{|l}
1 \\
150 \\
5 \\
5 \\
5
\end{array}
\] & 5 & \begin{tabular}{l}
\(\mu s \max\) \\
ns max \\
nV sec typ \\
mV p-p typ
\end{tabular} & \begin{tabular}{l}
To \(1 / 2 \mathrm{LSB}\). OUT1 Load \(=100 \Omega\), \(\mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC output measured from falling edge of \(\overline{\mathrm{WR}} . \overline{\mathrm{CS}}=0 \mathrm{~V}\). \\
OUT1 Load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}^{3}\) \\
\(\mathrm{V}_{\mathrm{REF}}=\) AGND. OUT1 Load \(=100 \Omega\), \\
\(\mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC Register \\
Alternately Loaded with All 0s and All 1s.
\[
\mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz} \text { Sinewave }
\]
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Input Resistance (Pin 19 to GND)
\end{tabular} & All & \[
\left\lvert\, \begin{aligned}
& 10 \\
& 20
\end{aligned}\right.
\] & \[
\begin{aligned}
& 10 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 20
\end{aligned}
\] & \(\mathrm{k} \Omega\) min \(\mathrm{k} \Omega\) max & \begin{tabular}{l}
Input Resistance \(\mathrm{TC}=-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typ \\
Typical Input Resistance \(=15 \mathrm{k} \Omega\)
\end{tabular} \\
\hline ANALOG OUTPUTS Output Capacitance \({ }^{2}\) Cout1 Couti & \[
\begin{aligned}
& \text { All } \\
& \text { All }
\end{aligned}
\] & \[
\begin{array}{|l}
70 \\
150
\end{array}
\] & \[
\begin{aligned}
& 70 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 70 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 70 \\
& 150
\end{aligned}
\] & pF max pF max & \[
\begin{aligned}
& \text { DB0-DB11 }=0 \mathrm{~V}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V} \\
& \mathrm{DB} 0-\mathrm{DB} 11=\mathrm{V}_{\mathrm{DD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}=0 \mathrm{~V}
\end{aligned}
\] \\
\hline  & All
All
All
All & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 8
\end{aligned}
\] & \begin{tabular}{l}
2.4 \\
0.8 \\
\(\pm 10\) \\
8
\end{tabular} & \[
\begin{aligned}
& 13.5 \\
& 1.5 \\
& \pm 1 \\
& 8
\end{aligned}
\] & \begin{tabular}{l}
13.5 \\
1.5
\[
\pm 10
\] \\
8
\end{tabular} & \(V \min\)
\(V \max\)
\(\mu A \max\)
\(p F \max\) & \(\mathrm{V}_{\mathrm{IN}}=0\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline ```
SWITCHING CHARACTERISTICS \({ }^{2}\)
    Chip Select to Write Setup Time
        \({ }^{\text {t }} \mathrm{Cs}\)
    Chip Select to Write Hold Time
        \(\mathrm{t}_{\mathrm{CH}}\)
    Write Pulse Width
        \(t_{\text {wR }}\)
    Data Setup Time
        \(\mathrm{t}_{\mathrm{Ds}}\)
    Data Hold Time
        \(\mathrm{t}_{\mathrm{DH}}\)
``` & \[
\begin{aligned}
& \mathrm{K}, \mathrm{~B}, \mathrm{~L}, \mathrm{C} \\
& \mathrm{~T}, \mathrm{U} \\
& \text { All } \\
& \mathrm{K}, \mathrm{~B}, \mathrm{~L}, \mathrm{C} \\
& \mathrm{~T}, \mathrm{U} \\
& \text { All } \\
& \text { All }
\end{aligned}
\] & 100
100
0
100
100
100
5 & \[
\begin{aligned}
& 130 \\
& 170 \\
& 0 \\
& 130 \\
& 170 \\
& 150 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 75 \\
& 75 \\
& 0 \\
& 75 \\
& 75 \\
& 60 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
85
95 \\
0 \\
85 \\
95 \\
80 \\
5
\end{tabular} & \begin{tabular}{l}
ns min ns min \\
ns min ns min ns min ns min ns min
\end{tabular} & See Timing Diagram
\[
\mathrm{t}_{\mathrm{Cs}} \geq \mathrm{t}_{\mathrm{WR}}, \mathrm{t}_{\mathrm{CH}} \geq 0
\] \\
\hline \[
\begin{aligned}
& \text { POWER SUPPLY } \\
& \mathrm{V}_{\mathrm{DD}} \\
& \mathrm{I}_{\mathrm{DD}}
\end{aligned}
\] & \[
\begin{array}{|l|}
\text { All } \\
\text { All }
\end{array}
\] & \[
\begin{aligned}
& 5 \\
& 2 \\
& 100 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 2 \\
& 100 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 2 \\
& 100 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 2 \\
& 100 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA} \max \\
& \mu \mathrm{~A} \text { max } \\
& \mu \mathrm{A} \text { typ }
\end{aligned}
\] & \(\pm 5 \%\) for Specified Performance All Digital Inputs \(V_{I L}\) or \(V_{I H}\) All Digital Inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) All Digital Inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature Ranges as follows: \(\mathrm{K}, \mathrm{L}\) Versions \(=0\) to \(+70^{\circ} \mathrm{C} ; \mathrm{B}, \mathrm{C}\) Versions \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C} ; \mathrm{T}, \mathrm{U}\) Versions \(=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) Sample tested to ensure compliance.
\({ }^{3} \mathrm{DB} 0-\mathrm{DB} 11=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to 0 V .
\({ }^{4}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.
\({ }^{5}\) Logic inputs are MOS gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than \(\ln \mathrm{A}\).
Specifications subject to change without notice.

WRITE CYCLE TIMING DIAGRAM


MODE SELECTION
\begin{tabular}{ll} 
WRITE MODE: & HOLD MODE: \\
\(\overline{\overline{C S}}\) and \(\overline{\text { WR }}\) low, DAC responds & Either \(\overline{\text { CS or } \overline{\text { WR }} \text { high, data bus }}\) \\
to data bus (DB0-DB11) inputs. & (DB0-DB11) is locked out; DAC \\
& \\
& holds last data present when \\
& \\
&
\end{tabular}

\section*{NOTES:}
\(V_{D D}=+5 V_{;} t_{f}=t_{f}=20 \mathrm{~ns}\)
\(V_{D D}=+15 V ; t_{r}=t_{f}=40 \mathrm{~ns}\)
All input signal rise and fall times measured from \(10 \%\) to \(90 \%\) of \(V_{D D}\).
\(90 \%\) of \(\mathrm{V}_{\mathrm{DD}}\).
Timing measurement reference level is \(\frac{\mathrm{V}_{\mathrm{HH}}+\mathrm{V}_{\mathrm{IL}}}{2}\)

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)


Operating Temperature
Commercial (KN, LN, KP, LP) Grades . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (BQ, CQ, BE, CE) Grades . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (TQ, UQ, TE, UE) Grades . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10sec) . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


CIRCUIT INFORMATION - D/A CONVERTER SECTION
Figure 1 shows a simplified circuit of the D/A converter section of the AD7545A, and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically \(15 \mathrm{k} \Omega\).

The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.


Figure 1. Simplified D/A Circuit of AD7545A
The capacitance at the OUT1 bus line, Cout \(_{\text {O }}\), is code dependent and varies from 70pF (all switches to AGND) to 150 pF (all switches to OUT1).
One of the current switches is shown in Figure 2. The input resistance at \(\mathrm{V}_{\text {REF }}\) (Figure 1) is always equal to \(R\). Since \(\mathrm{R}_{\mathrm{IN}}\) at the \(\mathrm{V}_{\mathrm{REF}}\) pin is constant, the reference terminal can be driven
by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external \(\mathbf{R}_{\mathrm{FB}}\) is recommended to define scale factor.)


Figure 2. N-Channel Current Steering Switch

\section*{CIRCUIT INFORMATION - DIGITAL SECTION}

Figure 3 shows the digital structure for one bit.
The digital signals CONTROL and CONTROL are generated from \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\).


Figure 3. Digital Input Structure

The input buffers are simple CMOS inverters designed such that when the AD7545A is operated with \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\), the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When \(\mathrm{V}_{\text {IN }}\) is in the region of 2.0 volts to 3.5 volts, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( \(V_{D D}\) and \(D G N D\) ) as is practically possible.
The AD7545A may be operated with any supply voltage in the range \(5 \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 15\) volts. With \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V .

\section*{BASIC APPLICATIONS}

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545A. Resistor R1 is used to trim for full scale. The L , \(\mathrm{C}, \mathrm{U}\) grades have a guaranteed maximum gain error of \(\pm 1 \mathrm{LSB}\) at \(+25^{\circ} \mathrm{C}\), and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C 1 provides phase compensation and helps prevent overshoot and ringing when using high-speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the \(V_{\text {REF }}\) terminal.
The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to \(-V_{\text {IN }}\) (note the inversion introduced by the op amp ) or \(\mathrm{V}_{\text {IN }}\) can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). \(\mathrm{V}_{\text {IN }}\) can be any voltage in the range \(-20 \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant+20\) volts (provided the op amp can handle such voltages) since \(\mathrm{V}_{\text {REF }}\) is permitted to exceed \(\mathrm{V}_{\mathrm{DD}}\). Table II shows the code relationship for the circuit of Figure 4.


DB11-DB0
Figure 4. Unipolar Binary Operation
\begin{tabular}{c|c|c}
\begin{tabular}{c} 
TRIM \\
RESISTOR
\end{tabular} & \(\mathbf{K}, \mathbf{B}, \mathbf{T}\) & L,C,U \\
\hline R1 & \(50 \Omega\) & \(20 \Omega\) \\
R2 & \(27 \Omega\) & \(6.8 \Omega\) \\
\hline
\end{tabular}

Table I. Recommended Trim Resistor Values vs. Grades
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Binary Number in DAC Register} & Analog Output \\
\hline 1111 & 1111 & 1111 & \(-\mathrm{V}_{\text {IN }}\left\{\frac{4095}{4096}\right\}\) \\
\hline 1000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left\{\frac{2048}{4096}\right\}=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
\hline 0000 & 0000 & 0001 & \(-\mathrm{V}_{\text {IN }}\left\{\frac{1}{4096}\right\}\) \\
\hline 0000 & 0000 & 0000 & 0 Volts \\
\hline
\end{tabular}

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter \(\mathrm{U}_{1}\) on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive -OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within \(0.01 \%\), and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full-scale error. Mismatch of R5 to R4 and R3 causes full-scale error.


Figure 5. Bipolar Operation (2's Complement Code)
\begin{tabular}{lll|l}
\multicolumn{2}{c|}{ Data Input } & Analog Output \\
\hline 0111 & 1111 & 1111 & \(+V_{\text {IN }} \cdot\left\{\frac{2047}{2048}\right\}\) \\
0000 & 0000 & 0001 & \(+V_{\text {IN }} \cdot\left\{\frac{1}{2048}\right\}\) \\
0000 & 0000 & 0000 & 0 Volts \\
1111 & 1111 & 1111 & \(-V_{\text {IN }} \cdot\left\{\frac{1}{2048}\right\}\) \\
1000 & 0000 & 0000 & \(-V_{\text {IN }} \cdot\left\{\frac{2048}{2048}\right\}\) \\
\hline
\end{tabular}

Table III. 2's Complement Code Table for Circuit of Figure 5
Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12 -bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to \(0.01 \%\) to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error. Refer to Reference 1 (supplemental application material) for additional information on these circuits.


Figure 6. 12-Bit Plus Sign Magnitude D/A Converter
\begin{tabular}{c|ccc|ll}
\begin{tabular}{c} 
Sign \\
Bit
\end{tabular} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Binary Numbers in \\
DAC Register
\end{tabular}} & \multicolumn{2}{l}{ Analog Output } \\
\hline 0 & 1111 & 1111 & 1111 & \(+V_{\text {IN }}\) & \(\cdot\left\{\frac{4095}{4096}\right\}\) \\
0 & 0000 & 0000 & 0000 & 0 Volts \\
1 & 0000 & 0000 & 0000 & 0 Volts \\
1 & 1111 & 1111 & 1111 & \(-V_{\mathbf{I N}} \cdot\left\{\frac{4095}{4096}\right\}\) \\
\hline
\end{tabular}

Note: Sign bit of " 0 " connects R3 to GND.
Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters in circuits such as Figures 4, 5 and 6 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on \(V_{O S}\), where \(\mathrm{V}_{\mathrm{OS}}\) is the amplifier input offset voltage. To maintain specified accuracy with \(\mathrm{V}_{\text {REF }}\) at 10 V , it is recommended that \(\mathrm{V}_{\mathrm{OS}}\) be no greater than 0.25 mV , or \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)\), over the temperature range of operation. Suitable op amps are AD517 and AD711. The AD517 is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset ( \(150 \mu \mathrm{~V}\) max for lowest grade) and in most applications will not require an offset trim. The AD711 has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD711 may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545A. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545A AGND and DGND pins (1N914 or equivalent).
Invalid Data: When \(\overline{\mathrm{WR}}\) and \(\overline{\mathrm{CS}}\) are both low, the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which \(\overline{\mathrm{WR}}\) is low, and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted signals or glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse \(\overline{\mathrm{WR}}\) so that it only occurs when data is valid.
Digital Glitches: Digital glitches result due to capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545A (Pins 1, 2, 19, 20) from the digital pins by a ground track run between Pins 2 and 3 and between Pins 18 and 19 of the AD7545A.

Note how the analog pins are at one end (DIP) or side (LCC and PLCC) of the package and separated from the digital pins by \(V_{D D}\) and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the ditigal-to-analog sections of the AD7545A, particularly in circuits with high currents and fast rise and fall times. This type of crosstalk is minimized by using \(\mathrm{V}_{\mathrm{DD}}=+5\) volts. However, great care should be taken to ensure that the +5 V used to power the AD7545A is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545A has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and a typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2 LSBs and 0.8 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 and R2 (such as in Figure 4) are used to adjust full-scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient to CMOS Multiplying DACs", Publication Number E630c-5-3/86.

\section*{SINGLE SUPPLY OPERATION}

The ladder termination resistor of the AD7545A (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT1 and AGND may be biased at any voltage between DGND and \(V_{\text {DD }}\). OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545A is, however, protected from the SCR latchup phenomenon prevalent in many CMOS devices.)
Figure 7 shows the AD7545A connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the \(\mathrm{V}_{\text {REF }}\) pin and has a constant output impedance equal to R. \(R_{\text {FB }}\) is not used in this circuit and should be tied to OUT1 to minimize stray capacitance effects.


Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a \(V_{D D}\) of 15 volts. If \(\mathrm{V}_{\mathrm{DD}}\) is reduced from 15 V or the differential voltage between

\section*{AD7545A}

OUT1 and AGND is increased to more than 2.5 V , the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and \(V_{D D}\). If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing \(\mathrm{V}_{\mathrm{DD}}\) by the amount of the offset.


Figure 8. Differential Nonlinearity vs. \(V_{D D}\) for Figure 7 Circuit. Reference Voltage \(=2.5\) Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for all Grades.


Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit. VDD \(=15\) Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for all Grades.

The circuits of Figures 4,5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between \(V_{D D}\) and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2 V to +8 V about a "pseudo-analog ground" of 5 V . This voltage range would allow operation from a single \(\mathrm{V}_{\mathrm{DD}}\) of +10 V to +15 V . The AD584 pin-programmable reference fixes AGND at +5 V . \(\mathrm{V}_{\mathrm{IN}}\) is set at +2 V by means of the series resistors R1 and R2.

There is no need to buffer the \(\mathrm{V}_{\text {REF }}\) input to the AD7545A with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the \(\mathrm{D} / \mathrm{A}\) reference input resistance is typically \(-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), applications which experience wide temperature variations may require a buffer amplifier to generate the +2.0 V at the AD7545A \(\mathrm{V}_{\text {REF }}\) pin. Other output voltage ranges can be obtained by changing R4 to shift the zero point and ( \(\mathrm{R} 1+\mathrm{R} 2\) ) to change the slope, or gain of the D/A transfer function. \(V_{D D}\) must be kept at least 5 V above OUT1 to ensure that linearity is preserved.


Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

\section*{MICROPROCESSOR INTERFACING OF THE AD7545A}

The AD7545A can interface directly to both 8- and 16-bit microprocessors via its 12 -bit wide data latch using standard \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control signals.
A typical interface circuit for an 8 -bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.


Figure 11. 8-Bit Processor to AD7545 Interface
Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16 -bit wide address bus such as \(6800,8080, \mathrm{Z} 80\). This technique uses the 12 lower address lines of the processor address bus to supply data to the DAC, thus each AD7545A connected in this way uses 4 k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4 k block at which the DAC resides.


Figure 12. Connecting the AD7545A to 8-Bit Processors via the Address Bus

\section*{SUPPLEMENTAL APPLICATION MATERIAL}

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

Reference 1
CMOS DAC Application Guide available from Analog Devices, Publication Number G872a-15-4/86.
Reference 2
Gain Error and Gain Temperature Coefficient of CMOS
Multiplying DACs - Application Note, Publication Number E630c-5-3/86.
Reference 3
Analog-Digital Conversion Handbook (Third Edition) available from Prentice-Hall.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{ORDERING GUIDE \({ }^{1}\)} \\
\hline Model \({ }^{2}\) & Temperature Range & \begin{tabular}{l}
Relative \\
Accuracy
\[
T_{\min }-T_{\max }
\]
\end{tabular} & \begin{tabular}{l}
Gain \\
Error \\
\(\mathrm{T}_{\text {min }}{ }^{-}\) \\
\(\mathbf{T}_{\text {max }}\)
\end{tabular} & Package Option \({ }^{3}\) \\
\hline AD7545AKN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 4\) & \(\mathrm{N}-20\) \\
\hline AD7545ALN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 2\) & \(\mathrm{N}-20\) \\
\hline AD7545AKP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 4\) & P-20A \\
\hline AD7545ALP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 2\) & P-20A \\
\hline AD7545ABQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 4\) & Q-20 \\
\hline AD7545ACQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 2\) & Q-20 \\
\hline AD7545ABE & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 4\) & E-20A \\
\hline AD7545ACE & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 2\) & E-20A \\
\hline AD7545ATQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 4\) & Q-20 \\
\hline AD7545AUQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 2\) & Q-20 \\
\hline AD7545ATE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 4\) & E-20A \\
\hline AD7545AUE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 2\) & E-20A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Analog Devices reserves the right to ship ceramic packages in lieu of cerdip packages.
\({ }^{2}\) To order MIL-STD-883C, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.
\({ }^{3} \mathrm{D}=\) Ceramic DIP, \(\mathrm{E}=\) Leadless Ceramic Chip Carrier (LCCC);
\(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier (PLCC); \(\mathbf{Q}=\) Cerdip.
For outline information see Package Information section.

\author{
FEATURES \\ Two 12-Bit DACs in One Package \\ DAC Ladder Resistance Matching: 0.5\% \\ Space Saving Skinny DIP and Surface \\ Mount Packages \\ 4-Quadrant Multiplication \\ Low Gain Error (1LSB max Over Temperature) \\ Fast Interface Timing
}

\section*{APPLICATIONS}

Automatic Test Equipment
Programmable Filters
Audio Applications
Synchro Applications
Process Control

\section*{GENERAL DESCRIPTION}

The AD7547 contains two 12-bit current output DACs on one monolithic chip. Also on-chip are the level shifters, data registers and control logic for easy microprocessor interfacing. There are 12 data inputs. \(\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}, \overline{\mathrm{WR}}\) control DAC selection and loading. Data is latched into the DAC registers on the rising edge of \(\overline{W R}\). The device is speed compatible with most microprocessors and accepts TTL, 74HC and 5V CMOS logic level inputs.

The D/A converters provide 4-quadrant multiplication capabilities with separate reference inputs and feedback resistors. Monolithic construction ensures that thermal and gain error tracking is excellent. 12-bit monotonicity is guaranteed for both DACs over the full temperature range.
The AD7547 is manufactured using the Linear Compatible CMOS ( LC \(^{2}\) MOS) process. This allows fast digital logic and precision linear circuitry to be fabricated on the same die.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}

\section*{1. DAC to DAC Matching}

Since both DACs are fabricated on the same chip, precise matching and tracking is inherent. Many applications which are not practical using two discrete DACs are now possible. Typical matching: \(0.5 \%\).
2. Small Package Size

The AD7547 is available in \(0.3^{\prime \prime}\) wide 24 -pin DIPs and SOICs and in 28-terminal surface mount packages.
3. Wide Power Supply Tolerance

The device operates on a +12 V to \(+15 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}\), with \(\pm 10 \%\) tolerance on this nominal figure. All specifications are guaranteed over this range.

AD7547-SPECIFICATIONS \({ }^{1}\)
\(\left(V_{D D}=+12 \mathrm{~V}\right.\) to \(+15 \mathrm{~V}, \pm 10 \%, V_{\text {REFA }}=V_{\text {REFB }}=10 V_{;} I_{\text {DUTA }}=I_{\text {OUTB }}=A G N D\) \(=0 V\). All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise specified.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & J, A Versions & \[
\begin{aligned}
& \begin{array}{l}
\text { K, B } \\
\text { Versions }
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
L, C \\
Versions
\end{tabular} & S Version & TVersion & U Version & Units & Test Conditions/Comments \\
\hline ACCURACY & & & & & & & & \\
\hline Resolution & 12 & 12 & 12 & 12 & 12 & 12 & Bits & \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & All grades guaranteed monotonic over temperature. \\
\hline Gain Error & \(\pm 6\) & \(\pm 3\) & \(\pm 1\) & \(\pm 6\) & \(\pm 3\) & \(\pm 2\) & LSB max & Measured using \(R_{\text {FBA }}, \mathbf{R}_{\text {FBB }}\). Both DAC registers loaded with all 1's. \\
\hline Gain Temperature Coefficient \({ }^{2}\); \(\Delta\) Gain/ \(\Delta\) Temperature Output Leakage Current & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & ppm/ \(/{ }^{\circ} \mathrm{Cmax}\) & Typical value is \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \[
\begin{aligned}
& \text { Iouta }(\text { Pin 2) } \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & & & & & & & & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 150 & 150 & 150 & 250 & 250 & 250 & \(n A\) max & with all 0's. \\
\hline \(\mathrm{I}_{\text {Outb }}(\mathrm{Pin} 24)\) & & & & & & & & \\
\hline \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 250
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 250
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 250
\end{aligned}
\] & \begin{tabular}{l}
\(n A\) max \\
\(n A\) max
\end{tabular} & DAC B Register loaded with all 0's. \\
\hline REFERENCEINPUT & & & & & & & & \\
\hline Input Resistance (Pin 4, Pin 22) & \[
\left\lvert\, \begin{aligned}
& 9 \\
& 20
\end{aligned}\right.
\] & \[
\left\lvert\, \begin{aligned}
& 9 \\
& 20
\end{aligned}\right.
\] & \[
\begin{array}{|l|}
\hline 9 \\
20
\end{array}
\] & \[
\begin{array}{|l}
9 \\
20
\end{array}
\] & \[
\begin{array}{|l}
9 \\
20
\end{array}
\] & \[
\begin{array}{|l|}
\hline 9 \\
20
\end{array}
\] & \(k \Omega\) min \(\mathrm{k} \Omega\) max & Typical Input Resistance \(=14 \mathrm{k} \Omega\) \\
\hline \(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {Refb }}\) Input Resistance Match & \(\pm 3\) & \(\pm 3\) & \(\pm 1\) & \(\pm 3\) & \(\pm 3\) & \(\pm 1\) & \[
\% \max
\] & Typically \(\pm 0.5 \%\) \\
\hline DIGITALINPUTS & & & & & & & & \\
\hline \(\mathrm{V}_{\text {IH }}\) (Input High Voltage) & 2.4 & 2.4 & 2.4 & 2.4 & 2.4 & 2.4 & V min & \\
\hline \(\mathrm{V}_{\text {IL }}\) (Input Low Voltage) & 0.8 & 0.8 & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) max & \\
\hline \(\mathrm{I}_{\text {IN }}\) (Input Current) & & & & & & & & \\
\hline \(+25^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}\) \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\mu A \max\) & \\
\hline \(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{2}\) & 10 & 10 & 10 & 10 & 10 & 10 & pF max & \\
\hline POWER SUPPLY \({ }^{3}\) & & & & & & & & \\
\hline \(\mathrm{V}_{\mathrm{DD}}\)
\(\mathrm{I}_{\mathrm{DD}}\) & \[
{ }_{2}^{10.8 / 16.5}
\] & \[
{ }_{2}^{10.8 / 16.5}
\] & \[
\begin{aligned}
& 10.8 / 16.5 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 10.8 / 16.5 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 10.8 / 16.5 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 10.8 / 16.5 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \min / \mathrm{V} \text { max } \\
& \mathrm{mA} \max
\end{aligned}
\] & \\
\hline
\end{tabular}

\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for Design Guidance only and are not subject to test.
\(\left(V_{D D}=+12 \mathrm{~V}\right.\) to \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REFA }}=\mathrm{V}_{\text {REFB }}=+10 \mathrm{~V}, \mathrm{I}_{\text {OUTA }}=\mathrm{I}_{\text {OUTB }}=\mathrm{AGND}=0 \mathrm{~V}\). Output Amplifiers are AD644 except where stated. \()\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & TA \(=+25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) & Units & Test Conditions/Comments \\
\hline Output Current Settling Time & 1.5 & - & \(\mu \mathrm{Smax}\) & To \(0.01 \%\) of full-scale range. I IOUT load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC output measured from rising edge of \(\overline{\mathrm{WR}}\). Typical Value of Settling Time is \(0.8 \mu \mathrm{~s}\). \\
\hline Digital-to-Analog Glitch Impulse & 7 & - & nV-styp & Measured with \(\mathrm{V}_{\text {REFA }}=\mathrm{V}_{\text {REFB }}=0 \mathrm{~V} . \mathrm{I}_{\text {OUTA }}, \mathrm{I}_{\text {OUTB }}\) load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC registers alternately loaded with all 0's and all l's. \\
\hline ACFeedthrough \({ }^{4}\) \(V_{\text {REFA }}\) to Iouta \(\mathrm{V}_{\text {REFB }}\) to \(\mathrm{I}_{\text {OUTB }}\) & \[
\begin{aligned}
& -70 \\
& -70
\end{aligned}
\] & \[
\begin{array}{r}
-65 \\
-65 \\
\hline
\end{array}
\] & dB max dB max & \(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}=20 \mathrm{Vp}-\mathrm{p} 10 \mathrm{kHz}\) sinewave. DAC registers loaded with all 0 's. \\
\hline Power Supply Rejection \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{DD}}\) & \(\pm 0.01\) & \(\pm 0.02\) & \% per \% max & \(\Delta \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \mathrm{max}-\mathrm{V}_{\mathrm{DD}} \min\) \\
\hline \begin{tabular}{l} 
Output Capacitance \\
Couta \\
Couts \\
Couta \\
Couts \\
\hline
\end{tabular} & \[
\begin{aligned}
& 70 \\
& 70 \\
& 140 \\
& 140 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 70 \\
& 70 \\
& 140 \\
& 140
\end{aligned}
\] & pF max pF max pF max pF max & \begin{tabular}{l}
DAC A, DAC B loaded with all 0's. \\
DAC A, DAC B loaded with all l's.
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { Channel-to-Channel Isolation } \\
& \mathrm{V}_{\text {REFA }} \text { to } \mathrm{I}_{\text {OUTB }} \\
& \mathrm{V}_{\text {REFB }} \text { to } \mathrm{I}_{\text {OUTA }}
\end{aligned}
\] & -84
-84 & - & \begin{tabular}{l}
dB typ \\
dB typ
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{REFA}}=20 \mathrm{~V}\) p-p 10 kHz sinewave, \(\mathrm{V}_{\text {REFB }}=0 \mathrm{~V}\). \\
Both DACs loaded with all l's. \\
\(\mathrm{V}_{\mathrm{REFB}}=20 \mathrm{~V}\) p-p 10 kHz sinewave, \(\mathrm{V}_{\text {REFA }}=0 \mathrm{~V}\). \\
Both DACs loaded with all l's.
\end{tabular} \\
\hline Digital Crosstalk & 7 & - & nV-s typ & Measured for a Code Transition of all 0's to all 1's. \(\mathrm{I}_{\text {OUTA }}, \mathrm{I}_{\text {OUTB }}\) Load \(=100 \Omega, \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}\) \\
\hline Output Noise Voltage Density \((10 \mathrm{~Hz}-100 \mathrm{kHz})\) & 25 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\text {FBA }}\) and \(\mathrm{I}_{\text {OUTA }}\) or \(\mathrm{R}_{\text {FBB }}\) and \(\mathrm{I}_{\text {OUTB }}\). Frequency of measurement is \(10 \mathrm{~Hz}-100 \mathrm{kHz}\). \\
\hline Total Harmonic Distortion & -82 & - & dB typ & \(\mathrm{V}_{\text {IN }}=6 \mathrm{~V}\) rms, 1 kHz . Both DACs loaded with all 1's. \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Temperature range as follows: \(\mathrm{J}, \mathrm{K}, \mathrm{L}\) Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). A, B, CVersions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). S, T, U Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{3}\) Functional at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) with degraded specifications.
\({ }^{4}\) Pin 12 (DGND) on ceramic DIPs is connected to lid.
Specifications subject to change without notice.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\
& \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit at } \\
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\
& \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 60 & 80 & 80 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{2}\) & 25 & 25 & 25 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{3}\) & 80 & 80 & 100 & \(n \mathrm{nmin}\) & Chip Select to Write Setup Time \\
\hline \(\mathrm{t}_{4}\) & 0 & 0 & 0 & \(n \mathrm{nmin}\) & Chip Select to Write Hold Time \\
\hline \(\mathrm{t}_{5}\) & 80 & 80 & 100 & \(n s\) min & Write Pulse Width \\
\hline
\end{tabular}

\section*{NOTE}

Specifications subject to change without notice.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
ABSOLUTE MAXIMUM RATINGS* \\
( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise stated)
\end{tabular}} \\
\hline \(\mathrm{V}_{\text {DD }}\) to DGND & \\
\hline \(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {Refb }}\) to AGND, & \\
\hline \(\mathrm{V}_{\text {RFBA }}, \mathrm{V}_{\text {RFBB }}\) to AGND, & \\
\hline Digital Input Voltage to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\text {outa }}, \mathrm{I}_{\text {outb }}\) to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline AGND to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \multicolumn{2}{|l|}{Power Dissipation (Any Package)} \\
\hline To \(+75^{\circ} \mathrm{C}\) & 450 \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline Commercial (J, K, L Versions) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ}\) \\
\hline Industrial ( \(\mathrm{A}, \mathrm{B}, \mathrm{C}\) Versions) & \(-40^{\circ} \mathrm{C}\) to \\
\hline Extended (S, T, U Versions) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 10secs) & \(+300^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \(\overline{\text { CSA }}\) & \(\overline{\text { CSB }}\) & \(\overline{\text { WR }}\) & FUNCTION \\
\hline X & X & 1 & No Data Transfer \\
\hline 1 & 1 & X & No Data Transfer \\
\hline 5 & r & 0 & A Rising Edge on \(\overline{\mathrm{CSA}}\) or \(\overline{\mathrm{CSB}}\) Loads Data to the Respective DAC from the Data Bus \\
\hline 0 & 1 & 1 & DAC A Register Loaded from Data Bus \\
\hline 1 & 0 & 1 & DAC B Register Loaded from Data Bus \\
\hline 0 & 0 & F & DAC A and DAC B Registers Loaded from Data Bus \\
\hline
\end{tabular}

\section*{NOTES}
1. \(\mathrm{X}=\) Don't care
2. \(\sqrt{\text { means rising edge triggered }}\)

Table I. AD7547 Truth Table

notes
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM \(\mathbf{1 0 \%}\) 2. TIMING MEASUREMENT REFERENCE LEVEL IS \(\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}\)

Figure 1. Timing Diagram for AD7547
ORDERING GUIDE \({ }^{1}\)
\begin{tabular}{l|l|l|l|l}
\hline Model \(^{2}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Gain \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7547JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7547KN & \(-40^{\circ} \mathrm{C}\) t \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7547LN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7547JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7547KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7547LP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7547JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7547KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7547LR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7547AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7547BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7547CQ & \(-40^{\circ}{ }^{\circ}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7547SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7547TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7547UQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7547SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7547TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
AD7547UE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Analog Devices reserves the right to ship ceramic packages (D-24A) in lieu of cerdip packages (Q-24).
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheets.
\({ }^{3} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PLCC


PIN FUNCTION DESCRIPTION (DIP)
\begin{tabular}{|c|c|c|}
\hline PIN & MNEMONIC & DESCRIPTION \\
\hline 1 & AGND & Analog Ground. \\
\hline 2 & Iouta & Current output terminal of DACA. \\
\hline 3 & \(\mathrm{R}_{\text {FBA }}\) & Feedback resistor for DACA. \\
\hline 4 & \(\mathrm{V}_{\text {REFA }}\) & Reference input to DACA. \\
\hline 5 & \(\overline{\text { CSA }}\) & Chip Select Input for DAC A. Active low. \\
\hline 6-18 & DB0-DB11 & 12 data inputs, DB0 (LSB)-DB1i (MSB). \\
\hline 12 & DGND & Digital Ground. \\
\hline 19 & \(\overline{\mathrm{WR}}\) & Write Input. Data transfer occurs on rising edge of \(\overline{\mathrm{WR}}\). See Table I. \\
\hline 20 & \(\overline{\text { CSB }}\) & Chip Select Input for DACB. Active low. \\
\hline 21 & \(V_{\text {DD }}\) & Power supply input. Nominally +12 V to +15 V with \(\pm 10 \%\) tolerance. \\
\hline 22 & \(\mathrm{V}_{\text {RefB }}\) & Reference input to DACB. \\
\hline 23 & \(\mathrm{R}_{\text {FBB }}\) & Feedback resistor of DACB. \\
\hline 24 & \(\mathrm{I}_{\text {OUTB }}\) & Current output terminal of DACB. \\
\hline
\end{tabular}

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

The AD7547 contains two identical 12 -bit multiplying D/A converters. Each DAC consists of a highly stable R-2R ladder and 12 N -channel current steering switches. Figure 2 shows a simplified D/A circuit for DAC A. In the R-2R ladder, binary weighted currents are steered between IOUTA and AGND. The current flowing in each ladder leg is constant, irrespective of switch state. The feedback resistor \(R_{\text {FBA }}\) is used with an op-amp (see Figures 4 and 5) to convert the current flowing in I IOUTA to a voltage output.


Figure 2. Simplified Circuit Diagram for DACA

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows the equivalent circuit for one of the D/A converters (DAC A) in the AD7547. A similar equivalent circuit can be drawn for DACB. Note that AGND is common to both DAC A and DAC B.


Figure 3. Equivalent Analog Circuit for DACA
Cour is the output capacitance due to the N -channel switches and varies from about 50 pF to 150 pF with digital input code. The current source \(I_{\text {LKG }}\) is composed of surface and junction leakages and approximately doubles every \(10^{\circ} \mathrm{C} . \mathrm{R}_{0}\) is the equivalent output resistance of the device which varies with input code.

\section*{DIGITAL CIRCUIT INFORMATION}

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static-protected MOS gates with typical input currents of less than \(\ln A\).

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 4 is given in Table II.
Operational amplifiers A1 and A2 can be in a single package (AD644, AD712) or separate packages (AD544, AD711, AD OP-27). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high speed op-amps are used.

For zero offset adjustment, the appropriate DAC register is loaded with all 0 's and amplifier offset adjusted so that \(V_{\text {Outa }}\) or \(\mathrm{V}_{\text {OUTB }}\) is 0 V . Full-scale trimming is accomplished by loading the DAC register with all 1's and adjusting R1 (R3) so that \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUTB }}\right)=-\mathrm{V}_{\text {IN }}(4095 / 4096)\). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7547, Gain Error trimming is not necessary. In fixed reference applications, full-scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.


Figure 4. AD7547 Unipolar Binary Operation
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number in \\
DAC Register \\
MSB LSB
\end{tabular} & \begin{tabular}{l} 
Analog Output, \\
VOUTA or V OUTB
\end{tabular} \\
\hline 111111111111 & \(-V_{\text {IN }}\left(\frac{4095}{4096}\right)\) \\
100000000000 & \(-V_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
000000000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{4096}\right)\) \\
000000000000 & 0 V \\
\hline
\end{tabular}

Table II. Unipolar Binary Code Table for Circuit of Figure 4

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.

With the appropriate DAC register loaded to 100000000000 , adjust R 1 (R3) so that \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUTB }}\right)=0 \mathrm{~V}\). Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, R10) varied for \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUtB }}\right)=0 \mathrm{~V}\). Full-scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {IN }}\) or by varying the value of R5 (R8).

If R1, R2 (R3, R4) are not used, then resistors R5, R6, R7 (R8, R9, R10) should be ratio matched to \(0.01 \%\) to ensure gain error performance to the data sheet specification. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.
The code table for Figure 5 is given in Table III.

Figure 5. Bipolar Operation (Offset Binary Coding)
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number in \\
DAC Register \\
MSB LSB
\end{tabular} & \begin{tabular}{l} 
Analog Output, \\
\(\mathbf{V}_{\text {OUTA }}\) or \(V_{\text {OUTB }}\)
\end{tabular} \\
\hline 111111111111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{2047}{2048}\right)\) \\
100000000001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
100000000000 & 0 V \\
011111111111 & \(-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{2048}\right)\) \\
000000000000 & \(-\mathrm{V}_{\mathbf{I N}}\left(\frac{2048}{2048}\right)=-\mathrm{V}_{\text {IN }}\) \\
\hline
\end{tabular}

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5.


\section*{AD7547-Applications}

\section*{PROGRAMMABLE STATE VARIABLE FILTER}

The circuit shown in Figure 6 provides three filter outputs: low pass, high pass and bandpass. It is called a State Variable Filter and the particular version shown in Figure 6 uses two AD7547s to control the critical parameters \(f_{o}, Q\) and \(A_{0}\). Instead of several fixed resistors, the circuit uses the DAC equivalent resistances as circuit elements. Thus, R1 in Figure 6 is controlled by the 12-bit digital word loaded to DAC A of the AD7547. This is also the case with R2, R3 and R4. The fixed resistor R5 is the feedback resistor, \(\mathrm{R}_{\mathrm{FBB}}\).

DAC Equivalent Resistance, Req \(=\frac{4096 \times R_{\text {LAD }}}{N}\)
where \(\mathrm{R}_{\mathrm{LAD}}=\mathrm{DAC}\) Ladder Resistance
\[
\mathrm{N}=\text { DAC Digital Code in Decimal. }(0<\mathrm{N}<4095)
\]

In the circuit of Figure 6:
\(\mathrm{C} 1=\mathrm{C} 2, \mathrm{R} 7=\mathrm{R} 8, \mathrm{R} 3=\mathrm{R} 4\) (i.e., the same code is in each DAC)
Resonant frequency, \(f_{o}=\frac{1}{2 \pi \mathrm{R} 3 \mathrm{C} 1}\)
Quality Factor, \(\mathrm{Q}=\frac{\mathrm{R} 6}{\mathrm{R} 8} \cdot \frac{\mathrm{R} 2}{\mathrm{R} 5}\)
Bandpass Gain, \(\mathrm{A}_{\mathrm{O}}=\frac{-\mathrm{R} 2}{\mathrm{R} 1}\)
Using the values shown in Figure 6 the Q range is 0.3 to 5 and \(\mathrm{f}_{\mathrm{o}}\) range is 0 to 12 kHz .


Figure 6. Programmable State Variable Filter

\section*{SINGLE SUPPLY APPLICATIONS}

DAC A and DAC B of the AD7547 have termination resistors which are tied to the AGND line within the device. This arrangement is ideal for single supply operation because AGND may be biased at any voltage between DGND and \(V_{D D}\). Figure 7 shows a circuit which provides two +5 V to +10 V analog
outputs by biasing AGND to +5 V with respect to DGND , which in this case is also the system ground. The two DAC reference inputs are also tied to system ground.


Figure 7. AD7547 Single Supply Operation
The transfer function for each channel is:
\[
\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}\left(1+\frac{\mathrm{R}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{EQ}}}\right)
\]

With all 0's loaded to the DAC, \(\mathrm{R}_{\mathrm{EQ}}=\infty\) and \(\mathrm{V}_{\mathrm{OUT}}=+5 \mathrm{~V}\). With all l's loaded \(\mathrm{R}_{\mathrm{EQ}}=\mathrm{R}_{\mathrm{LADDER}}=\mathrm{R}_{\mathrm{FB}}\) and \(\mathrm{V}_{\mathrm{OUT}}=\) +10 V .

Figure 8 shows both DACs of the AD7547 connected in the voltage switching mode. For further information on this mode of operation see the CMOS DAC Application Guide from Analog Devices, publication number G872a-15-4/86. To optmize performance when using this circuit, \(\mathrm{V}_{\mathrm{IN}}\) must be in the range 0 to +1.25 V and the output buffered. \(\mathrm{V}_{\text {IN }}\) must be driven from a low impedance source (e.g. a buffer amplifier). Figure 9 shows how differential linearity degrades with increasing \(\mathrm{V}_{\mathrm{IN}}\).


Figure 8. AD7547 Operated in Single Supply, Voltage Switching Mode


Figure 9. Differential Nonlinearity vs. Reference Voltage for Circuit of Figure 8. \(V_{D D}=15 \mathrm{~V}\). Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C and U Grades

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the \(\mathrm{D} / \mathrm{A}\) converter nonlinearity, depends on \(\mathrm{V}_{\mathrm{OS}}\), where \(\mathrm{V}_{\mathrm{OS}}\) is the amplifier input offset voltage. To maintain specified operation, it is recommended that \(\mathrm{V}_{\text {Os }}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(V_{\text {REF }}\right)\) over the temperature range of operation. Suitable op amps are the AD711C and its dual version, the AD712C. These op amps have a wide bandwidth and high slew rate and are recommended for wide bandwidth ac applications. AD711/ AD712 settling time to \(0.01 \%\) is typically \(1 \mu \mathrm{~s}\).

Temperature Coefficients: The gain temperature coefficient of the AD7547 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and typical value of \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2LSBs and 0.4 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors \(\mathrm{R} 1(\mathrm{R} 3)\) and \(\mathrm{R} 2(\mathrm{R} 4)\) are used to adjust full-scale range as in Figure 4, the temperature coefficient of R1(R3) and R2(R4) should also be taken into account. For further information see "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Application Note, Publication Number E630c-5-3/86 available from Analog Devices.

High Frequency Considerations: AD7547 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor. This is shown as C 1 and C 2 in Figures 4 and 5.

Feedthrough: The dynamic performance of the AD7547 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 4 is shown in Figure 10 which minimizes feedthrough from \(\mathrm{V}_{\text {REFA }}\), \(\mathrm{V}_{\mathrm{REFB}}\) to the output in multiplying applications.


Figure 10. Suggested Layout for Circuit of Figure 4

\section*{MICROPROCESSOR INTERFACING}

The AD7547 is designed for easy interfacing to 16 -bit microprocessors. Figures 11 and 12 show the interface circuits for two of the most popular 16-bit microprocessors; the 8086 and the 68000 . Note that the amount of external logic needed is minimal.
Since data is loaded into the DAC registers on the rising edge of WR, the possiblity of invalid data being loaded temporarily to the DAC is removed. This considerably eases the interface circuit design.


Figure 11. AD7547 - MC68000 Interface


Figure 12. AD7547-8086 Interface

8-Bit \(\mu\) P Compatible 12-Bit DAC
AD7548

\section*{FEATURES}

8-Bit Bus Compatible 12-Bit DAC
All Grades 12-Bit Monotonic Over Full
Temperature Ranges
Operation Specified at \(+5 \mathrm{~V},+12 \mathrm{~V}\)
or +15V Power Supply
Low Gain Drift of 5ppm/ \({ }^{\circ} \mathrm{C}\) Maximum
Full 4 Quadrant Multiplication
Skinny DIP and Surface Mount Packages

\section*{APPLICATIONS}

8-Bit Microprocessor Based Control Systems
Programmable Amplifiers
Function Generation
Servo Control

\section*{GENERAL DESCRIPTION}

The AD7548 is a 12 -bit monolithic CMOS D/A converter for use with 8 -bit bus microprocessors. Data is loaded in two bytes to input holding registers as shown in the block diagram opposite. The AD7548 can be configured to accept either left- or right-justified data, least significant byte or most significant byte first, using standard TTL compatible control inputs.
A separate load DAC control input allows the user the choice of updating the analog output coincident with loading new data to the DAC input register or at any time after the data loading event. This feature is especially important in multi-DAC systems where simultaneous update of all DACs is required.
The new Linear Compatible CMOS (LC \({ }^{2}\) MOS) process used in the manufacture of the AD7548 allows precision thin-film linear circuitry and high-speed low-power CMOS logic to be integrated on the same small chip. The high-speed logic allows direct interfacing to most of the popular 8 -bit microprocessors.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Microprocessor Compatibility

High speed input control (TTL/5V CMOS compatible) allow direct interfacing to most of the popular 8 -bit microprocessors.
2. Guaranteed Monotonicity

The AD7548 is guaranteed monotonic to 12-bits over the full temperature range for all grades and at all specified supply voltages.
3. Selectable Data Input Format

Left- or right-justified data, least significant or most significant byte first. This allows the AD7548 to be interfaced with microprocessors using either Motorola or Intel-type data formatting.
4. Monolithic Construction

For increased reliability and reduced package size \(-0.3^{\prime \prime}\)
20-pin DIP and 20-terminal surface mount packages.
5. Single Supply Operation - See Figure 8.
6. Low Gain Error and Gain Error T.C.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & J, A Versions & \[
\begin{aligned}
& \text { K, B } \\
& \text { Versions }
\end{aligned}
\] & S Version & TVersion & Units & Test Conditions/Comments \\
\hline ACCURACY & & & & & & \\
\hline Resolution & 12 & 12 & 12 & 12 & Bits & \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & All grades guaranteed monotonic to 12-bits over temperature. \\
\hline Full Scale Error & \[
\pm 6
\] & \[
\pm 3
\] & \[
\pm 6
\] & \[
\pm 3
\] & \[
\text { LSB } \max
\] & Measured using internal \(R_{F B}\) and includes effects of leakage current and gain TC. Full Scale Error can be trimmed to zero. \\
\hline ```
Gain Temperature Coefficient \({ }^{2}\);
\(\Delta\) Gain/ \(\Delta\) Temperature
Output Leakage Current
\(\mathrm{I}_{\mathrm{OUT}}\) (Pin 1)
``` & \(\pm 5\) & \[
\pm 5
\] & \[
\pm 5
\] & \[
\pm 5
\] & \[
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { max }
\] & Typical value is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\min } \text { to } \mathrm{T}_{\text {max }}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 5 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \pm 5 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \pm 5 \\
& \pm 150
\end{aligned}
\] & \[
\begin{aligned}
& \pm 5 \\
& \pm 150
\end{aligned}
\] & \begin{tabular}{l}
nA max \\
nA max
\end{tabular} & All digital inputs \(=0 \mathrm{~V}\) \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Input Resistance, Pin 19
\end{tabular} & \[
\begin{aligned}
& 7 \\
& 20 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 20
\end{aligned}
\] & \(\mathbf{k} \Omega\) min \(k \Omega\) max & Typical Input Resistance \(=11 \mathbf{k} \boldsymbol{\Omega}\) \\
\hline ```
DIGITAL INPUTS
    \(\mathrm{V}_{\mathrm{IH}}\) (Input High Voltage)
    \(V_{\text {IL }}\) (Input Low Voltage)
    \(\mathrm{I}_{\text {IN }}\) (Input Current)
        \(+25^{\circ} \mathrm{C}\)
        \(T_{\text {min }}\) to \(T_{\text {max }}\)
    \(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{2}\)
``` & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \\
& \pm 1 \\
& \pm 10 \\
& 7
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \\
& \pm 1 \\
& \pm 10 \\
& 7
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \\
& \pm 1 \\
& \pm 10 \\
& 7
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \\
& \pm 1 \\
& \pm 10 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {min }}\) \\
\(V_{\text {max }}\) \\
\(\mu \mathrm{A}\) max \(\mu A\) max pF max
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
\(V_{D D}\) Range \\
\(I_{D D}\)
\end{tabular} & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 2 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 2 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 2 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 2 \\
& 300
\end{aligned}
\] & \(V_{\text {min }} / V_{\text {max }}\) \(m A\) max \(\mu \mathrm{A}\) max & Specifications guaranteed over this range All digital inputs \(\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\mathrm{IH}}\) All digital inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline
\end{tabular}

\section*{SPECIFICATIONS \({ }^{1}\)}
\(\left(V_{D D}=+12 \mathrm{~V}\right.\) to \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {PIN1 }}=\mathrm{V}_{\text {PIN } 2}=\mathrm{OV}\). All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise specified)
\begin{tabular}{l|l|l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
J, A \\
Versions
\end{tabular} & \begin{tabular}{l} 
K, B \\
Versions
\end{tabular} & \(\mathbf{S}\) Version & TVersion & Units & Test Conditions/Comments
\end{tabular}

\section*{NOTES}

Temperature range as follows: \(\mathrm{J}, \mathrm{K}\) Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
A, B Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S, T Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{2}\) Guaranteed by design but not production tested
Specifications subject to change without notice.

\section*{TIMING CHARACTERISTICS \({ }^{1}\)}
\(\left(V_{D 0}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {PW1 }}=\mathrm{V}_{\text {PMI }}=O \mathrm{~V}\right.\) unless othenwise stated)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & \[
\begin{aligned}
& \text { Limit }^{2} \text { at } \\
& \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\
& \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit }^{2} \text { at } \\
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\
& \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{\text {DS }}\) & 240 & 240 & 290 & ns min & Data Valid Setup Time \\
\hline \({ }^{\text {dH }}\) & 50 & 50 & 70 & ns min & Data Valid Hold Time \\
\hline \(\mathrm{t}_{\text {cws }}\) & 30 & 40 & 50 & ns min & \(\overline{\text { CSMSB }}\) or \(\overline{\text { CSLSB }}\) to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{\text {cwh }}\) & 15 & 20 & 25 & \(n s\) min & \(\overline{\text { CSMSB }}\) or CSLSB to \(\overline{\text { WR }}\) Hold Time \\
\hline \(\mathrm{t}_{\text {LwS }}\) & 30 & 40 & 50 & ns min & \(\overline{\text { LDAC }}\) to \(\overline{\text { WR }}\) Setup Time \\
\hline \(t_{\text {LWH }}\) & 15 & 20 & 25 & ns min & \(\overline{\text { LDAC }}\) to \(\overline{W R}\) Hold Time \\
\hline \(\mathrm{t}_{\text {WR }}\) & 250 & 280 & 320 & ns min & Write Pulse Width \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & \[
\begin{aligned}
& \text { Limit }^{2} \text { at } \\
& \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\
& \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit }^{2} \text { at } \\
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\
& \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \(t_{\text {bs }}\) & 160 & 190 & 230 & ns min & Data Valid Setup Time \\
\hline \({ }^{\text {d }}\) H & 30 & 30 & 50 & ns min & Data Valid Hold Time \\
\hline \({ }_{\text {tews }}\) & 30 & 40 & 50 & \(n \mathrm{nmin}\) & \(\overline{\text { CSMSB }}\) or \(\overline{\text { CSLSB }}\) to \(\overline{\text { WR }}\) Setup Time \\
\hline \(\mathrm{t}_{\text {cwh }}\) & 15 & 20 & 25 & ns min & \(\overline{\text { CSMSB }}\) or \(\overline{\text { CSLSB }}\) to \(\overline{\mathrm{WR}}\) Hold Time \\
\hline \(\mathrm{t}_{\text {Lws }}\) & 30 & 40 & 50 & ns min & \(\overline{\text { LDAC }}\) to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{\text {LWH }}\) & 15 & 20 & 25 & ns min & \(\overline{\text { LDAC }}\) to \(\overline{\mathrm{WR}}\) Hold Time \\
\hline \(\mathrm{t}_{\mathrm{WR}}\) & 170 & 200 & 240 & \(n \mathrm{nmin}\) & Write Pulse Width \\
\hline
\end{tabular}

AC PERFORMANCE CHARACTERISTICS \(\begin{gathered}\text { These characteristics are included for Design Guidance only and are not subject to test. }\end{gathered}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|r|}{\(\mathrm{V}_{\text {DD }}=+5 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {DD }}=+12 \mathrm{~V}\) to +15 V} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Test Conditions/Comments} \\
\hline & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}\) & & \\
\hline Output Current Setting Time & 1.5 & - & 1 & - & \(\mu \mathrm{styp}\) & \begin{tabular}{l}
To \(0,01 \%\) of full scale range. \\
\(\mathrm{I}_{\text {OUT }}\) load \(=100 \Omega, \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}\). \\
DAC register alternately \\
loaded with all 1 s and all 0 s
\end{tabular} \\
\hline Digital to Analog Glitch Impulse & 400 & - & 330 & - & \(n V-\sec\) typ & Measured with \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\), \(\mathrm{I}_{\text {OUT }}\) load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC register alternately loaded with all Is and all 0 s \\
\hline Multiplying Feedthrough Error \({ }^{3}\) & 3 & 5 & 3 & 5 & mV p-p typ & \(\mathrm{V}_{\mathrm{REF}}= \pm 5 \mathrm{~V}, 10 \mathrm{kHz}\) sine wave DAC register loaded with all 0s. \\
\hline Total Harmonic Distortion & -85 & - & -85 & - & dB typ & \begin{tabular}{l}
\(V_{\text {REF }}=6 \mathrm{~V}\) rms \((\omega 1 \mathrm{kHz}\). \\
DAC register loaded with all 1 s .
\end{tabular} \\
\hline Power Supply Rejection \(\Delta\) GAIN/ \(\Delta V_{\text {DD }}\) & \(\pm 0.015\) & \(\pm 0.03\) & \(\pm 0.01\) & \(\pm 0.02\) & \% per \% max & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) \\
\hline Output Capacitance \(\mathrm{I}_{\mathrm{OUT}}\) (Pin 1) & \[
\begin{aligned}
& 200 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 200 \\
& 100
\end{aligned}
\] & \begin{tabular}{l}
pF max \\
pF max
\end{tabular} & DAC register loaded with all 1 s . DAC register loaded with all 0s. \\
\hline Output Noise Voltage Density \((10 \mathrm{~Hz}-100 \mathrm{kHz})\) & 15 & - & 15 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\mathrm{FB}}\) and \(\mathrm{I}_{\mathrm{OUT}}\) \\
\hline
\end{tabular}

\section*{NOTES}

Guaranteed by design but not production tested.
\({ }^{2}\) Temperature range as follows: J, K Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
A, B Versions: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S, T Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package (D-20) to DGND.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) (pin 18) to DGND . . . . . . . . . . . . . . . . . +17 V
\(\mathrm{V}_{\text {REF }}\) (pin 19) to AGND . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{RFB}}\) (pin 20) to AGND . . . . . . . . . . . . . . . . \(\pm 25 \mathrm{~V}\)
Digital Input Voltage (pins 4-17) to DGND . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{PIN} 1}\) to DGND . . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
AGND to DGND . . . . . . . . . . . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Power Dissipation(Any Package)
To \(+75^{\circ} \mathrm{C}\)
450 mW
Derates above \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

Operating Temperature Range
Commercial (J, K versions) . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Industrial (A, B versions) . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T versions) . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


PIN CONFIGURATIONS


PLCC


ORDERING GUIDE \({ }^{\mathbf{1}}\)
\begin{tabular}{l|l|l|l|l}
\hline Model \(^{2}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Full-Scale \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7548JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7548KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7548JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7548KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7548JR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & R-20 \\
AD7548KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{R}-20\) \\
AD7548AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7548BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7548SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7548TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7548SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7548TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Analog Devices reserves the right to ship ceramic (package outline D-20) packages in lieu of cerdip (package outline \(\mathrm{Q}-20\) ) packages.
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.
\({ }^{3} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.

\section*{PIN FUNCTION DESCRIPTION}


\section*{CONTROL INPUT INFORMATION}

Figure la shows the data load timing diagram for the AD7548. Figure 1 b shows the simplified input control structure of the AD7548.


NOTES
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM \(\mathbf{1 0 \%}\) TO \(\mathbf{9 0 \%}\) OF \(\mathbf{+ 5 V}\). \(\mathrm{t}_{\mathrm{t}}=\mathrm{t}_{1}=20 \mathrm{~ns}\).
\(\mathbf{t}_{r}=\mathrm{t}_{1}=20 \mathrm{~ns}\).
2. TIMING MEASUREMENT REFERENCE LEVEL IS \(\frac{\mathrm{V}_{1 H}+\mathrm{V}_{\mathrm{it}}}{2}\).
3. \(\overline{\text { CSMSB }}\) (PIN 4) AND CSLSB (PIN 16) MAY BE INTERCHANGED.
4. FOR LEFT. JUSTIFIED DATA CTRL \(=+0 \mathrm{~V}\) WITH \(\mathrm{DF} / \overline{\mathrm{DOR}}=+5 \mathrm{~V}\). FOR RIGHT JUSTIFIED DATA CTRL \(=+5 \mathrm{~V}\) WITH \(D F / \overline{D O R}=+5 \mathrm{~V}\).


Figure 1b. Simplified AD7548 Input Control Structure

\section*{AD7548}

\section*{GENERAL CIRCUIT INFORMATION}

The simplified D/A circuit is shown in Figure 2. An inverted R-2R ladder structure is used, which steers binarily weighted currents between IOUT and AGND, thus maintaining a constant current in each ladder leg independent of the switch state.
The input resistance at \(\mathrm{V}_{\text {REF }}\) is constant and equal to the value " \(R\) " in Figure 2. Since the input resistance is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc , of positive or negative polarity. (If a current source is used, a low temperature coefficient external \(\mathrm{R}_{\mathrm{IB}}\) is recommended to define scale factor).


Figure 2. AD7548 Simplified Functional Diagram

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows an equivalent circuit for the analog section of the AD7548 D/A converter. The current source \(\mathrm{I}_{\text {Leakage }}\) is composed of surface and junction leakages. The resistor \(\mathrm{R}_{\mathrm{O}}\), denotes the equivalent output resistance of the DAC which varies with input code (excluding all 0 's code) from \(0.8 R\) to \(2 R\), where \(R\) is typically \(11 \mathrm{k} \Omega\). C Cout is the capacitance due to the current steering switches and varies from about 50 pF to 120 pF (typical values) depending upon the digital input. \(g\left(\mathrm{~V}_{\text {REF }}, N\right)\) is the Thevenin equivalent voltage generator due to the reference input voltage, \(\mathrm{V}_{\mathrm{REIF}}\), and the transfer function of \(\mathrm{R}-2 \mathrm{R}\) ladder, N .

For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479-15-8/78.


Figure 3. AD7548 Equivalent Analog Output Circuit

\section*{DATA LOADING}

The AD7548 accepts incoming data in either left-justified format or right-justified format depending on the control inputs \(\mathrm{DF} / \overline{\mathrm{DOR}}\) and CTRL.
(See pin description of DF/ \(\overline{\mathrm{DOR}}\) and CTRL on preceding page).
Two operating modes are possible for controlling the transfer of data from the input register to the DAC register, the automatic transfer mode and the strobed transfer mode.

\section*{AUTOMATIC TRANSFER MODE}

This is the simplest and fastest method of transferring data to the DAC register. It is facilitated by connecting \(\overline{\mathrm{LDAC}}\) to either \(\overline{\text { CSMSB }}\), as shown in Figure 10, or CSLSB .
Figure 4 shows the timing diagram for automatic transfer of 8
+4-bit data to the DAC register. The first write cycle loads the first byte of data to the input register. The second write cycle loads the second byte of data to the input register and automatically transfers both bytes to the DAC register.
Updating a single byte (High or Low) in the DAC register can be achieved in one write cycle using the automatic transfer mode.


Figure 4. Automatic Transfer Mode

\section*{STROBED TRANSFER MODE}

Figure 5 shows the timing diagram for the strobed transfer of 8 +4 -bit data to the DAC register. Three write cycles are required for this transfer mode. The first two write cycles sequentially load bytes 1 and 2 into the input register. The third write cycle transfers data from the input register to the DAC register.
The strobed transfer mode allows the DAC registers of several AD7548's to be updated simultaneously, as shown in Figure 13, by means of a master strobe signal connected to the \(\overline{\text { LDAC }}\) of each device.
A single byte of data (High or Low) can be transferred to the DAC register in two write cycles using the strobed transfer mode.


Figure 5. Strobed Transfer Mode

\section*{DATA OVERRIDE}

The contents of the DAC register can be overridden by pulling \(\mathrm{DF} / \overline{\mathrm{DOR}}\) (pin 5) LOW. The CTRL (pin 6) input then determines whether the DAC register data is overidden by all 0 s (CTRL LOW) or all 1s (CTRL HIGH). This feature allows the user to calibrate the AD7548 in circuits such as Figure 6 without calling on the microprocessor to load calibration data.

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 6 shows the analog circuit connections required for unipolar binary operation. With a dc input voltage or current (positive or negative polarity) applied at pin 19, the circuit is a unipolar D/A converter. With an ac input voltage the circuit provides 2quadrant multiplication (digitally controlled attenuation).

Table I shows the code relationship for the circuit of Figure 6.
For full scale trimming the DAC register is loaded with 1111 1111 1111. This is most easily accomplished by using the data override function. R1 is then adjusted for \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN }}\) (4095/ 4096). Alternatively full scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.
Capacitor Cl provides phase compensation and helps prevent overshoot and ringing when using high speed op amps.


Figure 6. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for Circuit of Figure 6
\begin{tabular}{llll}
\multicolumn{4}{c|}{\begin{tabular}{l} 
Binary Number in \\
DAC Register
\end{tabular}} \\
MSB & & \multicolumn{1}{l}{ Analog Output, \(\mathrm{V}_{\text {OUT }}\)} \\
\hline 1111 & 11111 & 11111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{4095}{4096}\right)\) \\
1000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
0000 & 0000 & 0001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{4096}\right)\) \\
0000 & 0000 & 0000 & 0 V \\
\hline
\end{tabular}

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

Figure 7 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The circuit uses offset binary input coding. However, 2's complement coding can be accommodated if the MSB is inverted (done in software) before data is loaded into the DAC.
With the DAC register loaded to 100000000000 , adjust R1 for \(\mathrm{V}_{\text {Out }}=0 \mathrm{~V}\) (alternatively one can omit R1 and R2 and adjust the ratio of R 3 and R 4 for \(\mathrm{V}_{\text {Out }}=0 \mathrm{~V}\) ). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {IN }}\) or by varying the value of R5.

R3, R4 and R5 must be selected to match within \(0.01 \%\) and they should be the same type of resistor (preferably metal film) so that their temperature coefficients match. Mismatch of R3 to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

1. CONTROL INPUTS OMITTED FOR CLARITY.
2. \(R_{1}=10012, R_{,}=3312\) FOR ALL GRADES.
3. SEE APPLICATION HINTS.

Figure 7. Bipolar Operation (Offset Binary Coding)

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 7
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|r|}{Binary Number in DAC Register} & \multirow[t]{2}{*}{Analog Output, \(\mathbf{V}_{\text {OUt }}\)} \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 0000 & 0001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 0000 & 0000 & 0V \\
\hline 0111 & 1111 & 1111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
\hline 0000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

\section*{AD7548}

\section*{SINGLE SUPPLY OPERATION}

Figure 8 shows the AD7548 connected in a voltage switching mode. The input voltage is connected to I Iout. The D/A converter output voltage is taken from the \(\mathrm{V}_{\text {REF }}\) pin and has a constant impedance equal to \(R\). \(R_{F B}\) is not used in this circuit. The input voltage \(\mathrm{V}_{\mathrm{IN}}\) must always be positive with respect to AGND in order to prevent an internal diode from turning on. To maintain linearity the input voltage should remain within 2.5 V of AGND with \(\mathrm{V}_{\mathrm{DD}}\) from +12 V to +15 V .

The output voltage \(\mathrm{V}_{\text {out }}\) of Figure 8 is expressed as
\[
\mathrm{V}_{\mathrm{OUT}}=\left(\mathrm{V}_{\mathrm{IN}}\right)(\mathrm{D})\left(\frac{\mathbf{R}_{1}+\mathbf{R}_{2}}{\mathbf{R}_{1}}\right)
\]

Where D is a fractional representation of the digital input word ( \(0 \leq \mathrm{D} \leq 4095 / 4096\) ).


Figure 8. Single Supply Operation Using Voltage Switching Mode

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters in circuits such as Figures 6 and 7 exhibit a code dependent output resistance which in turn cause a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which, depends on \(V_{\text {OS }}\) where \(V_{\text {OS }}\) is the amplifier input offset voltage. To maintain monotonic operation it is recommended that \(\mathrm{V}_{\text {OS }}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\text {REF }}\right)\) over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset ( \(50 \mu \mathrm{~V}\) ) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at
the AD7548. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7548 AGND and DGND pins (1N914 or equivalent).

Temperature Coefficients: The gain temperature coefficient of the AD7548 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2LSBs and 0.8 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630-10-6/81.

High Frequency Considerations: AD7548 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

Feedthrough: The dynamic performance of the AD7548 will depend upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 6 is shown in Figure 9 which minimizes feedthrough from \(\mathrm{V}_{\mathrm{REF}}\) to the output in multiplying applications.


Figure 9. Suggested Layout for AD7548 and Op Amp

For additional information on multiplying DACs refer to "Application Guide to CMOS Multiplying D/A Converters", Publication Number G479-15-8/78, available from Analog Devices.

\section*{MICROPROCESSOR INTERFACING}

\section*{AD7548 - MC6800 INTERFACE}

A typical 6800 configuration using the automatic transfer mode of the AD7548 is shown in Figure 10. Table III gives a sample loading routine written in re-entrant form. Data load and store instructions use extended addressing. The 12 -bit data to be passed to the subroutine is stored in locations XXYY and XXYY +1 . The data is considered right-justified with the four most significant bits occupying the lower half of XXYY +1 . The AD7548 is assigned a base address of PPQQ. This address selects the low byte register of the AD7548. Address PPQQ + 1 selects both the high byte register and the LDAC control input.


Figure 10. AD7548 - MC6800 Interface (Automatic Transfer Mode)
\begin{tabular}{|c|c|c|c|}
\hline \multirow{12}{*}{WWZZ} & JSR & WWZZ & Jump to AD7548 subroutine \\
\hline & PSH A & & Push A onto stack \\
\hline & TPA & & \\
\hline & PSH A & & Push CCR onto stack \\
\hline & LDA A & \$XXYY & \\
\hline & STA A & \$PPQQ & Load low byte to AD7548 \\
\hline & LDAA & \$XXYY + 1 & \\
\hline & STA A & \$PPQQ + 1 & Load high byte to AD7548 and update analog output \\
\hline & PULA & & \\
\hline & TAP & & Pull CCR from stack \\
\hline & PULA & & Pull A from stack \\
\hline & RTS & & Return to main program \\
\hline
\end{tabular}

AD7548-8085A INTERFACE
Figure 11 shows a typical AD7548 to 8085A microprocessor interface configured for automatic transfer of \(8+4\)-bit right-justified data. Table IV gives a sample loading routine written in re-entrant form. The 12 -bit data to be passed to the subroutine is stored in locations XXYY and XXYY +1 . The four most significant data bits occupy the lower half of XXYY + 1. As before, addresses PPQQ and PPQQ + 1 select the CSLSB and \(\overline{\mathrm{CSMSB}} / \overline{\mathrm{LDAC}}\) control inputs respectively. Since only two instructions (LHLD, SHLD) are required to both fetch and load the 12-bit data word to the AD7548, it may be more efficient to insert these instructions as required in the main program rather than use a subroutine such as illustrated here.


Figure 11. AD7548-8085A Interface (Automatic Transfer Mode)

Table IV. Sample Routine for AD7548-8085A Interface
\begin{tabular}{|c|c|c|c|}
\hline \multirow{8}{*}{7548} & CALL & 7548 & \\
\hline & PUSH & PSW & Push register contents onto stack \\
\hline & PUSH & H & \\
\hline & LHLD & XXYY & Fetch 12-bit data \\
\hline & SHLD & PPQQ & Load 12-bit data \\
\hline & POP & H & Pop register contents from stack \\
\hline & POP & PSW & \\
\hline & RET & & Return to main program \\
\hline
\end{tabular}

\section*{AD7548}

\section*{AD7548 - MC6809 INTERFACE}

The AD7548 can be interfaced to the MC6809 microprocessor as shown in Figure 12 for automatic transfer of \(8+4\)-bit data. Similar to the 8085A instructions LHLD and SHLD, the 6809 has two instructions to fetch and store 12 -bit ( 16 -bit) data to the AD7548, LDD and STD. However, in the 6809, the high byte of data is moved first, then the low byte (this is the opposite of the 8085 A ). This means that if the 12 -bit data is assumed to reside at addresses XXYY and XXYY + 1 then XXYY must contain the high byte. It also means that the address decoding logic of Figure 11 must be slightly changed so that the even-order

AD7548 address, PPQQ from before, selects the CSMSB input to load the high byte first. In this automatic transfer configuration \(\overline{\text { LDAC }}\) is tied to the CSLSB input. The AD7548 analog output can thus be updated using only two instructions as follows:
\[
\begin{array}{ll}
\text { LDD } & \$ X X Y Y \\
\text { STD } & \$ P P Q Q
\end{array}
\]

The strobed transfer configuration is shown in Figure 13 with a dedicated decoder output assigned to each chip select input. The common \(\overline{\text { LDAC }}\) signal allows simultaneous update of both AD7548 DAC registers.


Figure 12. AD7548 - MC6809 Interface (Automatic Transfer Mode)


Figure 13. AD7548-MC6809 Interface (Strobed Transfer Mode)

\section*{AD7548-6502 INTERFACE}

Figure 14 shows a typical AD7548 to 6502 microprocessor interface configured for automatic transfer of right-justified data. As a programming example, Figure 15 shows a flow chart for producing a 12 -bit ( 4095 -step-max) voltage ramp under 6502 control. Index registers X and Y of the 6502 form a 12 -bit counter with the X register holding the low byte of data and the Y-register the high byte. Table V shows the program listing. The X -register is compared with \(\mathrm{FF}_{\mathrm{H}}\) and the Y-register with \(10_{\mathrm{H}}\) to determine when the ramp voltage has reached its maximum value \(\left(\mathrm{FFF}_{\mathrm{H}}\right)\). By changing the comparison data in the program the maximum ramp output voltage can be varied from levels corresponding to \(\mathrm{FFF}_{\mathrm{H}}\) down to \(000_{\mathrm{H}}\). In the program listing of Table V the AD7548 has been assigned contiguous addresses 0400 (low byte) and 0401 (high byte and DAC register).


Figure 14. AD7548-6502 Interface (Automatic Transfer Mode)


Figure 15. Flow Chart for Voltage Ramp Generation

Table V. Program Listing for Figure 15
\begin{tabular}{l|l|l|l} 
ADDRESS & OP-CODE & MNEMONIC & OPERAND \\
\hline 0000 & A0 & LDY & \(\# 00\) \\
01 & 00 & & \\
02 & A2 & LDX & \(\# 00\) \\
03 & 00 & & \\
04 & \(4 C\) & JMP & 0008 \\
05 & 08 & & \\
06 & 00 & & \\
07 & E8 & INX & \\
08 & 8 E & STX & 0400 \\
09 & 00 & & \\
0 A & 04 & & \\
\(0 B\) & 8 C & STY & 0401 \\
0 C & 01 & & \\
\(0 D\) & 04 & & \\
0 E & E0 & CPX & \(\#\) FF \\
0 F & FF & & \\
10 & D0 & BNE & 0007 \\
11 & F5 & & \\
12 & C8 & INY & \\
13 & C0 & CPY & \(\# 10\) \\
14 & 10 & & \\
15 & D0 & BNE & 0002 \\
16 & EB & & \\
17 & FO & BEQ & 0000 \\
0018 & E7 & & \\
\hline
\end{tabular}

\section*{AD7548}

\section*{AD7548-Z80 INTERFACE}

Figure 16 shows a typical AD7548 to Z80 microprocessor interface configured for automatic transfer of right-justified data. Similar to the 8085 A and 6809 cases, 16 -bit load instructions are available in the Z80 which can fetch and load 12-bit data to the AD7548. Since the low byte of data is moved first and assuming the 12 bit data resides at addresses XXYY and XXYY +1 , address XXYY must contain the low byte. As before, addresses PPQQ and PPQQ +1 select the AD7548 \(\overline{\mathrm{CSLSB}}\) and \(\overline{\mathrm{CSMSB}} / \overline{\mathrm{LDAC}}\) control inputs respectively. Choosing the Z80 register pair BC to hold the 12 -bit data, the two instructions required to update the AD7548 analog output are as follows:

LD BC, (XXYY)
LD (PPQQ), BC


Figure 16. AD7548-Z80 Interface (Automatic Transfer Mode)

\section*{FEATURES}
- 8-Bit Bus Compatible 12-Bit DAC
- Versatile Microprocessor Interface with Selectable Data Input Format and Data Override
- Faster Interface Timing
- High Accuracy: Low \(\pm \mathbf{1 / 2}\) LSB INL Error Over Temperature and \(\pm 1\) LSB Gain Error
- Superior Power Supply Rejection from +5 V to +15 V
0.001\%/\% Max
- Low Feedthrough Error and Digital Charge Injection
- Data Inputs Designed with ESD Protective Circuitry
- Narrow (0.3") DIP Packages Suitable for Auto-Insertion
- Superior Direct Replacement for AD7548
- Full Four Quadrant Multiplication
- Available in Die Form

\section*{APPLICATIONS}
- Process Control
- Programmable Amplifiers
- Digitally Controlled Power Supplies
- Digitally Controlled Attenuators
- Digitally Controlled Filters

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{GAIN ERROR} & \multicolumn{4}{|c|}{PACKAGE: 20-PIN} \\
\hline & NONLINEARITY & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& \text { COMMERCIAL } \\
& \text { TEMPERATURE } \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \(\pm 1\) LSB & \(\pm 1 / 2\) LSB & PM7548AR & PM7548ER & PM7548GP \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & PM7548BR & PM7548FR & - \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & PM7548BRC/883 & PM7548FP & - \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & - & PM7548FPC & - \\
\hline \(\pm 2\) LSB & \(\pm 1 / 2\) LSB & - & PM7548FS & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{CROSS REFERENCE}
\begin{tabular}{ccc}
\hline PMI & ADI & TEMPERATURE RANGE \\
\hline PM7548AR & AD7548TD & \multirow{2}{*}{ MIL } \\
PM7548BR & AD7548SD & \\
\hline PM7548ER & AD7548BQ & \multirow{2}{*}{ IND } \\
PM7548FR & AD7548AQ & \\
\hline PM7548GP & AD7548KN & \multirow{2}{*}{ COM } \\
PM7548FP & AD7548JN & \\
PM7548FPC & AD7548JP & \\
\hline
\end{tabular}

\section*{GENERAL DESCRIPTION}

The PM-7548 is a 12-bit resolution, current output, CMOS D/A converter with a microprocessor interface for 8-bit busses. Its improved accuracy and inputs designed with ESD protection circuitry make it a superior pin-compatible replacement to the industry standard 7548. These performance improvements permit the upgrading of existing designs with greater accuracy and ruggedness. Tighter linearity and gain error specifications may permit a reduced circuit parts count through the elimination of trimming components. The PM7548 is available in standard plastic and CERDIP packages that are compatible with auto-insertion equipment.
The PM-7548's versatile interface allows data to be loaded into an output register in two bytes. The PM-7548 can accept data right or left justified, least or most significant byte first, under microprocessor control. Faster interface timing minimizes microprocessor wait states.
Analog output updating and the loading of new data into the input registers may be coincident or separated in time by use of the पDAC control input. This allows user control of data update and analog output update timing.

Data override control allows full-scale or zero-scale analog outputs without altering the contents of the DAC registers. This permits the user to perform circuit calibration without the need to load calibration data into the DAC registers.

\section*{PIN CONNECTIONS}


\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\mathrm{JA}}(\) Note 1) & \(\boldsymbol{\Theta}_{\mathrm{j}}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP (P) & 69 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC, TC) & 88 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin SOL (S) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\) Contact PLCC (PC) & 73 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\Theta_{i A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{i A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{j A}^{j A}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.
CAUTION:
1. Do not apply voltages higher than \(\mathrm{V}_{D D}\) or less than \(G N D\) potential on any terminal except \(\mathrm{V}_{\text {REF }}\) (Pin 17) and \(\mathrm{R}_{\mathrm{FB}}\) (Pin 18).
2. The digital control inputs are zener protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper antistatic handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and dice. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V},+12 \mathrm{~V}\) or \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for PM-7548AR/BR/BRC, \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for PM-7548ER/FR/FP/FPC/FS, and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for PM-7548GP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7548} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & 12 & - & - & Bits \\
\hline Integral Nonlinearity (Note 1) & INL & & - & - & 1/2 & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & \[
\begin{aligned}
& \text { PM-7548A/E/G } \\
& \text { PM-7548B/F }
\end{aligned}
\] & - & - & \[
\begin{array}{r}
1 / 2 \\
1
\end{array}
\] & LSB \\
\hline \begin{tabular}{l}
Gain Error \\
(Note 3)
\end{tabular} & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& \mathrm{PM}-7548 \mathrm{~A} / \mathrm{E} / \mathrm{G} \\
& \mathrm{PM}-7548 \mathrm{~B} / \mathrm{F} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range } \\
& \text { PM-7548A/E/G } \\
& \text { PM-7548B/F }
\end{aligned}
\] & -
-
-
- & -
-
-
- & 1
2

2
3 & LSB \\
\hline Gain Temperature Coefficient (Note 6) & TCG \({ }_{\text {FS }}\) & & - & \(\pm 1\) & \(\pm 5\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio & PSRR & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 0.001 \\
& \pm 0.002
\end{aligned}
\] & \%/\% \\
\hline \begin{tabular}{l}
Output Leakage \\
Current (Notes 4, 5)
\end{tabular} & ILKG & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temperature Range } \\
& \text { PM- } 7548 \mathrm{~A} / \mathrm{B} \\
& \mathrm{PM}-7548 \mathrm{E} / \mathrm{F} / \mathrm{G}
\end{aligned}
\] & -
-
- & \[
\begin{gathered}
\pm 0.5 \\
\pm 12 \\
-
\end{gathered}
\] & \[
\begin{array}{r} 
\pm 5 \\
\pm 100 \\
\pm 25
\end{array}
\] & nA \\
\hline Feedthrough Error (Note 6) & FT & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\
& \text { at } f=10 \mathrm{kHz}
\end{aligned}
\] \\
All digital inputs LOW
\end{tabular} & - & - & 5 & \(m V_{p-p}\) \\
\hline \begin{tabular}{l}
Zero Scale Error \\
(Notes 12, 13)
\end{tabular} & \(I_{\text {zSE }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range } \\
& \text { PM-7548A/B } \\
& \text { PM-7548E/F/G }
\end{aligned}
\] & -
-
- & \[
\begin{array}{r}
0.002 \\
0.07 \\
0.01
\end{array}
\] & - & LSB \\
\hline Input Resistance (Note 9) & \(\mathrm{R}_{\text {IN }}\) & & 7 & 11 & 15 & k \(\Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V},+12 \mathrm{~V}\) or \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7548 \mathrm{AR} / \mathrm{BR} / \mathrm{BRC}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7548 \mathrm{ER} / \mathrm{FR} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS}\), and \(\mathrm{T}_{\mathrm{A}}=-{ }^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for PM-7548GP, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\underset{\text { TYP }}{\substack{\text { PM-7548 }}}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE} \\
\hline Output Current Settling Time (Notes 6, 7, 8) & \(\mathrm{t}_{S}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 1 & \(\mu \mathrm{s}\) \\
\hline Digital-to-Analog Glitch Energy (Notes 6, 11) & Q & \[
\begin{aligned}
& V_{\text {REF }}=0 \mathrm{~V} \\
& \text { OUT }_{\text {OUT }} \text { LOad }=100 \Omega \\
& \mathrm{C}_{\text {EXT }}=13 \mathrm{pF} \\
& \text { DAC Register Loaded Alternately } \\
& \text { with All Os and All is }
\end{aligned}
\] & - & - & 200 & nVs \\
\hline Total Harmonic Distortion (Note 6) & THD & \begin{tabular}{l}
\[
V_{R E F}=6 V_{\text {rms }} @ 1 \mathrm{kHz}
\] \\
DAC Register Loaded with All 1 s
\end{tabular} & - & - & -90 & dB \\
\hline Output Noise Voltage Density (Notes 6, 14) & \(e_{n}\) & \begin{tabular}{l}
10 Hz to 100 kHz \\
Measured Between R \(_{\text {FB }}\) and \(\mathrm{I}_{\text {OUT }}\)
\end{tabular} & - & - & 13 & \(n \mathrm{~V} / \sqrt{\mathrm{Hz}}\) \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(V_{\text {IH }}\) & & 2.4 & - & - & V \\
\hline Digital Input LOW & \(\mathrm{V}_{1 \mathrm{~L}}\) & & - & - & 0.8 & V \\
\hline Input Leakage Current (Note 10) & \(I_{1 L}\) & \(V_{1 N}=0 \mathrm{~V}\) to +15 V & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 6) & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) & - & - & 8 & pF \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline Output Capacitance (Note 6) & \(\mathrm{C}_{\text {OUt }}\) & Digital Inputs \(=\mathrm{V}_{1 \mathrm{H}}\) & - & - & 140 & pF \\
\hline Output Capacitance (Note 6) & \(\mathrm{C}_{\text {out }}\) & Digital Inputs \(=\mathrm{V}_{\mathrm{IL}}\) & - & - & 70 & pF \\
\hline \multicolumn{7}{|l|}{TIMING CHARACTERISTICS (Note 6)} \\
\hline Data Valid Setup Time & \({ }^{t} \mathrm{DS}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temperature Range }
\end{aligned}
\] & \[
\begin{aligned}
& 160 \\
& 210
\end{aligned}
\] & - & - & ns \\
\hline Data Valid Hold Time & \({ }^{\text {t }}\) DH & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range }
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & - & - & ns \\
\hline \[
\begin{aligned}
& \overline{\overline{\mathrm{CSMSB}} \text { or } \overline{\mathrm{CSLSB}}} \\
& \text { to } \overline{\mathrm{WR}} \text { Setup Time }
\end{aligned}
\] & \({ }^{\text {tows }}\) & \[
\begin{aligned}
& \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{A}=\text { Full } \mathrm{Temperature} \text { Range }
\end{aligned}
\] & 0 & - & - & ns \\
\hline \[
\begin{aligned}
& \hline \overline{\mathrm{CSMSB}} \text { or } \overline{\mathrm{CSLSB}} \\
& \text { to } \overline{\mathrm{WR}} \text { Hold Time }
\end{aligned}
\] & \({ }^{\text {t }}\) (WH & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temperature Range }
\end{aligned}
\] & 0 & - & - & ns \\
\hline \(\overline{\text { LDAC }}\) to \(\overline{W R}\) Setup Time & tws & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full } \mathrm{Temperature} \text { Range }
\end{aligned}
\] & 0 & - & - & ns \\
\hline \(\overline{\text { LDAC }}\) to \(\overline{W R}\) Hold Time & \({ }_{\text {twh }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range }
\end{aligned}
\] & 0
0 & - & - & ns \\
\hline Write Pulse Width & \({ }^{\text {t }}\) WR & \[
\begin{aligned}
& \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range }
\end{aligned}
\] & \[
\begin{aligned}
& 120 \\
& 120
\end{aligned}
\] & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\pm 1 / 2\) LSB \(= \pm 0.012 \%\) of Full Scale.
2. All grades are monotonic to 12 -bits over temperature.
3. Using internal feedback resistor.
4. Applies to \(\mathrm{I}_{\mathrm{OUT}}\); digital inputs \(=\mathrm{V}_{1 L}\).
5. Specification also applies for AGND with all digital inputs \(=V_{I L}\).
6. Guaranteed by design and not subject to test.
7. \(\mathrm{I}_{\mathrm{OUT}}\) Load \(=100 \Omega, C_{E X T}=13 \mathrm{pF}\), digital inputs \(=0 \mathrm{~V}\) to \(V_{D D}\) or \(V_{D D}\) to OV .
8. Extrapolated to \(1 / 2\) LSB: \(t_{S}=\) Propagation Delay \(\left(t_{P D}\right)+9 \tau\), where \(\tau=\) measured first time constant of the final RC decay.
9. Absolute temperature coefficient is approximately \(+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
10. Digital inputs are CMOS gates; \(I_{N}\) is typically 1 nA at \(+25^{\circ} \mathrm{C}\).
11. \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to OV .
12. \(V_{\text {REF }}=+10 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\).
13. Calculated from worst case \(R_{\text {REF }}: I_{\text {ZSE }}\) (in LSBs \()=\left(R_{R E F} \times I_{\text {LKG }} \times 4096\right) /\)
\(V_{\text {REF }}\).
14. Calculated from \(^{\text {REF }}=\sqrt{4 K \text { TRB }}\)
where: \(\mathrm{K}=\) Boltzmann Constant, \(\mathrm{J} /{ }^{\circ} \mathrm{K}\)
\(\mathrm{T}=\) Resistor Temperature, \({ }^{\circ} \mathrm{K}\)
R = Resistance, \(\Omega\)
\(\mathrm{B}=\) Bandwidth, Hz .

ELECTRICAL CHARACTERISTICS at \(V_{D D}=+12 \mathrm{~V}\) or \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\text {DGND }}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for PM-7548AR/BR/BRC, \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for PM-7548ER/FR/FP/FPC/FS, and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for PM-7548GP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7548} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) Range & \(V_{D D}\) & & 11.4 & - & 15.75 & v \\
\hline Supply Current & \(I_{D D}\) & \begin{tabular}{l}
All digital inputs \(=\mathrm{V}_{\text {INH }}\) or \(\mathrm{V}_{\text {INL }}\) \\
All digital input \(=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\)
\end{tabular} & - & - & \begin{tabular}{l}
3 \\
1 \\
\hline
\end{tabular} & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{D D}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for PM-7548AR/BR/BRC, \(T_{A}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for PM-7548ER/FR, and \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-7548 \mathrm{GP} / \mathrm{HP} / \mathrm{HPC}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-7548} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) Range & \(\mathrm{V}_{\mathrm{DD}}\) & & 4.75 & 5 & 5.25 & V \\
\hline Supply Current & \(I_{\text {DD }}\) & \begin{tabular}{l}
All digital inputs \(=V_{\text {INH }}\) or \(V_{\text {INL }}\) \\
All digital input \(=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\)
\end{tabular} & - & 120 & 2
300 & mA
\(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{BURN-IN CIRCUIT}

dICE CHARACTERISTICS


WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{AGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & & \multicolumn{3}{|c|}{PM-7548GBC} \\
\hline & SYMBOL & CONDITIONS & LIMIT & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 12 & Bits MIN \\
\hline Nonlinearity & INL & & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1 / 2\) & LSB MAX \\
\hline Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & & \(\pm 1\) & LSB MAX \\
\hline Power Supply Rejection & PSRR & \(\Delta V_{\text {DD }}= \pm 5 \%\) & \(\pm 0.001\) & \%/\% MAX \\
\hline Output Leakage Current ( \({ }_{\text {OUT }}\) ) & \(I_{\text {LKG }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
& \text { Digital Inputs }=\mathrm{V}_{\mathrm{IL}}
\end{aligned}
\] & \(\pm 5\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & & 7/15 & k \(\Omega\) MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & \(V\) MIN \\
\hline Digital Input LOW & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & \(V\) MAX \\
\hline Input Leakage Current & \(I_{\text {IL }}\) & \[
\begin{aligned}
& V_{D D}=+15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 15 \mathrm{~V}
\end{aligned}
\] & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline
\end{tabular}

\section*{POWER SUPPLY}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{Supply Current} & & \(V_{D D}=+15 \mathrm{~V}\) & & \\
\hline & \multirow[t]{2}{*}{\(I_{\text {DD }}\)} & Digital Inputs \(=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & 3 & \multirow[t]{2}{*}{mA MAX} \\
\hline & & Digital Inputs \(=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & 1 & \\
\hline
\end{tabular}

\section*{NOTES:}
1. Using internal feedback resistor.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


\section*{SPECIFICATION DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into, where " \(n\) " is equal to the number of bits.

\section*{SETTLING TIME}

Time required for the analog output of the DAC to settle to within \(1 / 2\) LSB of its final value for a given digital input stimulus; i.e. zero to full scale.

\section*{GAIN}

Ratio of the DAC's external operational amplifier output voltage to the \(\mathrm{V}_{\text {REF }}\) input voltage when all digital inputs are HIGH.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(V_{\text {REF }}\) to output with all switches OFF.

\section*{OUTPUT CAPACITANCE}

Capacitance from I IOUt terminal with all digital inputs LOW, or on AGND terminal when all inputs are HIGH.

\section*{OUTPUT LEAKAGE CURRENT}

Current appearing at IOUT when all digital inputs are LOW, or at AGND when all inputs are HIGH.

\section*{GENERAL CIRCUIT INFORMATION}

The PM-7548 is a 12-bit multiplying D/A converter with a very low temperature coefficient, R-2R resistor ladder network, data-steering and control logic, and two data registers.
The digital circuitry forms a versatile interface between the 12-bit DAC and an 8-bit data bus. Several data formats can be accomodated, single or double buffering is available, and a data override function allows calibration data to be loaded into the DAC without altering data stored in the buffer registers.

FIGURE 1: Simplified DAC Circuit


A simplified circuit of the PM-7548 is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thin-film resistors, and twelve pairs of NMOS currentsteering switches steer binarily weighted currents into either lout or AGND. Switching current to ground or IOUT yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at \(\mathrm{V}_{\text {REF }}\) equal to \(R\) (typically \(11 \mathrm{k} \Omega\) ). The \(\mathrm{V}_{\text {REF }}\) input may be driven by any reference voltage or current, ac or dc, that is within the limits stated in the Absolute Maximum Ratings chart.

The PM-7548 design incorporates a regulator circuit which assures TTL compatibility at any \(\mathrm{V}_{\mathrm{DD}}\) from +5 V to +15 V across the full military temperature range. This regulator also contributes to the DAC's exceptional PSRR performance, and maintains timing performance independent of supply voltage.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It is essential then, that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., a constant 5 mV drop will then be maintained across each switch.
To further insure accuracy across the full temperature range, permanently "ON" MOS switches are included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit", Figure 1, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R feedbback (such as incoming inspection), \(^{\text {s }}\) \(V_{D D}\) must be present to turn "ON" these series switches.

\section*{ESD PROTECTION}

The PM-7548 data inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

FIGURE 2: Digital Input Protection


These protection diodes are designed to clamp the inputs well below dangerous levels during static discharge conditions.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 3 and 4 show equivalent circuits for the DAC with all bits LOW and HIGH, respectively. The reference current is switched to AGND when all data bits are LOW and to IOUT when all bits are HIGH. The I LEAKAGE current source is the combination of surface and junction leakages to the substrate. The \(1 / 4096\) current source represents the constant 1-bit current drain through the ladder's terminating resistor.
Output capacitance is dependent upon the digital input code. This is because the gate capacitance of MOS transistors increases with applied gate voltage. This output capacitance varies between the low and high values.

FIGURE 3: PM-7548 Equivalent Circuit (All Inputs LOW)


FIGURE 4: PM-7548 Equivalent Circuit (All Digital Inputs HIGH)


\section*{INPUT CONTROL INFORMATION}

FIGURE 5: PM-7548 Data Input and Control Timing Diagram


FIGURE 6: Simplified PM-7548 Input Control Structure


\section*{DYNAMIC PERFORMANCE OUTPUT IMPEDANCE}

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the I IUT terminal, may be between \(11 \mathrm{k} \Omega\) (the feedback resistor alone when all digital inputs are low) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximately \(30 \mathrm{k} \Omega\) of the R-2R ladder network resistance when any single bit logic is high). Static accuracy and dynamic performance will be affected by these variations. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the PM-7548. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers' feedback resistor to provide the necessary phase compensation to critically damp the output.
The considerations when using high-speed amplifiers are:
1. Phase compensation (see Figures 9 and 10).
2. Power supply decoupling at the device socket and use of proper grounding techniques.

\section*{INTERFACE INPUT DESCRIPTION}

CSMSB (Pin 4) - Chip Select Most Significant Byte. Active Low. Selected either with \(\overline{W R}\), to load most significant byte data into the input register, or with \(\overline{W R}\) and \(\overline{\mathrm{LDAC}}\) to load data into both input and DAC registers.

CSLSB (Pin 16) - Chip Select Least Significant Byte. Active Low. Selected either with \(\overline{W R}\) to load least significant byte data into the input register, or with \(\overline{W R}\) and \(\overline{\mathrm{LDAC}}\) to load data into both input and DAC registers.

DF/ \(\overline{\mathrm{DOR}}\) (Pin 5) - Data Format/Data Override. When LOW, DAC is forced to full-scale or zero-scale output as selected by CTRL. Use of Data Override does not affect data held in DAC register. When DF/ \(\overline{D O R}\) is HIGH, CTRL selects either right or left data input format. \(D F / \overline{\mathrm{DOR}}\) is normally held HIGH.
\begin{tabular}{ccl}
\hline DF/ \(\overline{\text { DOR }}\) & CTRL & Function \\
\hline 0 & 0 & DAC forced to zero-scale (all zeros) \\
\hline 0 & 1 & DAC forced to full-scale (all ones) \\
\hline 1 & 0 & Left-justified data format selected \\
\hline 1 & 1 & Right-justified data format selected \\
\hline
\end{tabular}
\(\overline{\text { LDAC (Pin 15) - Load DAC Input. Active Low. Selected, with }}\) other interface inputs, to load DAC register from input register or external data bus.
\(\overline{W R}\) (Pin 17) - Write Input. Active Low. Selected, with other interface input, to load data into input register and to transfer data from input register to DAC register.
Selected, with other interface input, to load data into input register and to transfer data from input register to DAC register.
\begin{tabular}{ccccc}
\hline\(\overline{\text { WR }}\) & \(\overline{\text { CSMSB }} \overline{\text { CSLSB }}\) & \(\overline{\text { LDAC }}\) & Function \\
\hline 0 & 1 & 0 & 1 & \begin{tabular}{c} 
Load LSByte to \\
Input Register
\end{tabular} \\
\hline 0 & 1 & 0 & 0 & \begin{tabular}{c} 
Load LSByte to Input \\
and DAC Registers
\end{tabular} \\
\hline 0 & 0 & 1 & 1 & \begin{tabular}{c} 
Load MSByte to \\
Input Register
\end{tabular} \\
\hline 0 & 0 & 1 & 0 & \begin{tabular}{c} 
Load MSByte to Input \\
and DAC Registers
\end{tabular} \\
\hline 0 & 1 & 1 & 0 & \begin{tabular}{c} 
Load Input Register to \\
DAC Register
\end{tabular} \\
\hline 1 & X & X & X & No Data Transfer \\
\hline
\end{tabular}

\section*{DATA LOADING AND TRANSFER \\ DATA INPUT AND TRANSFER}

Data may be loaded into the input register in either a left- or right-justified format. The data format is selected through the \(\overline{D F} / \overline{\mathrm{DOR}}\) and CTRL inputs (refer to Interface Input Description).
Data transfer, from the input register to the DAC register, can be automatic upon loading of the second data byte into the input register or can occur at a later time through a strobed transfer.

\section*{STROBED DATA TRANSFER MODE}

Strobed data transfer allows the full 12-bit digital word to be loaded into the input register and transferred to the DAC register at some later time. This transfer mode requires three write cycles: two to load the new digital word, and a third to


FIGURE 7: Strobed Data Transfer Mode


FIGURE 8: Automatic Data Transfer Mode

transfer data to the DAC register. The timing diagram for strobed data transfer is shown in Figure 7.
Strobed data transfer has two primary uses. By separating data loading and transfer operations, the timing of DAC output updating may be more precisely controlled. Simultaneous updating of multiple PM-7548s can also be accomplished by the use of a master strobe signal applied to the \(\overline{\text { DAC }}\) pins of the DACs.

A single data byte can be updated in two write cycles with the strobed transfer mode.

\section*{DATA OVERRIDE}

System calibration typically requires full-scale and zeroscale DAC outputs (digital words all 1 s and 0 s respectively). The PM-7548's data override ability allows full-scale and zero-scale outputs without altering the contents of the DAC and input registers, or requiring the controlling microprocessor to load calibration data.
Data override is accessed by setting the DF/ \(\overline{D O R}\) pin LOW. The CTRL pin then selects the override code: CTRL LOW yields all Os, CRTL HIGH yields all 1s.

\section*{AUTOMATIC DATA TRANSFER MODE}

Data may be transferred automatically from the input register to the DAC register while loading the second (High or Low) byte. This is the simplest and fastest transfer mode, requiring only two write cycles to load and transfer a complete new digital word. This operation can be simplified by connecting \(\overline{\text { LDAC }}\) directly to either \(\overline{\text { CSMSB }}\) or \(\overline{\text { CSLSB }}\) so that the write cycle which loads the second data byte also initiates data word transfer.
The timing diagram for automatic transfer is shown in Figure 8. The first write cycle loads the first data byte into the input register. The second write cycle loads the second data byte and simultaneously transfers the full data word to the DAC register.
Automatic transfer allows updating of a single byte in one write cycle.

\section*{APPLICATIONS INFORMATION}

\section*{APPLICATION TIPS}

In most applications, linearity depends upon the potential of Iout and AGND (pins 1 and 2) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground, (see Figures 9 and 10). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than \(\pm 200 \mu \mathrm{~V}\) (less than \(10 \%\) of 1 LSB).
The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a common ground point, avoiding ground loops. The \(\mathrm{V}_{\mathrm{DD}}\) power supply should have a low noise level with no transients greater than +17 V .
Unused digital inputs must always be grounded or taken to \(V_{D D}\); this will prevent noise from triggering the high impedance digital input resulting in output errors. It is also recommended that the used digital inputs be taken to ground
or \(V_{D D}\) via a high value ( \(1 \mathrm{M} \Omega\) ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.
Peak supply current flows as the digital inputs pass through the transition voltage. The supply current decreases as the input voltage approaches the supply rails ( \(V_{D D}\) or \(D G N D\) ), i.e. rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

\section*{OUTPUT AMPLIFIER CONSIDERATIONS}

When using high speed op amps, a small feedback capacitor (typically 15 pF ) should be used across the amplifier to minimize overshoot and ringing. For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input-terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.

FIGURE 9: Unipolar Binary Operation with High Accuracy Op Amp (2-Quadrant)


FIGURE 10: Unipolar Binary Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)


Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 11 and the equation:
\[
\mathrm{V}_{\mathrm{ERROR}}=\mathrm{V}_{\mathrm{OS}}\left(1+\frac{\mathrm{R}_{\mathrm{FB}}}{\mathrm{R}_{\mathrm{O}}}\right)
\]
where \(R_{O}\) is a function of the digital code, and:
\(R_{O}=10 \mathrm{k} \Omega\) for more than 4-bits of logic 1
\(R_{\mathrm{O}}=30 \mathrm{k} \Omega\) for any single bit logic 1
Therefore, the offset gain varies as follows:
At code 00111111 1111,
\[
V_{E R R O R}=V_{O S}\left(1+\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}\right)=2 \mathrm{~V}_{\mathrm{OS}}
\]

At code 01000000 0000,
\[
V_{E R R O R}=V_{O S}\left(1+\frac{10 \mathrm{k} \Omega}{30 \mathrm{k} \Omega}\right)=4 / 3 \mathrm{~V}_{\mathrm{OS}}
\]

The error difference is \(2 / 3 V_{\text {Os }}\).
FIGURE 11: Simplified Circuit


Since one LSB has a weight (for \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\) ) of 2.4 mV for the PM-7548, it is clearly important that \(\mathrm{V}_{\text {OS }}\) be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low \(\mathrm{V}_{\text {Os. }}\) Amplifiers with sufficiently low \(\mathrm{V}_{\text {Os }}\) include PMI's OP77, OP-07, OP-27, and OP-42.

\section*{UNIPOLAR BINARY OPERATION (2-QUADRANT)}

The circuit shown in Figures 9 and 10 may be used with an AC or DC reference voltage. The circuit's output will range between OV and approximately - \(\mathrm{V}_{\text {REF }}(4095 / 4096)\) depending upon the digital input code. The relationship between the
digital input code. The relationship between the digital input and the analog output is shown in Table 1. The limiting parameters for the \(V_{\text {REF }}\) range are the maximum input voltage range for the op amp or \(\pm 25 \mathrm{~V}\), whichever is lowest.

Gain error may be trimmed by adjusting R1 as shown in Figure 10. The DAC register must first be loaded with all 1s. This is most easily accomplished by asserting Data Override HIGH (DF/ \(\overline{D O R}\) LOW and CTRL HIGH). R1 may then be adjusted until \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}(4095 / 4096)\). In the case of an adjustable \(\mathrm{V}_{\text {REF }}\), R1 and \(\mathrm{R}_{\text {FEEDBACK }}\) may be omitted, with \(\mathrm{V}_{\text {REF }}\) adjusted to yield the desired full-scale output.
In many applications the PM-7548's negligible zero scale error and very low gain error permit the elimination of the trimming components (R1 and the external R REEDBACK) without adverse effects on circuit performance.

TABLE 1: Unipolar Binary Code Table


NOTES:
1. Nominal full scale for the circuits of Figures 9 and 10 is given by
\[
F S=V_{\text {REF }}\left(\frac{4095}{4096}\right) .
\]
2. Nominal LSB magnitude for the circuits of Figures 9 and 10 is given by \(L S B=V_{\text {REF }}\left(\frac{1}{4096}\right)\) or \(V_{\text {REF }}\left(2^{-n}\right)\).

\section*{BIPOLAR BINARY OPERATION (4-QUADRANT)}

Figure 12 details a suggested circuit for bipolar, or offset binary operation. Table 2 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

TABLE 2: Bipolar (Offset Binary) Code Table
\begin{tabular}{llll}
\hline \multicolumn{2}{l}{\(\begin{array}{l}\text { DIGITAL INPUT } \\
\text { MSB }\end{array}\)} & & LSB
\end{tabular} \(\left.\begin{array}{c}\text { NOMINAL ANALOG OUTPUT } \\
\text { (Vout as shown in Figure 12) }\end{array}\right]\)

\section*{NOTES:}
1. Nominal full scale for the circuit of Figure 7 is given by
\[
F S=V_{\text {REF }}\left(\frac{2047}{2048}\right)
\]
2. Nominal LSB magnitude for the circuit of Figure 7 is given by
\[
L S B=V_{\text {REF }}\left(\frac{1}{2048}\right)
\]

Resistors R3, R4, and R5 must be selected to match within \(0.01 \%\) and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between R3 and R4 causes offset and full scale errors while an R5 to R4 and R3 mismatch will result in full scale error.
Calibration is performed by loading the DAC register with 100000000000 and adjusting R1 until \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\). R1 and R2 may be omitted, adjusting the ratio of R 3 to R 4 to yield \(\mathrm{V}_{\text {OUT }}=\) OV. Full scale can be adjusted by loading the DAC register with 111111111111 and either adjusting the amplitude of \(\mathrm{V}_{\text {REF }}\) or the value of R5 until the desired \(\mathrm{V}_{\text {OUT }}\) is achieved.

\section*{SINGLE SUPPLY OPERATION}

Voltage Switching Mode: Figure 13 shows the PM-7548 in a single supply voltage switching mode. This circuit uses the micropower OP-90 to minimize supply current requirements. This op amp allows the circuit output to swing to ground provided that the op amp sees a resistance to ground of less than \(1 \mathrm{M} \Omega\).

FIGURE 13: Ultra Low Power Single Supply Operation (Voltage Switching Mode)


TOTAL SUPPLY CURRENT \(=50 \mu\) A TYPICAL
WHERE \(V_{D D}=+15 V, T_{A}=+25^{\circ} \mathrm{C}\), AND DIGITAL \(C O D E=000000000000\)
*NOTE: R3 MAY BE OMITTED IF R1 + R2 \(\leq 1\) M \(\Omega\)

As shown, a reference voltage is applied to lout and the buffer op amp is tied, in a noninverting orientation, to the \(V_{\text {REF }}\) pin. The DAC's R-2R ladder acts as a voltage divider, its output voltage at the \(\mathrm{V}_{\text {REF }}\) pin having an impedance of R (typically \(11 \mathrm{k} \Omega\) ).

FIGURE 12: Bipolar Operation (4-Quadrant)


The applied reference voltage must always be positive with respect to AGND. This will avoid the forward biasing of an internal diode found between \(I_{\text {OUT }}\) and AGND. The reference voltage must also be maintained within +2.5 V of AGND (with \(\mathrm{V}_{\mathrm{DD}}\) between +12 V and +15 V ) to maintain linearity.
The output voltage of this circuit can be described as:
\(V_{\text {OUT }}=V_{\text {REF }}(n / 4096)\left(\frac{R_{1}+R_{2}}{R_{1}}\right)\)
where n is the decimal equivalent of the digital input word. The ratio of \(R_{1}\) and \(R_{2}\) may be varied to give the desired output range.
False Ground Mode: Single supply operation can be implemented in a current steering mode as shown in Figure 14. In this circuit, analog ground is offset to a false ground, typically \(+5 \mathrm{~V} . \mathrm{V}_{\text {OUT }}\) ranges between +5 V and +10 V depending on the digital code and the \(\mathrm{V}_{\text {OFFSET }} . \mathrm{V}_{\text {OUT }}\) is described by:
\(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OFFSET }}+(\mathrm{n} / 4096)\left(\mathrm{V}_{\text {OFFSET }}\right)\)
where \(n\) is the decimal equivalent of the digital input word.
This configuration allows the use of an op amp which cannot operate down to 0 V , or "true" ground. For best linearity, \(\mathrm{V}_{\mathrm{DD}}\) should be at least 10 V above the false ground.

FIGURE 14: Single Supply Operation
(False Ground, Current Steering Mode)


\section*{ANALOG/DIGITAL DIVISION}

The transfer function for the PM-7548 connected in the multiplying mode as shown in Figure 15 is:
\(V_{O}=-V_{I N}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}\right)\)
where \(\mathrm{A}_{\mathrm{x}}\) assume a value of 1 for an "ON" bit and 0 for an "OFF" bit.

FIGURE 15: Analog/Digital Divider


The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 15. It is now:
\[
V_{O}=\left(\frac{-V_{I N}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}} \cdots+\frac{A_{12}}{2^{12}}}\right)
\]

The above transfer function is the division of an analog voltage \(\left(\mathrm{V}_{\mathrm{REF}}\right)\) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON", the gain is 1 ( \(\pm 1\) LSB). The gain becomes 4096 with the LSB, bit 12, "ON".

\section*{MICROPROCESSOR INTERFACE}

The PM-7548 can be directly interfaced to an 8-bit microprocessor's bus. Two such interfaces are shown in Figures 16 and 17.
Figure 16 shows an automatic transfer interface with an MC6809 microprocessor. The PM-7548 is assigned an address, through use of the decoder, that does not use \(A_{0}\). The 8-bit high byte may then be loaded using an even ( \(X\) ) address. Next, the 4-bit low byte is loaded to an odd address \((X+1), A_{O}\) selecting both the low byte data loading and the 12-bit data transfer.
Figure 17 shows a multiple DAC, strobed transfer interface configuration, also using the MC6809. Decoding allows independent loading of data with simultaneous updating of both DACs This technique can be extended to accommodate an unlimited number of DACs with the use of additional decoding.

FIGURE 16: PM-7548/MC6809 interface Automatic Transfer Mode


FIGURE 17: PM-7548/MC6809 Interface Multiple DAC, Strobed Transfer Mode


\section*{FEATURES}

Two Doubled Buffered 12-Bit DACs
4-Quadrant Multiplication
Low Gain Error (3LSBs max)
DAC Ladder Resistance Matching: 1\%
Space Saving Skinny DIP and Surface Mount Packages Latch-Up Proof
Extended Temperature Range Operation
APPLICATIONS
Programmable Filters
Automatic Test Equipment
Microcomputer Based Process Control
Audio Systems
Programmable Power Supplies
Synchro Applications

\section*{GENERAL DESCRIPTION}

The AD7549 is a monolithic dual, 12-bit, current output \(\mathrm{D} / \mathrm{A}\) converter. It is packaged in both \(0.3^{\prime \prime}\) wide 20-pin DIPs and in 20 -terminal surface mount packages. Both DACs provide four quadrant multiplication capabilities with a separate reference input and feedback resistor for each DAC. The monolithic construction ensures excellent thermal tracking and gain error tracking between the two DACs.
The DACs in the AD7549 are each loaded in three 4-bit nibbles. The control logic is designed for easy processor interfacing. Input and DAC register loading is accomplished using address lines A0, A1, A2 and \(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}\) lines. A logic high level on the CLR input clears all registers. Both DACs may be simultaneously updated using the UPD input.
The AD7549 is manufactured using the Linear Compatible CMOS(LC \({ }^{2}\) MOS) process. It is speed compatible with most microprocessors and accepts TTL, 74 HC or 5 V CMOS logic level inputs.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Small package size: the loading structure adopted for the AD7549 enables two 12-Bit DACs to be packaged in either a small 20-pin 0.3" DIP or in 20-terminal surface mount packages.
2. DAC to DAC matching: since both DACs are fabricated on the same chip, precise matching and tracking is inherent. This opens up applications which otherwise would not be considered, i.e., Programmable Filters, Audio Systems, etc.

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model \(^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Full Scale \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7549JN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7549KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7549JP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7549KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7549AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7549BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7549SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7549TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7549SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\pm 6 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
AD7549TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 3 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B process parts, add /883B to part number. Contact your local sales office for military data sheet.
\({ }^{2} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; P \(=\) Plastic Leaded Chip Carrier;
\(Q=\) Cerdip. For outline information see Package Information section.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
J, A \\
Versions.
\end{tabular} & \[
\begin{aligned}
& \hline \mathbf{K}, \mathbf{B} \\
& \text { Versions }
\end{aligned}
\] & S Version & TVersion & Units & Test Conditions/Comments \\
\hline ACCURACY & & & & & & \\
\hline Resolution & 12 & 12 & 12 & 12 & Bits & \multirow[b]{4}{*}{\begin{tabular}{l}
All grades guaranteed monotonic over temperature. \\
Measured using internal \(\mathrm{R}_{\mathrm{FB}}\) and includes effects of leakage current and gain TC.
\end{tabular}} \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & \(\pm 1 / 2\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & \\
\hline Full Scale Error & \(\pm 6\) & \(\pm 3\) & \(\pm 6\) & \(\pm 3\) & LSB max & \\
\hline Gain Temperature Coefficient \({ }^{3}\); \(\Delta\) Gain/ \(\Delta\) Temperature & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) max & \multirow[t]{2}{*}{Typical value is \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)} \\
\hline Output Leakage Current & & & & & & \\
\hline Iouta (Pin 17) & & & & & & \multirow{3}{*}{DAC A Register loaded with all 0's} \\
\hline \(+25^{\circ} \mathrm{C}\) & 20 & 20 & 20 & 20 & \(n A\) max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 150 & 150 & 250 & 250 & \(n A\) max & \\
\hline \(\mathrm{I}_{\text {Outb }}(\operatorname{Pin} 15)\) & & & & & & \multirow{3}{*}{DAC B Register loaded with all 0's} \\
\hline \(+25^{\circ} \mathrm{C}\) & 20 & 20 & 20 & 20 & \(n A\) max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 150 & 150 & 250 & 250 & \(n A\) max & \\
\hline REFERENCE INPUT & & & & & & \multirow{3}{*}{Typical Input Resistance \(=11 \mathrm{k} \Omega\)} \\
\hline Input Resistance (Pin 19, Pin 13) & 7 & 7 & 7 & 7 & \(\mathrm{k} \Omega\) min & \\
\hline & 18 & 18 & 18 & 18 & \(\mathrm{k} \Omega_{\text {max }}\) & \\
\hline \[
\begin{aligned}
& \mathrm{V}_{\text {REFA }} / \mathrm{V}_{\text {REFB }} \\
& \text { Input Resistance Match }
\end{aligned}
\] & \(\pm 3\) & \(\pm 2\) & \(\pm 3\) & \(\pm 2\) & \% max & Typically \(\pm 1 \%\) \\
\hline DIGITAL INPUTS & & & & & \multirow[b]{2}{*}{V min} & \multirow{7}{*}{\(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}\)} \\
\hline \(\mathrm{V}_{\text {IH }}\) (Input High Voltage) & 2.4 & 2.4 & 2.4 & 2.4 & & \\
\hline \(\mathrm{V}_{\text {IL }}\) (Input Low Voitage) & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) max & \\
\hline \(\mathrm{I}_{\mathrm{IN}}\) (Input Current) & & & & & & \\
\hline \(+25^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\mu \mathrm{A}\) max & \\
\hline \(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{3}\) & 7 & 7 & 7 & 7 & pF max & \\
\hline POWER SUPPLY & & & & & & \\
\hline \(\underline{\mathrm{I}_{\text {DD }}}\) & 5 & 5 & 5 & 5 & mA max & \\
\hline
\end{tabular}

\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for Design Guidance only and are not subject to test.
\(\left(V_{D D}=+15 V ; V_{\text {REFA }}=V_{\text {REFB }}=+10 V, I_{\text {OUTA }}=I_{\text {OUTB }}=A G N D=O V\right.\), Output Amplifiers are AD644 except where stated. \()\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}\) & Units & Test Conditions/Comments \\
\hline Output Current Settling Time & 1.5 & - & \(\mu \mathrm{smax}\) & To \(0.01 \%\) of full scale range. \(\mathrm{I}_{\mathrm{OUT}}\) load \(=100 \Omega, \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}\). DAC output measured from falling edge of WR. Typical value of Settling Time is \(0.8 \mu \mathrm{~s}\). \\
\hline Digital-to-Analog Glitch Impulse & 10 & - & nV-sectyp & Measured with \(\mathrm{V}_{\mathrm{REFA}}=\mathrm{V}_{\mathrm{RFB}}=0 \mathrm{~V}\). \(\mathrm{I}_{\text {OUTA }}, \mathrm{I}_{\mathrm{IOUTB}}\) load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\). DAC registers alternately loaded with all 0's and all I's. \\
\hline AC Feedthrough \({ }^{4}\) & & & & \\
\hline \(\mathrm{V}_{\text {REFA }}\) to \(\mathrm{I}_{\text {OUTA }}\) & -70 & -65 & dB max & \(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}=20 \mathrm{~V}\) p-p 10 kHz sine wave. \\
\hline \(\mathrm{V}_{\text {REFB }}\) to \(\mathrm{I}_{\text {OUTB }}\) & \(-70\) & -65 & dB max & DAC registers loaded with all 0 s . \\
\hline Power Supply Rejection \(\Delta \mathrm{Gain} / \Delta V_{D D}\) & \(\pm 0.01\) & \(\pm 0.02\) & \% per \% max & \(\Delta V_{\text {DD }}= \pm 5 \%\) \\
\hline Output Capacitance & & & & \\
\hline Couta & 80 & 80 & pF max & DAC A, DAC B loaded with all 0's. \\
\hline Coutb & 80 & 80 & pF max & \\
\hline Couta & 160 & 160 & pF max & DACA, DACB loaded with all l's. \\
\hline Coutb & 160 & 160 & pF max & \\
\hline Channel-to-Channel Isolation & & & & \\
\hline \(\mathrm{V}_{\text {REFA }}\) to \(\mathrm{I}_{\text {OUTB }}\) & -62 & - & dB typ & \(\mathrm{V}_{\text {REFA }}=20 \mathrm{~V}\) p-p 100 kHz sine wave, \(\mathrm{V}_{\text {REFB }}=0 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {Refb }}\) to \(\mathrm{I}_{\text {OUta }}\) & -62 & - & dB typ & \(\mathrm{V}_{\text {REFB }}=20 \mathrm{~V}\) p-p 100kHz sine wave, \(\mathrm{V}_{\text {REFA }}=0 \mathrm{~V}\) \\
\hline Digital Crosstalk & 10 & - & nV-sec typ & Measured for a Code Transition of all 0 's to ail l's \\
\hline Output Noise Voltage Density \((10 \mathrm{~Hz}-100 \mathrm{kHz})\) & 15 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured between \(\mathrm{R}_{\text {FBA }}\) and \(\mathrm{I}_{\text {OUTA }}\) or \(\mathrm{R}_{\text {FBB }}\) and \(\mathrm{I}_{\text {OUTB }}\) \\
\hline Harmonic Distortion & \(-90\) & - & dB typ & \(\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}\) rms 1 kHz \\
\hline \multicolumn{5}{|l|}{NOTES} \\
\hline \multicolumn{5}{|l|}{\[
\mathrm{A}, \mathrm{~B}, \text { Versions: }-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\]} \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
\({ }^{3}\) Guaranteed by Product Assurance testing. \\
\({ }^{4}\) Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.
\end{tabular}} \\
\hline \multicolumn{5}{|l|}{Specifications subject tochange without notice.} \\
\hline
\end{tabular}

TIMING CHARACTERISTICS \({ }^{1}\)
\(\left(V_{D D}=+15 V, V_{\text {REA }}=V_{\text {RFB }}=+10 V I_{\text {OUTA }}=I_{\text {OUIB }}=A G N D=O V\right.\), unless otherwise stated)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limitat
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\
& \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\
& \text { to }+125^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 50 & 80 & 110 & ns min & Address Valid to Write Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & 0 & ns min & Address Valid to Write Hold Time \\
\hline \(\mathrm{t}_{3}\) & 180 & 200 & 240 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{4}\) & 0 & 0 & 0 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{5}\) & 20 & 20 & 20 & ns min & Chip Select or Update to Write Setup Time \\
\hline \(\mathrm{t}_{6}\) & 0 & 0 & 0 & ns min & Chip Select or Update to Write Hold Time \\
\hline \(\mathrm{t}_{7}\) & 170 & 200 & 250 & ns min & Write Pulse Width \\
\hline \(\mathrm{t}_{8}\) & 170 & 200 & 250 & ns min & Clear Pulse Width \\
\hline
\end{tabular}

Specifications subject to change without notice.


\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\begin{tabular}{|c|c|}
\hline ) to DGND & +17V \\
\hline \(\mathrm{V}_{\text {Refa }}, \mathrm{V}_{\text {REFB }}\) (Pins 19, 13) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{RFBA}}, \mathrm{V}_{\text {RFBB }}\) (Pins 18, 14) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline Digital Input Voltage (Pins 1-11) to DGND & \[
-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}
\] \\
\hline \(\mathrm{V}_{\text {PIN15 }}, \mathrm{V}_{\text {PIN17 }}\), to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline AGND to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Power Dissipation (Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & 450 mW \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) & 6 m \\
\hline
\end{tabular}
\(\mathrm{V}_{\text {Refa }}, \mathrm{V}_{\text {REFB }}\) (Pins 19, 13) to AGND . . . . . . . . \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{RFBA}}, \mathrm{V}_{\text {RFBB }}\) (Pins 18, 14) to AGND . . . . . . . . . \(\pm 25 \mathrm{~V}\)
Digital Input Voltage (Pins 1-11)


Operating Temperature Range
Commercial (J, K Versions) . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Industrial (A, B Versions) . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T Versions) . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{AD7549}

\section*{TERMINOLOGY}

\section*{RELATIVE ACCURACY}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of 1LSB max over the operating temperature range ensures montonicity.

\section*{FULL-SCALE ERROR}

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero.

\section*{OUTPUT CAPACITANCE}

This is the capacitance from I Iouta or \(\mathrm{I}_{\text {OUTB }}\) to AGND.

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

The amount of charge injected into the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pAsecs or nV -secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with \(V_{\text {REFA }}\) and \(V_{\text {REFB }}\) equal to AGND.

\section*{OUTPUT LEAKAGE CURRENT}

Output Leakage Current is current which appears at Iouta or I

\section*{MULTIPLYING FEEDTHROUGH ERROR}

This is the error due to capacitive feedthrough from \(V_{\text {REFA }}\) to \(I_{\text {Outa }}\) or \(\mathrm{V}_{\text {REFB }}\) to \(\mathrm{I}_{\text {Outb }}\) with the DAC registers loaded to all zeros.

\section*{CHANNEL-TO-CHANNEL ISOLATION}

Channel-to-Channel Isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB .

\section*{DIGITAL CROSSTALK}

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as Digital Crosstalk and is specified in nV -secs.

\section*{PIN CONFIGURATIONS}


LCCC
PLCC



FUNCTION DESCRIPTION
DB3
DB2
DB1
DB0
UPD
A2
A1
A0
\(\overline{\mathrm{CS}}\)
\(\overline{W R}\)
CLR
DGND
\(\mathrm{V}_{\text {REFB }}\)
\(\mathrm{R}_{\mathrm{FBB}}\)
IOUTB
AGND
I Outa
\(\mathrm{R}_{\text {FBA }}\)
\(\mathrm{V}_{\text {REFA }}\)
\(V_{D D}\)
Address line 2.
Address line 1.
Address line 0 .
Write Input. Active low.
Digital Ground.
Feedback resistor of DAC B.
Analog ground.
+15 V supply input.

Data Bit 3, Data Bit 7 or Data Bit 11 (MSB)
Data Bit 2, Data Bit 6 or Data Bit 10.
Data Bit 1, Data Bit 5 or Data Bit 9 .
Data Bit 0, Data Bit 4 or Data Bit 8 .
Updates DAC Registers from 4-bit input registers. DAC A and DAC B both updated simultaneously.

Chip Select Input. Active low.
Clear Input. Active High. Clears all registers.
Voltage reference input to DACB.
Current output terminal of DAC B.
Current output terminal of DAC A.
Feedback resistor of DACA.
Voltage reference input to DAC A.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CLR & UPD & CS & WR & A2 & A1 & A0 & FUNCTION \\
\hline 0 & X & X & 1 & X & X & X & No data transfer. \\
\hline 0 & 1 & 1 & X & X & X & X & No data transfer. \\
\hline 1 & X & X & \(\mathbf{X}\) & X & X & X & All registers cleared. \\
\hline 0 & 1 & 0 & U & 0 & 0 & 0 & DAC A LOW NIBBLE REGISTER loaded from Data Bus. \\
\hline 0 & 1 & 0 & U & 0 & 0 & 1 & DAC A MID NIBBLE REGISTER loaded from Data Bus. \\
\hline 0 & 1 & 0 & T & 0 & 1 & 0 & DAC A HIGH NIBBLE REGISTER loaded from Data Bus. \\
\hline 0 & 1 & 0 & U & 0 & 1 & 1 & DAC A Register loaded from Input Registers. \\
\hline 0 & 1 & 0 & T & 1 & 0 & 0 & DAC B LOW NIBBLE REGISTER loaded from Data Bus. \\
\hline 0 & 1 & 0 & T & 1 & 0 & 1 & DACB MID NIBBLE REGISTER loaded from Data Bus. \\
\hline 0 & 1 & 0 & U & 1 & 1 & 0 & DAC B HIGH NIBBLE REGISTER loaded from Data Bus. \\
\hline 0 & 1 & 0 & 凹 & 1 & 1 & 1 & DAC B Register loaded from Input Registers. \\
\hline 0 & 0 & 1 & 工 & X & X & X & DAC A, DAC B Registers updated simultaneously from Input Registers. \\
\hline
\end{tabular}

NOTE: X = Don't Care
Table I. AD7549 Truth Table

\section*{AD7549}

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-QUADRANT MULTIPLICATION)}

Figure 2 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 2 is given in Table II.

Operational amplifiers A1 and A2 can be in a single package (i.e. AD644) or separate packages (AD544). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high speed op-amps are used.
For zero offset adjustment, the appropriate DAC register is loaded with all O's and amplifier offset adjusted so that Vouta or \(\mathrm{V}_{\text {OUTB }}\) is at a minimum (i.e. \(\leqslant 120 \mu \mathrm{~V}\) ). Full scale trimming is accomplished by loading the DAC register with all l's and adjusting \(R 1\) (R3) so that \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUTB }}\right)=-\mathrm{V}_{\text {IN }}(4095 / 4096)\). In fixed reference applications, full scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

The recommended circuit diagram for bipolar operation is shown in Figure 3. Offset binary coding is used.
With the appropriate DAC register loaded to 100000000000 , adjust R1 (R3) so that \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUTB }}\right)=0 \mathrm{~V}\). Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, 10) varied for \(\mathrm{V}_{\text {OUTA }}\left(\mathrm{V}_{\text {OUTB }}\right)=0 \mathrm{~V}\). Full scale trimming can be accomplished by adjusting the amplitude of \(\mathrm{V}_{\text {IN }}\) or by varying the value of R5 (R8).
Resistors R5, R6, R7 (R8, R9, R10) must be ratio matched to \(0.01 \%\). When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

The code table for Figure 3 is given in Table III.


Figure 3. Bipolar Operation (Offset Binary Coding)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|r|}{Binary Number in DAC Register} & Analog Output, \(\mathbf{V}_{\text {outa }}\) or \(\mathbf{V}_{\text {Outb }}\) \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(+V_{\text {IN }}\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 0000 & 0001 & \(+\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 0000 & 0000 & OV \\
\hline 0111 & 1111 & 1111 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{2048}\right)
\] \\
\hline 0000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 3

\section*{APPLICATION HINTS}

Output Offset: CMOS D/A converters in circuits such as Figures 2 and 3 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the \(\mathrm{D} / \mathrm{A}\) converter nonlinearity, depends on \(\mathrm{V}_{\text {os }}\) where \(\mathrm{V}_{\mathrm{Os}}\) is the amplifier input offset voltage. To maintain monotonic operation, it is recommended that \(V_{O S}\) be no greater than \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)\) over the temperature range of operation. Suitable op amps are AD644L, AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset \((50 \mu \mathrm{~V})\) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

Temperature Coefficients: The gain temperature coefficient of the AD7549 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and typical value of \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to worst case gain shifts of 2 LSB and 0.4 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors \(\mathrm{Rl}(\mathrm{R} 3)\) and \(\mathrm{R} 2(\mathrm{R} 4)\) are used to adjust full scale range, the temperature coefficient of \(\mathrm{R} 1(\mathrm{R} 3)\) and \(\mathrm{R} 2(\mathrm{R} 4)\) should also be taken into account.
High Frequency Considerations: AD7549 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
Feedthrough: The dynamic performance of the AD7549 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 2 is shown in Figure 4 which minimizes feedthrough from \(V_{\text {ReFA }}\), \(\mathrm{V}_{\mathrm{REFB}}\) to the output in multiplying applications.


Figure 4. Suggested Layout for AD7549 with AD644 (Dual Op Amp)

\section*{AD7549 - 8085A INTERFACE}

A typical interface circuit for the AD7549 and the 8085A microprocessor is given in Figure 5. Only the bottom 4 bits of the microprocessor data bus are used. The address decoder provides both the \(\overline{\mathrm{CS}}\) and \(\overline{\text { UPD }}\) signals for the DAC. Address lines A0, A1, A2 select one of six DAC Input Registers for accepting data. In applications where simultaneous loading of the DACs is required then the \(\overline{\text { UPD }}\) pin must be used to strobe both DAC registers. Otherwise, UPD may be tied high and address lines A0-A2, in conjunction with \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) signals, will select each DAC register separately (see Pin Function Description).

*LINEAR CIRCUITRY OMITTED FOR CLARITY
Figure 5. AD7549-8085A Interface

\section*{AD7549 - Z80 INTERFACE}

Figure 6 shows the AD7549 connected to the Z80 microprocessor. The interface structure is similar to that for the 8085A.

*LINEAR CIRCUITRY OMitted FOR CLARITY
Figure 6. AD7549-Z80 Interface

\section*{AD7549}

\section*{AD7549 - 8048 INTERFACE}

The AD7549 can be interfaced to the 8048 single component microcomputer using the circuit of Figure 7. A minimum number of I/O lines are needed. The system is easily expanded by using extra port lines to provide Chip Selects for more AD7549's. The advantage of this interface lies in its simplicity. In either single or multiple DAC applications both the software and chip select decoding are simplified over what would be required if the devices were memory mapped in a conventional manner.

*LINEAR CIRCUITRY OMITTED FOR CLARITY
Figure 7. AD7549-8048 Interface

The combination of 8048 system and AD7549 is particularly suitable for dedicated control applications. By adding reference and output circuitry a complete control system can be configured with a minimum number of components.

\section*{AD7549 - MC6809 INTERFACE}

Figure 8 is the interface circuit for the popular MC6809 8-bit microprocessor. \(\overline{\mathrm{CS}}\) and \(\overline{\text { UPD }}\) signals are decoded from the address for the simultaneous update facility while the \(\overline{\mathrm{WR}}\) pulse is provided by inverting the microprocessor clock, E .


Figure 8. AD7549-MC6809 Interface \(L^{2}{ }^{2}\) MOS Quad 12-Bit DAC

FEATURES
Four 12-Bit DACs in One Package 4-Quadrant Multiplication
Separate References
Single +5 V Supply
Low Power
Versatile Serial Interface
Simultaneous Update Capability
Reset Function
28-Pin SOIC
APPLICATIONS
Process Control
Portable Instrumentation General Purpose Test Equipment

\section*{GENERAL DESCRIPTION}

The AD7564 contains four 12-bit DACs in one monolithic device. The DACs are standard current out ut with separate
\(\mathrm{V}_{\text {REF }}, \mathrm{I}_{\text {OUT }}\) and \(\mathrm{R}_{\text {FB }}\) terminals. The I IUTT2 terminals of DAC A and DAC B are pinned out separately, whereas \(\mathrm{I}_{\mathrm{OUT} 2}\) of DACC and DAC D are tied together at AGND.
The AD7564 is a serial input device. When it is selected by bringing \(\overline{\mathrm{CS}}\) low, data is loaded using \(\overline{\mathrm{FSIN}}\), CLKIN and SDIN. Two address pins, A0 and A1, set up a device address and this feature may be used to simplify device loading in a multi-DAC environment. Alternatively, A0 and A1 can be ignored and the serial out capability used to configure a daisy chained system.

FUNCTIONAL BLOCK DIAGRAM


All DACs can be simultaneously updated using the asynchronous \(\overline{\text { LDAC }}\) input and they can be cleared by asserting the asynchronous \(\overline{\mathrm{CLR}}\) input.
The device is packaged in a 28 -pin SOIC package.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\title{
 \(V_{\text {REF }}=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\), unless otherwise stated)
}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7564B & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
ACCURACY \\
Resolution \\
Relative Accuracy \\
Differential Nonlinearity \\
Gain Error \(+25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) \\
Gain Temperature Coefficient \\
Output Leakage Current I \\
@ \(+25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)
\end{tabular} & \[
\begin{aligned}
& 12 \\
& \pm 0.5 \\
& \pm 0.9 \\
& \pm 4 \\
& \pm 5 \\
& 2 \\
& 5 \\
& \\
& 10 \\
& 200
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
LSB \\
LSB \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) typ \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) max \\
nA max \\
nA max
\end{tabular} & \begin{tabular}{l}
\[
1 \mathrm{LSB}=\mathrm{V}_{\mathrm{REF}} / 2^{12}=1.22 \mathrm{mV} \text { when } \mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}
\] \\
All Grades Guaranteed Monotonic over Temperature
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Input Resistance \\
Ladder Resistance Mismatch
\end{tabular} & \[
\begin{aligned}
& 5 \\
& 9 \\
& 2
\end{aligned}
\] & \(\mathrm{k} \Omega\) min \(\mathrm{k} \Omega\) max \% max & \begin{tabular}{l}
Typical Input Resistance \(=7 \mathrm{k} \Omega\) \\
Typically 0.6\%
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
\(\mathrm{V}_{\text {INH }}\), Input High Voltage \\
\(\mathrm{V}_{\text {INL }}\), Input Low Voltage \\
\(\mathrm{I}_{\mathrm{INH}}\), Input Current \\
\(\mathrm{C}_{\text {IN }}\), Input Capacitance
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
\(V_{\text {max }}\) \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} &  \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(V_{\text {DD }}\) Range \\
Power Supply Rejection \(\Delta\) Gain \(/ \Delta V_{D D}\) \(\mathrm{I}_{\mathrm{DD}}\)
\end{tabular} & \multicolumn{3}{|l|}{} \\
\hline
\end{tabular}

Specifications subject to change without notice.

\section*{AC PERFORMANCE CHARACTERISTICS (These characteristics are included for design guidance and are not subject to}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7564B & Units & Test Conditions/Comments \\
\hline \multicolumn{4}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Output Voltage Settling Time & 500 & ns typ & To \(0.01 \%\) of Full-Scale Range. DAC Latch \\
\hline & & & Alternately Loaded with All 0 s and All 1s. \\
\hline Digital-to-Analog Glitch Impulse & 40 & nV-s typ & Measured with \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\). DAC Register \\
\hline Multiplying Feedthrough Error & -66 & dB max & \(\mathrm{V}_{\text {REF }}=20 \mathrm{~V}\) pk-pk, 10 kHz Sine Wave. DAC Latch Loaded with all 0s. \\
\hline Channel-to-Channel Isolation & -76 & dB typ & Feedthrough from Any One Reference to the Others with 20 V pk-pk, 10 kHz Sine Wave Applied. \\
\hline Digital Crosstalk & 40 & \(n \mathrm{~V}\)-s typ & Effect of all 0s to All 1s Code Transition on Nonselected DACs. \\
\hline Digital Feedthrough & 40 & \(n \mathrm{~V}\)-s typ & Feedthrough to Any DAC Output with \(\overline{\mathrm{CS}}\) High for All 0s to All 1s Code Transition on the Data Bus. \\
\hline Total Harmonic Distortion & -83 & dB typ & \(\mathrm{V}_{\mathrm{REF}}=6 \mathrm{~V} \mathrm{rms}, 1 \mathrm{kHz}\) Sine Wave. \\
\hline \begin{tabular}{l}
Output Noise Spectral Density \\
@ 1 kHz
\end{tabular} & 20 & \(\mathrm{nV} / \sqrt{\overline{\mathrm{Hz}}}\) & All 1s loaded to the DAC. \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\), Output Op Amp is AD OP-07. \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Temperature range as follows: B Version \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
Specifications subject to change without notice.
}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Units & Description \\
\hline \(\mathrm{t}_{1}\) & 100 & 100 & ns min & CLKIN Cycle Time \\
\hline \(\mathrm{t}_{2}\) & 40 & 40 & ns min & CLKIN Low Time \\
\hline \(\mathrm{t}_{3}\) & 40 & 40 & ns min & CLKIN High Time \\
\hline \(\mathrm{t}_{4}\) & 30 & 30 & ns min & FSIN Setup Time \\
\hline \(\mathrm{t}_{5}\) & 30 & 30 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{6}\) & 5 & 5 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{7}\) & 90 & 90 & ns min & FSIN Hold Time \\
\hline \(\mathrm{t}_{8}{ }^{2}\) & 50 & 50 & ns max & Delay between CLKIN Rising Edge and CLKOUT Rising Edge \\
\hline \(\mathrm{t}_{9}{ }^{2}\) & 40 & 40 & \(n s \min\) & FSOUT Valid After CLKOUT Rising Edge \\
\hline \(\mathrm{t}_{10}{ }^{2}\) & 70 & 70 & ns max & SDOUT Valid After CLKOUT Rising Edge \\
\hline \(\mathrm{t}_{11}{ }^{2}\) & 10 & 10 & ns max & FSOUT High After CLKOUT Rising Edge \\
\hline \(\mathrm{t}_{12}\) & 40 & 40 & ns min & \(\overline{\text { LDAC, }}\), CLR Pulse Width \\
\hline \(\mathrm{t}_{13}\) & 0 & 0 & ns min & \(\overline{\mathrm{CS}}\) to \(\overline{\text { FSIN }}\) Setup Time \\
\hline \(\mathrm{t}_{14}\) & 0 & 0 & ns min & \(\overline{\mathrm{CS}}\) to \(\overline{\text { FSIN Hold Time }}\) \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{rt}=\mathrm{ff}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2} t_{8}, t_{9}, t_{10}, t_{11}\) are measured with the load circuit of Figure 3 and defined as the time required for the output to cross 0.8 V or 2.4 V .


Figure 1. Mode 1 Timing Diagram


Figure 2. Mode 2 Timing Diagram


Figure 3. Output Load Circuit

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
\(\mathrm{V}_{\mathrm{DD}}\) to DGND . . . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
\(\mathrm{I}_{\text {Out1 }}\) to DGND . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{I}_{\mathrm{OUT} 2}\) to DGND . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
AGND to DGND . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Input Voltage to DGND

Input Current to Any Pin Except Supplies \({ }^{2}\). . . . . . . \(\pm 10 \mathrm{~mA}\)
Operating Temperature Range

CAUTION
ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . 250 mW
Derates Above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
NOTES
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{2}\) Transient currents of up to 100 mA will not cause SCR latch-up.

\section*{TERMINOLOGY}

\section*{Relative Accuracy}

Relative Accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of fullscale reading.

\section*{Differential Nonlinearity}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

\section*{Gain Error}

Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1 s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

\section*{Output Leakage Current}

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the \(\mathrm{I}_{\mathrm{OUT} 1}\) terminal, it can be measured by loading all 0 s to the DAC and measuring the \(\mathrm{I}_{\text {OUT1 }}\) current. Minimum current will flow in the \(\mathrm{I}_{\text {OUT2 }}\) line when the DAC is loaded with all 1s. This is a combination of the switch leakage current and the ladder termination resistor current. The \(\mathrm{I}_{\text {OUT2 }}\) leakage current is typically equal to that in \(\mathrm{I}_{\text {OUT1 }}\).

\section*{Output Capacitance}

This is the capacitance from the \(\mathrm{I}_{\text {OUT1 }}\) pin to AGND.

\section*{Output Voltage Settling Time}

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For the AD7568, it is specified with the AD843 as the output op amp.


\section*{Digital-to-Analog Glitch Impulse}

This is the amount of charge injected into the analog output when the inputs change state. It is normally specified as the area of the glitch in either pA-secs or nV -secs, depending upon whether the glitch is measure as a current or voltage signal. It is measured with the reference input connected to AGND and the digital inputs toggled between all 1 s and all 0 s.

\section*{AC Feedthrough Error}

This is the error due to capacitive feedthrough from the DAC reference input to the DAC \(\mathrm{I}_{\text {OUT }}\) terminal, when all 0 s are loaded in the DAC.

\section*{Channel-to-Channel Isolation}

Channel-to-channel isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of any other DAC in the device and is expressed in dBs.

\section*{Digital Crosstalk}

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the digital crosstalk and is specified in nV-secs.

\section*{Digital Feedthrough}

When the device is not selected, high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the \(\mathrm{I}_{\mathrm{OUt}}\) pin and subsequently on the op amp output. This noise is digital feedthrough.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|}
\hline Pin & Description \\
\hline \(\mathrm{V}_{\text {DD }}\) & Positive Power Supply. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline DGND & Digital Ground. \\
\hline \(\mathrm{V}_{\text {REF }} \mathrm{A}-\mathrm{V}_{\text {REF }} \mathrm{D}\) & DAC Reference Inputs. \\
\hline \(\mathrm{R}_{\mathrm{FB}} \mathrm{A}-\mathrm{R}_{\mathrm{FB}} \mathrm{D}\) & DAC Feedback Resistor Pins. \\
\hline \(\mathrm{I}_{\text {OUT } 1} \mathrm{~A}-\mathrm{I}_{\text {OUT } 1} \mathrm{D}\) & DAC \(\mathrm{I}_{\text {OUT } 1}\) Terminals. \\
\hline \(\mathrm{I}_{\text {OUT } 2} \mathrm{~A}-\mathrm{I}_{\text {OUT } 2} \mathrm{~B}\) & DAC I \({ }_{\text {OUT2 }}\) Terminals for DAC A and DAC B. These should normally connected to the signal ground of the system. \\
\hline AGND & This is the common point to which the \(\mathrm{I}_{\mathrm{OuT} 2}\) terminals for DAC C and DAC D are connected. It should be connected to the signal ground of the system. \\
\hline CLKIN & Clock Input. Data is clocked into the input shift register on the falling edges of CLKIN. \\
\hline \(\overline{\text { FSIN }}\) & Level-triggered control input (active low). This is the frame synchronization signal for the input data. When FSIN goes low, it enables the input shift register, and data is transferred on the falling edges of CLKIN. If the address bits are valid, the 12-bit DAC data is transferred to the appropriate input latch on the sixteenth falling edge after \(\overline{\text { FSIN }}\) goes low. \\
\hline SDIN & Serial Data Input. The device accepts a 16 -bit word. The first two bits are device address bits and these are followed by two DAC select bits. The remaining 12 bits are data. \\
\hline CLKOUT & Clock Output; this is used to latch the serial data output. \\
\hline FSOUT & This is the frame synchronization output signal for the serial data output. \\
\hline SDOUT & This shift register output allows multiple devices to be connected in a daisy chain configuration. \\
\hline \(\overline{\mathrm{CS}}\) & Active Low Chip Select Input. \\
\hline A0, A1 & Device Address Pins. These inputs give the device an address. If the first two bits of the serial input stream do not correspond to this address, the data which follows is ignored and not loaded to any input latch. However, it will appear at SDOUT irrespective of this. \\
\hline \(\overline{\text { LDAC }}\) & Asynchronous LDAC Input, When this input is taken low, all DAC latches are simultaneously updated with the contents of the input latches. \\
\hline \(\overline{\text { CLR }}\) & Asynchronous \(\overline{\text { CLR }}\) Input. When this input is taken low, all DAC latches are loaded with all 0 s . \\
\hline
\end{tabular}

Table I. AD7564 Loading Sequence
\begin{tabular}{ll|ll|lllllllllllll} 
DB15 \\
\hline A1 & A0 & DS1 & DS0 & DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 \\
\hline
\end{tabular}

Table II. DAC Selection
\begin{tabular}{l|l|l}
\hline DS1 & DS0 & Function \\
\hline 0 & 0 & DAC A Selected \\
0 & 1 & DAC B Selected \\
1 & 0 & DAC C Selected \\
1 & 1 & DAC D Selected \\
\hline
\end{tabular}


Figure 4. Differential Nonlinearity Error vs. \(V_{\text {REF }}\)


Figure 7. Digital-to-Analog Glitch Impulse


Figure 5. Integral Nonlinearity Error vs. \(V_{\text {REF }}\)


Figure 8. Channel-to-Channel Isolation (1 DAC to 1 DAC)


Figure 6. Typical DAC-to-DAC Linearity Matching


Figure 9. Channel-to-Channel Isolation (1 DAC to All Other DACs)


Figure 10. Total Harmonic Distortion vs. Frequency


Figure 11. Multiplying Frequency Response vs. Digital Code

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{D/A SECTION}

The AD7564 contains four 12-bit current output D/A converters. A simplified circuit diagram for one of the D/A converters is shown in Figure 12.


Figure 12. Simplified D/A Circuit Diagram
A segmented scheme is used whereby the 2 MSBs of the 12 -bit data word are decoded to drive the three switches A, B and C. The remaining 10 bits of the data word drive the switches \(S 0\) to S9 in a standard R-2R ladder configuration.
Each of the switches A to C steers \(1 / 4\) of the total reference current with the remaining current passing through the R-2R section.
DAC A and DAC B have separate \(\mathrm{V}_{\mathrm{REF}}, \mathrm{I}_{\mathrm{OUT},}, \mathrm{I}_{\mathrm{OUT} 2}\) and \(\mathrm{R}_{\mathrm{FB}}\) pins. DAC C and DAC D have their \(\mathrm{I}_{\text {OUT2 }}\) pins connected to the device AGND pin.
When an output amplifier is connected in the standard configuration of Figure 14, the output voltage is given by:
\[
V_{O U T}=-D \cdot V_{R E F}
\]
where D is the fractional representation of the digital word loaded to the DAC. Thus, in the AD7568, D can be set from 0 to 4095/4096.

\section*{INTERFACE SECTION}

The AD7564 is a serial input device. Three input signals control the serial interface. These are \(\overline{\text { FSIN }}\), CLKIN and SDIN. The timing diagram is shown in Figure 1.
When the \(\overline{\text { FSIN }}\) input goes low, data appearing on the SDIN line is clocked into the input shift register on each falling edge of CLKIN. When sixteen bits have been received, the register loading is automatically disabled until the next falling edge of \(\overline{\mathrm{FSIN}}\) is detected. Also, there are three output signals which allow several AD7564s to be easily connected together. These are FSOUT, CLKOUT and SDOUT. The operation of these is shown in the timing diagram of Figure 1.
When the sixteen bits have been received in the input shift register, DB15 and DB14 (A1 and A0) are checked to see if they correspond to the state of pin A1 and A0. If they do, then the word is accepted. Otherwise, it is disregarded. This allows the user to address one of four AD7564s in a very simple fashion. DB13 and DB12 of the 16-bit word determine which of the four DAC input latches is to be loaded. When the \(\overline{\text { LDAC }}\) line goes low, all four DAC latches in the device are simultaneously loaded with the contents of their respective input latches and the outputs change accordingly.

Bringing the \(\overline{\mathrm{CLR}}\) line low resets the DAC latches to all 0 s . The input latches are not affected, so that the user can revert to the previous analog output, if desired.


Figure 13. Input Logic

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-Quadrant Multiplication)}

Figure 14 shows the standard unipolar binary connection diagram for one of the DACs in the AD7568. When \(\mathrm{V}_{\text {IN }}\) is an ac signal, the circuit performs 2-quadrant multiplication. Resistors R1 and R2 allow the user to adjust the DAC gain error. Offset can be removed by adjusting the output amplifier offset voltage.


Figure 14. Unipolar Binary Operation
A1 should be chosen to suit the application. For example, the ADOP-07 is ideal for very low bandwidth applications while the AD843 and AD845 offer very fast settling time in wide bandwidth applications. Appropriate multiple versions of these amplifiers can be used with the AD7564 to reduce board space requirements.
The code table for Figure 14 is shown in Table III.
Table III. Unipolar Binary Code Table
\begin{tabular}{l|l}
\hline \begin{tabular}{l} 
Digital Input \\
MSB LSB
\end{tabular} & \begin{tabular}{l} 
Analog Output \\
\(\left(\mathrm{V}_{\text {OUT }}\right.\) as Shown in Figure 14)
\end{tabular} \\
\hline 111111111111 & \(-\mathrm{V}_{\text {REF }}(4095 / 4096)\) \\
100000000001 & \(-\mathrm{V}_{\text {REF }}(2049 / 4096)\) \\
100000000000 & \(-\mathrm{V}_{\text {REF }}(2048 / 4096)\) \\
011111111111 & \(-\mathrm{V}_{\text {REF }}(2047 / 4096)\) \\
000000000001 & \(-\mathrm{V}_{\text {REF }}(1 / 4096)\) \\
000000000000 & \(-\mathrm{V}_{\text {REF }}(0 / 4096)=0\) \\
\hline
\end{tabular}

\section*{NOTE}

Nominal LSB size for the circuit of Figure 14 is given by: \(\mathrm{V}_{\text {REF }}(1 / 4096)\).

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD7564}

\section*{BIPOLAR OPERATION}

\section*{(4-Quadrant Multiplication)}

Figure 15 shows the standard connection diagram for bipolar operation of any one of the DACs in the AD7564. The coding is offset binary as shown in Table IV. When \(\mathrm{V}_{\mathrm{IN}}\) is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R3, R4 and R5 should be ratio matched to \(0.01 \%\).

1. ONLY ONE DAC IS SHOWN FOR CLARITY.
2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 15. Bipolar Operation (4-Quadrant Multiplication)

Table IV. Bipolar (Offset Binary) Code Table

NOTE
Nominal LSB size for the circuit of Figure 15 is given by:
\(\mathrm{V}_{\text {REF }}(1 / 2048)\)
\begin{tabular}{l|l}
\hline \begin{tabular}{l} 
Digital Input \\
MSB \(\quad\) LSB
\end{tabular} & \begin{tabular}{l} 
Analog Output \\
\(\left(\mathbf{V}_{\text {OUT }}\right.\) as Shown in Figure 15
\end{tabular} \\
\hline 111111111111 & \(+\mathrm{V}_{\text {REF }}(204712048)\) \\
100000000001 & \(+\mathrm{V}_{\text {REF }}(1 / 2048)\) \\
100000000000 & \(+\mathrm{V}_{\mathrm{REF}}(0 / 2048)=0\) \\
011111111111 & \(-\mathrm{V}_{\mathrm{REF}}(1 / 2048)\) \\
000000000001 & \(-\mathrm{V}_{\mathrm{REF}}(2047 / 2048)\) \\
000000000000 & \(-\mathrm{V}_{\mathrm{REF}}(2048 / 2048)=-\mathrm{V}_{\text {REF }}\) \\
\hline
\end{tabular}

\section*{SINGLE SUPPLY CIRCUITS}

The AD7564 operates from a single +5 V supply and this makes it ideal for single supply systems. When operating in such a system, it is not possible to use the standard circuits of Figures 14 and 15 since these invert the analog input, \(\mathrm{V}_{\mathrm{IN}}\). There are two alternatives. One of these continues to operate the DAC as a current mode device while the other uses the voltage switching mode.

\section*{Current Mode Circuit}

In the current mode circuit of Figure 16, \(\mathrm{I}_{\mathrm{OUT} 2}\), and hence \(\mathrm{I}_{\text {OUT1 }}\), is biased positive by an amount \(\mathrm{V}_{\text {BIAs. }}\). For the circuit to operate correctly, the DAC ladder termination resistor must be connected internally to \(\mathrm{I}_{\mathrm{OUT2} 2}\). This is the case with the AD7564. The output voltage is given by:
\[
V_{O U T}=\left(D \cdot \frac{R_{F B}}{R_{D A C}} \cdot\left(V_{B I A S}-V_{I N}\right)\right)+V_{B I A S}
\]

As \(D\) varies from 0 to 4095/4096, the output voltage varies from \(V_{\text {OUT }}=V_{\text {BIAS }}\) to \(V_{\text {OUT }}=2 \mathrm{~V}_{\text {BIAS }}-\mathrm{V}_{\mathrm{IN}} . \mathrm{V}_{\text {BIAS }}\) should be a low impedance source capable of sinking and sourcing all possible yariations in current at the \(\mathrm{I}_{\mathrm{OUT2}}\) terminal without any problems.

元

\footnotetext{

\(\qquad\)
}

FEATURES
8 12-Bit DACs in One Package
4-Quadrant Multiplication
Separate References
Single +5V Supply
Low Power: 1 mW
Versatile Serial Interface
Simultaneous Update Capability
Reset Function
44-Pin PQFP

\section*{APPLICATIONS}

Process Control
Automatic Test Equipment General Purpose Instrumentation

\section*{GENERAL DESCRIPTION}

The AD7568 contains eight 12 -bit DACs in one monolithic device. The DACs are standard current output with separate \(\mathrm{V}_{\mathrm{REF}}, \mathrm{I}_{\mathrm{OUT} 1}, \mathrm{I}_{\mathrm{OUT} 2}\) and \(\mathrm{R}_{\mathrm{FB}}\) terminals.
The AD7568 is a serial input device. Data is loaded using FSIN, CLKIN and SDIN. One address pin, A0, sets up a device address, and this feature may be used to simplify device loading in a multi-DAC environment.

All DACs can be simultaneously updated using the asynchronous \(\overline{\mathrm{LDAC}}\) input and they can be cleared by asserting the asynchronous \(\overline{C L R}\) input.
The AD7568 is housed in a space-saving 44-pin Plastic Quad Flat Pack.

FUNCTIONAL BLOCK DIAGRAM


\title{
A 15568 - SPECIFICATIONS \({ }^{1}\left(v_{\text {DD }}=+4.75 v\right.\) to \(+5.25 v ; l_{\text {OUT1 }}=I_{\text {OUT2 }}=0 v ; v_{\text {REF }}=+5 v_{\text {; }}\) \\ \(T_{A}=T_{\text {MIN }}\) to \(T_{\text {max }}\), unless otherwise stated)
}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD75688 \({ }^{2}\) & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
ACCURACY \\
Resolution \\
Relative Accuracy \\
Differential Nonlinearity \\
Gain Error \(+25^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) \\
Gain Temperature Coefficient \\
Output Leakage Current I
\[
\begin{aligned}
& @+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}}
\end{aligned}
\]
\end{tabular} & \[
\begin{aligned}
& 12 \\
& \pm 0.5 \\
& \pm 0.9 \\
& \pm 4 \\
& \pm 5 \\
& 2 \\
& 5 \\
& \\
& 10 \\
& 200
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
LSBs max \\
LSBs max \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) typ \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) max \\
\(n A\) max \\
\(n A\) max
\end{tabular} & \begin{tabular}{l}
\(1 \mathrm{LSB}=\mathrm{V}_{\mathrm{REF}} / 2^{12}=1.22 \mathrm{mV}\) when \(\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}\) \\
All Grades Guaranteed Monotonic over Temperature \\
See Terminology Section
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Input Resistance \\
Ladder Resistance Mismatch
\end{tabular} & \[
\begin{aligned}
& 5 \\
& 9 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{k} \Omega\) min \\
\(\mathrm{k} \Omega\) max \\
\% max
\end{tabular} & \begin{tabular}{l}
Typical Input Resistance \(=7 \mathrm{k} \Omega\) \\
Typically \(0.6 \%\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
\(\mathrm{V}_{\text {INH }}\), Input High Voltage \\
\(\mathrm{V}_{\text {INL }}\), Input Low Voltage \\
\(\mathrm{I}_{\text {INH }}\), Input Current \\
\(\mathrm{C}_{\text {IN }}\), Input Capacitance
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 1 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(V_{\text {DD }}\) Range \\
Power Supply Sensitivity \(\Delta\) Gain \(/ \Delta V_{D D}\) \\
\(I_{D D}\)
\end{tabular} & \[
\begin{aligned}
& 4.75 / 5.25 \\
& -75 \\
& 300 \\
& 3.5
\end{aligned}
\] & \begin{tabular}{l}
\(V \min / V \max\) \\
dB typ \\
\(\mu \mathrm{A}\) max \\
\(m A\) max
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{INH}}=4.0 \mathrm{~V} \text { min}, \mathrm{V}_{\mathrm{INL}}=0.4 \mathrm{~V} \text { max } \\
& \mathrm{V}_{\mathrm{INH}}=2.4 \mathrm{~V} \text { min, } \mathrm{V}_{\text {INL }}=0.8 \mathrm{~V} \text { max }
\end{aligned}
\] \\
\hline
\end{tabular}

AC PERFORMANCE CHARACTERISTICS \(\begin{aligned} & \text { (Thest. DAC output op amp is AB843.) }\end{aligned}\)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7568B \({ }^{2}\) & Units & Test Conditions/Comments \\
\hline \multicolumn{4}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Output Voltage Settling Time & 500 & ns typ & To \(0.01 \%\) of Full-Scale Range. DAC Latch Alternately Loaded with All 0 s and All ls. \\
\hline Digital to Analog Glitch Impulse & 40 & nV-s typ & Measured with \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\). DAC Register Alternately Loaded with All 0 s and All 1s. \\
\hline Multiplying Feedthrough Error & -66 & dB max & \(\mathrm{V}_{\mathrm{REF}}=20 \mathrm{~V}\) pk-pk, 10 kHz Sine Wave. DAC Latch Loaded with All 0s. \\
\hline Output Capacitance & 60 & pF max & All 1s Loaded to DAC. \\
\hline & 30 & \[
\mathrm{pF} \max
\] & All 0s Loaded to DAC. \\
\hline Channel-to-Channel Isolation & -76 & \[
\mathrm{dB} \text { typ }
\] & Feedthrough from Any One Reference to the Others with 20 V pk-pk, 10 kHz Sine Wave Applied. \\
\hline Digital Crosstalk & 40 & nV-s typ & Effect of all 0 s to all 1s Code Transition on Nonselected DACs. \\
\hline Digital Feedthrough & 40 & nV-s typ & Feedthrough to Any DAC Output with \(\overline{\text { FSIN }}\) High and Square Wave Applied to SDIN and SCLK. \\
\hline Total Harmonic Distortion & -83 & dB typ & \(\mathrm{V}_{\mathrm{REF}}=6 \mathrm{~V} \mathrm{rms}, 1 \mathrm{kHz}\) Sine Wave. \\
\hline \begin{tabular}{l}
Output Noise Spectral Density \\
@ 1 kHz
\end{tabular} & 20 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) & All 1s Loaded to the DAC. \(\mathrm{V}_{\text {REF }}=0 \mathrm{~V}\). Output Op Amp is AD OP-07. \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Temperature range as follows: B Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2}\) All specifications also apply for \(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\), except relative accuracy which degrades to \(\pm 1 \mathrm{LSB}\).
Specifications subject to change without notice.
}

\section*{}
\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{4 0} \mathbf{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{1}\) & 100 & 100 & ns min & CLKIN Cycle Time \\
\(\mathrm{t}_{2}\) & 40 & 40 & ns min & CLKIN High Time \\
\(\mathrm{t}_{3}\) & 40 & 40 & ns min & CLKIN Low Time \\
\(\mathrm{t}_{4}\) & 30 & 30 & ns min & FSIN Setup Time \\
\(\mathrm{t}_{5}\) & 30 & 30 & ns min & Data Setup Time \\
\(\mathrm{t}_{6}\) & 5 & 5 & ns min & Data Hold Time \\
\(\mathrm{t}_{7}\) & 90 & 90 & ns min & \(\overline{\text { FSIN Hold Time }}\) \\
\(\mathrm{t}_{8}{ }^{2}\) & 70 & 70 & ns max & SDOUT Valid After CLKIN Falling Edge \\
\(\mathrm{t}_{9}\) & 40 & 40 & ns min & \(\overline{\text { LDAC, } \overline{\text { CLR }} \text { Pulse Width }}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V . \({ }^{2} t_{8}\) is measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V .


Figure 1. Timing Diagram


Figure 2. Load Circuit for Digital Output Timing Specifications

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Linearity \\
Error (LSBs)
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7568BS & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.5\) & \(\mathrm{~S}-44\) \\
\hline
\end{tabular}
\(\star \mathrm{S}=\) Plastic Quad Flat Pack (PQFP). For outline information see Package Information section.

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to DGND . . . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
\(\mathrm{I}_{\text {OUT1 }}\) to DGND . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{I}_{\text {OUT2 } 2}\) to DGND . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Input Voltage to DGND .... -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{RFB}}, \mathrm{V}_{\mathrm{REF}}\) to DGND . . . . . . . . . . . . . . . . . . . . . . \(\pm 15 \mathrm{~V}\)
Input Current to Any Pin Except Supplies \({ }^{2}\). . . . . . \(\pm 10 \mathrm{~mA}\)
Operating Temperature Range
Commercial Plastic (B Version) . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . 250 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

\section*{NOTES}
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{2}\) Transient currents of up to 100 mA will not cause SCR latch-up.

\section*{PIN CONFIGURATIONS}


\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

PIN DESCRIPTION
\begin{tabular}{|c|c|}
\hline Pin & Description \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & Positive power supply. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline DGND & Digital Ground. \\
\hline AGND & Analog Ground. \\
\hline \(\mathrm{V}_{\text {REF }} \mathrm{A}-\mathrm{V}_{\text {REF }} \mathrm{H}\) & DAC reference inputs. \\
\hline \(\mathrm{R}_{\mathrm{FB}} \mathrm{A}-\mathrm{R}_{\mathrm{FB}} \mathrm{H}\) & DAC feedback resistor pins. \\
\hline \(\mathrm{I}_{\text {OuT }} \mathrm{A}-\mathrm{I}_{\text {OUT }} \mathrm{H}\) & DAC current output terminals. \\
\hline AGND & This pin connects to the back gates of the current steering switches. It should be connected to the signal ground of the system. \\
\hline CLKIN & Clock Input. Data is clocked into the input shift register on the falling edges of CLKIN. \\
\hline \(\overline{\text { FSIN }}\) & Level-triggered control input (active low). This is the frame synchronization signal for the input data. When \(\overline{\text { FSIN }}\) goes low, it enables the input shift register, and data is transferred on the falling edges of CLKIN. If the address bit is valid, the 12 -bit DAC data is transferred to the appropriate input latch on the sixteenth falling edge after \(\overline{\mathrm{FSIN}}\) goes low. \\
\hline SDIN & Serial data input. The device accepts a 16 -bit word. The first bit (DB15) is the DAC MSB, with the remaining bits following. Next comes the device address bit, A0. If this does not correspond to the logic level on pin A0, the data is ignored. Finally come the three DAC select bits. These determine which DAC in the device is selected for loading. \\
\hline SDOUT & This shift register output allows multiple devices to be connected in a daisy chain configuration. \\
\hline A0 & Device address pin. This input gives the device an address. If DB3 of the serial input stream does not correspond to this, the data which follows is ignored and not loaded to any input latch. However it will appear at SDOUT irrespective of this. \\
\hline \(\overline{\text { LDAC }}\) & Asynchronous \(\overline{\text { LDAC }}\) input. When this input is taken low, all DAC latches are simultaneously updated with the contents of the input latches. \\
\hline \(\overline{\text { CLR }}\) & Asynchronous \(\overline{\mathrm{CLR}}\) input. When this input is taken low, all DAC latch outputs go to zero. \\
\hline
\end{tabular}

\section*{TERMINOLOGY}

\section*{Relative Accuracy}

Relative Accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage or full-scale reading.

\section*{Differential Nonlinearity}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

\section*{Gain Error}

Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1 s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

\section*{Output Leakage Current}

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the \(\mathrm{I}_{\mathrm{OUT1}}\) terminal, it can be measured by loading all 0 s to the DAC and measuring the \(\mathrm{I}_{\text {OUT1 }}\) current. Minimum current will flow in the \(\mathrm{I}_{\text {OUT2 }}\) line when the DAC is loaded with all 1s. This is a combination of the switch leakage current and the ladder termination resistor current. The \(\mathrm{I}_{\mathrm{OUT} 2}\) leakage current is typically equal to that in \(\mathrm{I}_{\text {ourt }}\).

\section*{Output Capacitance}

This is the capacitance from the \(\mathrm{I}_{\text {OUT1 }}\) pin to AGND.

\section*{Output Voltage Settling Time}

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For the AD7568, it is specified with the AD843 as the output op amp.
Digital to Analog Glitch Impulse
This is the amount of charge injected into the analog output when the inputs change state. It is normally specified as the area of the glitch in either pA-secs or nV -secs, depending upon whether the glitch is measured as a current or voltage signal. It is measured with the reference input connected to AGND and the digital inputs toggled between all 1 s and all 0 s .

\section*{AC Feedthrough Error}

This is the error due to capacitive feedthrough from the DAC reference input to the DAC \(\mathrm{I}_{\text {OUT }}\) terminal, when all 0 s are loaded in the DAC.

\section*{Channel-to-Channel Isolation}

Channel-to-channel isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of any other DAC in the device and is expressed in dBs .

\section*{Digital Crosstalk}

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the Digital Crosstalk and is specified in nV-secs.

\section*{Digital Feedthrough}

When the device is not selected, high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the \(\mathrm{I}_{\text {OUt }}\) pin and subsequently on the op amp output. This noise is digital feedthrough.

Table I. AD7568 Loading Sequence
DB15
\begin{tabular}{|l|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|} 
DB0 \\
\hline DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 & A0 & DS2 & DS1 & DS0 \\
\hline
\end{tabular}

Table II. DAC Selection
\begin{tabular}{l|l|l|l}
\hline DS2 & DS1 & DS0 & Function \\
\hline 0 & 0 & 0 & DAC A Selected \\
0 & 0 & 1 & DAC B Selected \\
0 & 1 & 0 & DAC C Selected \\
0 & 1 & 1 & DAC D Selected \\
1 & 0 & 0 & DAC E Selected \\
1 & 0 & 1 & DAC F Selected \\
1 & 1 & 0 & DAC G Selected \\
1 & 1 & 1 & DAC H Selected \\
\hline
\end{tabular}

\section*{AD7568 - Typical Performance Curves}


Figure 3. Supply Current vs. Logic Input Voltage


Figure 6. Integral Nonlinearity Error vs. \(V_{\text {REF }}\)


Figure 9. Digital-to-Analog Glitch Impulse


Figure 4. Supply Current vs. Temperature


Figure 7. Typical DAC to DAC Linearity Matching


Figure 10. Channel-to-Channel Isolation (1 DAC to 1 DAC)


Figure 5. Differential Nonlinearity Error vs. \(V_{\text {REF }}\)


Figure 8. Total Harmonic Distortion vs. Frequency


Figure 11. Channel-to-Channel Isolation (1 DAC to All Other DACs)


Figure 12. Multiplying Frequency Response vs. Digital Code

\section*{GENERAL DESCRIPTION}

\section*{D/A Section}

The AD7568 contains eight 12 -bit current-output D/A converters. A simplified circuit diagram for one of the \(D / A\) converters is shown in Figure 13.

A segmented scheme is used whereby the 2 MSBs of the 12 -bit data word are decoded to drive the three switches \(\mathrm{A}, \mathrm{B}\) and C . The remaining 10 bits of the data word drive the switches S 0 to S9 in a standard \(\mathrm{R}-2 \mathrm{R}\) ladder configuration.
Each of the switches A to C steers \(1 / 4\) of the total reference current with the remaining current passing through the \(\mathrm{R}-2 \mathrm{R}\) section.
Each DAC in the device has separate \(\mathrm{V}_{\mathrm{REF}}, \mathrm{I}_{\mathrm{OUT} 1}, \mathrm{I}_{\mathrm{OUT} 2}\) and \(\mathrm{R}_{\mathrm{FB}}\) pins. This makes the device extremely versatile and allows DACs in the same device to be configured differently.
When an output amplifier is connected in the standard configuration of Figure 15, the output voltage is given by:
\[
V_{O U T}=-D \cdot V_{R E F}
\]
where D is the fractional representation of the digital word loaded to the DAC. Thus, in the AD7568, D can be set from 0 to 4095/4096.


Figure 13. Simplified D/A Circuit Diagram

\section*{Interface Section}

The AD7568 is a serial input device. Three lines control the serial interface, \(\overline{\text { FSIN }}\), CLKIN and SDIN. The timing diagram is shown in Figure 1.
When the \(\overline{\text { FSIN }}\) input goes low, data appearing on the SDIN line is clocked into the input shift register on each falling edge of CLKIN. When sixteen bits have been received, the register loading is automatically disabled until the next falling edge of \(\overline{\text { FSIN }}\) detected. Also, the received data is clocked out on the next rising edge of CLKIN and appears on the SDOUT pin. This feature allows several devices to be connected together in a daisy chain fashion.
When the sixteen bits have been received in the input shift register, DB3 (A0) is checked to see if it corresponds to the state of pin A0. If it does, then the word is accepted. Otherwise, it is disregarded. This allows the user to address one of two AD7568s in a very simple fashion. DB0 to DB2 of the 16-bit word determine which of the eight DAC input latches is to be loaded. When the \(\overline{\text { LDAC }}\) line goes low, all eight DAC latches in the device are simultaneously loaded with the contents of their respective input latches, and the outputs change accordingly.
Bringing the \(\overline{\mathrm{CLR}}\) line low resets the DAC latches to all 0s. The input latches are not affected, so that the user can revert to the previous analog output if desired.


Figure 14. Input Logic

\section*{UNIPOLAR BINARY OPERATION}

\section*{(2-Quadrant Multiplication)}

Figure 15 shows the standard unipolar binary connection diagram for one of the DACs in the AD7568. When \(\mathrm{V}_{\text {IN }}\) is an ac signal, the circuit performs 2-quadrant multiplication. Resistors R1 and R2 allow the user to adjust the DAC gain error. Offset can be removed by adjusting the output amplifier offset voltage.
Al should be chosen to suit the application. For example, the ADOP-07 or OP-177 are ideal for very low bandwidth applications while the AD843 and AD845 offer very fast settling time in wide bandwidth applications. Appropriate multiple versions of these amplifiers can be used with the AD7568 to reduce board space requirements.

The code table for Figure 15 is shown in Table III.


Figure 15. Unipolar Binary Operation

Table III. Unipolar Binary Code Table
\begin{tabular}{l|l}
\hline \begin{tabular}{l} 
Digital Input \\
MSB \(\ldots \ldots \ldots \ldots\)
\end{tabular} \\
\hline 111111111111 & \begin{tabular}{l} 
Analog Output \\
\(\left(\mathbf{V}_{\text {OUT }}\right.\) As Shown in Figure 15)
\end{tabular} \\
100000000001 & \(-\mathrm{V}_{\text {REF }}(4095 / 4096)\) \\
100000000000 & \(-\mathrm{V}_{\text {REF }}(2049 / 4096)\) \\
011111111111 & \(-\mathrm{V}_{\text {REF }}(2048 / 4096)\) \\
000000000001 & \(-\mathrm{V}_{\text {REF }}(2047 / 4096)\) \\
000000000000 & \(-\mathrm{V}_{\text {REF }}(1 / 4096)\) \\
\hline
\end{tabular}

\section*{NOTE}

Nominal LSB size for the circuit of Figure 15 is given by: \(\mathrm{V}_{\text {REF }}(1 / 4096)\).

\section*{BIPOLAR OPERATION}

\section*{(4-Quadrant Multiplication)}

Figure 16 shows the standard connection diagram for bipolar operation of any one of the DACs in the AD7568. The coding is offset binary as shown in Table IV. When \(\mathrm{V}_{\mathrm{IN}}\) is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R3, R4 and R5 should be ratio matched to \(0.01 \%\).

1. ONLY ONE DAC IS SHOWN FOR CLARITY. 2. DIGITAL INPUT CONNECTIONS ARE OMITTED. 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 16. Bipolar Operation (4-Quadrant Multiplication)

Table IV. Bipolar (Offset Binary) Code Table
\begin{tabular}{l|l}
\hline \begin{tabular}{l} 
Digital Input \\
MSB \(\ldots \ldots \ldots\)
\end{tabular} & \begin{tabular}{l} 
Analog Output \\
\\
\(\left(\mathbf{V}_{\text {OUT }}\right.\) As Shown in Figure 16)
\end{tabular} \\
\hline 111111111111 & \(+\mathrm{V}_{\text {REF }}(2047 / 2048)\) \\
100000000001 & \(+\mathrm{V}_{\text {REF }}(1 / 2048)\) \\
100000000000 & \(+\mathrm{V}_{\text {REF }}(0 / 2048)=0\) \\
011111111111 & \(-\mathrm{V}_{\text {REF }}(1 / 2048)\) \\
000000000001 & \(-\mathrm{V}_{\text {REF }}(2047 / 2048)\) \\
000000000000 & \(-\mathrm{V}_{\text {REF }}(2048 / 2048)=-\mathrm{V}_{\text {REF }}\) \\
\hline
\end{tabular}

NOTE
Nominal LSB size for the circuit of Figure 16 is given by: \(\mathrm{V}_{\text {REF }}(1 / 2048)\).

\section*{SINGLE SUPPLY CIRCUITS}

The AD7568 operates from a single +5 V supply, and this makes it ideal for single supply systems. When operating in such a system, it is not possible to use the standard circuits of Figures 15 and 16 since these invert the analog input, \(\mathrm{V}_{\mathrm{IN}}\). There are two alternatives. One of these continues to operate the DAC as a current-mode device, while the other uses the voltage switching mode.

1. ONLY ONE DAC IS SHOWN FOR CLARITY.
2. DIGITAL INPUT CONNECTIONS ARE OMITTED. 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 17. Single Supply Current-Mode Operation

\section*{Current Mode Circuit}

In the current mode circuit of Figure 17, \(\mathrm{I}_{\text {OUT2 }}\), and hence \(\mathrm{I}_{\text {OUT1 }}\), is biased positive by an amount \(\mathrm{V}_{\text {BIAS }}\). For the circuit to operate correctly, the DAC ladder termination resistor must be connected internally to \(\mathrm{I}_{\mathrm{OUT} 2}\). This is the case with the AD7568. The output voltage is given by:
\[
V_{O U T}=\left\{D \frac{R_{F B}}{R_{D A C}}\left(V_{B I A S}-V_{I N}\right)\right\}+V_{B I A S}
\]

As D varies from 0 to 4095/4096, the output voltage varies from \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BIAS }}\) to \(\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {BIAS }}-\mathrm{V}_{\text {IN }} . \mathrm{V}_{\text {BIAS }}\) should be a low impedance source capable of sinking and sourcing all possible variations in current at the \(\mathrm{I}_{\mathrm{OUT} 2}\) terminal without any problems.

\section*{Voltage Mode Circuit}

Figure 18 shows DAC A of the AD7568 operating in the voltage-switching mode. The reference voltage, \(\mathrm{V}_{\text {IN }}\) is applied to the \(\mathrm{I}_{\text {OUT1 }} \mathrm{pin}, \mathrm{I}_{\text {OUT2 }}\) is connected to AGND and the output voltage is available at the \(\mathrm{V}_{\text {REF }}\) terminal. In this configuration, a positive reference voltage results in a positive output voltage making single supply operation possible. The output from the DAC is a voltage at a constant impedance (the DAC ladder resistance). Thus, an op amp is necessary to buffer the output voltage. The reference voltage input no longer sees a constant input impedance, but one which varies with code. So, the voltage input should be driven from a low impedance source.
It is important to note that \(\mathrm{V}_{\text {IN }}\) is limited to low voltages because the switches in the DAC no longer have the same sourcedrain voltage. As a result, their on-resistance differs and this degrades the integral linearity of the DAC. Also, \(\mathrm{V}_{\text {IN }}\) must not go negative by more than 0.3 volts or an internal diode will turn on, causing possible damage to the device. This means that the full-range multiplying capability of the DAC is lost.


Figure 18. Single Supply Voltage Switching Mode Operation

\section*{APPLICATIONS}

\section*{Programmable State Variable Filter}

The AD7568 with its multiplying capability and fast settling time is ideal for many types of signal conditioning applications. The circuit of Figure 19 shows its use in a state variable filter design. This type of filter has three outputs: low pass, high pass and bandpass. The particular version shown in Figure 19 uses one half of an AD7568 to control the critical parameters \(f_{0}, Q\) and \(A_{0}\). Instead of several fixed resistors, the circuit uses the DAC equivalent resistances as circuit elements. Thus, R1 in Figure 19 is controlled by the 12 -bit digital word loaded to DAC A of the AD7568. This is also the case with R2, R3 and R4. The fixed resistor R5 is the feedback resistor, \(\mathrm{R}_{\mathrm{FB}} \mathrm{B}\).
\[
\text { DAC Equivalent Resistance, } R_{E Q}=\left(R_{L A D D E R} \times 4096\right) / N
\]
where:
\(\mathrm{R}_{\text {LADDER }}\) is the DAC ladder resistance.
N is the DAC Digital Code in Decimal ( \(0<\mathrm{N}<4096\) ).

\section*{AD7568}

In the circuit of Figure 19:
\(\mathrm{C} 1=\mathrm{C} 2, \mathrm{R} 7=\mathrm{R} 8, \mathrm{R} 3=\mathrm{R} 4\) (i.e., the same code is loaded to each DAC).

Resonant frequency, \(f_{0}=1 /(2 \pi R 3 C 1)\).
Quality Factor, \(\mathrm{Q}=(\mathrm{R} 6 / \mathrm{R} 8) \cdot(\mathrm{R} 2 / \mathrm{R} 5)\).
Bandpass Gain, A0 \(=-\mathrm{R} 2 / \mathrm{R} 1\).
Using the values shown in Figure 19, the Q range is 0.3 to 5, and the \(\mathrm{f}_{0}\) range is 0 to 12 kHz .

\section*{APPLICATION HINTS}

\section*{Output Offset}

CMOS D/A converters in circuits such as Figures 15, 16 and 17 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the \(\mathrm{D} / \mathrm{A}\) converter nonlinearity, depends on \(\mathrm{V}_{\mathrm{OS}}\), where \(\mathrm{V}_{\mathrm{Os}}\) is the amplifier input offset voltage. For the AD7568 to maintain specified accuracy with \(\mathrm{V}_{\text {REF }}\) at 10 V , it is recommended that \(\mathrm{V}_{\mathrm{OS}}\) be no greater than \(500 \mu \mathrm{~V}\), or \(\left(50 \times 10^{-6}\right) \cdot\left(\mathrm{V}_{\mathrm{REF}}\right)\), over the temperature range of operation. Suitable amplifiers include the AD OP-07, AD OP-27, OP-177, AD711, AD845 or multiple versions of these.

\section*{Temperature Coefficients}

The gain temperature coefficient of the AD7568 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and a typical value of \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to gain shifts of 2 LSB and 0.8 LSBs respectively over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 and R2 are used to adjust full-scale in Figures 15 and 16, their temperature coefficients should be taken into account. For further information see "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs," Application Note, Publication Number E630c-5-3/86, available from Analog Devices.

\section*{High Frequency Considerations}

The output capacitances of the AD7568 DACs work in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor. This is shown as Cl in Figures 15,16 and 17.

\section*{MICROPROCESSOR INTERFACING} AD7568-80C51 Interface
A serial interface between the AD7568 and the 80 C 51 microcontroller is shown in Figure 20. TXD of the 80C51 drives SCLK of the AD7568 while RXD drives the serial data line of the part. The FSIN signal is derived from the port line P3.3.

The 80 C 51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the data word transmitted to the AD7568 corresponds to the loading sequence shown in Table I. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 80C51 transmits its serial data in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7568, P3.3 is left low after the first eight bits are transferred, and a second byte of data is then transferred serially to the AD7568. When the second serial transfer is complete, the P3.3 line is taken high. Note that the 80 C 51 outputs the serial data byte in a format which has the LSB first. The AD7568 expects the MSB first. The 80C51 transmit routine should take this into account.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 20. AD7568 to \(80 C 51\) Interface
\(\overline{\mathrm{LDAC}}\) and \(\overline{\mathrm{CLR}}\) on the AD7568 are also controlled by 80C51 port outputs. The user can bring LDAC low after every two bytes have been transmitted to update the DAC which has been programmed. Alternatively, it is possible to wait until all the input registers have been loaded (sixteen byte transmits) and then update the DAC outputs.

\section*{AD7568-68HC11 Interface}

Figure 21 shows a serial interface between the AD7568 and the \(68 \mathrm{HC11}\) microcontroller. SCK of the \(68 \mathrm{HC11}\) drives SCLK of the AD7568, while the MOSI output drives the serial data line of the AD7568. The \(\overline{\mathrm{FSIN}}\) signal is derived from a port line (PC7 shown).
For correct operation of this interface, the \(68 \mathrm{HCl1}\) should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC7 is taken low. When the \(68 \mathrm{HCl1}\) is configured like this, data on MOSI is valid on the falling edge of SCK. The \(68 \mathrm{HCl1}\) transmits its serial data in 8 -bit bytes (MSB first), with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7568, PC7 is left low after the first eight bits are transferred, and a second byte of data is then transferred serially to the AD7568. When the second serial transfer is complete, the PC7 line is taken high.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 21. AD7568 to 68HC11 Interface

In Figure 21, \(\overline{\text { LDAC }}\) and \(\overline{\text { CLR }}\) are controlled by the PC6 and PC5 port outputs. As with the 80C51, each DAC of the AD7568 can be updated after each two-byte transfer, or else all DACs can be simultaneously updated.

\section*{AD7568-ADSP-2101 Interface}

Figure 22 shows a serial interface between the AD7568 and the ADSP-2101 digital signal processor. The ADSP-2101 may be set up to operate in the SPORT Transmit Normal Internal Framing Mode. The following ADSP-2101 conditions are recommended: Internal SCLK; Active High Framing Signal; 16-bit word length. Transmission is initiated by writing a word to the TX register after the SPORT has been enabled. The data is then clocked out on every rising edge of SCLK after TFS goes low. TFS stays low until the next data transfer.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 22. AD7568 to ADSP-2101 Interface

\section*{AD7568-TMS320C25 Interface}

Figure 23 shows an interface circuit for the TMS320C25 digital signal processor. The data on the DX pin is clocked out of the processor's Transmit Shift Register by the CLKX signal. 16-bit transmit format should be chosen by setting the FO bit in the ST1 register to 0 . The transmit operation begins when data is written into the data transmit register of the TMS320C25. This data will be transmitted when the FSX line goes low while

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 23. AD7568 to TMS320C25 Interface

CLKX is high or going high. The data, starting with the MSB, is then shifted out to the DX pin on the rising edge of CLKX. When all bits have been transmitted, the user can update the DAC outputs by bringing the XF output flag low.

\section*{Multiple DAC Systems}

If there are only two AD7568s in a system, there is a simple way of programming each. This is shown in Figure 24. If the user wishes to program one of the DACs in the first AD7568, then DB3 of the serial bit stream should be set to 0 , to correspond to the state of the A0 pin on that device. If the user wishes to program a DAC in the second AD7568, then DB3 should be set to 1 , to correspond to A 0 on that device.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 24. Interfacing ADSP-2101 to Two AD7568s

For systems which contain larger numbers of AD7568s and where the user also wishes to read back the DAC contents for diagnostic purposes, the SDOUT pin may be used to daisy chain several devices together and provide the necessary serial readback. An example with the \(68 \mathrm{HCl1}\) is shown in Figure 25. The routine below shows how four AD7568s would be programmed in such a system. Data is transmitted at the MOSI pin of the \(68 \mathrm{HCl1}\). It flows through the input shift registers of the AD7568s and finally appears at the SDOUT pin of DAC N. So, the readback routine can be invoked any time after the first four words have been transmitted (the four input shift registers in the chain will now be filled up and further activity on the CLKIN pin will result in data being read back to the microcomputer through the MISO pin). System connectivity can be verified in this manner. For a four-device system (32 DACs) a twoline to four-line decoder is necessary.
Note that to program the 32 DACs, 35 transmit operations are needed. In the routine, three words must be retransmitted. The first word for DACs \#3, \#2 and \#1 must be transmitted twice in order to synchronize their arrival at the SDIN pin with A0 going low.

Table V. Routine for Loading 4 AD7568s Connected As in Figure 25

Bring PC7 ( \(\overline{\mathrm{FSIN}}\) ) low to allow writing to the AD7568s. Enable AD7568 \#4 (Bring A0 low). Disable the others. Transmit 1st 16-bit word: Data for DAC H, \#4
. . . .

Transmit 9th 16-bit word: Data for DAC H, \#3 Transmit 9th 16-bit word again: Data for DAC H, \#3 Transmit 10th 16-bit word: Data for DAC G, \#3 Transmit 11th 16-bit word: Data for DAC F, \#3 Enable AD7568 \#3, Disable the others. Transmit 12th 16-bit word: Data for DAC E, \#3

Transmit 17th 16 -bit word: Data for DAC H, \#2 Transmit 17th 16-bit word again: Data for DAC H, \#2 Transmit 18th 16-bit word: Data for DAC G, \#2 Enable AD7568 \#2, Disable the others. Transmit 19th 16-bit word: Data for DAC F, \#2 Transmit 25th word: Data for DAC H, \#1 Enable AD7568 \#1, Disable the others. Transmit 25th word again: Data for DAC H, \#1 Transmit 26th word: Data for DAC G, \#1
- . . .

Transmit 32nd word: Data for DAC A, \#1
Bring PC7 ( \(\overline{\mathrm{FSIN}})\) high to disable writing to the AD7568s.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 25. Multi-DAC System

FEATURES
On-Chip Latches for Both DACs
+12 V to +15 V Operation
DACs Matched to \(\mathbf{1 \%}\)
Four Quadrant Multiplication
TTLCMOS Compatible from +12 V to +15 V
Latch Free (Protection Schottkys not Required)

\section*{APPLICATIONS}

Disk Drives
Programmable Filters
X-Y Graphics
Gain/Attenuation

\section*{GENERAL DESCRIPTION}

The AD7628 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in small \(0.3^{\prime \prime}\)-wide 20 -pin DIPs and in 20 -terminal surface mount packages.
Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.
Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input \(\overline{\mathrm{DAC} \mathrm{A}} / \mathrm{DAC} \mathrm{B}\) determines which DAC is to be loaded. The AD7628's load cycle is similar to the write cycle of a random access memory, and the device is bus compatible with most 8 bit microprocessors, including 6502, 6809, 8085, Z80.
The device operates from a +12 V to +15 V power supply and is TTL-compatible over this range. Power dissipation is a low 20mW.
Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.


\section*{PRODUCT HIGHLIGHTS}
1. DAC to DAC matching: since both of the AD7628 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent.The AD7628's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
2. Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a \(\overline{\mathrm{DACA}}\) DAC B select line has allowed the AD7628 to be packaged in a small 20-pin \(0.3^{\prime \prime}\) wide DIP, 20-pin SOIC, 20-terminal PLCC and 20-terminal LCC.
3. TTL-Compatibility: All digital inputs are TTL-compatible over a +12 V to +15 V power supply range.

\title{

}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline SWITCHINGCHARACTERISTICS \({ }^{3}\) & & & & & & \\
\hline See Timing Diagram & & & & & & \\
\hline Chip Select to Write Set Up Time & & & & & & \\
\hline \({ }_{\text {tcs }}\) & 160 & 160 & 210 & \(n s\) min & & \\
\hline Chip Select to Write Hold Time & & & & & & \\
\hline \({ }^{\text {t }} \mathrm{CH}\) & 10 & 10 & 10 & \(n 8 \min\) & & \\
\hline DACSelect to Write Set Up Time & & & & & & \\
\hline  & 160 & 160 & 210 & \(n 8 \min\) & & \\
\hline DACSelect to Write Hold Time \(t_{\mathrm{AH}}\) & 10 & 10 & 10 & \(n s\) min & . & \\
\hline Data Valid to Write Set Up Time \(t_{D S}\) & 160 & 160 & 210 & \(n 8\) min & & \\
\hline Data Valid to Write Hold Time & & & & & & \\
\hline \[
\underset{\text { Write Pulse Width }}{\text { ton }_{\text {DH }}}
\] & 10 & 10 & 10 & \(n \mathrm{mmin}\) & & \\
\hline \(t_{\text {WR }}\) & 150 & 170 & 210 & \(n s\) min & & \\
\hline POWER SUPPLY & & & & & See Figure 3 & \\
\hline \(\mathrm{I}_{\mathrm{DD}}\), K Grade & 2 & 2 & & mA & All Digital Inputs \(\mathrm{V}_{\text {IL }}\) or \(\mathrm{V}_{\text {IH }}\) & \\
\hline B, T Grades & 2 & 2.5 & 2.5 & mA & All Digital Inputs \(V_{\text {IL }}\) or \(V_{\text {IH }}\) & \\
\hline All Grades & 100 & 500 & 500 & \(\mu \mathrm{A}\) & All Digital Inputs 0V or \(V_{\text {DD }}\) & \\
\hline
\end{tabular}

Specifications subject to change without notice.

\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for Design Guidance only and are not subject to test.
\(V_{D 0}=+10.8 \mathrm{~V}\) to +15.75 V . (Measured Using Recommended P.C. Board Layout (Figure 7) and AD644 as Output Amplifiers)


\footnotetext{
NOTES
\({ }^{1}\) Temperature Ranges are K Version; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
B Version; \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\({ }^{2}\) Specification applies to both DAC \(\sin\) AD7628.
\({ }^{2}\) Specification applies to both DACs in AD7628.
\({ }^{4}\) Logic inputs are MOS Gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than \(\ln A\).
Specifications subject to change without notice.
}

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\begin{tabular}{|c|c|}
\hline \(\mathrm{V}_{\text {DD }}\) to AGND & \(0 \mathrm{~V},+17 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) to DGND & . \(0 \mathrm{~V},+17 \mathrm{~V}\) \\
\hline AGND to DGND & \(\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}\) \\
\hline DGND to AGND & \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Digital Input Voltage to DGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {PIN2 }}\), \(\mathrm{V}_{\text {PIN20 }}\) to AGND & \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{RFB}} \mathrm{A}, \mathrm{V}_{\mathrm{RFB}} \mathrm{B}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline Power Dissipation (Any Package) to & \(75^{\circ} \mathrm{C}\). . . 450 mW \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) by & . . . . . . . . \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline Operating Temperature Range & \\
\hline Commercial (K) Grades & C to \(+85^{\circ} \mathrm{C}\) \\
\hline Industrial (B) Grades & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Extended (T) Grades & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 10sec) & \(+300^{\circ}\) \\
\hline
\end{tabular}

\section*{CAUTION:}
1. ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not insert this device into powered sockets. Remove power before insertion or removal.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l|l}
\hline Model \(^{\mathbf{1}}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Gain \\
Error
\end{tabular} & \begin{tabular}{l} 
Package \\
Option \(^{2}\)
\end{tabular} \\
\hline AD7628KN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{N}-20\) \\
AD7628KP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{P}-20 \mathrm{~A}\) \\
AD7628KR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{R}-20\) \\
AD7628BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7628TQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{Q}-20\) \\
AD7628TE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & \(\mathrm{E}-20 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B process parts, add /883B to part number. Contact your local sales office for military data sheet.
\({ }^{2} \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.

\section*{TERMINOLOGY}

\section*{Relative Accuracy:}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full-scale and is normally expressed in LSBs or as a percentage of full-scale reading.

\section*{Differential Nonlinearity:}

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB max over the operating temperature range ensures monotonicity.

\section*{Gain Error:}

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1 s in the DAC latches after offset error has been adjusted out. Gain error of both DACs is adjustable to zero with external resistance.

\section*{Output Capacitance:}

Capacitance from OUT A or OUT B to AGND.

\section*{Digital-to-Analog Glitch Impulse:}

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV -secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with \(\mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}\) \(=\mathrm{AGND}\).

\section*{Channel-to-Channel Isolation:}

The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

\section*{Digital Crosstalk:}

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.


\section*{AD7628}

\section*{INTERFACE LOGIC INFORMATION}

\section*{DAC Selection:}

Both DAC latches share a common 8-bit input port. The control input \(\overline{\mathrm{DAC}} \mathrm{A} / \mathrm{DAC}\) B selects which DAC can accept data from the input port.

\section*{Mode Selection:}

Inputs \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control the operating mode of the selected DAC. See Mode Selection Table below.

\section*{Write Mode:}

When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DBO DB7.

\section*{Hold Mode:}

The selected DAC latch retains the data which was present on DB0-DB7 just prior to \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
\(\overline{\text { DACA/ }}\) \\
DAC B
\end{tabular} & \(\overline{\mathbf{C S}}\) & \(\overline{\text { WR }}\) & DAC A & DACB \\
\hline L & L & L & WRITE & HOLD \\
\hline H & L & L & HOLD & WRITE \\
\hline X & H & X & HOLD & HOLD \\
\hline X & X & H & HOLD & HOLD \\
\hline
\end{tabular}
\(\mathrm{L}=\) Low State \(\mathrm{H}=\) High State \(\mathrm{X}=\) Don't Care

\section*{Mode Selection Table}

\section*{WRITE CYCLE TIMING DIAGRAM}


NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES

MEASURED FROM \(10 \%\) TO \(90 \%\) OF +5 V .
\(\mathrm{V}_{\mathrm{DD}}=+10.8 \mathrm{~V}\) TO \(+15.75 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}\).
2. TIMING MEASUREMENT REFERENCE LEVEL is \(\frac{\mathrm{V}_{\mathrm{HH}}+\mathrm{V}_{\mathrm{IL}}}{2}\)

\section*{CIRCUIT INFORMATION - D/A SECTION}

The AD7628 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted \(R-2 R\) ladder structure is used, that is, binary


Figure 1. Simplified Functional Circuit for DAC A
weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 2 shows an approximate equivalent circuit for one of the AD7628's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.
The current source \(I_{\text {Leakage }}\) is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every \(10^{\circ} \mathrm{C}\). The resistor \(\mathrm{R}_{\mathrm{O}}\) as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0 's code) from \(0.8 R\) to \(2 R\). \(R\) is typically \(11 \mathrm{k} \Omega\). C Cut is the capacitance due to the N -channel switches and varies from about 50 pF to 120 pF depending upon the digital input. \(g\left(V_{\text {REF }} A, N\right)\) is the Thevenin equivalent voltage generator due to the reference input voltage \(\mathrm{V}_{\text {REF }} \mathrm{A}\) and the transfer function of the R-2R ladder.
For further information on CMOS multiplying D/A converters refer to "CMOS DAC Application Guide, \(2^{\text {ND }}\) Edition" available from Analog Devices, Publication Number G872a-15-4/86.


Figure 2. Equivalent Analog Output Circuit of DAC A

\section*{CIRCUIT INFORMATION - DIGITAL SECTION}

The input buffers are simple CMOS level-shifters designed such that when the AD7628 is operated with \(\mathrm{V}_{\mathrm{DD}}\) from 10.8 V to 15.75 V , the buffer converts TTL input levels \((2.4 \mathrm{~V}\) and 0.8 V\()\) into CMOS logic levels. When \(\mathrm{V}_{\text {IN }}\) is in the region of 1.0 volt to 2.0 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( \(\mathrm{V}_{\mathrm{DD}}\) and DGND) as is practically possible.
The AD7628 may be operated with any supply voltage in the range \(10.8 \leq \mathrm{V}_{\mathrm{DD}} \leq 15.75\) volts.


Figure 3. Typical Plot of Supply Current, IDD vs. Logic Input Voltage \(V_{I N}\) for \(V_{D D}=+15 \mathrm{~V}\).


NOTES:
'R1, R2 AND R3. R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED SEE TABLE 3 FOR RECOMMMENDED VALUES.
\({ }^{2}\) C1, C2 PHASE COMPPNSATIN CL, C2 PHAE COMPENSATION (10pF-15pF) IS REQUIRED WH
USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR
OSCILATION.

Figure 4. Dual DAC Unipolar Binary Operation 12 Quadrant Multiplication). See Table I.


Figure 5. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.
\begin{tabular}{|c|c|}
\hline DACLatch Contents MSB LSB & Analog Output (DACA or DACB) \\
\hline 11111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{255}{256}\right)\) \\
\hline 10000001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{129}{256}\right)\) \\
\hline 10000000 & \[
-V_{\mathrm{IN}}\left(\frac{128}{256}\right)=-\frac{\mathrm{V}_{\mathrm{IN}}}{2}
\] \\
\hline 01111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{127}{256}\right)\) \\
\hline 00000001 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{256}\right)
\] \\
\hline 00000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{0}{256}\right)=0\) \\
\hline
\end{tabular}

Note: 1 LSB \(=\left(2^{-8}\right)\left(V_{\text {IN }}\right)=\frac{1}{256}\left(v_{\text {IN }}\right)\)
Table I. Unipolar Binary Code Table
\begin{tabular}{|c|c|}
\hline DACLatch Contents MSB LSB & Analog Output (DACA or DACB) \\
\hline 11111111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{127}{128}\right)\) \\
\hline 10000001 & \[
+\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{128}\right)
\] \\
\hline 10000000 & 0 \\
\hline 01111111 & \[
-\mathrm{V}_{\mathrm{IN}}\left(\frac{1}{128}\right)
\] \\
\hline 00000001 & \[
-\mathrm{V}_{\text {IN }}\left(\frac{127}{128}\right)
\] \\
\hline 00000000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{128}{128}\right)\) \\
\hline
\end{tabular}

Table II. Bipolar (Offset Binary) Code Table
\begin{tabular}{l|c}
\begin{tabular}{l|c} 
Trim \\
Resistor
\end{tabular} & K/B/T \\
\hline R1; R3 & 500 \\
R2; R4 & 150 \\
\hline
\end{tabular}

Table III. Recommended Trim Resistor Values

\section*{AD7628}

\section*{APPLICATIONS INFORMATION}

\section*{Application Hints}

To ensure system performance consistent with AD7628 specifications, careful attention must be given to the following points:
1. GENERAL GROUND MANAGEMENT: AC or transient voltages between the AD7628 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7628. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected in inverse parallel between the AD7628 AGND and DGND pins (1N914 or equivalent).
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output which depends on \(\mathrm{V}_{\mathrm{OS}}\) ( \(\mathrm{V}_{\mathrm{OS}}\) is amplifier input offset voltage). This differential nonlinearity term adds to the \(\mathrm{R} / 2 \mathrm{R}\) differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier \(\mathrm{V}_{\mathrm{OS}}\) be no greater than \(10 \%\) of 1 LSB over the temperature range of interest.
3. HIGH FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

\section*{DYNAMIC PERFORMANCE}

The dynamic performance of the two DACs in the AD7628 will depend upon the gain and phase characteristics of the output amplifiers together with the optimum choice of the PC board layout and decoupling components. Figure 6 shows the relationship between input frequency and channel to channel isolation. Figure


Figure 6. Channel-to-Channel Isolation


Figure 7. Suggested P.C. Board Layout for AD7628 with AD644 Dual Op-Amp

7 shows a printed circuit layout for the AD7628 and the AD644 dual op-amp which minimizes feedthrough and crosstalk.

\section*{SINGLE SUPPLY APPLICATIONS}

The AD7628 DAC R-2R ladder termination resistors are connected to AGND within the device. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between DGND and VDD. Figure 8 shows a circuit which provides two +5 V to +8 V analog outputs by biasing AGND +5 V up from DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the constant and matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1 and R1 is adjusted until the \(\mathrm{V}_{\text {REF }} \mathrm{A}\) and \(\mathrm{V}_{\text {REF }} \mathrm{B}\) inputs are at +2 V . The two analog output voltages range from +5 V to +8 V for DAC codes 00000000 to 11111111 .


Figure 8. AD7628 Single Supply Operation
Figure 9 shows DAC A of the AD7628 connected in a positive reference, voltage switching mode. This configuration is useful in that \(\mathrm{V}_{\text {OUT }}\) is the same polarity as \(\mathrm{V}_{\text {IN }}\) allowing single supply operation. However, to retain specified linearity, \(\mathrm{V}_{\mathrm{IN}}\) must be in the range 0 to +2.5 V and the output buffered or loaded with a high impedance, see Figure 10. Note that the input voltage is connected to the DAC OUT A and the output voltage is taken from the DAC \(\mathrm{V}_{\text {REF }} A\) pin.


Figure 9. AD7628 Single Supply, Voltage Switching Mode


Figure 10. Typical AD7628 Performance in Single Supply Voltage Switching Mode

MICROPROCESSOR INTERFACE


Figure 11. AD7628 Dual DAC to 6800 CPU Interface

\section*{PROGRAMMABLE WINDOW COMPARATOR}


In the circuit of Figure 13 the AD7628 is used to implement a programmable window comparator. DACS A and B are loaded with the required upper and lower voltage limits for the test, respectively. If the test input is not within the programmed limits, the pass/fail output will indicate a fail (logic zero).

Figure 13. Digitally Programmable Window Comparator
(Upper and Lower Limit Detector)
PROGRAMMABLE STATE VARIABLE FILTER


Figure 14. Digitally Controlled State Variable Filter

\section*{CIRCUIT EQUATIONS}
\[
\begin{aligned}
& \mathrm{C}_{1}=\mathrm{C}_{2}, \mathrm{R}_{1}=\mathrm{R}_{2}, \mathrm{R}_{4}=\mathrm{R}_{5} \\
& \mathrm{f}_{\mathrm{C}}=\frac{1}{2 \pi \mathrm{R}_{1} \mathrm{C}_{1}} \\
& \mathrm{Q}=\frac{\mathbf{R}_{3}}{\mathbf{R}_{4}} \cdot \frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{\mathrm{FBB} 1}} \\
& \mathrm{~A}_{\mathrm{O}}=-\frac{\mathbf{R}_{\mathrm{F}}}{\mathbf{R}_{\mathbf{S}}}
\end{aligned}
\]

Note:
DAC equivalent resistance equals \(256 \times\) (DAC Ladder resistance)

DAC Digital Code

In this state variable or universal filter configuration (Figure 14) DACs A1 and B1 control the gain and Q of the filter characteristic while DACs A2 and B2 control the cut-off frequency, fc. DACs A2 and B2 must track accurately for the simple expression for fc to hold. This is readily accomplished by the AD7628. Op amps are \(2 \times\) AD644. C3 compensates for the effects of op amp gain-bandwidth limitations.

The filter provides low pass, high pass and band pass outputs and is ideally suited for applications where microprocessor control of filter parameters is required, e.g., equalizer, tone controls, etc.
Programmable range for component values shown is \(\mathrm{fc}=0\) to 15 kHz and \(\mathrm{Q}=0.3\) to 4.5 .

\section*{AD7628}

\section*{DIGITALLY CONTROLLED DUAL}

TELEPHONE ATTENUATOR
In this configuration the AD7628 functions as a 2-channel digitally controlled attenuator. Ideal for stereo audio and telephone signal level control applications. Table IV gives input codes vs. attenuation for a 0 to 15.5 dB range.

Input Code \(=256 \times 10 \exp \left(-\frac{\text { Attenuation, } \mathrm{dB}}{20}\right)\)


Figure 15. Digitally Controlled Dual Telephone Attenuator
\begin{tabular}{|c|c|c|c|c|c|}
\hline Attn. dB & DAC Input Code & \begin{tabular}{l}
Code In \\
Decimal
\end{tabular} & Attn. dB & DAC Input Code & Code In Decimal \\
\hline 0 & 11111111 & 255 & 8.0 & 01100110 & 102 \\
\hline 0.5 & 11110010 & 242 & 8.5 & 01100000 & 96 \\
\hline 1.0 & 11100100 & 228 & 9.0 & 01011011 & 91 \\
\hline 1.5 & 11010111 & 215 & 9.5 & 01010110 & 86 \\
\hline 2.0 & 11001011 & 203 & 10.0 & 01010001 & 81 \\
\hline 2.5 & 11000000 & 192 & 10.5 & 01001100 & 76 \\
\hline 3.0 & 10110101 & 181 & 11.0 & 01001000 & 72 \\
\hline 3.5 & 10101011 & 171 & 11.5 & 01000100 & 68 \\
\hline 4.0 & 10100010 & 162 & 12.0 & 01000000 & 64 \\
\hline 4.5 & 10011000 & 152 & 12.5 & 00111101 & 61 \\
\hline 5.0 & 10010000 & 144 & 13.0 & 00111001 & 57 \\
\hline 5.5 & 10001000 & 136 & 13.5 & 00110110 & 54 \\
\hline 6.0 & 10000000 & 128 & 14.0 & 00110011 & 51 \\
\hline 6.5 & 01111001 & 121 & 14.5 & 00110000 & 48 \\
\hline 7.0 & 01110010 & 114 & 15.0 & 00101110 & 46 \\
\hline 7.5 & 01101100 & 108 & 15.5 & 00101011 & 43 \\
\hline
\end{tabular}

Table IV. Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 15

\section*{Dual 8-Bit Buffered Multiplying CMOS D/A Converter}

\section*{FEATURES}
- On-Chip Latches for Both DACs
- +5 V to +15 V Single Supply Operation
- DACs Matched to 1\%
- Four-Quadrant Multiplication
- TTL/CMOS Compatible from +5 V To +15 V
- 8-Bit Endpoint Linearity ( \(\pm 1 / 2\) LSB)
- Full Temperature Operation
- Low Power Consumption
- Microprocessor Compatible (60ns Write Time)
- Improved ESD and Latch-Up Resistance
- Automatically Insertable CerDIP and Plastic Packages
- Available in Surface Mount SO, PLCC, and LCC Packages
- Improved AD7628
- Available in Die Form

\section*{APPLICATIONS}

\section*{- Disk Drives}
- Digital Gain/Attenuation Control
- Digitally-Controlled Filter Parameters
- Digitally-Controlled Audio Circuits
- X-Y Graphics
- Digital/Synchro Conversion
- Robotics
- Ideal for Battery-Operated Equipment

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{RELATIVE ACCURACY} & \multirow[b]{2}{*}{GAIN ERROR
\[
T_{A}=+25^{\circ} \mathrm{C}
\]} & \multicolumn{2}{|r|}{PACKAGE: \(20-\) Pin DIP} \\
\hline & & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) TO \(+125^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2 \mathrm{LSB}\) & PM7628AR & PM7628ER \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & PM7628ARC/883 & PM7628FP \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & - & PM-7628FPC \({ }^{\dagger \dagger}\) \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & - & PM7628FS \({ }^{\dagger \dagger}\) \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(t\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
t1 For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{GENERAL DESCRIPTION}

The PM-7628 is an improved version of the AD7628 offering TTL compatibility from +5 to +15 volts and faster AC timing. It contains two 8 -bit multiplying CMOS digital-to-analog converters that are fabricated in a single chip. This monolithic construction offers excellent DAC-to-DAC matching and tracking over temperature.

The PM-7628 consists of two thin-film R-2R resistor-ladder networks, two tracking span resistors, two data latches, one input buffer, and control logic circuitry.

The PM-7628's digital inputs are bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80. Data loading is similar to that of a RAM's write cycle. Digital
input data is directed into one of the DAC data latches determined by the DAC selection control line DAC A/DAC B.
Operating from a single +5 V to +15 V power supply, the \(\mathrm{PM}-7628\) dissipates only 12 mW of power in a space saving 20 -pin \(0.3^{\prime \prime}\) DIP, and 20 -terminal surface mount packages. The PM-7628 features circuitry designed to protect against damage from elec-

\section*{CROSS REFERENCE}
\begin{tabular}{llc}
\hline \multicolumn{1}{c}{ PMI } & ADI & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline PM7628AR & AD7628TQ & MIL \\
\hline PM7628ARC/883 & AD7628TE & \\
\hline PM7628ER & AD7628BQ & IND \\
\hline PM7628FP & AD7628KN & COM \\
\hline PM7628FPC & AD7628KP & \\
\hline
\end{tabular}

\section*{PIN CONNECTIONS}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
PLCC PACKAGE (PC-Suffix) \\
LCC PACKAGE (RC-Suffix)
\end{tabular} &  \\
\hline
\end{tabular}

\section*{FUNCTIONAL DIAGRAM}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)} \\
\hline \multicolumn{4}{|l|}{\(V_{D D}\) to AGND} \\
\hline \multicolumn{4}{|l|}{\(V_{D D}\) to DGND} \\
\hline \multicolumn{4}{|l|}{AGND to DGND} \\
\hline \multicolumn{4}{|l|}{Digital Input} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {PIN2 }}, V_{\text {PIN20 }}\) to AGI} \\
\hline \multicolumn{4}{|l|}{\(V_{R E F} A, V_{\text {REF }}\) B to AGND} \\
\hline \multicolumn{4}{|l|}{\(V_{R F B} A, V_{R F B} B\) to \(A G N D\)} \\
\hline \multicolumn{4}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{4}{|l|}{AR, ARC Versions ................................. \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{ER, FP, FPC, FS Versions ....................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Junction Temperature ............................................. \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Storage Temperature .............................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Lead Temperature (Soldering, 60 sec ) ...................... \(+300^{\circ} \mathrm{C}\)} \\
\hline PACKAGE TYPE & \(\Theta_{j A}\) (Note 1) & \(\theta_{\text {Ic }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 80 & 15 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP (P) & 74 & 32 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC) & 89 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact PLCC (PC) & 76 & 36 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \multicolumn{4}{|l|}{NOTE:} \\
\hline \multicolumn{4}{|l|}{1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for PLCC packages.} \\
\hline
\end{tabular}

CAUTION:
1. Do not apply voltages higher than \(V_{D D}\) or less than GND potential on any terminal except \(V_{\text {REF }}\).
2. The digital control inputs are zener-protected; however, permanent damagmay occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready for use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Use proper antistatic handling procedures.
5. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS: at \(\mathrm{V}_{D D}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}} \mathrm{A}=\mathrm{I}_{\mathrm{OUT}} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM -7628 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline STATIC ACCURACY (Note 1) & & & & & & \\
\hline Resolution & \(N\) & & 8 & - & - & Bits \\
\hline Relative Accuracy (Note 2) & INL & & - & - & \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity (Note 3) & DNL & & - & - & \(\pm 1\) & LSB \\
\hline Full-Scale Gain Error (Note 4) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{aligned}
& \pm 0.5 \\
& \pm 1.0
\end{aligned}
\] & \[
\begin{aligned}
& \pm 2 \\
& \pm 3
\end{aligned}
\] & LSB \\
\hline Gain Temperature Coefficient ( \(\Delta\) Gain / \(\Delta\) Temperature) (Notes 4, 10) & TCG \({ }_{\text {FS }}\) & & - & - & \(\pm 0.007\) & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline \[
\begin{aligned}
& \text { Output Leakage Current } \\
& \text { IOuTA (Pin 2) I Out }{ }^{B(\text { Pin } 20)} \\
& \text { (Note 5) }
\end{aligned}
\] & ILKG & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{gathered}
\pm 5 \\
-
\end{gathered}
\] & \[
\begin{array}{r} 
\pm 50 \\
\pm 200
\end{array}
\] & nA \\
\hline Input Resistance
\[
\begin{aligned}
& \left(V_{\text {REF }} A, V_{\text {REF }} B\right) \\
& \text { (Note 6) }
\end{aligned}
\] & \(\mathrm{R}_{1 \mathrm{~N}}\) & & 8 & - & 15 & k \(\boldsymbol{\Omega}\) \\
\hline Input Resistance Match
\[
\left(V_{\text {REF }} A / N_{\text {REF }} B\right)
\] & \[
\begin{aligned}
& \Delta \mathrm{R}_{\mathrm{IN}} \\
& \overline{\mathrm{R}_{\mathrm{IN}}}
\end{aligned}
\] & & - & \(\pm 0.1\) & \(\pm 1\) & \% \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS: at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\mathrm{REF}} \mathrm{B}=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}} \mathrm{A}=\mathrm{I}_{\mathrm{OUT}} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM }-7628 \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{l}
DIGITAL INPUTS \\
(Note 9)
\end{tabular}} \\
\hline Digital Input High (Note 8) & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & V \\
\hline Digital input Low (Note 8) & \(V_{\text {INL }}\) & & - & - & 0.8 & v \\
\hline Input Current (Note 7) & 1 IN & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\pm .001
\] & \[
\begin{array}{r} 
\pm 1 \\
\pm 10
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 10) & \(\mathrm{C}_{\text {IN }}\) & \begin{tabular}{l}
DB0-DB7 \\
\(\overline{W R}, \overline{C S}, \overline{D A C ~ A / D A C ~ B ~}\)
\end{tabular} & - & _- & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & pF \\
\hline
\end{tabular}

SWITCHING CHARACTERISITCS
(Notes 10, 11)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Chip Select to Write Set-Up Time & \({ }^{t} \mathrm{Cs}\) & 100 & - & - & ns \\
\hline Chip Select to Write Hoid Time & \({ }^{\mathrm{t}} \mathrm{CH}\) & 10 & - & - & ns \\
\hline DAC Select to Write Set-Up Time & \({ }^{\text {A }}\) A & 100 & - & - & ns \\
\hline DAC Select to Write Hold Time & \({ }^{\text {t }}\) A & 10 & - & - & ns \\
\hline Data Valid to Write Set-Up Time & \({ }_{\text {tos }}\) & 100 & - & - & ns \\
\hline Data Valid to Write Hold Time & \({ }^{\text {t }}\) ( \({ }^{\text {r }}\) & 10 & - & - & ns \\
\hline Write Pulse Width & \({ }^{\text {W }}\) W & 90 & - & - & ns \\
\hline
\end{tabular}

POWER SUPPLY
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{4}{*}{Supply Current} & \multirow{4}{*}{\(I_{\text {D }}\)} & All Digital Input \(=\mathrm{V}_{\text {INH }}\) or \(\mathrm{V}_{\text {INL }}\) & - & - & 1 & mA \\
\hline & & All Digital input \(=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }}\) & & & & \multirow{3}{*}{mA} \\
\hline & & \(\mathrm{T}_{A}=+25^{\circ} \mathrm{C}\) & - & - & 0.5 & \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & - & - & 1.0 & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS: at \(V_{D D}=+5 V \pm 5 \% ; V_{R E F} A=V_{R E F} B=+10 V ; I_{O U T} A=I_{O U T} B=0 V ; T_{A}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM }-7628 \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE CHARACTERISTIC (Note 12)} \\
\hline DC Supply Rejection Ratio ( \(\Delta\) Gain / \(\Delta V_{D D}\) ) (Note 13) & PSRR & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.02 \\
& 0.04
\end{aligned}
\] & \%/\% \\
\hline \begin{tabular}{l}
Current Settling Time \\
(Notes 10, 15, 16, 20)
\end{tabular} & \(\mathrm{t}_{\mathrm{s}}\) & \(T_{A}=\) Full Temp. Range & - & - & 300 & ns \\
\hline Digital Charge Injection (Note 17) & Q & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 100 & - & nVs \\
\hline \multirow[b]{2}{*}{Output Capacitance} & \[
\begin{aligned}
& \mathrm{C}_{\text {OUT }}{ }^{\text {a }} \\
& \mathrm{C}_{\text {OUT }}{ }^{B}
\end{aligned}
\] & DAC Latches Loaded with 00000000 & & - & \[
\begin{aligned}
& 25 \\
& 25
\end{aligned}
\] & \multirow[b]{2}{*}{pF} \\
\hline & \[
\begin{aligned}
& C_{\text {OUTT }}{ }^{A} \\
& \mathrm{C}_{\mathrm{OUT}} \mathrm{~B} \\
& \hline
\end{aligned}
\] & DAC Latches Loaded with 11111111 & - & - & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & \\
\hline \multirow[t]{2}{*}{AC Feedthrough (Note 18)} & \(\mathrm{FT}_{\mathrm{A}}\) & \[
\begin{aligned}
& V_{\text {REF }} A \text { to } I_{O U U T} A: \\
& T_{A}=+25^{\circ} C \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & & \[
\begin{aligned}
& -70 \\
& -65
\end{aligned}
\] & \multirow[t]{2}{*}{dB} \\
\hline & \(\mathrm{FT}_{\mathrm{B}}\) & \[
\begin{aligned}
& V_{\text {REF }} B \text { to } I_{\text {ouU }} B: \\
& T_{A}=+25^{\circ} C \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & & \[
\begin{aligned}
& -70 \\
& -65
\end{aligned}
\] & \\
\hline \multirow[b]{2}{*}{Channel-to-Channel Isolation (Note 19)} & \(\mathrm{CCl}_{\text {BA }}\) & \[
\begin{aligned}
& V_{\text {REF }} A \text { to } I_{O U T} B: \\
& V_{R E F A}=20 V_{\text {p.p }} \text { Sinewave } @ f=10 \mathrm{kHz} \\
& V_{R E F} B=0 V ; T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -80 & - & \multirow[t]{2}{*}{dB} \\
\hline & \(\mathrm{CCl}_{\mathrm{AB}}\) & \[
\begin{aligned}
& V_{\text {REF }}^{B} \text { to } I_{O U T} A ; \\
& V_{R E F} B=20 V_{p-p} \text { Sinewave @f=10kHz } \\
& V_{R E F} A=0 V ; T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -80 & - & \\
\hline Digital Crosstalk & Q & For Code Transition from 00000000 to 11111111 \(T_{A}=+25^{\circ} \mathrm{C}\) & - & 30 & - & nVs \\
\hline Harmonic Distortion & THD & \[
\begin{aligned}
& V_{1 N}=6 \mathrm{Vrms} @ f=1 \mathrm{kHz} \\
& T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -85 & - & dB \\
\hline
\end{tabular}
\(\square\)
ELECTRICAL CHARACTERISTICS: at \(\mathrm{V}_{\mathrm{DD}}=+10.8 \mathrm{~V}\) and \(+15.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}} \mathrm{A}=\mathrm{V}_{\mathrm{REF}} \mathrm{B}=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}} \mathrm{A}=\mathrm{I}_{\mathrm{OUT}} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) FUll Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{array}{r}
\text { PM }-7 \\
\text { TYP }
\end{array}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY (Note 1)} \\
\hline Resolution & \(N\) & & 8 & - & - & Bits \\
\hline Relative Accuracy (Note 2) & INL & & - & - & \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity (Note 3) & DNL & & - & - & \(\pm 1\) & LSB \\
\hline Full Scale Gain Error (Note 4) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{array}{r} 
\pm 0.5 \\
\pm 1
\end{array}
\] & \[
\begin{aligned}
& \pm 2 \\
& \pm 3
\end{aligned}
\] & LSB \\
\hline Gain Temperature Coefficient ( \(\Delta\) Gain / \(\Delta\) Temperature) (Notes 4, 10) & TCG \({ }_{\text {FS }}\) & & - & - & \(\pm 0.0035\) & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Output Leakage Current \(\mathrm{I}_{\text {OUT }} \mathrm{A}\left(\right.\) Pin 2) \(\mathrm{I}_{\text {OUT }} \mathrm{B}(\) Pin 20\()\) (Note 5) & \({ }_{\text {LKG }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \(\pm 5\) & \[
\begin{array}{r} 
\pm 50 \\
\pm 200
\end{array}
\] & \(n A\) \\
\hline Input Resistance
\[
\begin{aligned}
& \left(V_{\text {REF }} A, V_{\text {REF }} B\right) \\
& (\text { Note } 6)
\end{aligned}
\] & \(\mathrm{R}_{\text {IN }}\) & & 8 & - & 15 & k \(\Omega\) \\
\hline Input Resistance Match
\[
\left(V_{\text {REF }} A / V_{\text {REF }} B\right)
\] & \[
\frac{\Delta \mathrm{R}_{\mathrm{IN}}}{\mathrm{R}_{\mathrm{IN}}}
\] & & - & \(\pm 0.1\) & \(\pm 1\) & \% \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS (Note 9)} \\
\hline Digital Input High (Note 8) & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & V \\
\hline Digital Input Low (Note 8) & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & V \\
\hline Input Current (Note 7) & \(\mathrm{I}_{\mathrm{IN}}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\pm .001
\] & \[
\begin{array}{r} 
\pm 1 \\
\pm 10
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 10) & \(\mathrm{C}_{\text {IN }}\) & \[
\begin{aligned}
& \mathrm{DBO}-\mathrm{DB} 7 \\
& \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{DACA}} / \mathrm{DAC} \mathrm{~B}
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & pF \\
\hline
\end{tabular}

PM-7628

ELECTRICAL CHARACTERISTICS: at \(V_{D D}=+10.8 \mathrm{~V}\) and \(+15.75 \mathrm{~V} ; \mathrm{V}_{\text {REF }} A=\mathrm{V}_{\text {REF }} B=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}} \mathrm{A}=\mathrm{I}_{\mathrm{OUT}} B=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \begin{tabular}{l}
-7628 \\
TYP
\end{tabular} & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{l}
SWITCHING CHARACTERISITCS \\
(Notes 10, 11)
\end{tabular}} \\
\hline Chip Select to Write Set-Up Time & \({ }^{\text {c }}\) S & & 60 & - & - & ns \\
\hline Chip Select to Write Hold Time & \({ }^{\text {t }} \mathrm{CH}\) & & 10 & - & - & ns \\
\hline DAC Select to Write Set-Up Time & \(t_{\text {AS }}\) & & 60 & - & - & ns \\
\hline DAC Select to Write Hold Time & \(t_{\text {AH }}\) & & 10 & - & - & ns \\
\hline Data Valid to Write Set-Up Time & \(t_{\text {DS }}\) & & 70 & - & - & ns \\
\hline Data Valid to Write Hold Time & \({ }^{t}{ }_{\text {DH }}\) & & 10 & - & - & ns \\
\hline Write Pulse Width & \(t_{\text {WR }}\) & & 60 & - & - & ns \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline & & \[
\begin{aligned}
& \text { All Digital Input }=V_{I N H} \text { or } V_{I N L} \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r}
2 \\
2.5
\end{array}
\] & mA \\
\hline Supply Current & ID & \[
\begin{aligned}
& \text { All Digital Input }=0 \mathrm{~V} \text { or }+5 \mathrm{~V} \text { to } \mathrm{V}_{D D} \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{aligned}
& - \\
& \text { - }
\end{aligned}
\] & \[
\begin{aligned}
& 0.5 \\
& 1.0
\end{aligned}
\] & mA \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE CHARACTERISTIC (Note 12)} \\
\hline DC Supply Rejection Ratio
\[
\begin{aligned}
& \left(\Delta \text { Gain / } \Delta V_{D D}\right) \\
& \text { (Note 13) }
\end{aligned}
\] & PSRR & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.01 \\
& 0.02
\end{aligned}
\] & \%/\% \\
\hline \begin{tabular}{l}
Current Settling Time \\
(Notes 10, 15, 16, 20)
\end{tabular} & \(\mathrm{t}_{S}\) & \(\mathrm{T}_{\text {A }}=\) Full Temp. Range & - & - & 200 & ns \\
\hline Digital Charge Injection (Note 17) & Q & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 160 & - & \(n \vee s\) \\
\hline \multirow[b]{2}{*}{Output Capacitance} & \[
\begin{aligned}
& \mathrm{C}_{\text {OUT }} \mathrm{A} \\
& \mathrm{C}_{\text {OUT }} \mathrm{B}
\end{aligned}
\] & DAC Latches Loaded with 00000000 & - & - & 25
25 & \multirow[b]{2}{*}{pF} \\
\hline & \[
\begin{aligned}
& \mathrm{C}_{\text {OUTA }}{ }^{\text {CoUTB }}
\end{aligned}
\] & DAC Latches Loaded with 11111111 & - & - & 60 & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS: at \(\mathrm{V}_{\mathrm{DD}}=+10.8 \mathrm{~V}\) and \(+15.75 \mathrm{~V} ; \mathrm{V}_{\text {REF }} A=\mathrm{V}_{\text {REF }} B=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}} \mathrm{A}=\mathrm{I}_{\mathrm{OUT}} B=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) FUll Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { PM-7628 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multirow{2}{*}{AC Feedthrough (Note 18)} & \(\mathrm{FT}_{\mathrm{A}}\) & \[
\begin{aligned}
& V_{\text {REF }} A \text { to } I_{O U T} A: \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& -70 \\
& -65
\end{aligned}
\] & \multirow{2}{*}{dB} \\
\hline & \(\mathrm{FT}_{\mathrm{B}}\) & \[
\begin{aligned}
& V_{\text {REF }} B \text { to } I_{\text {OUT }} B: \\
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & & - & \[
\begin{aligned}
& -70 \\
& -65
\end{aligned}
\] & \\
\hline \multirow[b]{2}{*}{Channel-to-Channel Isolation (Note 19)} & \(\mathrm{CCI}_{B A}\) & \[
\begin{aligned}
& V_{R E F} A \text { to } I_{O U T} B \text { : } \\
& V_{R E F} A=20 V_{p-p} \text { Sinewave @ } f=10 \mathrm{kHz} \\
& V_{R E F} B=0 V ; T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -80 & - & \multirow{2}{*}{dB} \\
\hline & \(\mathrm{CCI}_{A B}\) & \[
\begin{aligned}
& V_{R E F} B \text { to } I_{O U T} A ; \\
& V_{R E F} B=20 V_{p-p} \text { Sinewave @ } f=10 \mathrm{kHz} \\
& V_{R E F} A=0 V ; T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -80 & - & \\
\hline Digital Crosstalk & Q & For Code Transition from 00000000 to 11111111 \(T_{A}=+25^{\circ} \mathrm{C}\) & - & 50 & - & nVs \\
\hline Harmonic Distortion & THD & \[
\begin{aligned}
& V_{I N}=6 \mathrm{Vrms} @ f=1 \mathrm{kHz} \\
& T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & -85 & - & dB \\
\hline
\end{tabular}

\section*{NOTES:}
1. Specifications apply to both DAC A and DAC B.
2. This is an endpoint linearity specification.
3. All grades guaranteed to be monotonic over the full operating temperature range.
4. Measured using inter nal \(R_{F B} A\) and \(R_{F B} B\). Both DAC latches loaded with 11111111.
5. DAC loaded with 00000000 .
6. Input resistance \(\mathrm{TC}=300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
\(V_{I N}=O V\) or \(V_{D D}\).
8. For all data bits DBO-DB7, \(\overline{W R}, \overline{C S}, \overline{D A C A} / D A C B\).
9. Logic inputs are MOS gates. Typical input current \(\left(+25^{\circ} \mathrm{C}\right)\) is less than 1 nA .
10. Guaranteed and not tested.
11. See timing diagram.
12. These characteristics are for design guidance only and are not subject to test.
13. \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\).
14. From digital input to \(90 \%\) of final analog-output current.
5. \(V_{\text {REF }} A=V_{\text {REF }} B=+10 V\); I OUT \(A, I_{\text {OUT }} B\) load \(=100 \Omega, C_{E X T}=13 p F\).
16. \(\overline{W R}, \overline{C S}=O V, D B O-D B 7=O V\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\).
17. For code transition 00000000 to 11111111.
18. \(V_{\text {REF }} A, V_{R E F} B=20 V_{p-p}\) Sinewave @ \(f=10 \mathrm{kHz}\).
19. Both DAC latches loaded with 11111111.
20. Extrapolated: \(\mathrm{t}_{\mathrm{S}}(1 / 2 \mathrm{LSB})=\mathrm{t}_{\mathrm{PD}}+6.2 \tau\), where \(\tau=\) the measured first time constant of the final RC decay.

\section*{WRITE CYCLE TIMING DIAGRAM}


NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM \(10 \%\) TO \(90 \%\) ARE \(\mathrm{t}_{\mathrm{t}}=\mathrm{t}_{1}=20 \mathrm{~ns}\).
2. TIMING MEASUREMENT REFERENCE LEVEL IS \(\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{HL}}}{2}\).

DICE CHARACTERISTICS


DIE SIZE \(0.082 \times 0.078\) inch, 6,396 sq. mils ( \(2.08 \times 1.98 \mathrm{~mm}, 4.126 \mathrm{sq} . \mathrm{mm}\) )
1. ANALOG GROUND (AGND)
2. OUTPUT A (OUT A)
3. DAC A FEEDBACK RESISTOR \(\left(R_{F B} A\right)\)
4. DAC A REFEREMCE INPUT (VEF \(\mathrm{V}_{\text {FEF }} A\) )
5. DIGITAL GROUND (DGND)
6. DIGITAL SELECTION (DACADAC B)
7. DIGITAL INPUT DB \({ }_{7}\) (MSB)
8. DIGITAL INPUT DB \({ }_{6}\)
9. DIGITAL INPUT DB \({ }_{5}\)
10. DIGITAL INPUT DB \({ }_{4}^{5}\)

Substrate (die Backside) is internally connected to \(V_{D D}\).
11. DIGITAL INPUT DB \({ }_{3}\) 12.. DIGITAL INPUT DB \({ }_{2}\) 13. DIGITAL INPUT DB \({ }_{1}\)
14. DIGITAL INPUT DB 0 (LSB)
15. CHIP SELECT (ㄷS)
16. WRITE (WR)
17. POSITIVE POWER SUPPLY ( \(V_{D D}\) )
18. DAC B REFERENCE INPUT ( \(V_{\text {REF }} B\) )
19. DAC B FEEDBACK RESISTOR \(\left(R_{F B} B\right)\)
20. OUTPUT B (OUT B)

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V},+10.8 \mathrm{~V}\) or \(+15.75 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=+10 \mathrm{~V}\), OUT \(\mathrm{A}=\mathrm{OUT} \mathrm{B}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PM-7628G \\
LIMIT
\end{tabular} & UNITS \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & DAC Latches Loaded with 11111111 & \(\pm 2\) & LSB MAX \\
\hline Output Leakage & \(I_{\text {LKG }}\) & DAC Latches Loaded with 00000000 Pad 2 and 20 & \(\pm 50\) & nA MAX \\
\hline Input Resistance & \(\mathrm{R}_{1 \mathrm{~N}}\) & Pad 4 and 18 & 8/15 & k \(\Omega\) MIN/ k \(\Omega\) MAX \\
\hline \[
\begin{gathered}
\mathrm{V}_{\mathrm{REF}} \mathrm{~A} / \mathrm{V}_{\mathrm{REF}} \mathrm{~B} \text { Input } \\
\text { Resistance Match }
\end{gathered}
\] & \(\Delta V_{\text {REF }} A, B\) & & \(\pm 1\) & \% MAX \\
\hline Digital Input High & \(\mathrm{V}_{I H}\) & & 2.4 & V MIN \\
\hline Digital Input Low & \(V_{\text {IL }}\) & & 0.8 & \(V\) MAX \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Supply Current & \(I_{D D}\) & \begin{tabular}{l}
All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) \\
All Digital Inputs 0 V or +5 V to \(\mathrm{V}_{\mathrm{DD}}\)
\end{tabular} & \[
\begin{array}{r}
2 \\
0.5
\end{array}
\] & mA MAX \\
\hline DC Supply Rejection
\[
\left(\Delta \text { Gain } / \Delta V_{D D}\right)
\] & PSRR & \(V_{D D}= \pm 5 \%\) & 0.01 & \%/\% MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


TOTAL HARMONIC DISTORTION vs FREQUENCY


ANALOG CROSSTALK vs FREQUENCY


TYPICAL PERFORMANCE CHARACTERISTICS Continued




TEST CIRCUIT FOR GAIN vs FREQUENCY


VOLTAGE SWITCHING MODE CHARACTERISTICS


VOLTAGE SWITCHING MODE TEST CIRCUIT


\section*{PARAMETER DEFINITIONS}

RELATIVEACCURACYORINTEGRAL NONLINEARITY (INL)
This is the single most important DAC specification. PMI measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs.
Refer to PMI 1988 Data Book, Section 11, for additional digital-to-analog converter definitions.

\section*{INTERFACE LOGIC INFORMATION}

\section*{DAC SELECTION}

Both DAC latches share a common 8-bit input port. The control
 input port.

\section*{MODE SELECTION}

The inputs \(\overline{C S}\) and \(\overline{W R}\) control the operating mode of the selected DAC. See Mode Selection Table below.

\section*{WRITE MODE}

When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to the data on the data bit line DBO-DB7.

\section*{HOLD MODE}

The selected DAC latch retains the data which was present on the data lines just prior to \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

\section*{MODE SELECTION TABLE}
\begin{tabular}{ccccc}
\hline\(\overline{\overline{D A C A}} / D A C B\) & \(\overline{\mathrm{CS}}\) & \(\overline{\text { WR }}\) & DAC A & DAC B \\
\hline\(L\) & \(L\) & \(L\) & WRITE & HOLD \\
\hline\(H\) & \(L\) & \(L\) & HOLD & WRITE \\
\hline\(X\) & \(H\) & \(X\) & HOLD & HOLD \\
\hline\(X\) & \(X\) & \(H\) & HOLD & HOLD \\
\hline = Low State & \(H=\) High State & X = Don't Care
\end{tabular}

\section*{CIRCUIT INFORMATION}

\section*{D/A SECTION}

There is a normally closed switch in series with the internal feedback resistor ( \(\mathrm{R}_{\mathrm{FB}}\) ) as shown in Figure 1. This switch improves linearity performance over temperature and power supply rejection; however, when the circuit is not powered up, the switch assumes an open state.
See the PM-7528 data sheet for additional circuit information and applications.


FIGURE 1: Simplified Functional Circuit for DAC A or DAC B

\section*{DIGITAL SECTION}

The digital inputs are CMOS inverters. They were designed such that TTL input levels are converted into internal CMOS logic levels; they are used to drive the internal circuitry. A simple 5 V regulator is used to ensure \(T T L\) compatibility at \(\mathrm{V}_{D D}=12 \mathrm{~V}\) to 15V (see Figure 2).

The PM-7628's digital inputs are TTL compatible between the \(V_{D D}\) range of +5 V to +16.5 V . The digital inputs affect the amount of quiescent supply current as shown in Figure 3. Peak supply current occurs as the digital input \(\left(\mathrm{V}_{1 N}\right)\) passes through the transition region. Maintaining the digital input voltages as close as possible to the supplies ( \(\mathrm{V}_{\mathrm{DD}}\) and DGND) minimizes supply current consumption.


FIGURE 2: Simplified Schematic of Digital Inputs

There are several fast logic families that are used to buffer the DAC's digital inputs. These buffers, if not properly terminated, will cause reflections that can exhibit 1.5 to 3 V of negative overshoot. This overshoot, when applied to the digital inputs, will cause an internal diode to become forward biased as shown in Figure 4. If sufficient current is generated, most CMOS devices will latchup resulting in a catastrophic failure. The PM-7628 features circuitry designed to reduce the susceptibility of electrostatic discharges and latchup (see Figure 5). As shown, a series resistor has been incorporated into each digital input so that the input appears resistive to a negative voltage and prevents latchup (see Figure 6).
The PM-7628's rugged construction also resists latchup during power supply sequencing; the digital inputs can be powered up before \(V_{D D}\) without the device latching up.


FIGURE 3: Digital Inputs vs. IDD


FIGURE 4: Digital Input Characteristic


FIGURE 5: Digital Input Protection


FIGURE 6: PM-7628 Digital Input Characteristic

\section*{BURN-IN CIRCUIT}


\section*{APPLICATIONS INFORMATION}

The most common application of the PM-7628 is in the voltage output mode. Unipolar output operation provides a 0 to 10 volt output swing when connected, as shown in Figure 7. The maximum output voltage polarity is the inverse of the input reference voltage, since the op amp inverts the input currents. The transfer equation for unipolar operation is \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN }} \times\) \(D / 256\), where \(D\) is the decimal value of the data bit inputs \(D_{0}\) thru \(\mathrm{DB}_{7}\) and \(\mathrm{V}_{1 \mathrm{~N}}\) is the reference input voltage. The transfer equation highlights another popular application of CMOS DAC's, multiplication. The output voltage is the product of the reference voltage and the digital input code. The reference input voltage can be any value in the range of \(\pm 25\) volts for both

DC or AC signals. The circuit in Figure 7 performs twoquadrant multiplication. Table 1 provides example analog outputs for the given digital input codes.

For bipolar output operation, connect the PM-7628 as shown in Figure 8. This circuit configuration provides an offset current, derived from the reference, to enable the output op amp to swing in both polarities. The digital input coding becomes offset binary. Table 2 provides some example analog outputs for various digital inputs (D). The transfer equation for bipolar operation is \(V_{\text {OUT }}=V_{\text {IN }} \times(D / 128-1)\), where \(D\) is the decimal value of the data bit inputs \(\mathrm{DB}_{0}\) thru \(\mathrm{DB}_{7}\) This circuit provides full four-quadrant multiplication, able to accept \(\pm\) polarities on both inputs as well as the circuit output.


FIGURE 7: Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table 1.

TABLE 1: Unipolar Binary Code Table. See Figure 7.
\begin{tabular}{cl}
\hline \begin{tabular}{c} 
DAC LATCH CONTENTS \\
MSB
\end{tabular} & \begin{tabular}{c} 
LSB \\
(DAL A A Or DAC B)
\end{tabular} \\
\hline 11111111 & \(-\mathrm{V}_{\text {IN }}\left(\frac{255}{256}\right)\) \\
\hline 1000 & 0001
\end{tabular}

NOTE: \(1 \mathrm{LSB}=\left(2^{-8}\right)\left(\mathrm{V}_{\text {IN }}\right)=\frac{1}{256}\left(\mathrm{~V}_{\text {IN }}\right)\)

TABLE 2: Bipolar (Offset Binary) Code Table. See Figure 8.
\begin{tabular}{cc}
\hline \begin{tabular}{c} 
DAC LATCH CONTENTS \\
MSB \\
LSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT \\
(DAC A or DAC B)
\end{tabular} \\
\hline 11111111 & \(+\mathrm{V}_{\text {IN }}\left(\frac{127}{128}\right)\) \\
\hline 1000 & 0001 \\
\hline 1000 & 0000 \\
\hline 0111 & 1111
\end{tabular}

NOTE: \(1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\text {IN }}\right)=\frac{1}{128}\left(\mathrm{~V}_{\text {IN }}\right)\)


FIGURE 8: Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table 2.

\section*{APPLICATION HINTS}

To ensure system performance consistent with PM-7628 specifications, careful attention must be given to the following points:
1. GENERAL GROUND MANAGEMENT: AC or transient voltages between the PM-7628 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal, is to tie AGND and DGND together at the PM-7628. In more complex systems where the AGND-DGND connection is on the back-plane, it is recommended that Schottky diodes (HP5082-2835 or equivalent) be connected in inverse parallel between the PM-7628 AGND and DGND pins.
2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a codedependent differential nonlinearity term at the amplifier output with a maximum magnitude of \(0.67 \mathrm{~V}_{\mathrm{OS}}\left(\mathrm{V}_{\text {OS }}\right.\) is amplifier input-offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier \(\mathrm{V}_{\mathrm{OS}}\) be no greater than \(10 \%\) of 1 LSB over the temperature range of interest.
3. HIGH-FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open-loop response; this can cause ringing or oscillation. Stability can be restored by adding a small phase-compensation capacitor in parallel with the feedback resistor.
4. DYNAMIC PERFORMANCE: The dynamic performance of the two DACs in the PM-7628 will depend upon the gain and phase characteristics of the output amplifiers, together with the optimum choice of the PC board layout and decoupling components.
5. CIRCUIT LAYOUT SUGGESTIONS: Analog and digital ground traces should be routed between package pins to isolate the digital inputs from the analog circuitry. Analog ground traces should also be placed between pins 17-18, 18-19, 3-4, 4-5 to minimize reference feedthrough to the output in multiplying applications. A power supply bypass capacitor ( \(0.1 \mu \mathrm{~F}\) in parallel with a \(1 \mu \mathrm{~F}\) or \(10 \mu \mathrm{~F}\) ) is recommended across \(V_{D D}\) to DGND.

\section*{SINGLE SUPPLY OPERATION, VOLTAGE SWITCHING}

With the PM-7628 connected in the voltage switching mode of operation (Figure 9) only one power supply is necessary. There is no voltage inversion between the reference input polarity and the output in the voltage switching mode.

Two characteristic curves in the typical performance characteristics section were generated using this voltage switching mode of operation. The first graph, relative accuracy versus input reference voltage, shows that to maintain \(a \pm 1 / 2\) LSB maximum linearity error, \(V_{\text {REF }}\) should be less than 1.5 volts for \(V_{D D}=5\) volts or less than 6 volts for \(V_{D D}=15\) volts. The gain-phase response graph shows dominant pole response for single supply applications where the reference input is an AC signal. In this application the reference input should remain between 1.5 volts and ground when \(\mathrm{V}_{\mathrm{DD}}=5\) volts. Additionally, settling time measures 400 to 500 nanoseconds for a digital input change of 255 to 0 when \(V_{D D}=5 \mathrm{~V}\).
The output terminal in the voltage switching mode has a constant output resistance ( \(\sim 11 \mathrm{k} \Omega\) ) independent of the digital input code. The output should be buffered with a voltage follower when driving low impedance loads.


FIGURE 9: PM-7628 in Single Supply, Voltage-Switching Mode

\section*{SINGLE SUPPLY, CURRENT SWITCHING}

An alternate single-supply operating mode for the PM-7628 results when offsetting the analog ground. Figure 10 shows the circuit. The advantage of this configuration is the ability to set the output voltage level in the center of the supply voltage. This allows use of lower cost op amps that would not work in singlesupply voltage-switching applications.

The transfer equation in this mode of operation is:
\(\mathrm{V}_{\text {OUT }}(\mathrm{D})=\mathrm{D} / 256\left(\right.\) AGND \(\left.-\mathrm{V}_{\text {REF }}\right)+\) AGND;
where \(D\) is the whole number binary input.
A popular connection in the current-steering single-supply mode consists of a 2.5 volt reference connected to AGND, the \(V_{\text {REF }}\) input grounded, \(\mathrm{V}_{\mathrm{DD}}\) connected to +12 volts, and the external ( \(\mathrm{V}+\) ) op amp tied to +12 volts. This hookup results in the following transfer equation:
\[
\begin{aligned}
& V_{\text {OUT }}(D)=2.5(1+D / 256) ; \\
& \text { where } V_{\text {OUT }}(255)=2.5(1+255 / 256)=5 \mathrm{~V} \\
& V_{\text {OUT }}(0)=2.5 \mathrm{~V} .
\end{aligned}
\]

To maintain best linearity keep AGND equal to or less than 7 volts when \(V_{D D}\) is +12 volts.


FIGURE 10: PM-7628 in Single Supply, Current-Steering Mode

FEATURES
Two 12-Bit MDACS with Output Amplifiers 4-Quadrant Multiplication
Space-Saving 0.3", 24-Pin DIP and 24-Terminal SOIC Package
Parallel Loading Structure: AD7847
(8 + 4) Loading Structure: AD7837

\section*{APPLICATIONS}

Automatic Test Equipment
Function Generation Waveform Reconstruction
Programmable Power Supplies
Synchro Applications

\section*{GENERAL DESCRIPTION}

The AD7837/AD7847 is a complete, dual, 12-bit multiplying digital-to-analog converter with output amplifiers on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.
Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7847 accepts 12-bit parallel data which is loaded into the respective DAC latch using the WR input and a separate Chip Select input for each DAC. The AD7837 has a double-buffered 8 -bit bus interface structure with data loaded to the respective input latch in two write operations. An asynchronous \(\overline{\text { LDAC }}\) signal on the AD7837 updates the DAC latches and analog outputs.
The output amplifiers are capable of developing \(\pm 10 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) load. They are internally compensated with low input offset voltage due to laser trimming at wafer level.
The amplifier feedback resistors are internally connected to \(\mathrm{V}_{\text {Out }}\) on the AD7847.
The AD7837/AD7847 is fabricated in Linear Compatible CMOS (LC \({ }^{2}\) MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic.
A novel low leakage configuration (U.S. Patent No. 4,590,456) ensures low offset errors over the specified temperature range.

FUNCTIONAL BLOCK DIAGRAMS


\section*{PRODUCT HIGHLIGHTS}
1. The AD7837/AD7847 is a dual, 12 -bit, voltage-out MDAC on a single chip. This single chip design offers considerable space saving and increased reliability over multichip designs.
2. The AD7837 and the AD7847 provide a fast versatile interace to 8 -bit or 16 -bit data bus structures.

\title{

}
\(C_{L}=100 \mathrm{pF}\left[\mathrm{V}_{\text {OUT }}\right.\) connected to \(\mathrm{R}_{\mathrm{FB}}\) AD7837]. All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & A Version & B Version & S Version & Units & Test Conditions/Comments \\
\hline \multicolumn{6}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & 12 & 12 & 12 & Bits & \\
\hline Relative Accuracy \({ }^{2}\) & \(\pm 1\) & \(\pm 1 / 2\) & \(\pm 1\) & LSB max & \\
\hline Differential Nonlinearity \({ }^{2}\) & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB max & Guaranteed Monotonic \\
\hline \multicolumn{6}{|l|}{Zero Code Offset Error \({ }^{2}\)} \\
\hline @ \(+25^{\circ} \mathrm{C}\) & \(\pm 2\) & \(\pm 2\) & \(\pm 2\) & mV max & DAC Latch Loaded with All 0s \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 4\) & \(\pm 3\) & \(\pm 5\) & mV max & Temperature Coefficient \(= \pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) typ \\
\hline \multicolumn{6}{|l|}{} \\
\hline @ \(+25^{\circ} \mathrm{C}\) & \(\pm 5\) & \(\pm 2\) & \(\pm 5\) & LSB max & DAC Latch Loaded with All 1 s \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 7\) & \(\pm 4\) & \(\pm 7\) & LSB max & Temperature Coefficient \(= \pm 2 \mathrm{ppm}\) of FSR \({ }^{\circ} \mathrm{C}\) typ \\
\hline \multicolumn{6}{|l|}{REFERENCE INPUTS} \\
\hline \(\mathrm{V}_{\text {REF }}\) Input Resistance & 8/13 & 8/13 & 8/13 & \(\mathrm{k} \Omega\) min/max & Typical Input Resistance \(=10 \mathrm{k} \Omega\) \\
\hline \(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {ReFb }}\) Resistance Matching & \(\pm 3\) & \(\pm 3\) & \(\pm 3\) & \% max & Typically \(\pm 0.5 \%\) \\
\hline \multicolumn{6}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & 2.4 & V min & \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & 0.8 & 0.8 & V max & \\
\hline Input Current & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & Digital Inputs at 0 V and \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Input Capacitance \({ }^{3}\) & 8 & 8 & 8 & pF max & \\
\hline \multicolumn{6}{|l|}{ANALOG OUTPUTS} \\
\hline DC Output Impedance & 0.2 & 0.2 & 0.2 & \(\Omega\) typ & \\
\hline Short Circuit Current & 15 & 15 & 15 & mA typ & \(\mathrm{V}_{\text {Out }}\) Connected to AGND \\
\hline \multicolumn{6}{|l|}{POWER REQUIREMENTS \({ }^{4}\)} \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) Range & 14.25/15.75 & 14.25/15.75 & 14.25/15.75 & V min/max & \\
\hline \(\mathrm{V}_{\text {ss }}\) Range & -14.25/-15.75 & -14.25/-15.75 & -14.25/-15.75 & V min/max & \\
\hline \multicolumn{6}{|l|}{Power Supply Rejection} \\
\hline \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{DD}}\) & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.1\) & \%per \%max & \(\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=-10 \mathrm{~V}\) \\
\hline \(\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\text {ss }}\) & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.1\) & \%per \%max & \(\mathrm{V}_{\text {SS }}=-15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\mathrm{DD}}\) & 10 & 10 & 10 & mA max & Output Unloaded. Typically 5 mA \\
\hline \(\mathrm{I}_{\text {ss }}\) & 6 & 6 & 6 & mA max & Output Unloaded. Typically 4 mA \\
\hline \multicolumn{6}{|l|}{AC CHARACTERISTICS \({ }^{2,3}\)} \\
\hline Voltage Output Settling Time & 4 & 4 & 4 & \(\mu \mathrm{styp}\) & Settling Time to Within \(\pm 1 / 2\) LSB of Final Value. DAC Latch Alternately Loaded with All Os and All is \\
\hline Slew Rate & 7 & 7 & 7 & V/us typ & \\
\hline Digital-to-Analog Glitch Impulse & 175 & 175 & 175 & nV secs typ & DAC Latch Alternately Loaded with 01 . . . 11 and 10 . . . 00 \\
\hline \multicolumn{6}{|l|}{Channel-to-Channel Isolation} \\
\hline \(\mathrm{V}_{\text {Refa }}\) to \(\mathrm{V}_{\text {OUTB }}\) & -95 & -95 & -95 & dB typ & \(\mathrm{V}_{\text {Refa }}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 10 \mathrm{kHz}\) Sine Wave. DAC Latches Loaded with All 0s \\
\hline \(\mathrm{V}_{\text {REFB }}\) to \(\mathrm{V}_{\text {OUtA }}\) & -95 & -95 & -95 & dB typ & \(\mathrm{V}_{\text {Refs }}=20 \mathrm{~V}-\mathrm{p}, 10 \mathrm{kHz}\) Sine Wave. \\
\hline & & & & & DAC Latches Loaded with All 0 s \\
\hline Multiplying Feedthrough Error & -90 & -90 & -90 & dB typ & \(\mathrm{V}_{\text {REF }}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, 10 \mathrm{kHz}\) Sine Wave. DAC Latch Loaded with All Os \\
\hline Unity Gain Small Signal BW & 600 & 600 & 600 & kHz typ & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=100 \mathrm{mV} \text { p-p Sine Wave. DAC } \\
& \text { Latch Loaded with All ls }
\end{aligned}
\] \\
\hline Full Power BW & 110 & 110 & 90 & kHz typ & \(\mathrm{V}_{\text {REF }}=20 \mathrm{~V}\) p-p Sine Wave. DAC Latch Loaded with All is \\
\hline Total Harmonic Distortion & -88 & -88 & -88 & dB typ & \(\mathrm{V}_{\text {REF }}=6 \mathrm{~V}\) rms, 1 kHz . DAC Latch Loaded with All 1s \\
\hline Digital Crosstalk & 10 & 10 & 10 & nV secs typ & Code Transition from All 0 s to All 1 s \\
\hline Output Noise Voltage @ \(+25^{\circ} \mathrm{C}\) & & & & & See Typical Performance Graphs \\
\hline ( 0.1 Hz to 10 Hz ) & 2 & 2 & 2 & \(\mu \mathrm{V}\) rms typ & Amplifier Noise and Johnson Noise of \(\mathrm{R}_{\text {FB }}\) \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Temperature Ranges are as follows: A, B Versions, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\); S Version, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) See Terminology.
\({ }^{3}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{4}\) The Devices are functional with \(\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{ss}}= \pm 12 \mathrm{~V}\) (See typical performance graphs.)
Specifications subject to change without notice.
}

TIMING CHARACTERISTICS \({ }^{1,2}\)
\(\left(V_{D 0}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 5 \%\right.\), AGNDA \(\left.=\mathrm{AGNDB}=\mathrm{DGND}=0 \mathrm{~V}\right)\)
\begin{tabular}{l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \(\mathbf{T}_{\min }, \mathbf{T}_{\text {max }}\) \\
(A, B Versions)
\end{tabular} & \begin{tabular}{l} 
Limit at \(\mathbf{T}_{\min }, \mathbf{T}_{\text {max }}\) \\
(S Version)
\end{tabular} & Units
\end{tabular}\(|\)\begin{tabular}{l} 
Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) \\
\(\mathrm{t}_{2}\)
\end{tabular}

NOTES
\({ }^{1}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V . \({ }^{2}\) See Figures 3 and 5.
\({ }^{3}\) AD7837 only.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to DGND, AGNDA, AGNDB \(\ldots . .-0.3 \mathrm{~V}\) to +17 V
\(\mathrm{V}_{\mathrm{ss}}{ }^{1}\) to DGND, AGNDA, AGNDB \(\ldots . .+0.3 \mathrm{~V}\) to -17 V
\(\mathrm{V}_{\text {REFA }}, \mathrm{V}_{\text {REFB }}\) to AGNDA, AGNDB

AGNDA, AGNDB to DGND . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {OUTA }}{ }^{2}, \mathrm{~V}_{\text {OUTB }}{ }^{2}\) to AGNDA, AGNDB
\(\cdot_{3} \ldots \ldots \ldots . V_{\text {ss }}-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{R}_{\mathrm{FBA}}{ }^{3}, \mathrm{R}_{\mathrm{FBB}}{ }^{3}\) to AGNDA, AGNDB

Digital Inputs to DGND . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Commercial/Industrial (A, B Versions) . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S Version) ... . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . 1000 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
NOTES
\({ }^{1}\) If \(V_{S S}\) is open circuited with \(V_{D D}\) and either AGND applied, the \(V_{S s}\) pin will float positive, exceeding the Absolute Maximum Ratings. If this possibility exists, a Schottky diode connected between \(\mathrm{V}_{\text {ss }}\) and AGND (cathode to AGND) ensures the Maximum Ratings will be observed.
\({ }^{2}\) The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.
\({ }^{3}\) AD7837 only.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model \(^{1}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7837AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7837BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7837AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7837BR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7837AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7837BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7837SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7847AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7847BN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7847AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7847BR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7847AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7847BQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7847SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B processed parts, add /883B to part number.
\({ }^{2} \mathrm{~N}=\) Plastic DIP; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

\section*{AD7837/AD7847}

\section*{TERMINOLOGY}

Relative Accuray (Linearity)
Relative accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

\section*{Differential Nonlinearity}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB or less over the operating temperature range ensures monotonicity.

\section*{Zero Code Offset Error}

Zero code offset error is the error in output voltage from \(\mathrm{V}_{\text {OUTA }}\) or \(\mathrm{V}_{\text {Outr }}\) with all Os loaded into the DAC latches. It is due to a combination of the DAC leakage current and offset errors in the output amplifier.

\section*{Gain Error}

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1 s loaded. It does not include offset error.

\section*{Total Harmonic Distortion}

This is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental, expressed in dBs.

\section*{Multiplying Feedthrough Error}

This is an ac error due to capacitive feedthrough from the \(\mathrm{V}_{\mathrm{REF}}\) input to \(\mathrm{V}_{\text {OUT }}\) of the same DAC when the DAC latch is loaded with all 0 s .

\section*{Channel-to-Channel Isolation}

This is an ac error due to capacitive feedthrough from the \(\mathrm{V}_{\mathrm{REF}}\) input on one DAC to \(\mathrm{V}_{\text {OUt }}\) on the other DAC. It is measured with the DAC latches loaded with all 0 s.

\section*{Digital Feedthrough}

Digital feedthrough is the glitch impulse injected from the digital inputs to the analog output when the data inputs change state, but the data in the DAC latches is not changed.
For the AD7837, it is measured with \(\overline{\text { LDAC }}\) held high. For the AD7847, it is measured with \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) held high.

\section*{Digital Crosstalk}

Digital crosstalk is the glitch impulse transferred to the output of one converter due to a change in digital code on the DAC latch of the other converter. It is specified in nV secs.

\section*{Digital-to-Analog Glitch Impulse}

This is the voltage spike that appears at the output of the DAC when the digital code changes, before the output settles to its final value. The energy in the glitch is specified in nV secs and is measured for a 1 LSB change around the major carry transition ( 011111111111 to 100000000000 ).

\section*{Unity Gain Small Signal Bandwidth}

This is the frequency at which the small signal voltage output from the output amplifier is 3 dB below its dc level. It is measured with the DAC latch loaded with all 1s.

\section*{Full Power Bandwidth}

This is the maximum frequency for which a sinusoidal input signal will produce full output at rated load with a distortion less than \(3 \%\). It is measured with the DAC latch loaded with all 1s.

\section*{AD7837 PIN FUNCTION DESCRIPTION (DIP \& SOIC PIN NUMBERS)}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & \(\overline{\overline{C S}}\) & Chip Select. Active low logic input. The device is selected when this input is active. \\
\hline 2 & \(\mathrm{R}_{\text {FBA }}\) & Amplifier Feedback Resistor for DAC A. \\
\hline 3 & \(\mathrm{V}_{\text {REFA }}\) & Reference Input Voltage for DAC A. This may be an ac or dc signal. \\
\hline 4 & V outa & Analog Output Voltage from DAC A. \\
\hline 5 & AGNDA & Analog Ground for DAC A. \\
\hline 6 & \(\mathrm{V}_{\mathrm{DD}}\) & Positive Power Supply. \\
\hline 7 & \(\mathrm{V}_{\text {ss }}\) & Negative Power Supply. \\
\hline 8 & AGNDB & Analog Ground for DAC B. \\
\hline 9 & \(V_{\text {OUTB }}\) & Analog Output Voltage from DAC B. \\
\hline 10 & \(\mathrm{V}_{\text {REFB }}\) & Reference Input Voltage for DAC B. This may be an ac or dc signal. \\
\hline 11 & DGND & Digital Ground. Ground reference for digital circuitry. \\
\hline 12 & \(\mathrm{R}_{\text {FBB }}\) & Amplifier Feedback Resistor for DAC B. \\
\hline 13 & \(\overline{\mathrm{WR}}\) & Write Input. \(\overline{\mathrm{WR}}\) is an active low logic input which is used in conjunction with \(\overline{\mathrm{CS}}, \mathrm{A} 0\) and A1 to write data to the input latches. \\
\hline 14 & \(\overline{\text { LDAC }}\) & DAC Update Logic Input. Data is transferred from the input latches to the DAC latches when \(\overline{\text { LDAC }}\) is taken low. \\
\hline 15 & A1 & Address Input. Most significant address input for input latches (see Table II). \\
\hline 16 & A0 & Address Input. Least significant address input for input latches (see Table II). \\
\hline 17-20 & DB7-DB4 & Data Bit 7 to Data Bit 4. \\
\hline 21-24 & DB3-DB0 & Data Bit 3 to Data Bit 0 (LSB) or Data Bit 11 (MSB) to Data Bit 8. \\
\hline
\end{tabular}

\section*{AD7847 PIN FUNCTION DESCRIPTION (DIP \& SOIC PIN NUMBERS)}
\begin{tabular}{lll}
\hline Pin & Mnemonic & Description \\
\hline 1 & \(\overline{\text { CSA }}\) & Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is low. \\
2 & \(\overline{\text { CSB }}\) & Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is low. \\
3 & V \(_{\text {REFA }}\) & Reference Input Voltage for DAC A. This may be an ac or dc signal. \\
4 & V \(_{\text {OUTA }}\) & Analog Output Voltage from DAC A. \\
5 & AGNDA & Analog Ground for DAC A. \\
6 & V \(_{\text {DD }}\) & Positive Power Supply. \\
7 & V \(_{\text {SS }}\) & Negative Power Supply. \\
8 & AGNDB & Analog Ground for DAC B. \\
9 & V \(_{\text {OUTB }}\) & Analog Output Voltage from DAC B. \\
10 & V \(_{\text {REFB }}\) & Reference Input Voltage for DAC B. This may be an ac or dc signal. \\
11 & DGND & Digital Ground. \\
12 & DB11 & Data Bit 11 (MSB). \\
13 & \(\overline{\text { WR }}\) & Write Input. \(\overline{\text { WR is a positive edge triggered input which is used in conjunction with } \overline{\text { CSA }} \text { and } \overline{C S B}}\)\begin{tabular}{ll} 
& \\
\(14-24\) & DB10-DB0
\end{tabular} \\
\hline
\end{tabular}

\section*{AD7837 PIN CONFIGURATION}

DIP \& SOIC


AD7847 PIN CONFIGURATION

DIP \& SOIC


\section*{AD7837/AD7847-Typical Performance Graphs}


Frequency Response


Linearity vs. Power Supply Frequency


Output Voltage Swing vs. Resistive Load


Noise Spectral Density vs. Frequency


DAC to DAC Linearity Matching


THD vs. Frequency


Multipling Feedthrough Error vs.


Large Signal Pulse Response


Small Signal Pulse Response

\section*{CIRCUIT INFORMATION}

\section*{D/A Section}

A simplified circuit diagram for one of the D/A converters and output amplifier is shown in Figure 1.
A segmented scheme is used whereby the 2 MSBs of the 12-bit data word are decoded to drive the three switches A-C. The remaining 10 bits drive the switches ( \(\mathrm{S} 0-\mathrm{S} 9\) ) in a standard R-2R ladder configuration.
Each of the switches A-C steers \(1 / 4\) of the total reference current with the remaining \(1 / 4\) passing through the \(R-2 R\) section.
The output amplifier and feedback resistor perform the current to voltage conversion giving
\[
V_{O U T}=-D \cdot V_{R E F}
\]
where D is the fractional representation of the digital word. (D can be set from 0 to 4095/4096.)
The output amplifier can maintain \(\pm 10 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) load. It is internally compensated and settles to \(0.01 \%\) FSR ( \(1 / 2 \mathrm{LSB}\) ) in less than \(5 \mu \mathrm{~s}\). Note that on the AD7837, \(\mathrm{V}_{\text {OUT }}\) must be connected externally to \(\mathrm{R}_{\mathrm{FB}}\).


Figure 1. D/A Simplified Circuit Diagram

\section*{INTERFACE LOGIC INFORMATION - AD7847}

The input control logic for the AD7847 is shown in Figure 2. The part contains a 12 -bit latch for each DAC. It can be treated as two independent DACs, each with its own \(\overline{\mathrm{CS}}\) input and a common \(\overline{\mathrm{WR}}\) input. \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{WR}}\) control the loading of data to the DAC A latch, while \(\overline{\mathrm{CSB}}\) and \(\overline{\mathrm{WR}}\) control the loading of the DAC B latch. The latches are edge triggered so that input data is latched to the respective latch on the rising edge of \(\overline{\mathrm{WR}}\). If \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) are both low and \(\overline{\mathrm{WR}}\) is taken high, the same data will be latched to both DAC latches. The control logic truth table is shown in Table I, while the write cycle timing diagram for the part is shown in Figure 3.


Figure 2. AD7847 Input Control Logic

Table I. AD7847 Truth Table
\begin{tabular}{lll|l}
\(\overline{\text { CSA }}\) & \(\overline{\text { CSB }}\) & \(\overline{\mathbf{W R}}\) & Function \\
\hline \(\mathbf{X}\) & X & 1 & No Data Transfer \\
1 & 1 & X & No Data Transfer \\
0 & 1 & 5 & Data Latched to DAC A \\
1 & 0 & 5 & Data Latched to DAC B \\
0 & 0 & 5 & Data Latched to Both DACs \\
5 & 1 & 0 & Data Latched to DAC A \\
1 & 5 & 0 & Data Latched to DAC B \\
5 & 5 & 0 & Data Latched to Both DAC \\
\hline \(\mathbf{X}=\) Don't Care. \(\mathbf{S}=\) Rising Edge Triggered.
\end{tabular}

Figure 3. AD7847 Write Cycle Timing Diagram

\section*{INTERFACE LOGIC INFORMATION - AD7837}

The input loading structure on the AD7837 is configured for interfacing to microprocessors with an 8 -bit-wide data bus. The part contains two 12 -bit latches per DAC - an input latch and a DAC latch. Each input latch is further subdivided into a leastsignificant 8 -bit latch and a most-significant 4 -bit latch. Only the data held in the DAC latches determines the outputs from the part. The input control logic for the AD7837 is shown in Figure 4, while the write cycle timing diagram is shown in Figure 5.


Figure 4. AD7837 Input Control Logic


Figure 5. AD7837 Write Cycle Timing Diagram
\(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}, \mathrm{A} 0\) and A1 control the loading of data to the input latches. The eight data inputs accept right-justified data. Data can be loaded to the input latches in any sequence. Provided that \(\overline{\text { LDAC }}\) is held high, there is no analog output change as a result of loading data to the input latches. Address lines A0 and A1 determine which latch data is loaded to when \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are low. The control logic truth table for the part is shown in Table II.

Table II. AD7837 Truth Table
\begin{tabular}{lllll|l}
\(\overline{\mathbf{C S}}\) & \(\overline{\mathbf{W R}}\) & \(\mathbf{A 1}\) & \(\mathbf{A 0}\) & \(\overline{\text { LDAC }}\) & Function \\
\hline \(\mathbf{1}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & No Data Transfer \\
\(\mathbf{X}\) & 1 & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & No Data Transfer \\
0 & 0 & 0 & 0 & 1 & DAC A LS Input Latch Transparent \\
0 & 0 & 0 & 1 & 1 & DAC A MS Input Latch Transparent \\
0 & 0 & 1 & 0 & 1 & DAC B LS Input Latch Transparent \\
0 & 0 & 1 & 1 & 1 & DAC B MS Input Latch Transparent \\
1 & 1 & X & \(\mathbf{X}\) & 0 & \begin{tabular}{l} 
DAC A and DAC B DAC Latches \\
Updated Simultaneously from the \\
Respective Input Latches
\end{tabular} \\
\hline
\end{tabular}

\section*{\(\mathbf{X}=\) Don't Care.}

The \(\overline{\text { LDAC }}\) input controls the transfer of 12 -bit data from the input latches to the DAC latches. When LDAC is taken low, both DAC latches, and hence both analog outputs, are updated at the same time. The data in the DAC latches is held on the rising edge of \(\overline{\text { LDAC. }}\). The \(\overline{\text { LDAC }}\) input is asynchronous and independent of \(\overline{W R}\). This is useful in many applications especially in the simultaneous updating of multiple AD7837s. However, care must be taken while exercising LDAC during a write cycle. If an \(\overline{\text { LDAC }}\) operation overlaps a \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) operation, there is a possibility of invalid data being latched to the output. To avoid this, \(\overline{\text { LDAC }}\) must remain low after \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) return high for a period equal to or greater than \(\mathrm{t}_{8}\), the minimum \(\overline{\text { LDAC }}\) pulse width.

\section*{UNIPOLAR BINARY OPERATION}

Figure 6 shows DAC A on the AD7837/AD7847 connected for unipolar binary operation. Similar connections apply for DAC B. When \(\mathrm{V}_{\text {IN }}\) is an ac signal, the circuit performs 2-quadrant multiplication. The code table for this circuit is shown in Table III. Note that on the AD7847 the feedback resistor \(\mathrm{R}_{\mathrm{FB}}\) is internally connected to \(\mathrm{V}_{\text {OUT }}\).


Figure 6. Unipolar Binary Operation

Table III. Unipolar Code Table
\begin{tabular}{l|l}
\multicolumn{2}{l|}{\begin{tabular}{l} 
DAC Latch Contents \\
MSB LSB
\end{tabular}} \\
\hline 111111111111 & Analog Output, V \\
\hline 100000000000 & \(-\mathrm{V}_{\text {IN }} \cdot\left(\frac{4095}{4096}\right)\) \\
& \(-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{2048}{4096}\right)=-1 / 2 V_{I N}\) \\
000000000001 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{1}{4096}\right)\) \\
000000000000 & 0 V \\
\hline
\end{tabular}

Note \(1 \mathrm{LSB}=\frac{V_{I N}}{4096}\).

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

Figure 7 shows the AD7837/AD7847 connected for bipolar operation. The coding is offset binary as shown in Table IV. When \(\mathrm{V}_{\text {IN }}\) is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R1, R2 and R3 should be ratio matched to \(\mathbf{0 . 0 1 \%}\). Note that on the AD7847 the feedback resistor \(\mathrm{R}_{\mathrm{FB}}\) is internally connected to \(\mathrm{V}_{\text {OUT }}\).


Figure 7. Bipolar Offset Binary Operation

Table IV. Bipolar Code Table
\begin{tabular}{l|l}
\begin{tabular}{l} 
DAC Latch Contents \\
MSB LSB
\end{tabular} & Analog Output, V \\
\hline 111111111111 & \(+\mathrm{V}_{\text {IN }} \cdot\left(\frac{2047}{2048}\right)\) \\
100000000001 & \(+\mathrm{V}_{\text {IN }} \cdot\left(\frac{1}{2048}\right)\) \\
100000000000 & 0 V \\
011111111111 & \(-\mathrm{V}_{\text {IN }} \cdot\left(\frac{1}{2048}\right)\) \\
000000000000 & \(-\mathrm{V}_{\text {IN }} \cdot\left(\frac{2048}{2048}\right)=-V_{I N}\) \\
\hline
\end{tabular}

Note 1 LSB \(=\frac{V_{I N}}{2048}\).

\section*{APPLICATIONS}

\section*{PROGRAMMABLE GAIN AMPLIFIER (PGA)}

The dual DAC/amplifier combination along with access to \(\mathrm{R}_{\mathrm{FB}}\) make the AD7837 ideal as a programmable gain amplifier. In this application, the DAC functions as a programmable resistor in the amplifier feedback loop. This type of configuration is shown in Figure 8 and is suitable for ac gain control. The circuit consists of two PGAs in series. Use of a dual configuration provides greater accuracy over a wider dynamic range than a single PGA solution. The overall system gain is the product of the individual gain stages. The effective gains for each stage are controlled by the DAC codes. As the code decreases, the effective DAC resistance increases, and so the gain also increases.


Figure 8. Dual PGA Circuit
The transfer function is given by
\[
\begin{equation*}
\frac{V_{O U T}}{V_{I N}}=\frac{R_{E Q A}}{R_{F B A}} \cdot \frac{R_{E Q B}}{R_{F B B}} \tag{1}
\end{equation*}
\]
where \(\mathrm{R}_{\mathrm{EQA}}, \mathrm{R}_{\mathrm{EQB}}\) are the effective DAC resistances controlled by the digital input code:
\[
\begin{equation*}
R_{E Q}=\frac{2^{12} R_{I N}}{N} \tag{2}
\end{equation*}
\]
where \(R_{\text {IN }}\) is the DAC input resistance and is equal to \(R_{F B}\) and \(\mathrm{N}=\mathrm{DAC}\) input code in decimal.

The transfer function in (1) thus simplifies to
\[
\begin{equation*}
\frac{V_{O U T}}{V_{I N}}=\frac{2^{12}}{N_{A}} \cdot \frac{2^{12}}{N_{B}} \tag{3}
\end{equation*}
\]
where \(\mathrm{N}_{\mathrm{A}}=\) DAC A input code in decimal
and \(\mathrm{N}_{\mathrm{B}}=\) DAC B input code in decimal.
\(N_{A}, N_{B}\) may be programmed between 1 and ( \(\left(^{12}-1\right.\) ). The zero code is not allowed as it results in an open loop amplifier response. To minimize errors, the digital codes \(\mathrm{N}_{\mathrm{A}}\) and \(\mathrm{N}_{\mathrm{B}}\) should be chosen to be equal to or as close as possible to each other to achieve the required gain.

\section*{AD7837/AD7847}

\section*{ANALOG PANNING CIRCUIT}

In audio applications it is often necessary to digitally "pan" or split a single signal source into a two-channel signal while maintaining the total power delivered to both channels constant. This may be done very simply by feeding the signal into the \(\mathrm{V}_{\text {REF }}\) input of both DACs. The digital codes are chosen such that the code applied to DAC B is the 2 s complement of that applied to DAC A. In this way the signal may be panned between both channels as the digital code is changed. The total power variation with this arrangement is 3 dB .
For applications which require more precise power control the circuit shown in Figure 9 may be used. This circuit requires the AD7837/AD7847, an AD712 dual op amp and 8 equal value resistors.

Again both channels are driven with 2 s complementary data. The maximum power variation using this circuit is only 0.5 dBs .


Figure 9. Analog Panning Circuit
The voltage output expressions for the two channels are as follows:
\[
\begin{aligned}
& V_{\text {OUTA }}=-V_{I N}\left(\frac{N_{A}}{2^{12}+N_{A}}\right) \\
& V_{\text {OUTB }}=-V_{I N}\left(\frac{N_{B}}{2^{12}+N_{B}}\right)
\end{aligned}
\]
where \(\mathrm{N}_{\mathrm{A}}=\) DAC A input code in decimal ( \(1 \leq \mathrm{N}_{\mathrm{A}} \leq 4095\) ) and \(N_{B}=\) DAC \(B\) input code in decimal ( \(1 \leq N_{B} \leq 4095\) ) with \(\mathrm{N}_{\mathrm{B}}=2 \mathrm{~s}\) complement of \(\mathrm{N}_{\mathrm{A}}\).
The 2s complement relationship between \(N_{A}\) and \(N_{B}\) causes \(N_{B}\) to increase as \(\mathrm{N}_{\mathrm{A}}\) decreases and vice versa.
Hence \(N_{A}+N_{B}=4096\).
With \(\mathrm{N}_{\mathrm{A}}=2048\), then \(\mathrm{N}_{\mathrm{B}}=2048\) also; this gives the balanced condition where the power is split equally between both channels. The total power variation as the signal is fully panned from channel B to channel A is shown in Figure 10.


Figure 10. Power Variation for Circuit in Figure 9

\section*{APPLYING THE AD7837/AD7847}

\section*{General Ground Management}

AC or transient voltages between the analog and digital grounds i.e., between AGNDA/AGNDB and DGND can cause noise injection into the analog output. The best method of ensuring that both AGNDs and DGND are equal is to connect them together at the AD7837/AD7847 on the circuit board. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AGND and DGND pins (1N914 or equivalent).

\section*{Power Supply Decoupling}

In order to minimize noise it is recommended that the \(V_{D D}\) and the \(\mathrm{V}_{\text {ss }}\) lines on the AD7837/AD7847 be decoupled to DGND using a \(10 \mu \mathrm{~F}\) in parallel with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor.

\section*{Operation with Reduced Power Supply Voltages}

The AD7837/AD7847 is specified for operation with \(\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}\) \(= \pm 15 \mathrm{~V} \pm 5 \%\). The part may be operated down to \(\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{Ss}}\) \(= \pm 10 \mathrm{~V}\) without significant linearity degradation. See typical performance graphs. The output amplifier however requires approximately 3 V of headroom so the \(\mathrm{V}_{\text {REF }}\) input should not approach within 3 V of either power supply voltages in order to maintain accuracy.

\section*{MICROPROCESSOR INTERFACING-AD7847}

Figures 11 to 13 show interfaces between the AD7847 and three popular 16-bit microprocessor systems, the 8086, MC68000 and the TMS320C10. In all interfaces, the AD7847 is memorymapped with a separate memory address for each DAC latch.

\section*{AD7847-8086 Interface}

Figure 11 shows an interface between the AD7847 and the 8086 microprocessor. A single MOV instruction loads the 12 -bit word into the selected DAC latch and the output responds on the rising edge of \(\overline{\mathrm{WR}}\).


Figure 11. AD7847 to 8086 Interface

\section*{AD7847-MC68000 Interface}

Figure 12 shows an interface between the AD7847 and the MC68000. Once again a single MOVE instruction loads the \(12-\) bit word into the selected DAC latch. \(\overline{\mathrm{CSA}}\) and \(\overline{\mathrm{CSB}}\) are ANDgated to provide a DTACK signal when either DAC latch is selected.


Figure 12. AD7847 to MC68000 Interface

\section*{AD7847-TMS320C10 Interface}

Figure 13 shows an interface between the AD7847 and the TMS320C10 DSP processor. A single OUT instruction loads the 12 -bit word into the selected DAC latch.


Figure 13. AD7847 to TMS320C10 interface

\section*{MICROPROCESSOR INTERFACING-AD7837}

Figures 14 to 16 show the AD7837 configured for interfacing to microprocessors with 8 -bit data bus systems. In all cases, data is right-justified and the AD7837 is memory-mapped with the two lowest address lines of the microprocessor address bus driving the A0 and A1 inputs of the AD7837. Five separate memory addresses are required, one for the each MS latch and one for each LS latch and one for the common \(\overline{\text { LDAC }}\) input. Data is written to the respective input latch in two write operations. Either high byte or low byte data can be be written first to the input latch. A write to the AD7837 LDAC address transfers the data from the input latches to the respective DAC latches and updates both analog outputs. Alternatively, the \(\overline{\text { LDAC }}\) input can be asynchronous and can be common to a several AD7837s for simultaneous updating of a number of voltage channels.

\section*{AD7837-8051/8088 Interface}

Figure 14 shows the connection diagram for interfacing the AD7837 to both the 8051 and the 8088 . On the 8051 , the signal \(\overline{\text { PSEN }}\) is used to enable the address decoder while \(\overline{\mathrm{DEN}}\) is used on the 8088.


Figure 14. AD7837 to 8051/8088 Interface

\section*{AD7837-68008 Interface}

An interface between the AD7837 and the MC68008 is shown in Figure 15 . In the diagram shown, the \(\overline{\text { LDAC }}\) signal is derived from an asynchronous timer but this can be derived from the address decoder as in the previous interface diagram.


Figure 15. AD7837 to 68008 Interface

\section*{AD7837-6502/6809 Interface}

Figure 16 shows an interface between the AD7837 and the 6502 or 6809 microprocessor. For the 6502 microprocessor, the \(\phi 2\) clock is used to generate the \(\overline{\mathrm{WR}}\), while for the 6809 the E signal is used.


Figure 16. AD7837 to 6502/6809 Interface


FEATURES
Complete 14-Bit Voltage Output DAC Parallel and Serial Interface Capability 80dB Signal-to-Noise Ratio
Interfaces to High Speed DSP Processors
e.g., ADSP-2100, TMS32010, TMS32020

45ns min WR Pulse Width
Low Power - 70mW typ.
Operates from \(\pm 5 \mathrm{~V}\) Supplies

\section*{GENERAL DESCRIPTION}

The AD7840 is a fast, complete 14-bit voltage output D/A converter. It consists of a 14 -bit DAC, 3 V buried Zener reference, DAC output amplifier and high speed control logic.

The part features double-buffered interface logic with a 14 -bit input latch and 14-bit DAC latch. Data is loaded to the input latch in either of two modes, parallel or serial. This data is then transferred to the DAC latch under control of an asynchronous \(\overline{\text { LDAC }}\) signal. A fast data setup time of 21 ns allows direct parallel interfacing to digital signal processors and high speed 16 -bit microprocessors. In the serial mode, the maximum serial data clock rate can be as high as 6 MHz .
The analog output from the AD7840 provides a bipolar output range of \(\pm 3 \mathrm{~V}\). The AD7840 is fully specified for dynamic performance parameters such as signal-to-noise ratio and harmonic distortion as well as for traditional dc specifications. Full power output signals up to 20 kHz can be created.
The AD7840 is fabricated in linear compatible CMOS (LC \({ }^{2}\) MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. The part is available in a 24 -pin plastic and hermetic dual-in-line package (DIP) and is also packaged in a 28 -terminal plastic leaded chip carrier (PLCC).

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{PRODUCT HIGHLIGHTS}
1. Complete 14 -Bit D/A Function

The AD7840 provides the complete function for creating ac signals and dc voltages to 14 -bit accuracy. The part features an on-chip reference, an output buffer amplifier and 14-bit D/A converter.
2. Dynamic Specifications for DSP Users In addition to traditional dc specifications, the AD7840 is specified for ac parameters including signal-to-noise ratio and harmonic distortion. These parameters along with important timing parameters are tested on every device.
3. Fast, Versatile Microprocessor Interface

The AD7840 is capable of 14 -bit parallel and serial interfacing. In the parallel mode, data setup times of 21 ns and write pulse widths of 45 ns make the AD7840 compatible with modern 16 -bit microprocessors and digital signal processors. In the serial mode, the part features a high data transfer rate of 6 MHz .

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & J, \(\mathbf{A}^{1}\) & K, \(\mathbf{B}^{1}\) & \(\mathbf{S}^{1}\) & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \({ }^{2}\) Signal to Noise Ratio \({ }^{3}\) (SNR) \\
Total Harmonic Distortion (THD) \\
Peak Harmonic or Spurious Noise
\end{tabular} & 76
-78
-78 & 78
-80
-80 & 76
\[
-78
\]
\[
-78
\] & \begin{tabular}{l}
dB min \\
dB max \\
\(d B\) max
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\text {OUT }}=1 \mathrm{kHz}\) Sine Wave, \(\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}\) \\
Typically 82 dB at \(+25^{\circ} \mathrm{C}\) for \(0<\mathrm{V}_{\text {OUT }}<20 \mathrm{kHz}^{4}\) \\
\(\mathrm{V}_{\text {OUT }}=1 \mathrm{kHz}\) Sine Wave, \(\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}\) \\
Typically -84 dB at \(+25^{\circ} \mathrm{C}\) for \(0<\mathrm{V}_{\text {OUT }}<20 \mathrm{kHz}^{4}\) \\
\(\mathrm{V}_{\text {OUT }}=1 \mathrm{kHz}\) Sine Wave, \(\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}\) \\
Typically -84 dB at \(+25^{\circ} \mathrm{C}\) for \(0<\mathrm{V}_{\text {OUT }}<20 \mathrm{kHz}^{4}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DC ACCURACY \\
Resolution \\
Integral Nonlinearity Differential Nonlinearity Bipolar Zero Error Positive Full Scale Error \({ }^{5}\) Negative Full Scale Error \({ }^{5}\)
\end{tabular} & \[
\begin{aligned}
& 14 \\
& \pm 2 \\
& \pm 0.9 \\
& \pm 10 \\
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& 14 \\
& \pm 1 \\
& \pm 0.9 \\
& \pm 10 \\
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& 14 \\
& \pm 2 \\
& \pm 0.9 \\
& \pm 10 \\
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
LSB max \\
LSB max \\
LSB max
\end{tabular} & Guaranteed Monotonic \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \({ }^{6}\) REF OUT @ + \(25^{\circ} \mathrm{C}\) \\
REF OUT TC Reference Load Change ( \(\Delta\) REF OUT vs. \(\Delta \mathrm{I}\) )
\end{tabular} & \[
\begin{aligned}
& 2.99 \\
& 3.01 \\
& \pm 60 \\
& \\
& -1
\end{aligned}
\] & \[
\begin{aligned}
& 2.99 \\
& 3.01 \\
& \pm 60 \\
& \\
& -1
\end{aligned}
\] & \[
\begin{aligned}
& 2.99 \\
& 3.01 \\
& \pm 60 \\
& \\
& -1
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C} \max\) \\
mV max
\end{tabular} & Reference Load Current Change ( \(0-500 \mu \mathrm{~A}\) ) \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Reference Input Range \\
Input Current
\end{tabular} & \[
\begin{aligned}
& 2.85 \\
& 3.15 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2.85 \\
& 3.15 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2.85 \\
& 3.15 \\
& 50
\end{aligned}
\] & \(V\) min V max \(\mu \mathrm{A}\) max & \(3 \mathrm{~V} \pm 5 \%\) \\
\hline \begin{tabular}{l}
LOGIC INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\mathrm{IN}}\) Input Current (CS Input Only) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}{ }^{7}\)
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
\(V \min\) \\
V max \\
\(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) max pF max
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \% \\
& \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \% \\
& \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{ss}} \text { to } \mathrm{V}_{\mathrm{DD}}
\end{aligned}
\] \\
\hline ANALOG OUTPUT Output Voltage Range dc Output Impedance Short-Circuit Current & \[
\begin{aligned}
& \pm 3 \\
& 0.1 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3 \\
& 0.1 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3 \\
& 0.1 \\
& 20
\end{aligned}
\] & V Nom \(\Omega\) typ mA typ & \\
\hline \begin{tabular}{l}
AC CHARACTERISTICS \({ }^{7}\) \\
Voltage Output Settling Time \\
Positive Full-Scale Change \\
Negative Full-Scale Change \\
Digital-to-Analog Glitch Impulse Digital Feedthrough
\end{tabular} & \[
\begin{aligned}
& 4 \\
& 4 \\
& 10 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 4 \\
& 10 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 4 \\
& 10 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{s}\) max \\
\(\mu \mathrm{S}\) max \\
nV secs typ \\
nV secs typ
\end{tabular} & \begin{tabular}{l}
Settling Time to within \(\pm 1 / 2\) LSB of Final Value \\
Typically \(2 \mu \mathrm{~s}\) \\
Typically \(2.5 \mu \mathrm{~s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS
\[
\mathrm{V}_{\mathrm{DD}}
\]
\[
V_{s s}
\] \\
\(\mathrm{I}_{\mathrm{DD}}\) \\
\(I_{s}\) \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& +5 \\
& -5 \\
& 14 \\
& 6 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& -5 \\
& 14 \\
& 6 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& +5 \\
& -5 \\
& 15 \\
& 7 \\
& 110
\end{aligned}
\] & \begin{tabular}{l}
V nom \\
V nom \\
mA max \\
mA max \\
mW max
\end{tabular} & \begin{tabular}{l}
\(\pm 5 \%\) for Specified Performance \\
\(\pm 5 \%\) for Specified Performance \\
Output Unloaded, SCLK \(=+5 \mathrm{~V}\). Typically 10 mA \\
Output Unloaded, SCLK \(=+5 \mathrm{~V}\). Typically 4 mA \\
Typically 70 mW
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Temperature ranges are as follows: \(\mathrm{J}, \mathrm{K}\) Versions, 0 to \(+70^{\circ} \mathrm{C}\); A, B Versions, \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C} ; \mathrm{S}\) Version, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2} \mathrm{~V}_{\text {OUT }}(\mathrm{pk}-\mathrm{pk})= \pm 3 \mathrm{~V}\).
\({ }^{3}\) SNR calculation includes distortion and noise components.
\({ }^{4}\) Using external sample-and-hold (see Testing the AD7840).
\({ }^{5}\) Measured with respect to REF IN and includes bipolar offset error.
\({ }^{6}\) For capacitive loads greater than 50 pF , a series resistor is required (see Internal Reference section).
\({ }^{7}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.
}

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) (J, K, A, B Versions) & Limit at \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) (S Version) & Units & Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 0 & 0 & ns min & \(\overline{\mathrm{CS}}\) to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 0 & 0 & ns min & \(\overline{\mathrm{CS}}\) to \(\overline{\mathrm{WR}}\) Hold Time \\
\hline \(\mathrm{t}_{3}\) & 45 & 50 & ns min & \(\overline{\text { WR Pulse Width }}\) \\
\hline \(\mathrm{t}_{4}\) & 21 & 28 & ns min & Data Valid to \(\overline{\mathrm{WR}}\) Setup Time \\
\hline \(\mathrm{t}_{5}\) & 10 & 15 & ns min & Data Valid to \(\overline{\mathrm{WR}}\) Hold Time \\
\hline \(t_{6}\) & 40 & 40 & ns min & \(\overline{\text { LDAC Pulse Width }}\) \\
\hline \(\mathrm{t}_{7}\) & 50 & 50 & ns min & SYNC to SCLK Falling Edge \\
\hline \(\mathrm{t}_{8}{ }^{3}\) & 150 & 200 & ns min & SCLK Cycle Time \\
\hline \(\mathrm{t}_{9}\) & 30 & 40 & ns min & Data Valid to SCLK Setup Time \\
\hline \(\mathrm{t}_{10}\) & 75 & 100 & ns min & Data Valid to SCLK Hold Time \\
\hline \(\mathrm{t}_{11}\) & 75 & 100 & ns min & \(\overline{\text { SYNC }}\) to SCLK Hold Time \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Timing specifications in bold print are \(100 \%\) production tested. All other times are sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) See Figures 6 and 8.
\({ }^{3}\) SCLK mark/space ratio is \(40 / 60\) to \(60 / 40\).
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
\(\mathrm{V}_{\mathrm{ss}}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to -7 V
AGND to DGND . . . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
V \(_{\text {OUT }}\) to AGND . . . . . . . . . . . . . . . . . . . . . . . . \(\mathrm{V}_{\text {Ss }}\) to \(\mathrm{V}_{\mathrm{DD}}\)
REF OUT to AGND . . . . . . . . . . . . . . . . . . . . . 0 V to \(V_{\text {DD }}\)
REF IN to AGND . . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Inputs to DGND . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Commercial (J, K Versions) . . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (A, B Versions) . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S Version) . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

Storage Temperature Range . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10sec) . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . . 450 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


ORDERING GUIDE
\begin{tabular}{|c|c|c|c|c|}
\hline Model \({ }^{1}\) & Temperature Range & \[
\begin{aligned}
& \text { SNR } \\
& \text { (dB) }
\end{aligned}
\] & \begin{tabular}{l}
Integral \\
Nonlinearity \\
(LSB)
\end{tabular} & Package Option \({ }^{2}\) \\
\hline AD7840JN & 0 to \(+70^{\circ} \mathrm{C}\) & 78 min & \(\pm 2\) max & N-24 \\
\hline AD7840KN & 0 to \(+70^{\circ} \mathrm{C}\) & 80 min & \(\pm 1\) max & N-24 \\
\hline AD7840JP & 0 to \(+70^{\circ} \mathrm{C}\) & 78 min & \(\pm 2\) max & P-28A \\
\hline AD7840KP & 0 to \(+70^{\circ} \mathrm{C}\) & 80 min & \(\pm 1\) max & P-28A \\
\hline AD7840AQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 78 min & \(\pm 2\) max & Q-24 \\
\hline AD7840BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 80 min & \(\pm 1\) max & Q-24 \\
\hline AD7840SQ \({ }^{3}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 78 min & \(\pm 2\) max & Q-24 \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet and availability.
\({ }^{2} \mathrm{~N}=\) Plastic DIP; P = Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip. For outline information see Package Information section.
\({ }^{3}\) This grade will be available to \(/ 883 \mathrm{~B}\) processing only.
Pin \(\quad\) Pin
No. Mnemonic Function
\(1 \quad \overline{\mathrm{CS}} /\) SERIAL

Chip Select/Serial Input. When driven with normal logic levels, it is an active low logic input which is used in conjunction with \(\overline{\mathrm{WR}}\) to load parallel data to the input latch. For applications where \(\overline{\mathrm{CS}}\) is permanently low, an \(R, C\) is required for correct power-up (see \(\overline{\mathrm{LDAC}}\) input). If this input is tied to \(\mathrm{V}_{s s}\), it defines the AD7840 for serial mode operation.
\(2 \overline{\mathrm{WR}} / \overline{\mathrm{SYNC}} \quad\) Write/Frame Synchronization Input. In the parallel data mode, it is used in conjunction with \(\overline{\mathrm{CS}}\) to load parallel data. In the serial mode of operation, this pin functions as a Frame Synchronization pulse with serial data expected after the falling edge of this signal.
3 D13/SDATA Data Bit 13(MSB)/Serial Data. When parallel data is selected, this pin is the D13 input. In serial mode, SDATA is the serial data input which is used in conjunction with SYNC and SCLK to transfer serial data to the AD7840 input latch.
4 D12/SCLK Data Bit 12/Serial Clock. When parallel data is selected, this pin is the D12 input. In the serial mode, it is the serial clock input. Serial data bits are latched on the falling edge of SCLK when \(\overline{\text { SYNC }}\) is low.
5 D11/FORMAT Data Bit 11/Data Format. When parallel data is selected, this pin is the D11 input. In serial mode, a logic 1 on this input indicates that the MSB is the first valid bit in the serial data stream. A logic 0 indicates that the LSB is the first valid bit (see Table I).
\begin{tabular}{lll}
6 & D10/JUSTIFY & \begin{tabular}{l} 
Data Bit 10/Data Justification. When parallel data is selected, this pin is the D10 input. In serial mode, \\
this input controls the serial data justification (see Table I).
\end{tabular} \\
\(7-11\) & D9-D5 & Data Bit. 9 to Data Bit 5. Parallel data inputs. \\
12 & DGND & Digital Ground. Ground reference for digital circuitry. \\
\(13-16\) & D4-D1 & Data Bit 4 to Data Bit 1. Parallel data inputs. \\
17 & D0 & Data Bit 0 (LSB). Parallel data input. \\
18 & V \(_{\text {DD }}\) & Positive Supply, +5V \(\pm 5 \%\). \\
19 & AGND & Analog Ground. Ground reference for DAC, reference and output buffer amplifier. \\
20 & V \(_{\text {OUT }}\) & Analog Output Voltage. This is the buffer amplifier output voltage. Bipolar output range ( \(\pm 3 \mathrm{~V}\) with REF \\
& & IN = +3V).
\end{tabular}
\(21 \quad \mathrm{~V}_{\text {ss }} \quad\) Negative Supply Voltage, \(-5 \mathrm{~V} \pm 5 \%\).

22 REF OUT Voltage Reference Output. The internal 3V analog reference is provided at this pin. To operate the AD7840 with internal reference, REF OUT should be connected to REF IN. The external load capability of the reference is \(500 \mu \mathrm{~A}\).
23 REF IN Voltage Reference Input. The reference voltage for the DAC is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7840 is 3 V .
24 LDAC Load DAC. Logic input. A new word is loaded into the DAC latch from the input latch on the falling edge of this signal (see Interface Logic Information section). The AD7840 should be powered-up with \(\overline{\text { LDAC }}\) high. For applications where \(\overline{\text { LDAC }}\) is permanently low, an \(\mathrm{R}, \mathrm{C}\) is required for correct power-up (see Figure 19).


Table I. Serial Data Modes


\section*{PIN CONFIGURATIONS}


\section*{D/A SECTION}

The AD7840 contains a 14-bit voltage mode D/A converter consisting of highly stable thin film resistors and high speed NMOS single-pole, double-throw switches. The simplified circuit diagram for the DAC section is shown in Figure 1. The three MSBs of the data word are decoded to drive the seven switches A-G. The 11LSBs switch an 11-bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converter and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3 V reference and the device is tested with 3 V applied to REF IN. Operating the AD7840 at reference voltages outside the \(\pm 5 \%\) tolerance range may result in degraded performance from the part.


Figure 1. DAC Ladder Structure

\section*{INTERNAL REFERENCE}

The AD7840 has an on-chip temperature compensated buried Zener reference (see Figure 2) which is factory trimmed to 3 V \(\pm 10 \mathrm{mV}\). The reference voltage is provided at the REF OUT pin. This reference can be used to provide both the reference voltage for the D/A converter and the bipolar bias circuitry. This is achieved by connecting the REF OUT pin to the REF IN pin of the device.
The reference voltage can also be used as a reference for other components and is capable of providing up to \(500 \mu \mathrm{~A}\) to an external load. The maximum recommended capacitance on REF OUT for normal operation is 50 pF . If the reference is required
for external use, it should be decoupled to AGND with a \(200 \Omega\) resistor in series with a parallel combination of a \(10 \mu \mathrm{~F}\) tantalum capacitor and a \(0.1 \mu \mathrm{~F}\) ceramic capacitor.


Figure 2. Internal Reference

\section*{EXTERNAL REFERENCE}

In some applications, the user may require a system reference or some other external reference to drive the AD7840 reference input. Figure 3 shows how the AD586 5V reference can be conditioned to provide the 3 V reference required by the AD7840 REF IN. An alternate source of reference voltage for the AD7840 in systems which use both a DAC and an ADC is to use the REF OUT voltage of ADCs such as the AD7870 and AD7871. A circuit showing this arrangement is shown in Figure 20.


Figure 3. AD586 Driving AD7840 REF IN

\section*{OP AMP SECTION}

The output from the voltage mode DAC is buffered by a noninverting amplifier. Internal scaling resistors on the AD7840 configure an output voltage range of \(\pm 3 \mathrm{~V}\) for an input reference voltage of +3 V . The arrangement of these resistors around the output op amp is as shown in Figure 1. The buffer amplifier is capable of developing \(\pm 3 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals to a frequency of 20 kHz . The output is updated on the falling edge of the \(\overline{\text { LDAC }}\) input. The amplifier settles to within \(1 / 2\) LSB of its final value in typically less than \(2.5 \mu \mathrm{~s}\).
The small signal ( 200 mV p-p) bandwidth of the output buffer amplifier is typically 1 MHz . The output noise from the amplifier is low with a figure of \(30 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) at a frequency of 1 kHz . The broadband noise from the amplifier exhibits a typical peak-to-peak figure of \(150 \mu \mathrm{~V}\) for a 1 MHz output bandwidth. Figure 4 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for the on-chip reference.


Figure 4. Noise Spectral Density vs. Frequency

\section*{TRANSFER FUNCTION}

The basic circuit configuration for the AD7840 is shown in Figure 5 . Table II shows the ideal input code to output voltage relationship for this configuration. Input coding to the DAC is 2 s complement with \(1 \mathrm{LSB}=\mathrm{FS} / 16,384=6 \mathrm{~V} / 16,384=366 \mu \mathrm{~V}\).


Figure 5. AD7840 Basic Connection Diagram

*Assuming REF \(I \mathrm{~N}=+3 \mathrm{~V}\).

Table II. Ideal Input/Output Code Table
The output voltage can be expressed in terms of the input code, N , using the following expression:
\[
\mathrm{V}_{\text {OUT }}-\frac{2 \times \mathrm{N} \times \text { REFIN }}{16384}-8192 \leq \mathrm{N} \leq+8191
\]

\section*{INTERFACE LOGIC INFORMATION}

The AD7840 contains two 14 -bit latches, an input latch and a DAC latch. Data can be loaded to the input latch in one of two basic interface formats. The first is a parallel 14-bit wide data word; the second is a serial interface where 16 bits of data are serially clocked into the input latch. In the parallel mode, \(\overline{\mathrm{CS}}\) and WR control the loading of data. When the serial data format is selected, data is loaded using the SCLK, \(\overline{\text { SYNC }}\) and SDATA serial inputs. Data is transferred from the input latch to the DAC latch under control of the \(\overline{\mathrm{LDAC}}\) signal. Only the data in the DAC latch determines the analog output of the AD7840.

\section*{Parallel Data Format}

Table III shows the truth table for AD7840 parallel mode operation. The AD7840 normally operates with a parallel input data format. In this case, all 14 bits of data (appearing on data inputs D13 (MSB) through D0 (LSB)) are loaded to the AD7840 input latch at the same time. \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control the loading of this data. These control signals are level-triggered; therefore, the input latch can be made transparent by holding both signals at a logic low level. Input data is latched into the input latch on the rising edge of \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\).
The DAC latch is also level triggered. The DAC output is normally updated on the falling edge of the \(\overline{\mathrm{LDAC}}\) signal. However, both latches cannot become transparent at the same time. Therefore, if \(\overline{\text { LDAC }}\) is hardwired low, the part operates as follows; with \(\overline{\mathrm{LDAC}}\) low and \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) high, the DAC latch is transparent. When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) go low (with \(\overline{\mathrm{LDAC}}\) still low), the input latch becomes transparent but the DAC latch is disabled. When \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WR}}\) return high, the input latch is locked out and the DAC latch becomes transparent again and the DAC output is updated. The write cycle timing diagram for parallel data is shown in Figure 6. Figure 7 shows the simplified parallel input control logic for the AD7840.
\begin{tabular}{|c|c|c|c|}
\hline \(\overline{\mathrm{CS}}\) & \(\overline{W R}\) & \(\overline{\text { LDAC }}\) & Function \\
\hline H & X & H & \} Both Latches Latched \\
\hline X & H & H & Born Lathes Latched \\
\hline L & L & H & Input Latch Transparent \\
\hline H & H & L & Input Latch Latched \\
\hline H & X & L & DAC Latch Transparent \\
\hline X & H & L & Analog Output Updated \\
\hline \(z\) & z & L & Input Latch Transparent DAC Latch Data Transfer Inhibited \\
\hline L & \(F\) & L & \(\}\) Input Latch Is Latched \\
\hline 5 & L & L & \} DAC Latch Data Transfer Occurs \\
\hline
\end{tabular}

Table III. Parallel Mode Truth Table


Figure 6. Parallel Mode Timing Diagram


Figure 7. AD7840 Simplified Parallel Input Control Logic

\section*{Serial Data Format}

The serial data format is selected for the AD7840 by connecting the \(\overline{\mathrm{CS}} / \mathrm{SERIAL}\) line to -5 V . In this case, the \(\overline{\mathrm{WR}} / \overline{\mathrm{SYNC}}\), D13/SDATA, D12/SCLK, D11/FORMAT and D10/JUSTIFY pins all assume their serial functions. The unused parallel inputs should not be left unconnected to avoid noise pickup. Serial data is loaded to the input latch under control of SCLK, SYNC and SDATA. The AD7840 expects a 16 -bit stream of serial data on its SDATA input. Serial data must be valid on the falling edge of SCLK. The SYNC input provides the frame synchronization signal which tells the AD7840 that valid serial data will be available for the next 16 falling edges of SCLK. Figure 8 shows the timing diagram for serial data format.
Although 16 bits of data are clocked into the AD7840, only 14 bits go into the input latch. Therefore, two bits in the stream are don't cares since their value does not affect the input latch data. The order and position in which the AD7840 accepts the 14 bits of input data depends upon the FORMAT and JUSTIFY inputs. There are four different input data modes which can be chosen (see Table I in the Pin Function Description section).

The first mode (M1) assumes that the first two bits of the input data stream are don't cares, the third bit is the LSB and the last (or 16th bit) is the MSB. This mode is chosen by tying both the FORMAT and JUSTIFY pins to a logic 0 . The second mode (M2; FORMAT \(=0\), JUSTIFY \(=1\) ) assumes that the first bit in the data stream is the LSB, the fourteenth bit is the MSB and the last two bits are don't cares. The third mode (M3; FORMAT \(=1\), JUSTIFY \(=0\) ) assumes that the first two bits in the stream are again don't cares, the third bit is now the MSB and the sixteenth bit is the LSB. The final mode (M4; FORMAT \(=1\), JUSTIFY = 1) assumes that the first bit is the MSB, the fourteenth bit is the LSB and the last two bits of the stream are don't cares.
As in the parallel mode, the \(\overline{\text { LDAC }}\) signal controls the loading of data to the DAC latch. Normally, data is loaded to the DAC latch on the falling edge of \(\overline{\text { LDAC. }}\). However, if LDAC is held low, then serial data is loaded to the DAC latch on the sixteenth falling edge of SCLK. If \(\overline{\mathrm{LDAC}}\) goes low during the transfer of serial data to the input latch, no DAC latch update takes place on the falling edge of \(\overline{\mathrm{LDAC}}\). If \(\overline{\mathrm{LDAC}}\) stays low until the serial transfer is completed, then the update takes place on the sixteenth falling edge of SCLK. If LDAC returns high before the serial data transfer is completed, no DAC latch update takes place. Figure 9 shows the simplified serial input control logic for the AD7840.


Figure 8. Serial Mode Timing Diagram


Figure 9. AD7840 Simplified Serial Input Control Logic

\section*{AD7840 DYNAMIC SPECIFICATIONS}

The AD7840 is specified and \(100 \%\) tested for dynamic performance specifications as well as traditional dc specifications such as integral and differential nonlinearity. These ac specifications are required for the signal processing applications such as speech synthesis, servo control and high speed modems. These applications require information on the DAC's effect on the spectral content of the signal it is creating. Hence, the parameters for which the AD7840 is specified include signal-to-noise ratio, harmonic distortion and peak harmonics. These terms are discussed in more detail in the following sections.

\section*{Signal-to-Noise Ratio (SNR)}

SNR is the measured signal-to-noise ratio at the output of the DAC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency ( \(\mathrm{fs} / 2\) ) excluding dc . SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave output is given by
\[
\begin{equation*}
\mathrm{SNR}=(6.02 \mathrm{~N}+1.76) \mathrm{dB} \tag{1}
\end{equation*}
\]
where N is the number of bits. Thus for an ideal 14-bit converter, \(\mathrm{SNR}=86 \mathrm{~dB}\).

Figure 10 shows a typical 2048 point Fast Fourier Transform (FFT) plot of the AD7840KN with an output frequency of 1 kHz and an update rate of 100 kHz . The SNR obtained from this graph is 81.8 dB . It should be noted that the harmonics are taken into account when calculating the SNR.


Figure 10. AD7840 FFT Plot

\section*{Effective Number of Bits}

The formula given in (1) relates the SNR to the number of bits. Rewriting the formula, as in (2), it is possible to get a measure of performance expressed in effective number of bits ( N ).
\[
\begin{equation*}
\mathrm{N}=\frac{\mathrm{SNR}-1.76}{6.02} \tag{2}
\end{equation*}
\]

The effective number of bits for a device can be calculated directly from its measured SNR.

\section*{Harmonic Distortion}

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. For the AD7840, total harmonic distortion (THD) is defined as
\[
T H D=20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}^{2}}}{V_{1}}
\]
where \(V_{1}\) is the rms amplitude of the fundamental and \(V_{2}, V_{3}\), \(V_{4}, V_{5}\) and \(V_{6}\) are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the 2048 -point FFT plot.

\section*{Peak Harmonic or Spurious Noise}

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the DAC output spectrum (up to \(\mathrm{fs} / 2\) and excluding dc ) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor the peak will be a noise peak.

\section*{Testing the AD7840}

A simplified diagram of the method used to test the dynamic performance specifications is outlined in Figure 11. Data is loaded to the AD7840 under control of the microcontroller and associated logic at a 100 kHz update rate. The output of the AD7840 is applied to a ninth order, 50 kHz , low-pass filter. The output of the filter is in turn applied to a 16 -bit accurate digitizer. This digitizes the signal and the microcontroller generates an FFT plot from which the dynamic performance of the AD7840 can be evaluated.


Figure 11. AD7840 Dynamic Performance Test Circuit

The digitizer sampling is synchronized with the AD7840 update rate to ease FFT calculations. The digitizer samples the AD7840 after the output has settled to its new value. Therefore, if the digitizer was to sample the output directly it would effectively be sampling a dc value each time. As a result, the dynamic performance of the AD7840 would not be measured correctly. Using the digitizer directly on the AD7840 output would give better results than the actual performance of the AD7840. Using a filter between the DAC and the digitizer means that the digitizer samples a continuously moving signal and the true dynamic performance of the AD7840 is measured.
Some applications will require improved performance versus frequency from the AD7840. In these applications, a simple sample-and-hold circuit such as that outlined in Figure 12 will extend the very good performance of the AD7840 to 20 kHz .


Figure 12. Sample-and-Hold Circuit

Other applications will already have an inherent sample-andhold function following the AD7840. An example of this type of application is driving a switched-capacitor filter where the updating of the DAC is synchronized with the switched-capacitor filter. This inherent sample-and-hold function also extends the frequency range performance of the AD7840.

\section*{Performance versus Frequency}

The typical performance plots of Figures 13 and 14 show the AD7840's performance over a wide range of input frequencies at an update rate of 100 kHz . The plot of Figure 13 is without a sample-and-hold on the AD7840 output while the plot of Figure 14 is generated with the sample-and-hold circuit of Figure 12 on the output.

Figure 13. Performance vs. Frequency (No Sample-and-Hold)


Figure 14. Performance vs. Frequency (with Sample-and-Hold)

\section*{AD7840}

\section*{MICROPROCESSOR INTERFACING}

The AD7840 logic architecture allows two interfacing options for interfacing the part to microprocessor systems. It offers a 14 -bit wide parallel format and a serial format. Fast pulse widths and data setup times allow the AD7840 to interface directly to most microprocessors including the DSP processors. Suitable interfaces to various microprocessors are shown in Figures 15 to 23.

\section*{Parallel Interfacing}

Figures 15 to 17 show interfaces to the DSP processors, the ADSP-2100, the TMS32010 and TMS32020. An external timer controls the updating of the AD7840. Data is loaded to the AD7840 input latch using the following instructions:
ADSP-2100: DM(DAC) \(=\) MR0
TMS32010 : OUT DAC,D
TMS32020 : OUT DAC,D
MR0 = ADSP-2100 MR0 Register
D = Data Memory Address
DAC \(=\) AD7840 Address


Figure 15 AD7840 - ADSP-2100 Parallel Interface


Figure 16. AD7840 - TM32010 Parallel Interface


Figure 17. AD7840 - TMS32020 Parallel Interface
Some applications may require that the updating of the AD7840 DAC latch be controlled by the microprocessor rather than the external timer. One option (for double-buffered interfacing) is to decode the AD7840 LDAC from the address bus so that a write operation to the DAC latch (at a separate address than the input latch) updates the output. An example of this is shown in the 8086 interface of Figure 18. Note that connecting the LDAC input to the \(\overline{\mathrm{CS}}\) input will not load the DAC latch correctly since both latches cannot be transparent at the same time.

\section*{AD7840-8086 Interface}

Figure 18 shows an interface between the AD7840 and the 8086 microprocessor. For this interface, the \(\overline{\mathrm{LDAC}}\) input is derived from a decoded address. If the least significant address line, A0, is decoded then the input latch and the DAC latch can reside at consecutive addresses. A move instruction loads the input latch while a second move instruction updates the DAC latch and the AD7840 output. The move instruction to load a data word WXYZ to the input latch is as follows:

MOV DAC, \#YZWX
DAC \(=\) AD7840 Address


Figure 18. AD7840-8086 Parallel Interface

\section*{AD7840-68000 Interface}

An interface between the AD7840 and the 68000 microprocessor is shown in Figure 19. In this interface example, the LDAC input is hardwired low. As a result the DAC latch and analog output are updated on the rising edge of \(\overline{\mathrm{WR}}\). A single move instruction, therefore, loads the input latch and updates the output.
MOVE.W D0,\$DAC
D0 \(=68000\) D0 Register
DAC \(=\) AD7840 Address


Figure 19. AD7840 - MC68000 Parallel Interface

\section*{Serial Interfacing}

Figures 20 to 23 show the AD7840 configured for serial interfacing with the \(\overline{\mathrm{CS}}\) input hardwired to -5 V . The parallel bus is not activated during serial communication with the AD7840.
AD7840 - ADSP-2101/ADSP-2102 Serial Interface
Figure 20 shows a serial interface between the AD7840 and the ADSP-2101/ADSP-2102 DSP processor. Also included in the interface is the AD7870, a 12-bit A/D converter. An interface such as this is suitable for modem and other applications which have a DAC and an ADC in serial communication with a microprocessor.
The interface uses just one of the two serial ports of the ADSP-2101/ADSP-2102. Conversion is initiated on the AD7870 at a fixed sample rate (e.g., 9.6 kHz ) which is provided by a timer or clock recovery circuitry. While communication takes place between the ADC and the ADSP-2101/ADSP-2102, the AD7870 SSTRB line is low. This SSTRB line is used to provide a frame synchronization pulse for the AD7840 \(\overline{\text { SYNC }}\) and ADSP-2101/ADSP-2102 TFS lines. This means that communication between the processor and the AD7840 can only take place while the AD7870 is communicating with the processor. This arrangement is desirable in systems such as modems where the DAC and ADC communication should be synchronous.
The use of the AD7870 SCLK for the AD7840 SCLK and ADSP-2101/ADSP-2102 SCLK means that only one serial port of the processor is used. The serial clock for the AD7870 must be set for continuous clock for correct operation of this interface.

Data from the ADSP-2101/ADSP-2102 is valid on the falling edge of SCLK. The \(\overline{\text { LDAC }}\) input of the AD7840 is permanently low so the update of the DAC latch and analog output takes place on the sixteenth falling edge of SCLK (with SYNC low). The FORMAT pin of the AD7840 must be tied to +5 V and the JUSTIFY pin tied to DGND for this interface to operate correctly.


Figure 20. Complete DAC/ADC Serial Interface

\section*{AD7840 - DSP56000 Serial Interface}

A serial interface between the AD7840 and the DSP56000 is shown in Figure 21. The DSP56000 is configured for normal mode synchronous operation with gated clock. It is also set up for a 16 -bit word with SCK and SC2 as outputs and the FSL control bit set to a 0 . SCK is internally generated on the DSP56000 and applied to the AD7840 SCLK input. Data from the DSP56000 is valid on the falling edge of SCK. The SC2 output provides the framing pulse for valid data. This line must be inverted before being applied to the \(\overline{\mathrm{SYNC}}\) input of the AD7840.
The \(\overline{\text { LDAC }}\) input of the AD7840 is connected to DGND so the update of the DAC latch takes place on the sixteenth falling edge of SCLK. As with the previous interface, the FORMAT pin of the AD7840 must be tied to +5 V and the JUSTIFY pin tied to DGND.


Figure 21. AD7840 - DSP56000 Serial Interface

\section*{AD7840 - TMS32020 Serial Interface}

Figure 22 shows a serial interface between the AD7840 and the TMS32020 DSP processor. In this interface, the CLKX and FSX pin of the TMS32020 are generated from the clock/timer circuitry. The same clock/timer circuitry generates the \(\overline{\text { LDAC }}\) signal of the AD7840 to synchronize the update of the output with the serial transmission. The FSX pin of the TMS32020 must be configured as an input.
Data from the TMS32020 is valid on the falling edge of CLKX. Once again, the FORMAT pin of the AD7840 must be tied to +5 V while the JUSTIFY pin must be tied to DGND.

*ADDITIONAL PINS OMITTED FOR CLARITY

\section*{AD7840 - NEC7720 Serial Interface}

A serial interface between the AD7840 and the NEC7720 is shown in Figure 23. The serial clock must be inverted before being applied to the AD7840 SCLK input because data from the processor is valid on the rising edge of SCK.
The NEC7720 is programmed for the LSB to be the first bit in the serial data stream. Therefore, the AD7840 is set up with the FORMAT pin tied to DGND and the JUSTIFY pin tied to +5 V .

*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 23. AD7840 - NEC7720 Serial Interface

Figure 22. AD7840 - TMS32020 Serial Interface

\section*{APPLYING THE AD7840}

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7840 works on an LSB size of \(366 \mu \mathrm{~V}\). Therefore, the designer must be conscious of minimizing noise in both the converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feed through to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any high performance converter, and a proper PCB layout which minimizes these effects is essential for best performance.

\section*{LAYOUT HINTS}

Ensure that the layout for the printed circuit board has the digital and analog lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7840 as shown in Figure 24. Connect all analog grounds to this star ground and also connect the AD7840 DGND pin to this ground. Do not connect any other digital grounds to this analog ground point.
Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digi-
tal noise. The circuit layouts of Figures 27 and 28 have both analog and digital ground planes which are kept separated and only joined at the star ground close to the AD7840.

\section*{NOISE}

Keep the signal leads on the \(\mathrm{V}_{\text {OUt }}\) signal and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC output and its destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.


Figure 24. Power Supply Grounding Practice

\section*{DATA ACQUISITION BOARD}

Figure 25 shows the AD7840 in a data acquisition circuit. The corresponding printed circuit board (PCB) layout and silkscreen are shown in Figures 26 to 28. The board layout has three interface ports: one serial and two parallel. One of the parallel ports is directly compatible with the ADSP-2100 evaluation board expansion connector.
Some systems will require the addition of a re-construction filter on the output of the AD7840 to complete the data acquisition system. There is a component grid provided near the analog output on the PCB which may be used for such a filter or any other output conditioning circuitry. To facilitate this option, there is a shorting plug (labeled LK1 on the PCB) on the analog output track. If this shorting plug is used, the analog output connects to the output of the AD7840; otherwise this shorting plug can be omitted and a wire link used to connect the analog output to the PCB component grid.
The board also contains a simple sample-and-hold circuit which can be used on the output of the AD7840 to extend the very good performance of the AD7840 over a wider frequency range. A second wire link (labelled LK2 on the PCB) connects \(V_{\text {OUT }}\) (SKT1) to either the output of this sample-and-hold circuit or directly to the output of the AD7840.

\section*{INTERFACE CONNECTIONS}

There are two parallel connectors, labeled SKT4 and SKT6, and one serial connector, labeled SKT5. A shorting plug option (LK8 in Figure 25) on the AD7840 CS/SERIAL input configures the DAC for the appropriate interface (see Pin Function Description).
SKT6 is a 96-contact (3-row) Eurocard connector which is directly compatible with the ADSP-2100 Evaluation Board Prototype Expansion Connector. The expansion connector on the ADSP-2100 has eight decoded chip enable outputs labeled ECE1 to \(\overline{\mathrm{ECE} 8} . \overline{\mathrm{ECE6}}\) is used to drive the AD7840 \(\overline{\mathrm{CS}}\) input on the data acquisition board. To avoid selecting on-board sockets at the same time, LK6 on the ADSP-2100 board must be removed. The AD7840 and ADSP-2100 data lines are aligned for left justified data transfer.
SKT4 is a 26 -way ( 2 -row) IDC connector. This connector contains the same signal contacts as SKT6 and in addition contains decoded \(R \sqrt{\mathbb{W}}\) and \(\overline{\text { STRB }}\) inputs which are necessary for TMS32020 interfacing. This decoded \(\bar{W} R\) can be selected via LK4. The pinout for this connector is shown in Figure 29.
SKT5 is a nine-way D-type connector which is meant for serial interfacing only. The evaluation board has the facility to invert \(\overline{\text { SYNC }}\) line via LK7. This is necessary for serial interfacing between the AD7840 and DSP processors such as the DSP56000. The SKT5 pinout is shown in Figure 30.
SKT1, SKT2 and SKT3 are three BNC connectors which provide connections for the analog output, the \(\overline{\text { LDAC }}\) input and an external reference input. The use of an external reference is optional; the shorting plug (LK3) connects the REF IN pin to either this external reference or to the AD7840's own internal reference.
Wire links LK5 and LK6 connect the D11 and D10 inputs to the data lines for parallel operation. In the serial mode, these links allow the user to select the required format and justification for serial data (see Table I).

\section*{POWER SUPPLY CONNECTIONS}

The PCB requires two analog power supplies and one 5 V digital supply. Connections to the analog supplies are made directly to the PCB as shown on the silkscreen in Figure 26. The connections are labelled \(\mathrm{V}+\) and V - and the range for both of these supplies is 12 V to 15 V . Connection to the 5 V digital supply is made through any of the connectors (SKT4 to SKT6). The
-5 V analog supply required by the AD7840 is generated from a voltage regulator on the \(V\) - power supply input (IC5 in Figure 25).

\section*{SHORTING PLUG OPTIONS}

There are eight shorting plug options which must be set before using the board. These are outlined below:
LK1 Connects the analog output to SKT1. The analog output may also be connected to a component grid for signal conditioning.
LK2 Selects either the AD7840 \(\mathrm{V}_{\text {OUT }}\) or the sample-andhold output.
LK3 Selects either the internal or external reference.
LK4 Selects the decoded R/ \(\bar{W}\) and \(\overline{\text { STRB }}\) inputs for TMS32020 interfacing.
LK5 Configures the D11/FORMAT input.
LK6 Configures the D10/JUSTIFY input.
LK7 Selects either the inverted or noninverted \(\overline{\text { SYNC. }}\)
LK8 Selects either parallel or serial interfacing.

\section*{COMPONENT LIST}

IC1
IC2
IC3
IC4
IC5
IC6
C1, C3, C5, C7, C11, C13, C15, C17
C2, C4, C6, C8, C12, C14, C16, C18
C9
C10
R1, R2
R3
RP1, RP2
LK1, LK2, LK3,
LK4, LK5, LK6,
LK7, LK8
SKT1, SKT2, SKT3
SKT4
SKT5
SKT6 96-Contact (3-Row) Eurocard Connector


Figure 25. Data Acquisition Circuit Using the AD7840


SILKSCREEN

Figure 26. PCB Silkscreen for Figure 25


COMPONENT SIDE
Figure 27. PCB Component Side Layout for Figure 25


SOLDER SIDE
Figure 28. PCB Solder Side Layout for Figure 25


Figure 29. SKT4, IDC Connector Pinout


Figure 30. SKT5, D-Type Connector Pinout

\section*{FEATURES}
12-Bit CMOS MDAC with Output Amplifier 4-Quadrant Multiplication
Guaranteed Monotonic ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) )
Space-Saving 0.3" DIPs and 24- or 28-Terminal Surface Mount Packages
Application Resistors On Chip for Gain Ranging, etc. Low Power LC²MOS

\section*{APPLICATIONS}
Automatic Test Equipment
Digital Attenuators
Programmable Power Supplies
Programmable Gain Amplifiers
Digital-to-4-20 mA Converters

\section*{GENERAL DESCRIPTION}

The AD7845 is the industry's first 4-quadrant multiplying D/A converter with an on-chip amplifier. It is fabricated on the \(L^{2}\) MOS process, which allows precision linear components and digital circuitry to be implemented on the same chip.
The 12 data inputs drive latches which are controlled by standard \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) signals, making microprocessor interfacing simple. For stand-alone operation, the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) inputs can be tied to ground, making all latches transparent. All digital inputs are TTL and 5 V CMOS compatible.
The output amplifier can supply \(\pm 10 \mathrm{~V}\) into a \(2 \mathrm{k} \Omega\) load. It is internally compensated, and its input offset voltage is low due to laser trimming at wafer level. For normal operation, \(\mathrm{R}_{\mathrm{FB}}\) is tied to \(\mathrm{V}_{\text {OuT }}\), but the user may alternatively choose \(\mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}\) or \(\mathrm{R}_{\mathrm{C}}\) to scale the output voltage range.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Voltage Output Multiplying DAC The AD7845 is the first DAC which has a full 4-quadrant multiplying capability and an output amplifier on chip. All specifications include amplifier performance.
2. Matched Application Resistors

Three application resistors provide an easy facility for gain ranging, voltage offsetting, etc.
3. Space Saving

The AD7845 saves space in two ways. The integration of the output amplifier on chip means that chip count is reduced. The part is housed in skinny 24 -pin, \(0.3^{\prime \prime}\) DIP, 28 -terminal LCC and PLCC and 24 -terminal SOIC packages.

\title{
AD7845 - SPEGIFIGATIONS \\ \(\left(V_{D O}=+15 \mathrm{~V}, \pm 5 \%, V_{S S}=-15 \mathrm{~V}, \pm 5 \%, V_{\text {REF }}=+10 \mathrm{~V}\right.\), \\ AGND \(=D G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}\) connected to \(\mathrm{R}_{\mathrm{FB}} . \mathrm{V}_{\text {OUT }}\) load \(=2 \mathrm{k} \Omega, 100 \mathrm{pF}\). All specifications \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {max }}\) unless otherwise stated.)
}


\section*{AC PERFORMANCE CHARACTERISTICS}

These characteristics are included for Design Guidance and are not subject to test.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Output Voltage Settling Time
\end{tabular} & 5 & 5 & 5 & 5 & 5 & 5 & \(\mu s \max\) & To \(\mathbf{0 . 0 1 \%}\) of Full-Scale Range. \(V_{\text {OUT }}\) Load \(=2 \mathrm{k} \Omega, 100 \mathrm{pF}\). DAC Register Alternately Loaded with All 0 s and All 1s. Typically \(2.5 \mu \mathrm{~s}\) at \(25^{\circ} \mathrm{C}\). \\
\hline Slew Rate & 7 & 7 & 7 & 7 & 7 & 7 & V/us typ & \(\mathrm{V}_{\text {OUT }}\) Load \(=2 \mathrm{k} \Omega, 100 \mathrm{pF}\). \\
\hline Digital-to-Analog Glitch Impulse & 450 & 450 & 450 & 450 & 450 & 450 & nV-s typ & Measured with \(\mathrm{V}_{\mathrm{REF}}=0 \mathrm{~V}\). DAC Register Alternately Loaded with All Os and All 1s. \\
\hline Multiplying Feedthrough Error \({ }^{3}\) & 5 & 5 & 5 & 5 & 5 & 5 & mV p-p typ & \(\mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V}, 10 \mathrm{kHz}\) Sine \(\mathrm{W}_{\text {ave }}\) DAC Register Loaded with All 0 s. \\
\hline Unity Gain Small Signal Bandwidth & 600 & 600 & 600 & 600 & 600 & 600 & kHz typ & \(\mathrm{V}_{\text {OUT }}, \mathrm{R}_{\mathrm{FB}}\) Connected. DAC Loaded with All 1s. \(\mathrm{V}_{\text {REF }}=100 \mathrm{mV}\) p-p Sine Wave. \\
\hline Full Power Bandwidth
Total Harmonic Distortion & \(\left.\right|_{-90} ^{250}\) & \({ }^{250}\) & 250
-90 & 250
-90 & 250
-90 & \({ }_{-90}^{250}\) & kHz typ
dB typ & \begin{tabular}{l}
\(\mathrm{V}_{\text {OUT }}, \mathrm{R}_{\mathrm{FB}}\) Connected. DAC Loaded with All 1s. \(\mathrm{V}_{\text {REF }}=20 \mathrm{~V}\) p-p \\
Sine Wave. \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\). \\
\(\mathrm{V}_{\mathrm{REF}}=6 \mathrm{~V}\) rms, 1 kHz Sine Wave.
\end{tabular} \\
\hline \multicolumn{9}{|l|}{OUTPUT CHARACTERISTICS \({ }^{5}\)} \\
\hline Open Loop Gain & 85 & 85 & 85 & 85 & 85 & 85 & dB min & \begin{tabular}{l}
\(\mathrm{V}_{\text {OUT }}, \mathrm{R}_{\mathrm{FB}}\) Not Connected \\
\(\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\)
\end{tabular} \\
\hline Output Voltage Swing & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & V min & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\) \\
\hline Output Resistance & 0.2 & 0.2 & 0.2 & 0.2 & 0.2 & 0.2 & \(\Omega\) typ & \(\mathrm{R}_{\mathrm{FB}}, \mathrm{V}_{\text {Out }}\) Connected, \\
\hline Short Circuit Current @ \(+25^{\circ} \mathrm{C}\) Output Noise Voltage & 15 & 15 & 15 & 15 & 15 & 15 & mA typ & \begin{tabular}{l}
\(\mathrm{V}_{\text {OUT }}\) Shorted to AGND \\
Includes Noise Due to Output
\end{tabular} \\
\hline ( 0.1 Hz to 10 Hz ) @ \(+25^{\circ} \mathrm{C}\) & 2 & 2 & 2 & 2 & 2 & 2 & \(\mu \mathrm{V}\) rms typ & Amplifier and Johnson Noise \\
\hline \(\mathrm{f}=10 \mathrm{~Hz}\) & 250 & 250 & 250 & 250 & 250 & 250 & \(\mathrm{nV} \sqrt{\mathrm{Hz}}\) typ & of \(\mathrm{R}_{\mathrm{FB}}\) \\
\hline \(\mathrm{f}=100 \mathrm{~Hz}\) & 100 & 100 & 100 & 100 & 100 & 100 & \(\mathrm{nV} \sqrt{\mathrm{Hz}}\) typ & \\
\hline \(\mathrm{f}=1 \mathrm{kHz}\) & 50 & 50 & 50 & 50 & 50 & 50 & \(\mathrm{nV} \sqrt{\mathrm{Hz}}\) typ & \\
\hline \(\mathrm{f}=10 \mathrm{kHz}\) & 50 & 50 & 50 & 50 & 50 & 50 & \(\mathrm{nV} \sqrt{\mathrm{Hz}}\) typ & \\
\hline \(\mathrm{f}=100 \mathrm{kHz}\) & 50 & 50 & 50 & 50 & 50 & 50 & \(\mathrm{nV} \sqrt{\mathrm{Hz}}\) typ & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature Ranges are as follows: J, K Versions: 0 to \(+70^{\circ} \mathrm{C} ; \mathrm{A}, \mathrm{B}\) Versions: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C} ; \mathrm{S}\), T Versions: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{2}\) Sample tested to ensure compliance.
\({ }^{3}\) The metal lid on the ceramic D-24A package is connected to Pin 12 (DGND).
\({ }^{4}\) The device is functional with a power supply of \(\pm 12 \mathrm{~V}\).
\({ }^{5}\) Minimum specified load resistance is \(2 \mathrm{k} \Omega\).
Specifications subject to change without notice.

TIMING CHARACTERISTICS \(\left(V_{D D}=+15 \mathrm{~V}, \pm 5 \% . \mathrm{V}_{\mathrm{SS}}=-15 \mathrm{~V}, \pm 5 \% . \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} . \operatorname{AGND}=\mathrm{DGND}=0 \mathrm{~V}.\right)\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & Limit at
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\
& \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{\mathrm{Cs}}\) & 100 & 135 & 140 & ns min & Chip Select to Write Setup Time \\
\hline \(\mathrm{t}_{\mathrm{CH}}\) & 0 & 0 & 0 & ns min & Chip Select to Write Hold Time \\
\hline \(\mathrm{t}_{\mathrm{WR}}\) & 100 & 135 & 140 & \(n \mathrm{nmin}\) & Write Pulse Width \\
\hline \(\mathrm{t}_{\mathrm{DS}}\) & 100 & 100 & 120 & ns min & Data Setup Time \\
\hline \(\mathrm{t}_{\text {DH }}\) & 20 & 20 & 20 & ns min & Data Hold Time \\
\hline
\end{tabular}

Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise stated)
\begin{tabular}{|c|c|}
\hline \(\mathrm{V}_{\text {DD }}\) to DGND & -0.3 V to +17 V \\
\hline \(\mathrm{V}_{\text {ss }}\) to DGND & +0.3 V to -17 V \\
\hline \(\mathrm{V}_{\text {REF }}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{RFB}}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{RA}}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{RB}}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{RC}}\) to AGND & \(\pm 25 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\text {OUT }}\) to AGND \({ }^{1}\) & \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {Ss }}-0.3 \mathrm{~V}\) \\
\hline AGND to DGND & \(\ldots-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\) \\
\hline Digital Input Voltage to DGND & -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) \\
\hline Power Dissipation (Any Package) & \\
\hline To \(+75^{\circ} \mathrm{C}\) & 650 mW \\
\hline Derates above \(+75^{\circ} \mathrm{C}\) & . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Operating Temperature Range
Commercial (J, K Versions) . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (A, B Versions) . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S, T Versions) . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering; 10 sec ) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
NOTE
\({ }^{1} \mathrm{~V}_{\text {OUt }}\) may be shorted to AGND provided that the power dissipation of the package is not exceeded.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{ORDERING GUIDE \({ }^{1}\)}
\begin{tabular}{l|l|l|l}
\hline Model \(^{2}\) & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7845JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7845KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{N}-24\) \\
AD7845JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{P}-24 \mathrm{~A}\) \\
AD7845KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{P}-24 \mathrm{~A}\) \\
AD7845JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7845KR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{R}-24\) \\
AD7845AQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7845BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7845SQ/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7845TQ/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & \(\mathrm{Q}-24\) \\
AD7845SE/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Analog Devices reserves the right to ship either ceramic (D-24A) or cerdip ( Q -24) hermetic packages.
\({ }^{2}\) To order MIL-STD-883, Class B processed parts, add /883B to part number.
\({ }^{3} \mathbf{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier; \(\mathrm{Q}=\) Cerdip; \(\mathrm{R}=\) SOIC. For outline information see Package Information section.


\section*{NOTES}
1. All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM
\(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V} . \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}\).
2. TIMING MEASUREMENT REFERENCE LEVEL IS \(\frac{\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}}{2}\)

Figure 1. AD7845 Timing Diagram

\section*{PIN CONFIGURATIONS}


\section*{TERMINOLOGY}

\section*{LEAST SIGNIFICANT BIT}

This is the analog weighting of 1 bit of the digital word in a DAC. For the AD7845, \(1 \mathrm{LSB}=\frac{V_{R E F}}{2^{12}}\).

\section*{RELATIVE ACCURACY}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., offset and gain error are adjusted out) and is normally expressed in least significant bits or as a percentage of full-scale range.

\section*{DIFFERENTIAL NONLINEARITY}

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of +1 LSB max over the operating temperature range ensures monotonicity.

\section*{GAIN ERROR}

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer. See Figure 13.

\section*{ZERO CODE OFFSET ERROR}

This is the error present at the device output with all 0 s loaded in the DAC. It is due to the op amp input offset voltage and bias current and the DAC leakage current.

\section*{TOTAL HARMONIC DISTORTION}

This is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental, expressed in dBs.

\section*{OUTPUT NOISE}

This is the noise due to the white noise of the DAC and the input noise of the amplifier.

\section*{DIGITAL-TO-ANALOG GLITCH IMPULSE}

This is the amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV -secs depending upon whether the glitch is measured as a current or voltage. The measurement takes place with \(\mathrm{V}_{\mathrm{REF}}=\) AGND.

\section*{DIGITAL FEEDTHROUGH}

When the DAC is not selected (i.e., \(\overline{\mathrm{CS}}\) is high) high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the \(\mathrm{V}_{\text {Out }}\) pin. This noise is digital feedthrough.

\section*{MULTIPLYING FEEDTHROUGH ERROR}

This is ac error due to capacitive feedthrough from the \(\mathrm{V}_{\text {REF }}\) terminal to \(\mathrm{V}_{\text {Out }}\) when the DAC is loaded with all 0 s .

\section*{OPEN-LOOP GAIN}

Open-loop gain is defined as the ratio of a change of output voltage to the voltage applied at the \(\mathrm{V}_{\text {REF }}\) pin with all 1s loaded in the DAC. It is specified at dc.

\section*{UNITY GAIN SMALL SIGNAL BANDWIDTH}

This is the frequency at which the magnitude of the small signal voltage gain of the output amplifier is 3 dB below unity. The device is operated as a closed-loop unity gain inverter (i.e., DAC is loaded with all 1s).

\section*{OUTPUT RESISTANCE}

This is the effective output source resistance.

\section*{FULL POWER BANDWIDTH}

Full power bandwidth is specified as the maximum frequency, at unity closed-loop gain, for which a sinusoidal input signal will produce full output at rated load without exceeding a distortion level of \(3 \%\).



Figure 2. Frequency Response, \(G=-1\)


Figure 3. Output Voltage Swing vs. Resistive Load


Figure 4. Noise Spectral Density


Figure 6. Typical AD7845 Linearity vs. Power Supply


Figure 7. Multiplying Feedthrough Error vs. Frequency


Figure 8. Unity Gain Inverter Pulse Response (Large Signal)


Figure 9. Unity Gain Inverter Pulse Response (Small Signal)


Figure 10. Digital-to-Analog Glitch Impulse (All 1s to All Os Transition)

\section*{PIN FUNCTION DESCRIPTION (DIP)}
\begin{tabular}{lll} 
Pin & Mnemonic & Description \\
\hline 1 & \(\mathrm{~V}_{\mathrm{OUT}}\) & Voltage Output Terminal \\
\(2-11\) & DB11-DB2 & Data Bit 11(MSB) to Data Bit 2 \\
12 & DGND & Digital Ground. The metal lid on the ceramic package is connected to this pin \\
\(13-14\) & DB1-DB0 & Data Bit 1 to Data Bit 0 (LSB) \\
15 & \(\overline{\mathrm{WR}}\) & Write Input. Active low \\
16 & CS & Chip Select Input. Active low \\
17 & \(\mathrm{~V}_{\mathrm{REF}}\) & Reference Input Voltage which can be an ac or dc signal \\
18 & AGND & Analog Ground. This is the reference point for external analog circuitry \\
19 & \(\mathrm{~V}_{\mathrm{SS}}\) & Negative power supply for the output amplifier (nominal -12 V to +15 V ) \\
20 & \(\mathrm{~V}_{\mathrm{DD}}\) & Positive power supply (nominal +12 V to \(+15 \mathrm{~V})\) \\
21 & \(\mathrm{R}_{\mathrm{A}}\) & Application resistor. \(\mathrm{R}_{\mathrm{A}}=4 \mathrm{R}_{\mathrm{FB}}\) \\
22 & \(\mathrm{R}_{\mathrm{B}}\) & Application resistor. \(\mathrm{R}_{\mathrm{B}}=2 \mathrm{R}_{\mathrm{FB}}\) \\
23 & \(\mathrm{R}_{\mathrm{C}}\) & Application resistor. \(\mathrm{R}_{\mathrm{C}}=2 \mathrm{R}_{\mathrm{FB}}\) \\
24 & \(\mathrm{R}_{\mathrm{FB}}\) & Feedback resistor in the DAC. For normal operation this is connected to \(\mathrm{V}_{\mathrm{OUT}}\) \\
\hline
\end{tabular}

\section*{CIRCUIT INFORMATION}

\section*{Digital Section}

Figure 11 is a simplified circuit diagram of the AD7845 input control logic. When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low, the DAC latch is loaded with the data on the data inputs. All the digital inputs are TTL, HCMOS and +5 V CMOS compatible, facilitating easy microprocessor interfacing. All digital inputs incorporate standard protection circuitry.


Figure 11. AD7845 Input Control Logic

\section*{D/A Section}

Figure 12 shows a simplified circuit diagram for the AD7845 D/A section and output amplifier. The D/A converter is a standard R-2R ladder. Binarily weighted currents are switched between AGND and the inverting terminal of the on-chip output amplifier. The output amplifier and feedback resistor \(\mathrm{R}_{\mathrm{FB}}\) perform the current-to-voltage conversion. When connected in the standard configuration (i.e., \(\mathrm{R}_{\mathrm{FB}}\) connected to \(\mathrm{V}_{\mathrm{OUT}}\) ),
\[
V_{\text {OUT }}=-D \cdot V_{R E F},
\]
where D is the fractional representation of the digital input code. D can vary from 0 to 4095/4096.
The amplifier can maintain \(\pm 10 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) load. It is internally compensated and settles to \(0.01 \%\) FSR ( \(1 / 2 \mathrm{LSB}\) ) in less than \(5 \mu \mathrm{~s}\). The input offset voltage is laser trimmed at wafer level. The amplifier slew rate is typically \(7 \mathrm{~V} / \mu \mathrm{s}\), and the unity gain small signal bandwidth is 600 kHz . There are three extra on-chip resistors ( \(\mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}, \mathrm{R}_{\mathrm{C}}\) ) connected to the amplifier inverting terminal. These are useful in a number of applications including offset adjustment and gain ranging.


Figure 12. Simplified Circuit Diagram for the AD7845 D/A Section and Output Amplifier

\section*{UNIPOLAR BINARY OPERATION}

Figure 13 shows the AD7845 connected for unipolar binary operation. When \(\mathrm{V}_{\text {IN }}\) is an ac signal, the circuit performs 2-quadrant multiplication. The code table for Figure 13 is given in Table I.


Figure 13. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for AD7845
\begin{tabular}{lll|l}
\hline \begin{tabular}{l} 
Binary Number In \\
DAC Register
\end{tabular} & & Analog Output, \(V_{\text {OUT }}\) \\
\hline \begin{tabular}{llll} 
MSB \\
1111 & 1111 & LSB & 1111
\end{tabular} & \(-\mathrm{V}_{\text {IN }}\left(\frac{4095}{4096}\right)\) \\
1000 & 0000 & 0000 & \(-\mathrm{V}_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
0000 & 0000 & 0001 & \(-\mathrm{V}_{\text {IN }}\left(\frac{1}{4096}\right)\) \\
0000 & 0000 & 0000 & 0 V \\
\hline
\end{tabular}

\section*{OFFSET AND GAIN ADJUSTMENT FOR FIGURE 13}

\section*{Zero Offset Adjustment}
1. Load DAC with all 0s.
2. Trim R3 until \(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\).

\section*{Gain Adjustment}
1. Load DAC with all 1s.
2. Trim R1 so that \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN }} \frac{4095}{4096}\).

In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude. For high temperature applications, resistors and potentiometers should have a low temperature coefficient.

\section*{BIPOLAR OPERATION}

\section*{(4-QUADRANT MULTIPLICATION)}

The recommended circuit for bipolar operation is shown in Figure 14. Offset binary coding is used.
The offset specification of this circuit is determined by the matching of internal resistors \(\mathrm{R}_{\mathrm{B}}\) and \(\mathrm{R}_{\mathrm{C}}\) and by the zero code offset error of the device. Gain error may be adjusted by varying the ratio of R1 and R2.
To use this circuit without trimming and keep within the gain error specifications, resistors R1 and R2 should be ratio matched to \(0.01 \%\).

The code table for Figure 14 is given in Table II.


Figure 14. Bipolar Offset Binary Operation

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 14
\begin{tabular}{lcl|l}
\hline \begin{tabular}{l} 
Binary Number In \\
DAC Register
\end{tabular} & & Analog Output, V \\
\hline MSB \\
1111 & 1111 & LSB & \\
1000 & 0000 & 0001 & \(+V_{\text {IN }}\left(\frac{2047}{2048}\right)\) \\
1000 & 0000 & 0000 & 0 V \\
0111 & 1111 & 1111 & \(-V_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
& & & \\
0000 & 0000 & 0000 & \(-V_{\text {IN }}\left(\frac{1}{2048}\right)\) \\
\hline
\end{tabular}

\section*{AD7845}

\section*{APPLICATIONS CIRCUITS}

\section*{PROGRAMMABLE GAIN AMPLIFIER (PGA)}

The AD7845 performs a PGA function when connected as in Figure 15. In this configuration, the R-2R ladder is connected in the amplifier feedback loop. \(R_{F B}\) is the amplifier input resistor. As the code decreases, the R-2R ladder resistance increases and so the gain increases.
\[
\begin{aligned}
V_{O U T} & =-V_{I N} \cdot \frac{R_{D A C}}{D} \cdot \frac{1}{R_{F B}},\left(D=0 \text { to } \frac{4095}{4096}\right) \\
& =-V_{I N} \cdot \frac{R_{D A C}}{D} \cdot \frac{1}{R_{D A C}}=\frac{-V_{I N}}{D}, \text { since } R_{F B}=R_{D A C}
\end{aligned}
\]


Figure 15. AD7845 Connected as PGA
As the programmed gain increases, the error and noise also increase. For this reason, the maximum gain should be limited to 256. Table III shows gain versus code.

Note that instead of using \(\mathrm{R}_{\mathrm{FB}}\) as the input resistor, it is also possible to use combinations of the other application resistors, \(R_{A}, R_{B}\) and \(R_{C}\). For instance, if \(R_{B}\) is used instead of \(R_{F B}\), the gain range for the same codes of Table II now goes from \(1 / 2\) to 128.

Table III. Gain and Error vs. Input Code for Figure 15
\begin{tabular}{lll|l|l}
\hline \multicolumn{2}{l|}{ Digital Inputs } & & Gain & Error (\%) \\
\hline 1111 & 1111 & 1111 & \(4096 / 4095 \approx 1\) & 0.04 \\
1000 & 0000 & 0000 & 2 & 0.07 \\
0100 & 0000 & 0000 & 4 & 0.13 \\
0010 & 0000 & 0000 & 8 & 0.26 \\
0001 & 0000 & 0000 & 16 & 0.51 \\
0000 & 1000 & 0000 & 32 & 1.02 \\
0000 & 0100 & 0000 & 64 & 2.0 \\
0000 & 0010 & 0000 & 128 & 4.0 \\
0000 & 0001 & 0000 & 256 & 8.0 \\
\hline
\end{tabular}

\section*{PROGRAMMABLE CURRENT SOURCES}

The AD7845 is ideal for designing programmable current sources using a minimum of external components. Figures 16 and 17 are examples. The circuit of Figure 16 drives a programmable current \(I_{L}\) into a load referenced to a negative supply. Figure 17 shows the circuit for sinking a programmable current, \(\mathrm{I}_{\mathrm{L}}\). The same set of circuit equations apply for both diagrams.
\[
\begin{aligned}
I_{L} & =I_{3}=I_{2}+I_{1} \\
I_{1} & =\frac{D \cdot\left|V_{I N}\right|}{R_{D A C}},\left(D=0 \text { to } \frac{4095}{4096}\right) \\
I_{2} & =\frac{1}{R 1}\left(\frac{D \cdot\left|V_{I N}\right|}{R_{D A C}}\right) R_{F B}=\frac{D \cdot\left|V_{I N}\right|}{R 1}, \text { since } R_{F B}=R_{D A C} \\
I_{L} & =\frac{D \cdot\left|V_{I N}\right|}{R_{1}}+=\frac{D \cdot\left|V_{I N}\right|}{R_{D A C}} \\
& =\frac{D \cdot\left|V_{I N}\right|}{R 1} \cdot\left(1+\frac{R 1}{R_{D A C}}\right)
\end{aligned}
\]

Note that by making \(R 1\) much smaller than \(R_{\text {DAC }}\), the circuit becomes insensitive to both the absolute value of \(R_{\text {DAC }}\) and its temperature variations. Now, the only resistor determining load current \(\mathrm{I}_{\mathrm{L}}\) is the sense resistor R1.
If \(\mathrm{Rl}=100 \Omega\), then the programming range is 0 to 100 mA , and the resolution is 0.024 mA .


Figure 16. Programmable Current Source


Figure 17. Programmable Current Sink

\section*{4-20 mA CURRENT LOOP}

The AD7845 provides an excellent way of making a 4-20 mA current loop circuit. This is basically a variation of the circuits in Figures 16 and 17 and is shown in Figure 18. The application resistor \(\mathrm{R}_{\mathrm{A}}\) (Value 4 R ) produces the effective 4 mA offset.
\[
I_{L}=I_{3}=I_{2}+I_{1}
\]

Since \(I_{2}>I_{1}\),
\[
\begin{aligned}
I_{L}= & -\frac{V_{X}}{156}=\left(\frac{2.5}{4 R} \times R_{F B}+\frac{2.5}{R_{D A C}} \times D \times R_{F B}\right) \times \frac{1}{156} \\
& \text { and since } \mathrm{R}_{\mathrm{DAC}}=\mathrm{R}_{\mathrm{FB}}=\mathrm{R} \\
I_{L}= & \left(\frac{2.5}{4}+D \times 2.5\right) \times \frac{1000}{156} \mathrm{~mA} \\
= & {[4+(16 \times D)] m A, \text { where D goes from } 0 \text { to } 1 \text { with } } \\
& \text { Digital Code }
\end{aligned}
\]

When \(D=0(\) Code of all 0 s\():\)
\(\mathrm{I}_{\mathrm{L}}=4 \mathrm{~mA}\)
\[
\mathrm{I}_{\mathrm{L}}=4 \mathrm{~mA}
\]

When \(\mathrm{D}=1\) (Code of all 1 s ):
\[
\mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA}
\]

The above circuit succeeds in significantly reducing the circuit component count. Both the on-chip output amplifier and the application resistor \(\mathrm{R}_{\mathrm{A}}\) contribute to this.


Figure 18. 4-20 mA Current Loop

\section*{APPLICATION HINTS}

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7845. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7845 AGND and DGND pins (IN914 or equivalent).
Digital Glitches: When a new digital word is written into the DAC, it results in a change of voltage applied to some of the DAC switch gates. This voltage change is coupled across the switch stray capacitance and appears as an impulse on the current output bus of the DAC. In the AD7845, impulses on this bus are converted to a voltage by \(\mathrm{R}_{\mathrm{FB}}\) and the output amplifier. The output voltage glitch energy is specified as the area of the resulting spike in nV -seconds. It is measured with \(\mathrm{V}_{\text {REF }}\) connected to analog ground and for a zero to full-scale input code transition. Since mircoprocessor based systems generally have noisy grounds which couple into the power supplies, the AD7845 \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{Ss}}\) terminals should be decoupled to signal ground.

Temperature Coefficients: The gain temperature coefficient of the AD7845 has a maximum value of \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). This corresponds to wrost case gain shift of 2 LSBs over a \(100^{\circ} \mathrm{C}\) temperature range. When trim resistors R1 and R2 in Figure 13 are used to adjust full-scale range, the temperature coefficient of R1 and R2 must be taken into account. The offset temperature coefficient is 5 ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) maximum. This correponds to a worst case offset shift of 2 LSBs over a \(100^{\circ} \mathrm{C}\) temperature range.
The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACS," Publication Number E630C-5-3/86.

\section*{AD7845}

\section*{MICROPROCESSOR INTERFACING 16-BIT MICROPROCESSOR SYSTEMS}

Figures 19, 20 and 21 show how the AD7845 interfaces to three popular 16-bit microprocessor systems. These are the MC68000, 8086 and the TM32010. The AD7845 is treated as a memorymapped peripheral to the processors. In each case, a write instuction loads the AD7845 with the appropriate data. The particular instructions used are as follows:
\begin{tabular}{ll} 
MC68000: & MOVE \\
8086: & MOV \\
TMS32010: & OUT
\end{tabular}


Figure 19. AD7845 to MC68000 Interface


Figure 20. AD7845 to 8086 Interface


Figure 21. TMS32010

\section*{8-BIT MICROPROCESSOR SYSTEMS}

Figure 22 shows an interface circuit for the AD7845 to the 8085A 8-bit microprocessor. The software routine to load data to the device is given in Table IV. Note that the transfer of the 12 bits of data requires two write operations. The first of these loads the 4 MSBs into the 7475 latch. The second write operation loads the 8 LSBs plus the 4 MSBs (which are held by the latch) into the DAC.


Figure 22. 8085A Interface
Table IV. Subroutine Listing for Figure 22
\begin{tabular}{cll|l}
\hline 2000 LOAD DAC : LXI & H,\#3000 & \begin{tabular}{l} 
The H,L register pair \\
are loaded with latch \\
address 3000.
\end{tabular} \\
& MVI & A,\#"MS"" & \begin{tabular}{l} 
Load the 4 MSBs of \\
data into accumulator.
\end{tabular} \\
Transfer data from \\
accumulator to latch.
\end{tabular}

Figure 23 and 24 are the interface circuits for the Z80 and MC6809 microprocessors. Again, these use the same basic format as the 8085 A interface.


Figure 23. AD7845 to Z80 Interface

*LINEAR CIRCUITRY OMITTED FOR CLARITY
Figure 24. MC6809 Interface

\section*{DIGITAL FEEDTHROUGH}

In the preceding interface configurations, most digital inputs to the AD7845 are directly connected to the microprocess bus.
Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 25 shows an interface circuit which uses this technique. All data inputs are latched from the busy by the \(\overline{\mathrm{CS}}\) signal. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.


Figure 25. AD7845 Interface Circuit Using Latches to Minimize Digital Feedthrough

\section*{FEATURES}

\author{
16-Bit Monotonicity over Temperature \\ \(\pm 2\) LSBs Integral Linearity Error \\ Microprocessor Compatible with Readback Capability \\ Unipolar or Bipolar Output \\ Multiplying Capability \\ Low Power (100mW typical)
}

\section*{GENERAL DESCRIPTION}

The AD7846 is a 16-bit DAC constructed with Analog Devices' \(\mathrm{LC}^{2} \mathrm{MOS}\) process. It has \(\mathrm{V}_{\mathrm{REF}+}\) and \(\mathrm{V}_{\mathrm{REF}-}\) reference inputs and an on-chip output amplifier. These can be configured to give a unipolar output range ( 0 to \(+5 \mathrm{~V}, 0\) to +10 V ) or bipolar output ranges ( \(\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}\) ).
The DAC uses a segmented architecture. The 4MSBs in the DAC latch select one of the segments in a 16 -resistor string. Both taps of the segment are buffered by amplifiers and fed to a 12-bit DAC, which provides a further 12 bits of resolution. This architecture ensures 16-bit monotonicity. Excellent integral linearity results from tight matching between the input offset voltages of the two buffer amplifiers.
In addition to the excellent accuracy specifications, the AD784e: also offers a comprehensive microprocessor interface. There are 16 data I/O pins, plus control lines ( \(\overline{\mathrm{CS}}, \mathrm{R} \sqrt{\overline{\mathrm{W}}, \overline{\mathrm{LDAC}} \text { and }}\) \(\overline{\mathrm{CLR}}) . \mathrm{R} / \overline{\mathrm{W}}\) and \(\overline{\mathrm{CS}}\) allow writing to and reading from the I/O latch. This is the readback function which is useful in ATE applications. \(\overline{\text { LDAC }}\) allows simultaneous updating of DACs in a multi-DAC system and the \(\overline{\text { CLR }}\) line will reset the contents the DAC latch to \(00 \ldots 000\) or \(10 \ldots 000\) depending on the state of \(R / \bar{W}\). This means that the DAC output can be reset to 0 V in both the unipolar and bipolar configurations.
The AD7846 is available in 28 -pin plastic, ceramic, LCCC and PLCC packages.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. 16-Bit Monotonicity

The guaranteed 16 -bit monotonicity over temperature makes the AD7846 ideal for closed-loop applications.
2. Readback

The ability to read back the DAC register contents minimizes software routines when the AD7846 is used in ATE systems.
3. Power Dissipation

Power dissipation of 100 mW makes the AD7846 the lowest power, high accuracy DAC on the market.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & J, A Versions & K, B Versions & S Version \({ }^{2}\) & Units & Test Conditions/Comments \\
\hline Resolution & 16 & 16 & 16 & Bits & \\
\hline ```
UNIPOLAR OUTPUT
    Relative Accuracy @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Differential Nonlinearity Error
    Gain Error @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
Offset Error @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Gain TC \({ }^{3}\)
    Offset TC \({ }^{3}\)
``` & \[
\begin{aligned}
& \pm 12 \\
& \pm 16 \\
& \pm 1 \\
& \pm 12 \\
& \pm 16 \\
& \pm 12 \\
& \pm 16 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & \[
\begin{aligned}
& \pm 4 \\
& \pm 8 \\
& \pm 0.5 \\
& \pm 6 \\
& \pm 16 \\
& \pm 6 \\
& \pm 16 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 16 \\
& \pm 1 \\
& \pm 12 \\
& \pm 24 \\
& \pm 12 \\
& \pm 24 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & \begin{tabular}{l}
LSB typ \\
LSB max \\
LSB max \\
LSB typ \\
LSB max \\
LSB typ \\
LSB max \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) typ \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) typ
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
& \mathrm{LLSB}=153 \mu \mathrm{~V}
\end{aligned}
\] \\
All Grades Guaranteed Monotonic \(V_{\text {OUT }}\) Load \(=10 \mathrm{M} \Omega\)
\end{tabular} \\
\hline ```
BIPOLAR OUTPUT
    Relative Accuracy @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Differential Nonlinearity Error
    Gain Error @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Offset Error @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Bipolar Zero Error @ \(25^{\circ} \mathrm{C}\)
    \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\)
    Gain TC \({ }^{3}\)
    Offset TC \({ }^{3}\)
    Bipolar Zero TC \({ }^{3}\)
``` & \[
\begin{aligned}
& \pm 6 \\
& \pm 8 \\
& \pm 1 \\
& \pm 6 \\
& \pm 12 \\
& \pm 6 \\
& \pm 12 \\
& \pm 6 \\
& \pm 12 \\
& \pm 2 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & \[
\begin{aligned}
& \pm 2 \\
& \pm 4 \\
& \pm 0.5 \\
& \pm 4 \\
& \pm 8 \\
& \pm 4 \\
& \pm 8 \\
& \pm 4 \\
& \pm 8 \\
& \pm 2 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & \[
\begin{aligned}
& \pm 6 \\
& \pm 8 \\
& \pm 1 \\
& \pm 6 \\
& \pm 16 \\
& \pm 6 \\
& \pm 16 \\
& \pm 6 \\
& \pm 16 \\
& \pm 2 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & \begin{tabular}{l}
LSB typ \\
LSB max \\
LSB max \\
LSB typ \\
LSB max \\
LSB typ \\
LSB max \\
LSB typ \\
LSB max \\
ppm FSR \(/{ }^{\circ} \mathrm{C}\) typ ppm FSR/ \({ }^{\circ} \mathrm{C}\) typ ppm FSR/ \(/{ }^{\circ} \mathrm{C}\) typ
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}-}=-5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
& \mathrm{LLSB}=305 \mu \mathrm{~V}
\end{aligned}
\] \\
All Grades Guaranteed Monotonic \(V_{\text {OUT }}\) Load \(=10 \mathrm{M} \Omega\) \\
\(\mathrm{V}_{\text {OUT }}\) Load \(=10 \mathrm{M} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Input Resistance \\
\(\mathrm{V}_{\text {REF+ }}\) Range \\
\(\mathbf{V}_{\text {REF- }}\) Range
\end{tabular} & \[
\begin{aligned}
& 20 \\
& 40 \\
& \mathrm{~V}_{\mathrm{ss}}+6 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}^{-6} \\
& \mathrm{~V}_{\mathrm{ss}}+6 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}-6
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 40 \\
& V_{s s}+6 \text { to } \\
& V_{D D}-6 \\
& V_{s s}+6 \text { to } \\
& V_{D D}-6
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 40 \\
& \mathrm{~V}_{\mathrm{ss}}+6 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}^{-6} \\
& \mathrm{~V}_{\text {ss }}+6 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}-6
\end{aligned}
\] & \begin{tabular}{l}
\(k \Omega\) min \\
\(\mathrm{k} \Omega\) max \\
Volts \\
Volts
\end{tabular} & \begin{tabular}{l}
Resistance from \(\mathrm{V}_{\text {REF- }}\) to \(\mathrm{V}_{\text {REF }+}\) \\
Typically \(30 \mathrm{k} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT CHARACTERISTICS \\
Output Voltage Swing \\
Resistive Load \\
Capacitive Load \\
Output Resistance \\
Short Circuit Current
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{ss}}+4 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}-3 \\
& 2 \\
& 1000 \\
& 0.3 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{SS}}+4 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}-3 \\
& 1000 \\
& 0.3 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{ss}}+4 \text { to } \\
& \mathrm{V}_{\mathrm{DD}}-3 \\
& 3 \\
& 1000 \\
& 0.3 \\
& \pm 25
\end{aligned}
\] & \begin{tabular}{l}
V max \\
\(k \Omega\) min pF max \(\Omega\) typ mA typ
\end{tabular} & \begin{tabular}{l}
To 0V \\
To 0V \\
To OV or Any Power Supply
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
\(\mathrm{V}_{\mathrm{IH}}\) (Input High Voltage) \\
\(\mathrm{V}_{\text {IL }}\) (Input Low Voltage) \\
\(\mathrm{I}_{\mathrm{IN}}\) (Input Current) \\
\(\mathrm{C}_{\text {IN }}\) (Input Capacitance) \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.8 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
\(\mathrm{V}_{\text {OL }}\) (Output Low Voltage) \\
\(\mathrm{V}_{\mathrm{OH}}\) (Output High Voltage) \\
Floating State Leakage Current \\
Floating State Output Capacitance \({ }^{3}\)
\end{tabular} & \[
\begin{aligned}
& 0.4 \\
& 4.0 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 4.0 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 4.0 \\
& \pm 10 \\
& 10
\end{aligned}
\] & Volts max Volts min \(\mu \mathrm{A}\) max pF max & \begin{tabular}{l}
\(\mathrm{I}_{\mathrm{SINK}}=1.6 \mathrm{~mA}\) \\
\(I_{\text {SOURCE }}=400 \mu \mathrm{~A}\) \\
DB0-DB15 \(=0\) to \(V_{\mathrm{cc}}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \({ }^{4}\) \\
\(V_{D D}\) \\
\(V_{s s}\) \\
\(\mathrm{V}_{\mathrm{cc}}\) \\
\(I_{D D}\) \\
\(I_{s}\) \\
\(\mathrm{I}_{\mathrm{CC}}\) \\
Power Supply Sensitivity \({ }^{5}\) \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& +11.4 /+15.75 \\
& -11.4 /-15.75 \\
& +4.75 /+5.25 \\
& 5 \\
& 5 \\
& 1 \\
& 1.5 \\
& 100 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +11.4 /+15.75 \\
& -11.4 /-15.75 \\
& +4.75 /+5.25 \\
& 5 \\
& 5 \\
& 1 \\
& 1.5 \\
& 100 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +11.4 /+15.75 \\
& -11.4 /-15.75 \\
& +4.75 /+5.25 \\
& 5 \\
& 5 \\
& 1 \\
& 2 \\
& 100 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Vmin/Vmax \\
\(V \min / V \max\) \\
\(V \min / V_{\max }\) \\
\(\mathrm{mA}_{\max }\) \\
\(m A \max\) \\
\(m A \max\) \\
LSB/V max \\
mW typ
\end{tabular} & \begin{tabular}{l}
Vout Unloaded \\
\(V_{\text {OUT }}\) Unloaded \\
\(V_{\text {Out }}\) Unloaded
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Temperature Ranges as follows: J, K Versions: 0 to \(+70^{\circ} \mathrm{C}\);
A, B Versions: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\); S Version: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) Minimum load for S version is \(3 \mathrm{k} \Omega\).
}
\({ }^{4}\) AD7846 is functional with power supplies of \(\pm 12 \mathrm{~V}\). See Typical
Performance Curves.
\({ }^{5}\) Sensitivity of Gain Error, Offset Error and Bipolar Zero Error to \(V_{D D}\), \(V_{S s}\) variations.
Specifications subject to change without notice.

These characteristics are included for design guidance only and are not
subject to test. \(\mathbf{V}_{\text {REF }}=+5 V_{V} V_{\text {Do }}=+14.25 \mathrm{~V}\) to \(+15.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\)
AC PERFORMANCE CHARACTERISTICS
-14.25 V to \(-15.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=+4.75 \mathrm{~V}\) to \(+5.25 \mathrm{~V}, \mathrm{R}_{\mathrm{IL}}\) connected to OV .)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}= \\
& 25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathbf{T}_{\mathbf{A}}= \\
& \mathbf{T}_{\min } \text { to } T_{\max }
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline Output Settling Time & 7 & 7 & \(\mu \mathrm{s}\) max & To \(0.006 \%\) FSR. \(\mathrm{V}_{\text {OUT }}\) loaded. \(\mathrm{V}_{\text {REF }-}=0 \mathrm{~V}\). \\
\hline & 9 & 9 & \(\mu \mathrm{s}\) max & To 0.003\% FSR. \(\mathrm{V}_{\text {OUt }}\) loaded. \(\mathrm{V}_{\text {REF- }}=-5 \mathrm{~V}\). \\
\hline Digital-to-Analog Glitch & 400 & 400 & nV-secs typ & DAC alternately loaded with \(10 \ldots 0000\) and \(01 . . .1111\). \\
\hline Impulse & & & & \(\mathrm{V}_{\text {Out }}\) unloaded. \\
\hline AC Feedthrough & 0.5 & 0.5 & mV pk-pk typ & \(\mathrm{V}_{\mathrm{REF}-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}+}=1 \mathrm{~V} \mathrm{rms}, 10 \mathrm{kHz}\) sine wave. DAC loaded with all 0 s . \\
\hline Digital Feedthrough & 10 & 10 & nV-secs typ & DAC alternately loaded with all 1 s and all 0s. \(\overline{\mathrm{CS}}\) High. \\
\hline \begin{tabular}{l}
Output Noise Voltage \\
Density ( \(1 \mathrm{kHz}-100 \mathrm{kHz}\) )
\end{tabular} & 50 & 50 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) typ & Measured at \(\mathrm{V}_{\text {OUT }}\). DAC loaded with 0111011 . . . 11. \(\mathrm{V}_{\mathrm{REF}+}=\mathrm{V}_{\mathrm{REF}-}=0 \mathrm{~V}\). \\
\hline
\end{tabular}

TIMING CHARACTERISTICS \({ }_{\left(v_{00}\right.}=+14.25 \mathrm{~V}\) to \(+15.75 \mathrm{~V}, \mathrm{v}_{\mathrm{ss}}=-14.25 \mathrm{~V}\) to \(-15.75 \mathrm{~V}, \mathrm{v}_{\mathrm{cc}}=+4.75 \mathrm{~V}\) to +5.25 V.\(\left.\right)\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \text { Limit at } \\
& \mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit at } \\
& \mathbf{T}_{\mathbf{A}}=0 \text { to }+70^{\circ} \mathrm{C} \\
& \mathbf{T}_{\mathbf{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Limit at } \\
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 40 & 40 & 50 & ns min & \(\stackrel{\mathrm{R}}{\overline{\mathrm{W}}}\) to \(\overline{\text { CS }}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 150 & 160 & 190 & ns \(\min\) & \(\overline{\text { CS }}\) Pulse Width (Write Cycle) \\
\hline \(\mathrm{t}_{3}\) & 40 & 40 & 50 & ns \(\min\) & \(\mathrm{R} / \overline{\mathrm{W}}\) to \(\overline{\mathrm{CS}}\) Hold Time \\
\hline \(\mathrm{t}_{4}\) & 110 & 110 & 120 & ns \(\min\) & Data Setup Time \\
\hline \(\mathrm{t}_{5}\) & 0 & 0 & 0 & ns \(\min\) & Data Hold Time \\
\hline \(\mathrm{t}_{6}\) & 230 & 270 & 320 & ns max & Data Access Time \\
\hline \(\mathrm{t}_{7}\) & 10 & 10 & 10 & ns \(\min\) & Bus Relinquish Time \\
\hline & 80 & 90 & 90 & ns max & \\
\hline \(\mathrm{t}_{8}\) & 20 & 20 & 20 & ns \(\min\) & \(\overline{\text { CLR Setup Time }}\) \\
\hline t, & 150 & 150 & 150 & ns \(\min\) & CLR Pulse Width \\
\hline \(\mathrm{t}_{10}\) & 0 & 0 & 0 & ns \(\min\) & CLR Hold Time \\
\hline \(\mathrm{t}_{11}\) & 80 & 100 & 100 & ns \(\min\) & LDAC Pulse Width \\
\hline \(\mathrm{t}_{12}\) & 240 & 280 & 330 & ns \(\min\) & \(\overline{\text { CS }}\) Pulse Width (Read Cycle) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Timing specifications are sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance. All input control signals are specified with \(\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{~ns}\) ( \(10 \%\) to \(90 \%\) of +5 V ) and timed from a voltage level of 1.6 V .
\({ }^{2} \mathrm{t}_{6}\) is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V .
\({ }^{3} \mathrm{t}_{7}\) is defined as the time required for an output to change 0.5 V when loaded with the circuits of Figure 2.
Specifications subject to change without notice.


Figure 3. AD7846 Timing Diagram
a. \(V_{O H}\) to High \(Z\)
b. \(V_{O L}\) to High \(Z\)

Figure 2. Load Circuits for Bus Relinquish Time ( \(t_{7}\) )
```

ABSOLUTE MAXIMUM RATINGS }\mp@subsup{}{}{1
V VD to DGND . . . . . . . . . . . . . . . . . . . . - 0.3V or +17V
V
. . . . . - 0.3V, V DD +0.3V or +7V (Whichever Is Lower)
V vs to DGND . . . . . . . . . . . . . . . . . . . . . +0.3V to -17V
V VEF+}\mathrm{ to DGND. . . . . . . . . . . . . . . . . . . . . . . . . . . }\pm25V
\mp@subsup{V}{\mathrm{ REF- }}{}\mathrm{ to DGND. . . . . . . . . . . . . . . . . . . . . . . . . . . }\pm25V
V Vut to DGND3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25V
R IN to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . }\pm25V
Digital Input Voltage to DGND . . . . . . . -0.3V to V }\mp@subsup{\textrm{V}}{\textrm{CC}}{}+0.3\textrm{V
Digital Output Voltage to DGND . . . . . . -0.3V to V VCC }+0.3\textrm{V
Power Dissipation (Any Package)
To +75`C . . . . . . . . . . . . . . . . . . . . . . . . . . . .1000mW

```


ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Relative \\
Accuracy
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7846JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{N}-28\) \\
AD7846KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{N}-28\) \\
AD7846JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 16 \mathrm{LSB}\) & P-28A \\
AD7846KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 8 \mathrm{LSB}\) & P-28A \\
AD7846AD & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{D}-28\) \\
AD7846BD & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 8 \mathrm{LSB}\) & \(\mathrm{D}-28\) \\
AD7846SD/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{D}-28\) \\
AD7846SE/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 16 \mathrm{LSB}\) & \(\mathrm{E}-28 \mathrm{~A}\) \\
\hline
\end{tabular}
* \(\mathbf{D}=\) Ceramic DIP; E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

Operating Temperature Range
J, K Versions . . . . . . . . . . . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
A, B Versions . . . . . . . . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
S Version. . . . . . . . . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering) . . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
NOTES
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.
\({ }^{2} \mathrm{~V}_{\mathrm{CC}}\) must not exceed \(\mathrm{V}_{\mathrm{DD}}\) by more than 0.3 V . If it is possible for this to happen during power supply sequencing, the following diode protection scheme will ensure protection.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{TERMINOLOGY}

\section*{Least Significant Bit}

This is the analog weighting of 1 bit of the digital word in a DAC. For the AD7846, 1LSB \(=\left(\mathrm{V}_{\text {REF }+}-\mathrm{V}_{\mathbf{R E F}-}\right) / 2^{16}\).

\section*{Relative Accuracy}

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the end points of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., offset and gain errors are adjusted out) and is normally expressed in least significant bits or as a percentage of full scale range.

\section*{Differential Nonlinearity}

Differential nonlinearity is the difference between the measured change and the ideal change between any two adjacent codes. A specified differential nonlinearity of \(\pm 1\) LSB \(\max\) over the operating temperature range ensures monotonicity.

\section*{Gain Error}

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer.

\section*{Offset Error}

This is the error present at the device output with all 0s loaded in the DAC. It is due to op amp input offset voltage and bias current and the DAC leakage current.

\section*{Bipolar Zero Error}

When the AD7846 is connected for bipolar output and 10 . . 000 is loaded to the DAC, the deviation of the analog output from the ideal midscale of 0 V is called the bipolar zero error.

\section*{Digital-to-Analog Glitch Impulse}

This is the amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV -secs depending upon whether the glitch is measured as a current or a voltage.

\section*{Multiplying Feedthrough Error}

This is an ac error due to capacitive feedthrough from either of the \(\mathrm{V}_{\text {REF }}\) terminals to \(\mathrm{V}_{\text {OUT }}\) when the DAC is loaded with all Os.

\section*{Digital Feedthrough}

When the DAC is not selected (i.e., \(\overline{\mathrm{CS}}\) is held high), high frequency logic activity on the digital inputs in capacitively coupled through the device to show up as noise on the Vour pin. This noise is digital feedthrough.

PIN CONFIGURATIONS


LCCC


PLCC


\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1-3 & DB2-DB0 & Data I/O pins. DB0 is LSB. \\
\hline 4 & \(\mathrm{V}_{\text {DD }}\) & Positive supply for analog circuitry. This is +15 V nominal. \\
\hline 5 & \(\mathrm{V}_{\text {OUT }}\) & DAC output voltage pin. \\
\hline 6 & \(\mathrm{R}_{\text {IN }}\) & Input to summing resistor of DAC output amplifier. This is used to select output voltage ranges. See Table I. \\
\hline 7 & \(\mathrm{V}_{\text {REF }+}\) & \(\mathrm{V}_{\text {REF+ }}\) input. The DAC is specified for \(\mathrm{V}_{\mathrm{REF}+}=+5 \mathrm{~V}\). \\
\hline 8 & \(\mathrm{V}_{\text {REF- }}\) & \(\mathrm{V}_{\mathrm{REF}}\) input. For unipolar operation connect \(\mathrm{V}_{\text {REF- }}\) to 0 V and for bipolar operation connect it to -5 V . The device is specified for both conditions. \\
\hline 9 & \(\mathrm{V}_{\text {ss }}\) & Negative supply for analog circuitry. This is -15 V nominal. \\
\hline 10-19 & DB15-DB6 & Data I/O pins. DB15 is MSB. \\
\hline 20 & DGND & Ground pin for digital circuitry. \\
\hline 21 & \(\mathrm{V}_{\mathrm{CC}}\) & Positive supply for digital circuitry. This is +5 V nominal. \\
\hline 22 & \(\mathrm{R} / \overline{\mathrm{W}}\) & \(\mathrm{R} / \overline{\mathrm{W}}\) input. This can be used to load data to the DAC or to read back the DAC latch contents. \\
\hline 23 & \(\overline{\mathrm{CS}}\) & Chip select input. This selects the device. \\
\hline 24 & \(\overline{\text { CLR }}\) & Clear input. The DAC can be cleared to 000 . . 000 or 100 . . 000. See Table II. \\
\hline 25 & \(\overline{\text { LDAC }}\) & Asynchronous load input to DAC. \\
\hline 26-28 & DB5-DB3 & Data I/O pins. \\
\hline
\end{tabular}
\begin{tabular}{l|l|l|l}
\hline Output Range & \(\mathbf{V}_{\text {REF }+}\) & \(\mathbf{V}_{\text {REF }-}\) & \(\mathbf{R}_{\text {IN }}\) \\
\hline 0 V to +5 V & +5 V & 0 V & \(\mathrm{~V}_{\text {OUT }}\) \\
0 V to +10 V & +5 V & 0 V & 0 V \\
+5 V to -5 V & +5 V & -5 V & \(\mathrm{~V}_{\text {OUT }}\) \\
+5 V to -5 V & +5 V & 0 V & +5 V \\
+10 V to -10 V & +5 V & -5 V & 0 V \\
\hline
\end{tabular}

Table I. AD7846 Output Voltage Ranges

\section*{AD7846 - Typical Performance Curves}


Figure 4. \(A C\) Feedthrough. \(V_{\text {REF }+}=1 \mathrm{~V} \mathrm{rms}\), 10 kHz Sine Wave.


Figure 7. Noise Spectral Density


Figure 10. Pulse Response (Large Signal)


Figure 5. AC Feedthrough vs. Frequency


Figure 8. Digital-to-Analog Glitch Impulse without Internal Deglitcher (10 . . . 000 to 011 111
Transition)


Figure 11. Pulse Response (Small Signal)


Figure 13. Typical Linearity vs. \(V_{D D} / V_{S S}\)


Figure 6. Large Signal
Frequency Response


Figure 9. Digital-to-Analog Glitch Impulse with Internal Deglitcher (10 . . . 000 to 011 . . . 111 Transition)


Figure 12. Spectral Response of Digitally, Constructed Sine Wave


Figure 14. Typical Monotonicity vs. \(V_{D D} / V_{S S}\)

\section*{CIRCUIT DESCRIPTION}

\section*{Digital Section}

Figure 15 shows the digital control logic and on-chip data latches in the AD7846. Table II is the associated truth table. The D/A converter had two latches which are controlled by four signals: \(\overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{LDAC}}\) and \(\overline{\mathrm{CLR}}\). The input latch is connected to the data bus (DB15-DB0). A word is written to the input latch by bringing \(\overline{\mathrm{CS}}\) low and \(\mathrm{R} / \overline{\mathrm{W}}\) low. The contents of the input latch may be read back by bringing \(\overline{\mathrm{CS}}\) low and \(\mathrm{R} / \overline{\mathrm{W}}\) high. This feature is called "readback" and is used in system diagnostic and calibration routines.


Figure 15. AD7846 Input Control Logic
\begin{tabular}{l|l|l|l|l}
\(\overline{\mathbf{C S}}\) & \(\mathbf{R} / \overline{\mathbf{W}}\) & \(\overline{\text { LDAC }}\) & \(\overline{\mathbf{C L R}}\) & Function \\
\hline l & X & X & X & \begin{tabular}{l} 
3-State DAC I/O Latch in \\
High Z State
\end{tabular} \\
0 & 0 & X & X & \begin{tabular}{l} 
DAC I/O Latch Loaded with \\
DB15-DB0
\end{tabular} \\
X & X & 0 & X & X \\
X & 0 & X & 0 & \begin{tabular}{l} 
Contents of DAC I/O Latch \\
Available on DB15-DB0 \\
Contents of DAC I/O Latch \\
Transferred to DAC Latch
\end{tabular} \\
X & I & X & 0 & \begin{tabular}{l} 
DAC Latch Loaded with \\
\(000 ~ . ~ .000 ~\) \\
DAC Latch Loaded with \\
\(100 \ldots .000\)
\end{tabular} \\
\hline
\end{tabular}

Table II. AD7846 Control Logic Truth Table
Data is transferred from the input latch to the DAC latch with the \(\overline{\text { LDAC }}\) strobe. The equivalent analog value of the DAC latch contents appears at the DAC output. The \(\overline{\mathrm{CLR}}\) pin resets the DAC latch contents to \(000 \ldots 000\) or \(100 \ldots 000\), depending on the state of \(\mathrm{R} / \overline{\mathrm{W}}\). Writing a \(\overline{\mathrm{CLR}}\) loads \(000 \ldots 000\) and reading a \(\overline{\mathrm{CLR}}\) loads \(100 \ldots 000\). To reset a DAC to 0 V in a unipolar system the user should exercise \(\overline{\mathrm{CLR}}\) while \(\mathrm{R} / \overline{\mathrm{W}}\) is low; to reset to 0 V in a bipolar system exercise the \(\overline{\mathrm{CLR}}\) while \(\mathrm{R} / \overline{\mathrm{W}}\) is high.

\section*{D/A Conversion}

Figure 16 shows the D/A section of the AD7846. There are three DACs, each of which have their own buffer amplifiers. DAC1 and DAC2 are 4 -bit DACs. They share a 16 -resistor string but have their own analog multiplexers. The voltage reference is applied to the resistor string. DAC3 is a 12 -bit voltage mode DAC with its own output stage.
The 4 MSBs of the 16 -bit digital code drive DAC1 and DAC2 while the 12LSBs control DAC3. Using DAC1 and DAC2, the MSBs select a pair of adjacent nodes on the resistor string and present that voltage to the positive and negative inputs of DAC3. This DAC interpolates between these two voltages to produce the analog output voltage.


Figure 16. AD7846 D/A Conversion

To prevent non-monotonicity in the DAC due to amplifier offset voltages, DAC1 and DAC2 "leap-frog" along the resistor string. For example, when switching from Segment 1 to Segment 2, DACl switches from the bottom of Segment 1 to the top of Segment 2 while DAC2 stays connected to the top of Segment 1. The code driving DAC3 is automatically complemented to compensate for the inversion of its inputs. This means that any linearity effects due to amplifier offset voltages remain unchanged when switching from one segment to the next and 16 -bit monotonicity is ensured if DAC3 is monotonic. So, 12-bit resistor matching in DAC3 guarantees overall 16-bit monotonicity. This is much more acheivable than the 16 -bit matching which a conventional R-2R structure would have needed.

\section*{Output Stage}

The output stage of the AD7846 is shown in Figure 17. It is capable of driving a \(2 \mathrm{k} \Omega / 1000 \mathrm{pF}\) load. It also has a resistor feedback network which allows the user to configure it for gains of one or two. Table I shows the different output ranges that are possible.
An additional feature is that the output buffer is configured as a track-and-hold amplifier. Although normally tracking its input, this amplifier is placed in a hold mode for approximately \(1 \mu \mathrm{~s}\) after the leading edge of \(\overline{\text { LDAC. This short state keeps the }}\) DAC output at its previous voltage while the AD7846 is internally changing to its new value. So, any glitches that occur in the transition are not seen at the output. In systems where the \(\overline{\text { LDAC }}\) is tied permanently low, the deglitching will not be in operation. Figures 8 and 9 show the outputs of the AD7846 with and without the deglitcher.


Figure 17. AD7846 Output Stage

\section*{UNIPOLAR BINARY OPERATION}

Figure 18 shows the AD7846 in the unipolar binary circuit configuration. The DAC is driven by the AD586, +5 V reference.
Since \(R_{I N}\) is tied to 0 V , the output amplifier has a gain of 2 and the output range is 0 to +10 V . If a 0 to +5 V range is required, \(\mathrm{R}_{\mathrm{IN}}\) should be tied to \(\mathrm{V}_{\mathrm{OUT}}\), configuring the output stage for a gain of 1. Table III gives the code table for the circuit of Figure 18.


Figure 18. Unipolar Binary Operation
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number \\
in DAC Latch
\end{tabular} & \begin{tabular}{l} 
Analog Output \\
\(\left(\mathbf{V}_{\text {OUT }}\right)\)
\end{tabular} \\
\hline MSB LSB & \\
1111111111111111 & \(+10(65535 / 65536) \mathrm{V}\) \\
1000000000000000 & \(+10(32768 / 65536) \mathrm{V}\) \\
0000000000000001 & \(+10(1 / 65536) \mathrm{V}\) \\
0000000000000000 & 0 V \\
\hline
\end{tabular}

NOTE
\(1 \mathrm{LSB}=10 \mathrm{~V} / 2^{16}=10 \mathrm{~V} / 65536=152 \mu \mathrm{~V}\).

Table III. Code Table for Figure 18
Offset and gain may be adjusted in Figure 18 as follows : To adjust offset, disconnect the \(\mathrm{V}_{\text {REF }}\). input from 0 V , load the DAC with all 0 s and adjust the \(\mathrm{V}_{\text {REF }}\). voltage until \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\). For gain adjustment, the AD7846 should be loaded with all 1s and R1 adjusted until \(\mathrm{V}_{\text {OUT }}=10(65535) /(65536)=9.999847 \mathrm{~V}\). If a simple resistor divider is used to vary the \(\mathrm{V}_{\text {REF }}\) voltage, it is important that the temperature coefficients of these resistors match that of the DAC input resistance ( \(-300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Otherwise, extra offset errors will be introduced over temperature. Many circuits will not require these offset and gain adjustments. In these circuits, R1, can be omitted. Pin 5 of the AD586 may be left open circuit and Pin \(8\left(\mathrm{~V}_{\text {REF- }}\right)\) of the AD7846 tied to 0 V .


\section*{BIPOLAR OPERATION}

Figure 19 shows the AD7846 set up for \(\pm 10 \mathrm{~V}\) bipolar operation. The AD588 provides precision \(\pm 5 \mathrm{~V}\) tracking outputs which are fed to the \(\mathrm{V}_{\mathrm{REF}+}\) and \(\mathrm{V}_{\mathrm{REF}}\) inputs of the AD7846. The code table for Figure 19 is shown in Table IV.
\begin{tabular}{|c|c|}
\hline Binary Number in DAC Latch & Analog Output ( \(\mathbf{V}_{\text {OUT }}\) ) \\
\hline MSB LSB & \\
\hline 1111111111111111 & + \(10(32767 / 32768) \mathrm{V}\) \\
\hline 1000000000000001 & + \(10(1 / 32768) \mathrm{V}\) \\
\hline 1000000000000000 & 0 V \\
\hline 0111111111111111 & \(-10(1 / 32768) \mathrm{V}\) \\
\hline 0000000000000000 & -10 (32768/32768) V \\
\hline \[
\begin{aligned}
& \text { NOTE } \\
& 1 \mathrm{LSB}=10 \mathrm{~V} / 2^{15}=10 \mathrm{~V} / 3276
\end{aligned}
\] & \[
=305 \mu \mathrm{~V} .
\] \\
\hline
\end{tabular}

\section*{Table IV. Offset Binary Code Table for Figure 19}

Full scale and bipolar zero adjustment are provided by varying the gain and balance on the AD588. R2 varies the gain on the AD588 while R3 adjusts the +5 V and -5 V outputs together with respect to ground.
For bipolar zero adjustment on the AD7846, load the DAC with \(100 \ldots 000\) and adjust R 3 until \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\). Full scale is adjusted by loading the DAC with all 1s and adjusting R2 until \(\mathrm{V}_{\text {OUT }}=9.999694 \mathrm{~V}\).
When bipolar zero and full scale adjustment are not needed, R2 and R3 can be omitted, Pin 12 on the AD588 should be connected to Pin 11 and Pin 5 should be left floating. If a user wants a \(\pm 5 \mathrm{~V}\) output range, there are two choices. By tying Pin \(6\left(\mathrm{R}_{\text {IN }}\right)\) of the AD7846 to \(\mathrm{V}_{\text {OUT }}\) (Pin 5), the output stage gain is reduced to unity and the output range is \(\pm 5 \mathrm{~V}\). If only a positive +5 V reference is available, bipolar \(\pm 5 \mathrm{~V}\) operation is still possible. Tie \(\mathrm{V}_{\text {REF } . .}\) to 0 V and connect \(\mathrm{R}_{\text {IN }}\) to \(\mathrm{V}_{\text {REF }+ \text {. }}\). This will also give a \(\pm 5 \mathrm{~V}\) output range. However, the linearity, gain, and offset error specifications will be the same as the unipolar 0 to +5 V range.

\section*{Other Output Voltage Ranges}

In some cases, users may require output voltage ranges other than those already mentioned. One example is systems which
need the output voltage to be a whole number of millivolts (i.e. \(1 \mathrm{mV}, 2 \mathrm{mV}\), etc.). If the AD689 ( 8.192 V reference) is used with the AD7846 as in Figure 20, then the LSB size is \(125 \mu \mathrm{~V}\). This makes it possible to program whole millivolt values at the output. Table V shows the code table for Figure 20.


Figure 20. Unipolar Output with AD689
\begin{tabular}{l|l}
\begin{tabular}{l} 
Binary Number \\
in DAC Latch
\end{tabular} & \begin{tabular}{l} 
Analog Output \\
\(\left(\mathbf{V}_{\text {Out }}\right)\)
\end{tabular} \\
\hline MSB LSB & \\
1111111111111111 & \(8.192 \mathrm{~V}(65535 / 65536)=8.1919 \mathrm{~V}\) \\
1000000000000000 & \(8.192 \mathrm{~V}(32768 / 65536)=4.096 \mathrm{~V}\) \\
0000000000001000 & \(8.192 \mathrm{~V}(8 / 65536)=0.001 \mathrm{~V}\) \\
0000000000000100 & \(8.192 \mathrm{~V}(4 / 65536)=0.0005 \mathrm{~V}\) \\
0000000000000010 & \(8.192 \mathrm{~V}(2 / 65536)=0.00025 \mathrm{~V}\) \\
0000000000000001 & \(8.192 \mathrm{~V}(1 / 65536)=0.000125 \mathrm{~V}\) \\
\hline
\end{tabular}

NOTE
\(1 \mathrm{LSB}=8.192 \mathrm{~V} / 2^{16}=125 \mu \mathrm{~V}\).

\section*{Table V. Code Table for Figure 20}

\section*{Multiplying Operation}

The AD7846 is a full multiplying DAC. To get four-quadrant multiplication, tie \(\mathrm{V}_{\text {REF }}\) to 0 V , apply the ac input to \(\mathrm{V}_{\text {REF }}\). and tie \(\mathrm{R}_{\text {IN }}\) to \(\mathrm{V}_{\text {REF-. }}\). Figure 6 shows the Large Signal Frequency Response when the DAC is used in this fashion.

\section*{TEST APPLICATION}

Figure 21 shows the AD7846 in an Automatic Test Equipment application. The readback feature of the AD7846 is very useful in these systems. It allows the designer to eliminate phantom memory used for storing DAC contents and increases system reliability since the phantom memory is now effectively on chip with the DAC. The readback feature is used in the following manner to control a data transfer. First, write the desired 16-bit word to the DAC input latch using the \(\overline{\mathrm{CS}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\) inputs. Verify that correct data has been received by reading back the latch contents. Now, the data transfer can be completed by bringing the asynchronous LDAC control line low. The analog equivalent of the digital word now appears at the DAC output.

In Figure 21, each pin on the Device Under Test can be an input or output. The AD345 is the pin driver for the digital inputs, and the AD9687 is the receiver for the digital outputs. The digital control circuitry determines the signal timing and format.

DACs 1 and 2 set the pin driver voltage levels ( \(\mathrm{V}_{\mathrm{H}}\) and \(\mathrm{V}_{\mathrm{L}}\) ), and DACs 3 and 4 set the receiver voltage levels. The pin drivers used in ATE systems normally have a nonlinearity between input and output. The 16-bit resolution of the AD7846 allows compensation for these input/output nonlinearities. The dc parametrics shown in Figure 21 measure the voltage at the device pin and feed this back to the system processor. The pin voltage can thus be fine-tuned by incrementing or decrementing DACs 1 and 2 under system processor control.


Figure 21. Digital Test System with 16-Bit Performance

\section*{POSITION MEASUREMENT APPLICATION}

Figure 22 shows the AD7846 in a position measurement application using an LVDT (Linear Variable Displacement Transducer), an AD630 synchronous demodulator and a comparator to make a 16 -bit LVDT-to-Digital Convertor. The LVDT is excited with a fixed frequency and fixed amplitude sine wave (usually \(2.5 \mathrm{kHz}, 2 \mathrm{~V}\) pk-pk). The outputs of the secondary coil are in anti-phase and their relative amplitudes depend on the position of the core in the LVDT. The AD7846 output interpolates between these two inputs in response to the DAC input code. The AD630 is set up so that it rectifies the DAC output signal. Thus, if the output of the DAC is in phase with the \(\mathrm{V}_{\mathrm{REF}+}\) input, the inverting input to the comparator will be positive, and if it is in phase with \(\mathrm{V}_{\text {REF-- }}\), the output will be negative. By turning on each bit of the DAC in succession starting with the MSB, and deciding to leave it on or turn it off based on the comparator output, a 16 -bit measurement of the core position is obtained.


Figure 22. AD7846 in Position Measurement Application

\section*{MICROPROCESSOR INTERFACING}

\section*{AD7846-8086 Interface}

Figure 23 shows the 8086 16-bit processor interfacing to the AD7846. The double buffering feature of the DAC is not used in this circuit since \(\overline{\mathrm{LDAC}}\) is permanently tied to 0 V . AD0-AD15 (the 16-bit data bus) are connected to the DAC data bus (DB0-DB15). The 16 -bit word is written to the DAC in one MOV instruction and the analog output responds immediately. In this example, the DAC address is D 000 H .


Figure 23. AD7846 to 8086 Interface Circuit
In a multiple DAC system, the double buffering of the AD7846 allows the user to simultaneously update all DACs. In Figure 24 , a 16 -bit word is loaded to the input latches of each of the DACs in sequence. Then, with one instruction to the appropriate address, \(\overline{\mathrm{CS} 4}\) (i.e., \(\overline{\mathrm{LDAC}}\) ) is brought low, updating all the DACs simultaneously.


Figure 24. AD7846 to 8086 Interface: Multiple DAC System

\section*{AD7846 to MC68000 Interface}

Interfacing between the AD7846 and MC68000 is accomplished using the circuit of Figure 25. The following routine writes data to the DAC latches and then outputs the data via the DAC latch.

1000 MOVE.W \#W, D0

MOVE.W D0, \$E000

MOVE.W \#228, D7
TRAP \#14

The desired DAC data, W, is loaded into Data Register 0 . W may be any value between 0 and 65535 (decimal) or 0 and FFFF (hexadecimal).
The data, \(W\), is transferred between D0 and the DAC register.
Control is returned to the System Monitor using these two instructions.


Figure 25. AD7846 to MC68000 Interface

\section*{DIGITAL FEEDTHROUGH}

In the preceding interface configurations, most digital inputs to the AD7846 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus


Figure 26. AD7846 Interface Circuit Using Latches to Minimize Digital Feedthrough
noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 26 shows an interface circuit which isolates the DAC from the bus. Note that to make use of the AD7846 readback feature using the isolation technique of Figure 26, the latch needs to be bidirectional.

\section*{AD7846}

\section*{APPLICATION HINTS}

\section*{Noise}

In high resolution systems, noise is often the limiting factor. With a 10 volt span, a 16 -bit LSB is \(152 \mu \mathrm{~V}(-96 \mathrm{~dB})\). Thus, the noise floor must stay below -96 dB in the frequency range of interest. Figure 7 shows the noise spectral density for the AD7846.

\section*{Grounding}

As well as noise, the other prime consideration in high resolution DAC systems is grounding. With an LSB size of \(152 \mu \mathrm{~V}\) and a load current of 5 mA , 1LSB of error can be introduced by series resistance of only \(0.03 \Omega\).
Figure 27 below shows recommended grounding for the AD7846 in a typical application.


R1 to R5 represent lead and track resistances on the printed circuit board. R1 is the resistance between the Analog Power Supply ground and the Signal Ground. Since current flowing in R1 is very low (bias current of AD588 sense amplifier), the effect of R1 is negligible. R2 and R3 represent track resistance between the AD588 outputs and the AD7846 reference inputs. Because of the Force and Sense outputs on the AD588, these resistances will also have a negligible effect on accuracy.
R4 is the resistance between the DAC output and the load. If \(R_{L}\) is constant, then \(R 4\) will introduce a gain error only which can be trimmed out in the calibration cycle. R5 is the resistance between the load and the analog common. If the output voltage is sensed across the load, R5 will introduce a further gain error which can be trimmed out. If, on the other hand, the output voltage is sensed at the analog supply common, R5 appears as part of the load and therefore introduces no errors.

\section*{Printed Circuit Board Layout}

Figure 28 shows the AD7846 in a typical application with the AD588 reference, producing an output analog voltage in the \(\pm 10\) volts range. Full scale and bipolar zero adjustment are provided by potentiometers R2 and R3. Latches ( \(2 \times 74\) LS245) isolate the DAC digital inputs from the active microprocessor bus and minimize digital feedthrough.
The printed circuit board layout for Figure 28 is shown in Figures 29 and 30 . Figure 29 is the component side layout while Figure 30 is the solder side layout. The component overlay is shown in Figure 31.
In the layout, the general grounding guidelines given in Figure 27 are followed. The AD588 and AD7846 are as close as possible, and the decoupling capacitors for these are also kept as close to the device pins as possible.

Figure 27. AD7846 Grounding


Figure 28. Schematic for AD7846 Board
\(\square\)


Figure 29. PCB Component Side Layout for Figure 28


Figure 30. PCB Solder Side Layout for Figure 28


Figure 31. Component Overlay for Circuit of Figure 28

FEATURES
Complete DAC with DSP Interface, Comprising: - 12-Bit Voltage Mode DAC
- 3 V Zener Reference
- Output Buffer Amplifier with \(4 \mu\) s Settling Time
- 8 Word FIFO and Interface Logic

72 dB Signal-to-Noise Ratio
Interfaces to High Speed DSP Processors,
e.g., ADSP-2100, TMS320C25, TMS32010

42 ns min WR Pulse Width
Low Power - \(\mathbf{6 0} \mathbf{~ m W}\) typ

\section*{APPLICATIONS}

Digital Signal Processing
Speech Synthesis
High Speed Modems
DSP Servo Control When Used with AD7878

\section*{GENERAL DESCRIPTION}

The AD7848 is a fast, complete, 12-bit, voltage output D/A converter with a versatile DSP interface consisting of an 8 -word, first-in, first-out (FIFO) memory and associated control logic.
The FIFO memory allows up to eight samples to be loaded to the AD7848 at full microprocessor speed. The samples are then loaded to the DAC register under control of an asynchronous LDAC signal. A fast data setup time of 20 ns allows direct interfacing to DSP processors and high speed 16-bit microprocessors.
An on-chip status/control register allows the user to program the effective length of the FIFO and contains FIFO empty, FIFO full and FIFO word count information.

The analog output from the AD7848 provides a bipolar output range of \(\pm 3 \mathrm{~V}\). Full power output signals up to 20 kHz can be created and the AD7848 is fully specified for dynamic performance parameters such as signal-to-noise ratio and harmonic distortion.

The AD7848 is fabricated in Linear Compatible CMOS ( \(\mathrm{LC}^{2}\) MOS), an advanced, mixed technology, process that combines precision bipolar circuits with low power CMOS logic. The part is available in a 28 -pin plastic and hermetic dual-in-line package (DIP) and in a 28 -terminal plastic leaded chip carrier (PLCC).

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Complete D/A Function with DSP Interface The AD7848 provides the complete function for creating ac signals to 12 -bit accuracy. The part features an on-chip reference, an output buffer amplifier and 12 -bit D/A converter. The additional feature of an 8 -word FIFO reduces the high software overheads associated with servicing peripherals in DSP processors.
2. Dynamic Specifications for DSP Users The AD7848 is fully specified and tested for ac parameters, including signal-to-noise ratio and harmonic distortion.
3. Fast Microprocessor Interface

Data setup times of 20 ns and write pulse widths of 42 ns make the AD7848 compatible with all modern 16-bit microprocessors and digital signal processors. Key digital timing parameters are also tested and specified over the full operating temperature range.
\(\left(V_{D D}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 5 \%\right.\), AGND \(=\mathrm{DGND}=0 \mathrm{~V}\), REF \(\operatorname{IN}=+3 \mathrm{~V}\),
 unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & \[
\underset{\text { Versions }}{ }{ }^{\mathbf{1}}
\] & K, B Versions & Units & Test Conditions/Comments \\
\hline DYNAMIC PERFORMANCE \({ }^{2}\) & & & & \\
\hline Signal to Noise Ratio \({ }^{3}\) (SNR) @ \(+25^{\circ} \mathrm{C}\) & 70 & 72 & dB min & \(\mathrm{f}_{\text {OUT }}=1 \mathrm{kHz}\) Sine Wave, \(\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}\) \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & 70 & 70 & dB min & Typically 72 dB at \(+25^{\circ} \mathrm{C}\) for \(0<\mathrm{f}_{\text {OUT }}<20 \mathrm{kHz}{ }^{4}\) \\
\hline Total Harmonic Distortion (THD) & -80 & -80 & dB typ & \(\mathrm{f}_{\text {OUT }}=1 \mathrm{kHz}\) Sine Wave, \(\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}\) \\
\hline Peak Harmonic or Spurious Noise & -80 & & & Typically -80 dB at \(+25^{\circ} \mathrm{C}\) for \(0<\mathrm{f}_{\text {Out }}<20 \mathrm{kHz}^{4}\) \(\mathrm{f}_{\text {OUT }}=1 \mathrm{kHz}\) Sine Wave, \(\mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}\) Typically -80 dB at \(+25^{\circ} \mathrm{C}\) for \(0<\mathrm{f}_{\text {out }}<20 \mathrm{kHz}\) \\
\hline DC ACCURACY & & & & \\
\hline Resolution & 12 & 12 & Bits & \\
\hline Relative Accuracy & \(\pm 1\) & \(\pm 1 / 2\) & LSB typ & \\
\hline Differential Nonlinearity & \(\pm 1 / 2\) & \(\pm 1 / 2\) & LSB typ & Guaranteed Monotonic \\
\hline Bipolar Zero Error & \(\pm 4\) & \(\pm 4\) & LSB max & \\
\hline Positive Full-Scale Error \({ }^{5}\) & \(\pm 4\) & \(\pm 4\) & LSB max & \\
\hline Negative Full-Scale Error \({ }^{5}\) & \(\pm 4\) & \(\pm 4\) & LSB max & \\
\hline REFERENCE OUTPUT \({ }^{6}\) & & & & \\
\hline REF OUT & 3 & 3 & V nom & \\
\hline REF OUT Error @ + \(25^{\circ} \mathrm{C}\) & \(\pm 10\) & \(\pm 10\) & mV max & \\
\hline \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) & \(\pm 15\) & \(\pm 15\) & mV max & \\
\hline Reference Load Sensitivity ( \(\Delta\) REF OUT/DI) & & & & Reference Load Current Change (0-500 \(\mu \mathrm{A}\) ) \\
\hline REFERENCE INPUT & & & & \\
\hline REF IN & 2.85 & 2.85 & V min & \\
\hline & 3.15 & 3.15 & V max & \\
\hline Input Current & \(\pm 1\) & \(\pm 1\) & \(\mu \mathrm{A}\) max & \\
\hline LOGIC INPUTS & & & & \\
\hline Input High Voltage, \(\mathrm{V}_{\text {INH }}\) & 2.4 & 2.4 & V min & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%\) \\
\hline Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) & 0.8 & 0.8 & V max & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%\) \\
\hline Input Current, \(\mathrm{I}_{\text {IN }}\) & \(\pm 10\) & \(\pm 10\) & \(\mu \mathrm{A}\) max & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) \\
\hline Input Capacitance, \(\mathrm{C}_{\text {IN }}{ }^{7}\) & 10 & 10 & pF max & \\
\hline Input Coding & & plement & & \\
\hline LOGIC OUTPUTS & & & & \\
\hline Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) & 2.7 & 2.7 & V min & \(\mathrm{I}_{\text {SOURCE }}=40 \mu \mathrm{~A}\) \\
\hline Output Low Voltage, \(\mathrm{V}_{\text {OL }}\) & 0.4 & 0.4 & V max & \(\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}\) \\
\hline DB11-DB0 & & & & \\
\hline Floating State Leakage Current & 10 & 10 & \(\mu \mathrm{A}\) max & \\
\hline Floating State Output Capacitance \({ }^{7}\) & 15 & 15 & pF max & \\
\hline ANALOG OUTPUT & & & & \\
\hline Output Voltage Range & \(\pm 3\) & \(\pm 3\) & V nom & \\
\hline DC Output Impedance & 0.2 & 0.2 & \(\Omega \mathrm{typ}\) & \\
\hline Short Circuit Current & 25 & 25 & mA typ & \\
\hline AC CHARACTERISTICS \({ }^{7}\) & & & & \\
\hline Voltage Output Settling Time \({ }^{8}\) & & & & Settling Time to Within \(\pm 1 / 2\) LSB of Final Value \\
\hline Positive Full-Scale Change & 4 & 4 & \(\mu s\) max & \\
\hline Negative Full-Scale Change & 4 & 4 & \(\mu \mathrm{s}\) max & \\
\hline Digital-to-Analog Glitch Impulse \({ }^{8}\) & 10 & 10 & nV secs typ & DAC Code Change All 1s to All 0s \\
\hline Digital Feedthrough \({ }^{8}\) & 2 & 2 & nV secs typ & \\
\hline CLK IN Feedthrough & 2 & 2 & mV typ & \\
\hline POWER REQUIREMENTS & & & & \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & +5 & +5 & V nom & \(\pm 5 \%\) for Specified Performance \\
\hline \(\mathrm{V}_{\text {ss }}\) & -5 & -5 & \(V\) nom & \(\pm 5 \%\) for Specified Performance \\
\hline \(\mathrm{I}_{\mathrm{DD}}\) & 13 & 13 & \(m A\) max & \(\overline{\mathrm{CS}}=\overline{\mathrm{DMWR}}=\overline{\mathrm{DMRD}}=\) Data Inputs \(=5 \mathrm{~V}\); Output Unloaded \\
\hline \(\mathrm{I}_{\text {ss }}\) & 6 & 6 & \(m A\) max & \(\overline{\mathrm{CS}}=\overline{\text { DMWR }}=\overline{\text { DMRD }}=\) Data Inputs \(=5 \mathrm{~V}\); \\
\hline & & & & Output Unloaded \\
\hline Power Dissipation & 95 & 95 & mW max & Typically 60 mW \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature ranges are as follows: J, K Versions, 0 to \(+70^{\circ} \mathrm{C}\); A, B Versions, \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2} V_{\text {OUT }}= \pm 3 \mathrm{~V}\).
\({ }^{3}\) SNR includes distortion and noise components.
\({ }^{4}\) Using external sample-and-hold (see Testing the AD7848).
\({ }^{5}\) Measured with respect to REF IN and includes bipolar offset error.
\({ }^{6}\) For capacitive loads greater than 50 pF a series resistor is required (see INTERNAL REFERENCE section).
\({ }^{7}\) Sample tested @ \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{8}\) Measured with CLK IN stopped.
Specifications subject to change without notice.

\section*{TIMING CHARACTERISTICS \({ }^{1}\)}
\(\left(V_{00}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 5 \%\right.\), AGND \(\left.=\mathrm{DGND}=0 \mathrm{~V}\right)\)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at \(\mathbf{T}_{\text {min }}, \mathbf{T}_{\text {max }}\) (J, A, Versions) & Limit at \(T_{\text {min }}, T_{\text {max }}\) (K, B Versions) & Units & Conditions/Comments \\
\hline \(\mathrm{t}_{1}\) & 42 & 42 & ns min & INTERNAL WRITE Pulse Width \\
\hline \(\mathrm{t}_{2}\) & 5 & 5 & ns min & ADD0 to INTERNAL WRITE Setup Time \\
\hline \(t_{3}\) & 0 & 0 & ns min & ADD0 to INTERNAL WRITE Hold Time \\
\hline \(\mathrm{t}_{4}\) & \[
\begin{aligned}
& \mathbf{t}_{\mathbf{1}}-12 \\
& \text { or } 50^{2}
\end{aligned}
\] & \[
\begin{aligned}
& \mathbf{t}_{1}-22 \\
& \text { or } 50^{2}
\end{aligned}
\] & ns min & Data Valid to INTERNAL WRITE Setup Time \\
\hline \(\mathrm{t}_{5}\) & 10 & 10 & ns min & Data Valid to INTERNAL WRITE Hold Time \\
\hline \(\mathrm{t}_{6}\) & 1.5 CLK IN Cycles & 1.5 CLK IN Cycles & min & \(\overline{\text { LDAC Pulse Width }}\) \\
\hline \(\mathrm{t}_{7}\) & 0 & 0 & ns min & \(\overline{\text { CS }}\) to DMRD Setup Time \\
\hline \(\mathrm{t}_{8}\) & 0 & 0 & ns min & \(\overline{\mathrm{CS}}\) to \(\overline{\mathrm{DMRD}}\) Hold Time \\
\hline \(\mathrm{t}_{9}\) & 60 & 45 & ns min & DMRD Pulse Width \\
\hline \(\mathrm{t}_{10}{ }^{3}\) & 57 & 41 & ns max & Data Access Time after \(\overline{\text { DMRD }}\) \\
\hline \(\mathrm{t}_{11}{ }^{4}\) & 5
45 & 5
45 & ns min ns max & Bus Relinquish Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Timing Specifications in bold print are \(100 \%\) production tested. All other times are sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) The smaller number of these two is the required data setup time, i.e., for narrower write pulses a shorter setup time is required.
\({ }^{3} \mathrm{t}_{10}\) is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V .
\({ }^{4} \mathrm{t}_{11}\) is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise stated)
\(\mathrm{V}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
\(\mathrm{V}_{\text {ss }}\) to AGND . . . . . . . . . . . . . . . . . . . . . +0.3 V to -7 V
AGND to DGND . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(\mathrm{V}_{\text {OUT }}\) to AGND . . . . . . . . . . . . . \(\mathrm{V}_{\mathrm{Ss}}-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
REF IN to AGND . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
REF OUT to AGND . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Inputs to DGND . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Outputs to DGND . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Commercial (J, K Versions) . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Industrial (A, B Versions) . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . 1000 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

a. High-Z to \(V_{O H}\) b. \(V_{O L}\) to High-Z

Figure 1. Load Circuits for Access Time
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & SNR (dBs) & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7848JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 70 min & \(\mathrm{~N}-28\) \\
AD7848KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 72 min & \(\mathrm{~N}-28\) \\
AD7848JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 70 min & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7848KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 72 min & \(\mathrm{P}-28 \mathrm{~A}\) \\
AD7848AQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 70 min & \(\mathrm{Q}-28\) \\
AD7848BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 72 min & \(\mathrm{Q}-28\) \\
\hline
\end{tabular}
\({ }^{\star} \mathbf{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip. For outline information, see Package Information section.

a. \(V_{O H}\) to High-Z
a. \(V_{O H}\) b. \(V_{O L}\) to High-Z

Figure 2. Load Circuits for Output Float Delay

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.
\begin{tabular}{|c|c|c|c|}
\hline ADDO 1 & \(\cdots\) & 28 & clkin \\
\hline \(\overline{\mathrm{CS}} 2\) & \multirow{13}{*}{\begin{tabular}{l}
AD7848 \\
TOP VIEW (Not to Scale)
\end{tabular}} & 27 & RESET \\
\hline DMWR 3 & & 26 & REFIN \\
\hline DMRD 4 & & 25 & REF OUT \\
\hline \(\overline{\text { LDAC }} 5\) & & 24 & \(\mathrm{v}_{\text {ss }}\) \\
\hline \(\overline{\text { ALMT }} 6\) & & 23 & \(V_{\text {out }}\) \\
\hline DGND 7 & & 22 & AGND \\
\hline \(\mathrm{V}_{\mathrm{DD}} 8\) & & 21 & \(V_{D D}\) \\
\hline DB11 9 & & 20 & DB0 \\
\hline DB10 10 & & 19 & D81 \\
\hline D89 11 & & 18 & DB2 \\
\hline DB8 12 & & 17 & DB3 \\
\hline DB7 13 & & 16 & DB4 \\
\hline DB6 14 & & 15 & DB5 \\
\hline
\end{tabular}

PIN CONFIGURATIONS
PLCC


PIN FUNCTION DESCRIPTION
\begin{tabular}{|c|c|c|}
\hline Pin No. & \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} & Function \\
\hline 1 & ADD0 & Address Input. This input determines whether the word on the data bus during a write operation is loaded to the FIFO RAM or to the status/control register. A logic low selects the FIFO memory, while a logic high selects the status/control register (see Status/Control Register section). \\
\hline 2 & \(\overline{\mathrm{CS}}\) & Chip Select. Active low logic input. The device is selected when this input is active. \\
\hline 3 & \(\overline{\text { DMWR }}\) & Data Memory Write. Active low logic input. \(\overline{\mathrm{DMWR}}\) is used in conjunction with \(\overline{\mathrm{CS}}\) to write data to either the FIFO memory or the status/control register. Corresponds directly to \(\overline{\mathrm{DMWR}}\) (ADSP-2100), R/ \(\overline{\mathrm{W}}\) (MC68000, TMS320C25), \(\overline{\mathrm{WE}}\) (TMS32010). \\
\hline 4 & \(\overline{\text { DMRD }}\) & Data Memory Read. Active low logic input. \(\overline{\mathrm{DMRD}}\) is used in conjunction with \(\overline{\mathrm{CS}}\) low to access data from the status/control register. Corresponds directly to \(\overline{\text { DMRD }}\) (ADSP-2100), \(\overline{\mathrm{DEN}}\) (TMS32010). \\
\hline 5 & \(\overline{\text { LDAC }}\) & Load DAC. Logic input. A new word is loaded to the DAC register from FIFO memory Location 0 on the falling edge of this signal. The \(\overline{\text { LDAC }}\) input is asynchronous to CLK IN and is independent of \(\overline{\mathrm{CS}}\), \(\overline{\mathrm{DMWR}}\) and \(\overline{\mathrm{DMRD}}\). A software \(\overline{\text { LDAC }}\) can be performed by writing to the control register (see STATUS/ CONTROL REGISTER section). \\
\hline 6 & \(\overline{\text { ALMT }}\) & FIFO Almost Empty. A logic low indicates that the word count (i.e., number of data words in the FIFO) has reached the programmed almost empty word count in the status/control register. \(\overline{\text { ALMT }}\) is updated after every \(\overline{\mathrm{LDAC}}\) operation. The \(\overline{\mathrm{ALMT}}\) output can be disabled (i.e., set to a logic high) by writing a Logic 1 to DB7 ( \(\overline{\mathrm{ENAL}}\) ) of the status/control register. The ALMT status can also be obtained by reading the status register (see STATUS/CONTROL REGISTER section). \\
\hline 7 & DGND & Digital Ground. Ground reference for digital circuitry. \\
\hline 8 & \(\mathrm{V}_{\mathrm{DD}}\) & Positive Supply Voltage, \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 9-20 & DB11-DB0 & Data Bit 11 (MSB) to DB0 (LSB). Three-state TTL input/outputs. Coding for data words is 2 s complement. \\
\hline 21 & \(V_{\text {DD }}\) & Positive Supply Voltage, \(+5 \mathrm{~V} \pm 5 \%\). Same as Pin 8; both pins must be tied together at the package. \\
\hline 22 & AGND & Analog Ground. Ground reference for DAC, reference and output buffer amplifier. \\
\hline 23 & \(\mathrm{V}_{\text {OUT }}\) & Analog Output Voltage. This is the buffer amplifier output voltage. Bipolar output range ( \(\pm 3 \mathrm{~V}\) with REF \(\mathrm{IN}=+3 \mathrm{~V}\) ). \\
\hline 24 & \(\mathrm{V}_{\text {ss }}\) & Negative Supply Voltage, \(-5 \mathrm{~V} \pm 5 \%\). \\
\hline 25 & REF OUT & Voltage Reference Output. The internal 3 V analog reference is provided at this pin. To operate the AD7848 with internal reference, REF OUT should be connected to REF IN. The external load capability of the reference is \(500 \mu \mathrm{~A}\). \\
\hline 26 & REF IN & Voltage Reference Input. The reference voltage for the DAC is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7848 is 3 V . \\
\hline 27 & RESET & Reset. Active low logic input. A logic low clears the words in the FIFO memory and the contents of the DAC register to 000000000000 and resets the status/control register and control logic. \\
\hline 28 & CLK IN & Clock Input. TTL compatible logic input. Used as the clock source for all internal dynamic logic and provides synchronization during bus transactions. The mark/space ratio of this clock can vary from \(35 / 65\) to \(65 / 35\) provided the INTERNAL WRITE timing is obeyed (see READ/WRITE Operations section). \\
\hline
\end{tabular}

Table I. Status/Control Bit Function Description
\begin{tabular}{l|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline BIT LOCATION & DB11 & DB10 & DB9 & DB8 & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 \\
\hline STATUS INFORMATION (READ) & \(\overline{\text { ALMT }}\) & AEC2 & AEC1 & AEC0 & \(\overline{\text { ENAL }}\) & \(\overline{\mathrm{FFUL}}\) & 0 & FEMP & FUND & FC2 & FC1 & FC0 \\
CONTROL FUNCTION (WRITE) & \(\mathbf{X}\) & AEC2 & AEC1 & AEC0 & \(\overline{\text { ENAL }}\) & RESET & \(\overline{\text { LDAC }}\) & X & X & X & \(\mathbf{X}\) & \(\mathbf{X}\) \\
RESET STATUS & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

X = DON'T CARE

\section*{STATUS/ CONTROL REGISTER}

The AD7848 contains two on-chip registers - a status register for monitoring the status of the FIFO memory and a control register to provide control for the FIFO memory functions. Because both registers reside at the same address and much of the information is common to both they are treated here as a common status/control register. Read operations from the status/ control register access data from the status register, while write operations are to the control register.
The register is directly accessible through the data bus (DB11-DB0) with a read or a write operation when ADD0 is high. A write operation provides control for the ALMT output, DAC register updates and FIFO word count reset. This is normally done on power-up initialization. The FIFO memory address pointer is decremented after every DAC register update and this pointer is compared with a preprogrammed count in the status/control register. When this preprogrammed count is reached, the \(\overline{\text { ALMT }}\) output is asserted if the ENAL control bit is set to 0 . This ALMT can be used to interrupt the microprocessor after any predetermined number of DAC register updates (between 1 and 8). The status of the address pointer, along with FIFO underflow, FIFO empty and ALMT status can be accessed at any time by reading the status/control register. Note, reading from the status/control register does not cause any internal movement in the FIFO memory.

\section*{STATUS/CONTROL REGISTER FUNCTION DESCRIPTION \\ DB11 (ALMT)}

Almost Empty Flag. Read only. This is the same as the Pin 6 (ALMT output) status. A logic low indicates that the word count in the FIFO memory has reached the preprogrammed word count in bit locations DB10-DB8. \(\overline{\text { ALMT }}\) is updated at the end of an LDAC operation. \(\overline{\text { ALMT }}\) is active following a device reset because both the FIFO word count and the almost empty word count are 000.
DB10-DB8 (AEC2-AEC0)
Almost Empty Word Count. Read/Write. The count value determines the number of words in the FIFO memory which will cause ALMT to be set. When the FIFO word count equals the programmed count in these three bits, then both the ALMT output and DB11 of the status/control register are set to a logic low. For example, when a code of 011 is written to these bits, \(\overline{\text { ALMT }}\) is set when only Location 0 through Location 3 of the FIFO memory contain valid data. AEC2 is the most significant bit of the word count. The count value can be read back if required.

\section*{DB7 ( \(\overline{\text { ENAL }}\) )}

Enable Almost Empty. Read/Write. Writing a 1 to this bit disables the \(\overline{\text { ALMT }}\) output and status/control register bit DB11.

\section*{DB6 (FFUL/RESET)}

FIFO Full/Reset. Read/Write. Reading a 0 from this bit indicates that there are 8 words in the FIFO memory (i.e. the FIFO is full). Writing a 1 to this bit location will cause a system reset as per the \(\overline{\operatorname{RESET}}\) input (Pin 27).
DB5 ( \(\overline{\text { LDAC }}\) )
Load DAC. Write only. Writing a 0 to this location causes the sample in Location 0 of the FIFO to be loaded into the DAC register. The function of this bit is the same as the \(\overline{\text { LDAC input }}\) (Pin 5).

\section*{DB4 (FEMP)}

FIFO Empty. Read only. Reading a 1 indicates that there are no words in FIFO memory. When the FIFO is empty, any further \(\overline{\text { LDAC }}\) operations will continue to update the DAC register with the contents of Location 0 of the FIFO.

\section*{DB3 (FUND)}

FIFO Underflow. Read only. If the FIFO memory is empty and further DAC register updates occur, then this bit is set to a 1 . It will remain set until an \(\overline{\text { LDAC }}\) operation occurs with valid data in FIFO Location 0.

\section*{DB2-DB0 (FC2-FC0)}

FIFO Word Count. Read only. The value read from these bits indicates the number of words in FIFO memory. For example, reading 011 from these bits indicates that Location 0 through Location 3 contain valid data. Note, reading all 0 s indicates that there is either one word or no word in the FIFO memory; in this case, the FIFO Empty determines if there is no word in memory. FC2 is the most significant bit.

\section*{D/A SECTION}

The AD7848 contains a 12 -bit voltage output D/A converter consisting of highly stable thin film resistors and high speed NMOS single pole, double throw switches. The simplified circuit diagram for the DAC section is shown in Figure 3. The three MSBs of the data word are decoded to drive the seven switches A-G. The 9 LSBs switch a 9 -bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.


Figure 3. DAC Ladder Structure

\section*{AD7848}

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converter and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3 V reference and the device is tested with 3 V applied to REF IN. Operating the AD7848 at reference voltages outside the \(\pm 5 \%\) tolerance range may result in degraded performance from the part.

\section*{INTERNAL REFERENCE}

The AD7848 has an on-chip temperature compensated buried Zener reference (see Figure 4) which is factory trimmed to \(3 \mathrm{~V} \pm 10 \mathrm{mV}\). The reference voltage is provided at the REF OUT pin. This reference can be used to provide both the reference voltage for the \(\mathrm{D} / \mathrm{A}\) converter and the bipolar bias circuitry. This is achieved by connecting the REF OUT pin to the REF IN pin of the device.


Figure 4. Internal Reference
The reference voltage can also be used as a reference for other components in the system and is capable of providing up to \(500 \mu \mathrm{~A}\) to an external load. The maximum recommended capacitance on REF OUT for normal operation is 50 pF . If the reference is required for external use, it should be decoupled to AGND with a \(200 \Omega\) resistor in series with a parallel combination of a \(10 \mu \mathrm{~F}\) tantalum capacitor and a \(0.1 \mu \mathrm{~F}\) ceramic capacitor.

\section*{EXTERNAL REFERENCE}

In some applications the user may require a system reference or some other external reference to drive the AD7848 reference input. Figure 5 shows how the AD586 5 V reference can be conditioned to provide the 3 V reference required by the AD7848 REF IN. An alternate source of reference voltage for the AD7848 in systems which use both a DAC and an ADC is to use the REF OUT voltage of an ADC such as the AD7878. A circuit showing this arrangement is outlined in Figure 16.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 5. AD586 Driving AD7848 REF IN

\section*{OP AMP SECTION}

The output from the converter is buffered by a noninverting amplifier. Internal scaling resistors on the AD7848 configure the output voltage for \(\pm 3 \mathrm{~V}\) from an input reference voltage of +3 V . Figure 5 shows the arrangement of these resistors around the output op amp. The buffer amplifier is capable of developing \(\pm 3 \mathrm{~V}\) across a \(2 \mathrm{k} \Omega\) and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals up to a frequency of 20 kHz .
The output is updated on the falling edge of the \(\overline{\text { LDAC }}\) input. For a software DAC update, the output is updated on the next rising clock edge after receiving a software \(\overline{\text { LDAC. The ampli- }}\) fier settles to within \(1 / 2\) LSB of its final value in typically less than \(2 \mu\) s for a full-scale output change.

\section*{TRANSFER FUNCTION}

The basic circuit configuration for the AD7848 is shown in Figure 6. Table II shows the ideal input code to output voltage relationship for this configuration. Input coding to the DAC is 2s complement with \(1 \mathrm{LSB}=\mathrm{FS} / 4096=6 \mathrm{~V} / 4096=\) 1.465 mV . The output voltage, \(\mathrm{V}_{\text {OUT }}\), can be expressed in terms of the input code, N , using the following relationship:
\[
V_{O U T}=\frac{2 \cdot N \cdot R E F I N}{4096}-2048 \leq N \leq+2047
\]


Figure 6. Basic Connection Diagram
\begin{tabular}{l|l}
\begin{tabular}{l} 
DAC Latch Contents \\
MSB LSB
\end{tabular} & \multicolumn{1}{|c}{ Analog Output, \(\mathbf{V}_{\text {OUT }}{ }^{\star}\)} \\
\hline 011111111111 & +2.998535 V \\
01111111110 & +2.99707 V \\
000000000001 & +0.001465 V \\
000000000000 & 0 V \\
11111111111 & -0.001465 V \\
100000000001 & -2.998535 V \\
100000000000 & -3 V \\
\hline
\end{tabular}
*Assuming REF IN \(=+3 \mathrm{~V}\).
Table II. Ideal Input/Output Code Table

\section*{INTERNAL FIFO MEMORY}

The internal FIFO memory of the AD7848 consists of eight memory locations, each memory location 12 bits wide. A block diagram of the AD7848 FIFO architecture is shown in Figure 7.
Data is loaded to the FIFO under control of \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{DMWR}}\). The FIFO Address Pointer always points to the top of memory i.e., the uppermost location which contains valid data. This pointer is incremented when a new word is loaded to the FIFO
from the data bus. Data is loaded from the FIFO to the DAC register under control of an asynchronous \(\overline{\mathrm{LDAC}}\) signal. When \(\overline{\text { LDAC }}\) is asserted, the data contained in the bottom location of the FIFO (Location 0 ) is transferred to the DAC register. On completion of this transfer operation, each word in the FIFO moves down one location and the Address Pointer is decremented by one. Therefore, each data word enters at the top of memory, propagates down with successive \(\overline{\text { LDAC }}\) operations until it reaches Location 0 from where it can be transferred to the DAC register.


Figure 7. Internal FIFO Architecuture
The propagation of data words down the FIFO occurs in synchronization with the AD7848 input clock (CLK IN). As a result, a write operation to the FIFO memory must also be synchronous with CLK IN. If the write operation is not synchronous with a CLK IN cycle or if the DMWR line goes low within 20 ns prior to a rising edge of CLK IN, the AD7848 logic will stop operating correctly. This means that in systems where the AD7848 CLK IN is not derived from the microprocessor clock, the CLK IN and \(\overline{\text { DMWR }}\) signals will have to be synchronized externally.
The updating of the status register following data movements in the FIFO also occurs in synchronization with CLK IN. The status register is updated on the next rising CLK IN edge after \(\overline{\text { DMWR }}\) goes low. A setup time of 70 ns is required between the falling edge of \(\overline{\mathrm{DMWR}}\) and the rising edge of CLK IN to ensure that the status register update takes place on that rising edge; otherwise the update will slip to the next rising edge of CLK IN. If the AD7848 is operated with a DMWR to CLK IN setup time of less than 70 ns , the updating of the status register does not take place on the same clock cycle but data is written correctly to the FIFO. This means that in these situations the status register should not be read during the CLK IN cycle following the write operation. To get the correct information, the user will have to allow one clock cycle between the write and read operations.

\section*{READ/WRITE OPERATIONS}

The AD7848 read/write operations consist of writing to the FIFO memory and status/control register and reading from the status/control register. These operations are controlled by the \(\overline{\mathrm{CS}}, \overline{\mathrm{DMWR}}, \overline{\mathrm{DMRD}}\) and ADD0 logic inputs.

\section*{Write Operation}

A write operation to the AD7848 FIFO memory consists of bringing \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{DMWR}}\) low with ADD0 low. Internally, these
signals are gated with CLK IN to provide an INTERNAL WRITE signal (see Figure 8). The pulse width of this INTERNAL WRITE signal is effectively the overlap between the CLK IN low time and the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{DMWR}}\) pulses. This may result in shorter write pulse widths, setup times and data hold times than those given by a microprocessor. The timing on the AD7848 timing diagram of Figure 9 is therefore given with respect to the INTERNAL WRITE signal rather than the \(\overline{\text { DMWR }}\) signal. A similar situation exists for writing information to the AD7848 status/control register. A write operation to the status/control register consists of bringing \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{DMWR}}\) low with ADD0 high.


Figure 8. \(\overline{D M W R}\) Internal Logic


Figure 9. AD7848 Write Operation
Data is internally latched to the FIFO memory on the rising edge of CLK IN after DMWR goes low. Keeping DMWR low for numerous CLK IN cycles does not result in numerous FIFO write operations. Data is written on the first rising CLK IN edge after \(\overline{\text { DMWR }}\) goes low.

\section*{Read Operation}

Figure 10 shows the timing diagram for a read operation from the status/control register of the AD7848. \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{DMRD}}\) going low accesses data from the status/control register. The ADD0 line can either be high or low for a read from the status/control register.


Figure 10. AD7848 Read Operation

\section*{UPDATING THE DAC OUTPUT}

The DAC output on the AD7848 can be updated under software or hardware control. For hardware control, the output is updated by asserting the LDAC input; for software control, writing a 0 to DB5 of the status/control register updates the output.

The \(\overline{\text { LDAC }}\) input is an asynchronous input which is independent of CLK IN. This is essential for applications where precise sampling in time is important. In these applications, the signal update must occur at exactly equal intervals to minimize errors due to sampling uncertainty or jitter. In these cases, the LDAC input is driven from a timer or some precise clock source.
In applications where precise sampling is not critical, the \(\overline{\text { LDAC }}\) pulse can be generated from a microprocessor \(\overline{\mathrm{WR}}\) line gated with a decoded address (different to the AD7848 \(\overline{\mathrm{CS}}\) address). Note, the \(\overline{\text { LDAC }}\) input must stay low for at least 1.5 CLK IN cycles.
The updating of the DAC output occurs directly after the LDAC input goes low. However, the shifting of data words down the FIFO occurs a number of CLK IN cycles later. If a write operation occurs before the shifting of words has happened then the FIFO shifting will be delayed until the write operation is completed. Care must be taken in this situation because since no FIFO shift has occurred the word is still in the FIFO. For example, if the FIFO contained eight words before the \(\overline{\text { LDAC }}\) operation, it would continue to contain eight words until the FIFO shift occurred, and in this case no new words could be written to the FIFO.

The alternative method for updating the DAC output is a software update which is achieved by writing a 0 to DB5 of the status/control register. In this case, the DAC register is updated on the next rising clock edge of CLK IN. Continuous \(\overline{\text { LDAC }}\) operations do not take place when there is a 0 in DB5. The update only occurs on the next CLK IN rising edge after the 0 is written to DB5. The LDAC input (Pin 5) should be tied high for software control of the DAC update.

\section*{AD7848 DYNAMIC SPECIFICATIONS}

The AD7848 is specified and \(100 \%\) tested for dynamic performance specifications rather than traditional dc specifications such as Integral and Differential Nonlinearity. These ac specifications are required for the signal processing applications such as Speech Synthesis, Servo Control and High Speed Modems. These applications require information on the DAC's effect on the spectral content of the signal it is creating. Hence, the parameters for which the AD7848 is specified include Signal-to-Noise Ratio, Harmonic Distortion and Peak Harmonics. These terms are discussed in more detail in the following sections.

\section*{Signal-to-Noise Ratio (SNR)}

SNR is the measured signal to noise ratio at the output of the DAC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency ( \(\mathrm{fs} / 2\) ) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave output is given by
\[
\begin{equation*}
S N R=(6.02 N+1.76) d B \tag{1}
\end{equation*}
\]

Figure 11 shows a typical 2048 point Fast Fourier Transform (FFT) plot of the AD7848KN with an output frequency of 1 kHz and an update rate of 100 kHz . The SNR obtained from this graph is 73.3 dB . It should be noted that the harmonics are taken into account when calculating the SNR.


Figure 11. AD7848 FFT Plot

\section*{Effective Number of Bits}

The formula given in (1) relates the SNR to the number of bits. Rewriting the formula, as in (2), it is possible to get a measure of performance expressed in effective number of bits ( \(\mathrm{N}_{\mathrm{EFF}}\) ).
\[
\begin{equation*}
N_{E F F}=\frac{S N R-1.76}{6.02} . \tag{2}
\end{equation*}
\]

The effective number of bits for a device can be calculated directly from its measured SNR.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD7848, THD is defined as
\[
T H D=20 \log \frac{\sqrt{\left(V_{2}^{2}+V_{3}{ }^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}{ }^{2}\right)}}{V_{1}}
\]
where \(V_{1}\) is the rms amplitude of the fundamental and \(V_{2}, V_{3}\), \(V_{4}, V_{5}\) and \(V_{6}\) are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the 2048-point FFT plot.

\section*{Peak Harmonic or Spurious Noise}

Peak Harmonic or Spurious Noise is defined as the ratio of the rms value of the next largest component in the DAC output spectrum (up to \(\mathrm{fs} / 2\) and excluding dc) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum but for parts where the harmonics are buried in the noise floor the peak will be a noise peak.
where N is the number of bits. Thus for an ideal 12 -bit converter, \(\mathrm{SNR}=74 \mathrm{~dB}\).

\section*{Testing the AD7848}

The method used to test the dynamic performance specifications is outlined in Figure 12. Data is loaded to the AD7848 under control of the microcontroller and associated logic. The output of the AD7848 is applied to a 9th order low-pass filter. The output of the filter is in turn applied to a 14 -bit accurate digitizer. The digitizer samples the signal and the microcontroller generates an FFT plot from which the dynamic performance of the AD7848 can be evaluated.


Figure 12. AD7848 Dynamic Performance Test Circuit
The digitizer's sampling is synchronized with the AD7848 update rate to ease FFT calculations. The digitizer samples the AD7848 after the output has settled to its new value. Therefore, if the digitizer was to sample the output directly; it would effectively be sampling a dc value each time. As a result, the dynamic performance of the AD7848 would not be measured correctly, giving better results than the actual performance of the AD7848. Using a filter between the DAC and the digitizer means that the digitizer samples a continuously moving signal and the true dynamic performance of the AD7848 is measured.
Some applications will require improved performance versus frequency from the AD7848. In these applications, a simple sample-and-hold circuit such as that outlined in Figure 13 will extend the very good performance of the AD7848 to 20 kHz . Other applications will already have an inherent sample-andhold function following the AD7848. An example of this type of application is driving a switched-capacitor filter where the updating of the DAC is synchronized with the switchedcapacitor filter. This inherent sample-and-hold function also extends the frequency range performance of the AD7848.


Figure 13. Sample-and-Hold Circuit

\section*{Performance versus Frequency}

The typical performance plots of Figures 14 and 15 show the performance of the AD7848 over a wide range of input frequencies. The plot of Figure 14 is without a sample-and-hold on the output while the plot of Figure 15 is generated with the sample-and-hold circuit of Figure 13 on the output.


Figure 14. Performance vs. Frequency (No Sample-andHold)


Figure 15. Performance vs. Frequency (with Sample-andHold)

\section*{AD7848}

\section*{MICROPROCESSOR INTERFACING}

The AD7848 high speed bus timing allows direct interfacing to DSP processors. Due to the complexity of the AD7848 internal logic, only synchronous interfacing is allowed. This means that the AD7848 CLK IN must be the same as or a derivative of the processor clock. In applications where this is not possible, the CLK IN and \(\overline{\text { DMWR }}\) signals must be externally gated. Suitable processor interfaces are shown in Figures 16 to 19.

\section*{AD7848 - ADSP-2100 Interface}

Figure 16 shows an interface between the AD7848 and the ADSP-2100 DSP processor. Also included in the interface is the AD7878, a 12-bit A/D converter which also contains an on-chip FIFO and has dynamic performance specifications. An interface like this is suitable for applications such as modems and servo control.
Conversion is initiated on the ADC using an external timer. This timer is also used to control the updating of the AD7848 output. The \(\overline{\text { ALFL }}\) output interrupts the microprocessor when the FIFO word count of the AD7878 has reached its preprogrammed value. The processor then reads the conversion results from the AD7878's internal FIFO memory. Similarly, the ALMT output interrupts the microprocessor when the AD7848's preprogrammed word count is reached. The processor then loads another batch of samples to the AD7848's internal FIFO memory.


Figure 16. AD7848/AD7878 - ADSP-2100 Interface

\section*{AD7848 - TMS320C25 Interface}

An interface between the AD7848 and the TMS320C25 DSP processor is shown in Figure 17. As in the previous interface, the updating of the AD7848 output is controlled by an external timer. The ALMT output of the AD7848 provides an interrupt signal to the TMS320C25. The TMS320C25 CLKOUT2 signal must be inverted before being applied to the AD7848 CLK IN pin. A single WAIT state is inserted in a read cycle to the AD7848 status/control register via the TMS320C25 READY input.
The TMS320C25 does not have separate \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) outputs to drive the AD7848 \(\overline{\mathrm{DMWR}}\) and \(\overline{\mathrm{DMRD}}\) inputs. These are generated from the processor \(\overline{\text { STRB }}\) and \(\mathrm{R} / \overline{\mathrm{W}}\) outputs with the addition of some logic gates.


Figure 17. AD7848 - TMS320C25 Interface

\section*{AD7848-TMS32010 Interface}

Figure 18 shows an interface between the AD7848 and the TMS32010 DSP processor. Once again, an external timer is used to update the DAC output. The TMS32010 CLKOUT signal must be inverted before being applied to the AD7848 CLK IN pin.


Figure 18. AD7848 - TMS32010 Interface

\section*{AD7848 - MC68000 Interface}

This interface also uses an external timer for updating the ana\(\log\) output as described in the previous three interfaces. It differs from the other interfaces because it needs extra logic due to the nature of its interrupts. The MC 68000 has eight levels of external interrupt. When interrupting this processor one of these levels ( 0 to 7 ) has to be encoded onto the IPL2-IPL0 inputs. This is achieved with a 74148 encoder in Figure 19, (interrupt level 1 is taken for example purposes only). The ALMT output drives the appropriate input of the 74148 for the required interrupt level. The MC68000 places this interrupt level on address bits A3 to A1 at the start of the interrupt service routine. Additional logic is used to decode this interrupt level on the address bus and the FC2-FC0 outputs to generate a VPA signal for the MC68000. This results in an autovectored interrupt; the start address for the service routine must be loaded into the appropriate auto vector location during initialization. For further information on the 68000 interrupts consult the 68000 users manual.
The MC68000 \(\overline{\mathrm{AS}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\) outputs are used to generate separate \(\overline{\mathrm{DMWR}}\) and \(\overline{\mathrm{DMRD}}\) inputs for the the AD7848. Since the \(\overline{\text { UDS }}\) line is used to decode the \(\overline{\text { DMWR }}\) and \(\overline{\text { DMRD }}\) signals, the AD7848 is memory-mapped at an even address.


Figure 19. AD7848 - MC68000 Interface

\section*{APPLYING THE AD7848}

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7848 works on an LSB size of 1.465 mV . Therefore, the designer has to be conscious of minimizing noise in both the converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feedthrough to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any high performance converter, and a proper PCB layout which minimizes these effects is essential for best performance.

\section*{LAYOUT HINTS}

Ensure that the layout for the printed circuit board has the digital and analog lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7848 as shown in Figure 20. Connect all analog grounds to this star ground and also connect the AD7848 DGND pin to this ground. Do not connect any other digital grounds to this analog ground point.


Figure 20. Power Supply Grounding Practice

Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise.

\section*{NOISE}

Keep the signal leads on the \(\mathrm{V}_{\text {OUt }}\) signal and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC output and its destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.

\section*{FEEDTHROUGH}

The CLK IN feedthrough to the analog output is 2 mV typical. This occurs at 10 MHz and since almost all applications will have a low pass filter on the output to remove the update frequency, the CLK IN feedthrough should not be a problem.

250MSPS Video

\section*{FEATURES}

250MSPS Update Rate
Low Glitch Impulse
Complete Composite Functions
Internal Voltage Reference
Single -5.2V Supply
APPLICATIONS
Raster Scan Displays
Color Graphics
Automated Test Equipment
TV Video Reconstruction

\section*{GENERAL DESCRIPTION}

The AD9701 is a high-speed, 8 -bit digital-to-analog converter with fully integrated composite video functions. High-speed ECL input registers provide synchronous operation of data and control functions up to 250MSPS.
The AD9701 incorporates on-board control functions including horizontal sync, blanking, reference white level, and a \(10 \%\) bright signal for highlighting. The setup level is also adjustable from 0 IRE units to 20 IRE units, through the control pin. An internal voltage reference allows the AD9701 to operate as a stand-alone video reconstruction DAC.

FUNCTIONAL BLOCK DIAGRAM


The AD9701 is available as an industrial temperature range device, \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and as an extended temperature range device, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). Both grades of the AD9701 are packaged in a 22 -pin ceramic DIP, with the extended temperature device also available in a 28 -pin LCC package.

PIN CONFIGURATIONS


\section*{AD9701 - SPECIFICATIONS}

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Supply Voltage ( \(-\mathrm{V}_{\mathrm{S}}\) )} \\
\hline \multicolumn{2}{|l|}{Digital Input Voltages (including STROBE, SYNC,} \\
\hline \multicolumn{2}{|l|}{BLANKING, 10\% BRIGHT, and REFERENCE} \\
\hline WHITE) & 0 V to \(-\mathrm{V}_{\text {S }}\) \\
\hline Analog Output Current & \\
\hline Power Dissipation ( +25 & \\
\hline
\end{tabular}
Operating Temperature Range
AD9701BQ . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
AD9701SQ/SE . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Lead Soldering Temperature ( 10 sec ) . . . . . . . . \(+300^{\circ} \mathrm{C}\)

ELECTRICAL CHARACTERISTICS (Supply Voltages \(=-5.2 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega\); Setup \(=0 \mathrm{~V}\), unless otherwise stated)


NOTES
\({ }^{1}\) Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{2}\) Typical thermal impedance . . .
\[
\begin{array}{ll}
\text { 22-Pin Ceramic } & \theta_{\mathrm{ja}}=64^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{ic}}=16^{\circ} \mathrm{C} / \mathrm{W} \\
\text { 28-Pin Ceramic LCC } & \theta_{\mathrm{ja}}=70^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{jc}}=21^{\circ} \mathrm{C} / \mathrm{W}
\end{array}
\]
\({ }^{3}\) SYNC, BLANKING, and REFERENCE WHITE are inactive (Logic " 1 "). \(\mathrm{I}_{\mathrm{SET}} \approx 1.26 \mathrm{~V} / \mathrm{R}_{\mathrm{SET}}\).
\({ }^{4}\) All bits at logic HIGH.
\({ }^{5}\) All values are relative to full-scale output, after being normalized to nominal value. Typical variation in full-scale output from device to device can reach \(\pm 10 \%\), for a fixed \(\mathrm{R}_{\text {SET }}\) resistor.
\({ }^{6}\) The effect of \(10 \%\) BRIGHT algebraically adds to the output waveform.

The output level with BLANKING active (Logic " 0 "), is determined by the setup control level.
\({ }^{8}\) In normal operation, the BLANKING input is activated (Logic " 0 ") prior to or in conjunction with the SYNC input. The effect of the SYNC output is relative to the setup level.
\({ }^{9}\) Measured from edge of STROBE to \(50 \%\) transition point of the output signal.
\({ }^{10}\) Measured with full-scale change in output level, from the \(10 \%\) transition level to within \(\pm 0.2 \%\) of the final output value.
\({ }^{11}\) Measured from \(10 \%\) to \(90 \%\) transition point for full-scale step output.
\({ }^{12}\) An IRE unit is \(1 \%\) of the Grey Scale (GS range) with a 0 IRE setup level.
\({ }^{13}\) Supply Voltage should remain stable within \(\pm 5 \%\) for normal operation.
\({ }^{14}\) Measured at \(\pm 5 \%\) of \(-V_{s}\).
Specifications subject to change without notice.

DIGITAL INPUTS VS. ANALOG OUTPUT
\begin{tabular}{c|c|c|c|c|c|c|c|c|c|c|c|l}
\begin{tabular}{c} 
Bit \\
1
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
5
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
7
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{8}\)
\end{tabular} & \begin{tabular}{c}
\(10 \%\) \\
Bright
\end{tabular} & \begin{tabular}{c} 
Ref. \\
White
\end{tabular} & Blanking & \begin{tabular}{c} 
Comp. \\
Sync
\end{tabular} & \begin{tabular}{c} 
Analog \\
Output \((\mathbf{m V})\)
\end{tabular} \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -71 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & -320 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & -637.5 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & -708.5 \\
\hline \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 0 & 1 & 1 & 0 \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & 0 & 1 & 1 & -71 \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 1 & \(-637.50^{1}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 1 & \(-690.75^{2}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 1 & \(-708.50^{3}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 1 & \(-779.50^{4}\) \\
\hline \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 0 & \(-922.50^{1}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 0 & \(-975.75^{2}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 0 & \(-993.50^{3}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 0 & 1 & 0 & 0 & \(-1064.50^{4}\) \\
\hline \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & 1 & 0 & 0 & \(-993.50^{1}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & 1 & 0 & 0 & \(-1046.75^{2}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & 1 & 0 & 0 & \(-1064.50^{3}\) \\
\(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & \(\mathbf{X}\) & 1 & 1 & 0 & 0 & \(-1135.50^{4}\) \\
\hline
\end{tabular}

\section*{NOTES}
1. Setup (Pin 21) grounded (0 IRE units).
2. Setup (Pin 21) open (7.5 IRE units).
3. Setup (Pin 21) to -5.2 V through 1 k ( 0 IRE units).
4. Setup ( \(\operatorname{Pin} 21\) ) to -5.2 V (20 IRE units).

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Device & Temperature Range & Description & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD9701BQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 22-Pin DIP, Industrial Temperature & Q-22 \\
AD9701SE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 28-Pin LCC, Extended Temperature & E-28A \\
AD9701SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 22-Pin DIP, Extended Temperature & Q-22 \\
\hline
\end{tabular}

\footnotetext{
\(\star \mathrm{E}=\) Leadless Ceramic Chip Carrier; \(\mathrm{Q}=\) Cerdip. For outline information see Package Information section.
}

FUNCTIONAL DESCRIPTION

\section*{PIN NAME DESCRIPTION}

GROUND
- \(\mathrm{V}_{\mathrm{s}}\)

BIT 1 (MSB)
BIT 2-BIT 7
BIT 8 (LSB)
STROBE
GROUND
SETUP
- One of three ground returns. All grounds should be connected together near the AD9701.
- Negative supply pin, nominally -5.2 V .
- One of eight digital input bits. BIT 1 (MSB) is the most-significant-bit of the digital input word.
- One of eight digital input bits.
- One of eight digital input bits. BIT 8 (LSB) is the least-significant-bit of the digital input word.
- Data and control register strobe input. STROBE is leading edge triggered.
- One of three ground returns. All grounds should be connected together near the AD9701.
- The SETUP input determines the position of the blanking level relative to the "reference black" level (all data bits at logic " 0 "). The setup level is adjustable from 0 IRE units to 20 IRE units below the reference black level (an IRE unit is \(1 \%\) of the "grey scale" range).

\section*{SETUPLEVEL CONFIGURATION(PIN 21)}
\begin{tabular}{ll} 
SETUP LEVEL & CONFIGURATION (PIN 21) \\
\hline 0IRE Units & Ground \\
7.5 IRE Units & Open \\
10 IRE Units & Connection to -5.2 V through \(1 \mathrm{k} \Omega\) \\
20IRE Units & Connection to -5.2 V \\
\hline
\end{tabular}
\(\overline{10 \% \text { BRIGHT }}\)

COMPOSITE BLANKING
COMPOSITESYNC

REFERENCE WHITE
COMPENSATION

CURRENT SET

OUTPUT
GROUND
- \(\overline{10 \% \text { BRIGHT }}\) adds an additional current to the output level, equal to roughly \(10 \%\) of the "grey scale" range. The \(\overline{10 \%}\) BRIGHT is active logic LOW, and operates independently of all other inputs.
- The COMPOSITE BLANKING input, active logic LOW, forces output to the blanking level set with the SETUP input.
- The COMPOSITE SYNC input, active LOW, creates a negative going horizontal syn: chronization pulse relative to the blanking level. Under normal operating conditions the COMPOSITE BLANKING signal should precede and extend past the COMPOSITE SYNC signal. See SETUP for additional information.
- The REFERENCE WHITE input, active LOW, overrides the data inputs, and forces the output to the maximum "grey scale" level.
- The COMPENSATION input insures adequate gain stability for the internal reference amplifier. Under normal operating conditions, the COMPENSATION input is decoupled to ground through a \(0.1 \mu \mathrm{~F}\) capacitor.
- The CURRENT SET input determines the full-scale or "grey scale" range. The effects of the video control functions are in addition to the "grey scale" range. ( \(168 \Omega \leq \mathrm{R}_{\text {SET }} \leq 600 \Omega\) ). \(\mathrm{I}_{\text {OUT } \max } \approx 4 \mathrm{I}_{\text {SET }}=4\left(1.26 \mathrm{~V} / \mathrm{R}_{\text {SET }}\right)\)
- Analog output.
- One of three ground returns. All grounds should be connected together near the AD9701.

\section*{SYSTEM TIMING DIAGRAMS}


\section*{DIE LAYOUT AND MECHANICAL INFORMATION}


Die Dimensions
\(107 \times 104 \times 15( \pm 2) \mathrm{mils}\)
Pad Dimensions
\(4 \times 4\) mils
Metalization
Aluminum
Backing
Substrate Potential
Passivation
Die Attach
Bond Wire
1.25 mil Aluminum; Ultrasonic Bonding or 1mil Gold; Gold Ball Bonding

\section*{APPLICATIONS INFORMATION}

Raster scan video displays image data on a line by line basis, with timing and control signals inserted between the lines. The control signals include the horizontal synchronization pulses which are used to align the display circuitry at the beginning of each line. After the complete video image is displayed on the monitor, the process begins again with the next image. The vertical reset pulse(s) that initiate this timing sequence are located between each video image.


Raster Graphics Configuration for TTL Systems
The image data is distinguished from the timing information by its location relative to the blanking level. The blanking reference
level is at the blackest extreme of the image data, and all timing signals are designed to fall below the blanking level so as not to be seen on the monitor. The actual image data is located above the blanking level, and it may be further separated from the timing signal by the setup level. The setup level is simply a buffer zone between the timing and image data.
Generation of the timing signals for the AD9701 is controlled by the COMPOSITE BLANKING and the COMPOSITE SYNC inputs. In normal operation the output level of the AD9701 is forced to the blanking level (black) with the COMPOSITE BLANKING control so that when the synchronization occurs, it will not interfere (be seen) with the monitor image. The COMPOSITE SYNC control forces the output level below the blanking level, generating the synchronization pulse.
The "grey scale" is the image intensity range, located above the blanking level by the amount of the setup level. The setup level is "reference black," the darkest displayable picture intensity. The top of the "grey scale" is "reference white," or the brightest picture intensity. As an 8-bit device, the AD9701 divides the "grey scale" into 256 individual levels.
Normal raster scan waveforms divide the region between the blanking level and reference white into 100 IRE units (International Radio Engineers). The setup level can range from 0 to 20 IRE units, but typically is around 10 IRE units, and the synchronization pulse level typically falls 40 IRE units below the blanking level. For the AD9701, the reference white level is 10 IRE units below the full-scale output range ( \(0 \mathrm{~mA}_{\mathrm{OUT}}\) ).
In terms of priority, the REFERENCE WHITE control overrides the data inputs, but both COMPOSITE SYNC and COMPOSITE BLANKING override the data inputs and the REFERENCE WHITE control. A fourth control is active at all times, \(10 \%\) BRIGHT, which adds approximately 10 IRE units to the output level no matter what the input state of the AD9701. The \(\overline{10 \%}\) BRIGHT control is primarily used to highlight areas of the video image.
As with any high-speed device, the AD9701 requires a substantial low impedance ground plane and high quality ground connections to achieve the best performance. Performance can also be improved with adequate power supply decoupling near the supply pins of the AD9701. In ECL mode, the output of the AD9701 is designed to drive \(75 \Omega\) cable directly, with \(75 \Omega\) terminations to ground at both ends of the cable. For TTL configurations the output should be terminated to +5.0 V through an \(82 \Omega\) resistor (see circuit below).


Standard Reconstruction Configuration

\section*{FEATURES}

100 MSPS Update Rate
ECL/TTL Compatibility
Low Glitch Impulse: 100 pV -s
Fast Settling: \(\mathbf{3 0}\) ns to \(\pm 1\) LSB
Low Power: 700 mW

\section*{APPLICATIONS}

ATE
Signal Reconstruction
Arbitrary Waveform Generators
Digital Synthesizers
Signal Generators

\section*{GENERAL DESCRIPTION}

The AD9712 and AD9713 are 12-bit, high speed digital-to-analog converters constructed in an advanced oxide isolated bipolar process. The AD9712 is an ECL-compatible device featuring update rates of 100 MSPS minimum; the TTLcompatible AD9713 will update at 80 MSPS minimum.
Designed for direct digital synthesis, waveform reconstruction, and high resolution imaging applications, both devices feature low glitch impulse of \(100 \mathrm{pV}-\mathrm{s}\); and fast settling times of 30 ns to \(\pm 1\) LSB. Both units are characterized for dynamic performance, and have excellent harmonic suppression.


Plastic DIP Pinout Designations (Top View)

FUNCTIONAL BLOCK DIAGRAM


The AD9712 and AD9713 are available in 28 -pin plastic DIPs and PLCCs, with an operating temperature range of 0 to \(+70^{\circ} \mathrm{C}\). Contact the factory for availability of military-grade devices.


PLCC Pinout Designations

ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)
Positive Supply Voltage ( \(+\mathrm{V}_{\mathrm{S}}\) ) (AD9713 Only) \(\qquad\)
Negative Supply Voltage ( \(-\mathrm{V}_{\mathrm{S}}\) )
(AD9712 and AD9713) \(\qquad\) . . . . . . . . . . . . . . . . . . .-7 V
DAC Outputs to ANALOG RETURN . . . . . . +0.5 V to -2 V
Digital Input Voltages ( \(\mathrm{D}_{1}-\mathrm{D}_{12}\), LATCH ENABLE)
AD9712. . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to \(-\mathrm{V}_{\mathrm{S}}\)
AD9713. . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to \(+V_{\text {S }}\)
Internal Reference Output Current . . . . . \(-20 \mu \mathrm{~A}\) to \(+500 \mu \mathrm{~A}\) Control Amplifier Input Voltage Range . . . . . . . . 0 V to -4 V Control Amplifier Output Current . . . . . . . . . . . . . . \(\pm 2.5 \mathrm{~mA}\)

REFERENCE IN Voltage Range \(\ldots . . . . . .-3.7 \mathrm{~V}\) to \(-\mathrm{V}_{\mathrm{s}}\)
Analog Output Current ( \(\mathrm{I}_{\text {OUT }}\) or \(\overline{\mathrm{I}_{\text {OUT }}}\) ) . . . . . . . . . . 30 mA Operating Temperature Range

AD9712JN/JP
 .0 to \(+70^{\circ} \mathrm{C}\)

AD9713JN/JP . . . . . . . . . . . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Maximum Junction Temperature \({ }^{2}\). . . . . . . . . . . . . . . \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 seconds) . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

ELECTRICAL CHARACTERISTICS \(\left(-v_{s}=-5.2 \mathrm{~V}_{\mathrm{s}}+\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V}\right.\) (AD9713 only); control amp in \(=-1.2 \mathrm{~V}\) (external); \(\mathbf{R}_{\text {SEt }}=7.5 \mathbf{k \Omega}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Parameter (Conditions) & Temp & \begin{tabular}{l}
Test \\
Level
\end{tabular} & \[
\begin{aligned}
& \text { AD971 } \\
& \text { Min }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{JN} / \mathrm{JP} \\
& \text { Typ } \\
& \hline
\end{aligned}
\] & Max & \[
\begin{aligned}
& \text { AD9 } \\
& \text { Min } \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{JN} / \mathrm{JP} \\
\mathrm{Typ} \\
\hline
\end{gathered}
\] & Max & Units \\
\hline RESOLUTION & & & 12 & & & 12 & & & Bits \\
\hline \begin{tabular}{l}
DC ACCURACY \\
Differential Nonlinearity (J) \\
Integral Nonlinearity (J) \\
("Best Fit" Straight Line)
\end{tabular} & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& +25^{\circ} \mathrm{C} \\
& \text { Full }
\end{aligned}
\] & \[
\begin{aligned}
& \text { I } \\
& \text { VI } \\
& \text { I } \\
& \text { VI }
\end{aligned}
\] & & \[
1.2
\] & \[
\begin{aligned}
& 2.0 \\
& 4.0 \\
& 3.0 \\
& 4.0
\end{aligned}
\] & & 1.2 & \[
\begin{aligned}
& 2.0 \\
& 4.0 \\
& 3.0 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB } \\
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INITIAL OFFSET ERROR \\
Zero-Scale Offset Error \\
Full-Scale Gain Error \({ }^{3}\) \\
Offset Drift Coefficient
\end{tabular} & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I} \\
& \text { VI } \\
& \text { I } \\
& \text { VI } \\
& \text { V }
\end{aligned}
\] & & \[
\begin{aligned}
& 0.5 \\
& 4.0 \\
& 0.03
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 5.0 \\
& 8.5 \\
& 11.0
\end{aligned}
\] & & \[
\begin{aligned}
& 0.5 \\
& 4.0 \\
& 0.03
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 5.0 \\
& 8.5 \\
& 11.0
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\% \\
\% \\
\(\mu \mathrm{A} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE/CONTROL AMP \\
Internal Reference Voltage \\
Internal Reference Voltage Drift Amplifier Input Impedance Amplifier Bandwidth
\end{tabular} & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& \text { Full } \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{I} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -1.13 \\
& -1.11
\end{aligned}
\] & \[
\begin{aligned}
& -1.26 \\
& 300 \\
& 50 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& -1.39 \\
& -1.41
\end{aligned}
\] & \[
\begin{aligned}
& -1.13 \\
& -1.11
\end{aligned}
\] & \[
\begin{aligned}
& -1.26 \\
& 300 \\
& 50 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& -1.39 \\
& -1.41
\end{aligned}
\] & \begin{tabular}{l}
V \\
V \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{k} \Omega\) \\
kHz
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \({ }^{4}\) \\
Reference Input Impedance \\
Reference Multiplying Bandwidth \({ }^{5}\)
\end{tabular} & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 3 \\
& 40
\end{aligned}
\] & & & \[
\begin{aligned}
& 3 \\
& 40 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
k \(\Omega\) \\
MHz
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT PERFORMANCE \\
Full-Scale Output Current \({ }^{6}\) Output Compliance Range \\
Output Resistance \\
Output Capacitance \\
Output Update Rate \({ }^{7}\) \\
Output Settling Time ( \(\left.\mathrm{t}_{\mathrm{ST}}\right)^{8}\) \\
Current Settling \\
Voltage Settling ( \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) ) \\
Output Propagation Delay ( \(\left.\mathrm{t}_{\mathrm{PD}}\right)^{9}\) \\
Glitch Impulse \({ }^{10}\) \\
Output Slew Rate \({ }^{11}\) \\
Output Rise Time \({ }^{11}\) \\
Output Fall Time \({ }^{11}\)
\end{tabular} & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{IV} \\
& \mathrm{IV} \\
& \mathrm{~V} \\
& \mathrm{IV} \\
& \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -1.2 \\
& 2.0 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 20.48 \\
& 2.5 \\
& 30 \\
& 110 \\
& 30 \\
& 30 \\
& 8 \\
& 100 \\
& 400 \\
& 3 \\
& 2 \\
& \hline
\end{aligned}
\] & +3
3.0 & \[
\begin{aligned}
& -1.2 \\
& 2.0 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 20.48 \\
& 2.5 \\
& 30 \\
& 90 \\
& 30 \\
& 30 \\
& 11 \\
& 100 \\
& 400 \\
& 3 \\
& 2 \\
& \hline
\end{aligned}
\] & +3
3.0 & \begin{tabular}{l}
mA \\
V \\
\(\mathrm{k} \Omega\) \\
pF \\
MSPS \\
ns \\
ns \\
ns \\
pV -s \\
\(\mathrm{V} / \mathrm{\mu s}\) \\
ns \\
ns
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Parameter (Conditions) & Temp & Test Level & \[
\begin{aligned}
& \text { AD97 } \\
& \text { Min }
\end{aligned}
\] & \[
\begin{gathered}
\text { JN/JP } \\
\mathbf{T y p}
\end{gathered}
\] & Max & AD97
Min & \[
\begin{gathered}
\mathrm{JN} / \mathrm{JP} \\
\mathrm{Typ} \\
\hline
\end{gathered}
\] & Max & Units \\
\hline DIGITAL INPUTS & & & & & & & & & \\
\hline Logic " 1 " Voltage & Full & VI & \(-1.0\) & -0.8 & & 2.0 & & & V \\
\hline Logic " 0 " Voltage & Full & VI & & -1.7 & -1.5 & & & 0.8 & V \\
\hline Logic " 1 " Current & Full & VI & & & 20 & & & 20 & \(\mu \mathrm{A}\) \\
\hline Logic " 0 " Current & Full & VI & & & 10 & & & 600 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance & \(+25^{\circ} \mathrm{C}\) & V & & 3 & & & & & pF \\
\hline Input Setup Time ( \(\left.\mathrm{t}_{\text {S }}\right)^{12}\) & \(+25^{\circ} \mathrm{C}\) & V & & 3 & & & 3 & & ns \\
\hline Input Hold Time ( \(\mathrm{t}_{\mathrm{H}}{ }^{13}\) & \(+25^{\circ} \mathrm{C}\) & V & & 3 & & & 3 & & ns \\
\hline \begin{tabular}{l}
Latch Pulse Width ( \(\mathrm{t}_{\text {LPw }}\) ) \\
(Transparent)
\end{tabular} & \(+25^{\circ} \mathrm{C}\) & V & & 2.5 & & & 4 & & ns \\
\hline \begin{tabular}{l}
AC LINEARITY \({ }^{14}\) \\
Spurious-Free Dynamic Range
\end{tabular} & \(+25^{\circ} \mathrm{C}\) & V & & \multicolumn{2}{|l|}{-60} & & \multicolumn{2}{|l|}{-55} & dBc \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { POWER SUPPLY } \\
& \text { Positive Supply Current }(+5.0 \mathrm{~V})
\end{aligned}
\]} & & & & & & & & & \\
\hline & \(+25^{\circ} \mathrm{C}\) & VI & & & & & 10 & 20 & mA \\
\hline & Full & VI & & \multirow{3}{*}{130} & \multirow{3}{*}{160} & & & 23 & mA \\
\hline Negative Supply Current (-5.2 V) & \(+25^{\circ} \mathrm{C}\) & + & & & & & 135 & 165 & mA \\
\hline & Full & VI & & & & & & 175 & mA \\
\hline Nominal Power Dissipation & \(+25^{\circ} \mathrm{C}\) & V & & \multicolumn{2}{|l|}{676} & & \multicolumn{2}{|l|}{726} & mW \\
\hline Power Supply Rejection Ratio (PSRR) \({ }^{16}\) & \(+25^{\circ} \mathrm{C}\) & I & & 50 & 350 & & 50 & 350 & \(\mu \mathrm{A} / \mathrm{V}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired.
Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
\({ }^{2}\) Typical thermal impedances: 28-pin plastic DIP \(\theta_{\mathrm{JA}}=42^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=7^{\circ} \mathrm{C} / \mathrm{W} ; 28\)-pin PLCC \(\theta_{\mathrm{JA}}=48^{\circ} \mathrm{C} / \mathrm{WF} ; \theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W}\).
\({ }^{3}\) Measured as error of the ratio of full-scale current to current through \(\mathrm{R}_{\mathrm{SET}}\) ( \(160 \mu \mathrm{~A}\) nominal); ratio is nominally 128.
\({ }^{4}\) Full-scale variations among devices are more severe when driving REFERENCE IN directly.
\({ }^{5}\) Frequency at which a 3 dB reduction in output of DAC is observed; \(\mathrm{R}_{\mathrm{L}}=50 \Omega ; 50 \%\) modulation at midscale.
\({ }^{6}\) Based on \(\mathrm{I}_{\mathrm{FS}}=128\left(\mathrm{~V}_{\mathrm{REF}} / \mathrm{R}_{\text {SET }}\right)\) when using internal amplifier.
\({ }^{7}\) Output settling to \(0.1 \%\).
\({ }^{8}\) Measured at midscale transition, to \(\pm 0.024 \%\).
\({ }^{9}\) Measured from falling edge of LATCH ENABLE signal to \(50 \%\) point of full-scale transition.
\({ }^{10}\) Glitch impulse combines the absolute value of positive and negative transitions operating in latched mode.
\({ }^{11}\) Measured with \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) and DAC operating in latched mode.
\({ }^{12}\) Data must remain stable prior to falling edge of LATCH ENABLE signal for specified time.
\({ }^{13}\) Data must remain stable after rising edge of LATCH ENABLE signal for specified time.
\({ }^{14}\) Update rate \(\leq 50 \mathrm{MSPS}\); output frequency \(=5 \mathrm{MHz}\).
\({ }^{15}\) Supply voltages should remain stable within \(\pm 5 \%\) for normal operation.
\({ }^{16}\) Measured at \(\pm 5 \%\) of \(+\mathrm{V}_{\mathrm{S}}\) (AD9713 only) and \(-\mathrm{V}_{\mathrm{S}}\) (AD9712 or AD9713) using external reference.
Specifications subject to change without notice.

\section*{EXPLANATION OF TEST LEVELS}

\section*{Level}

I - \(100 \%\) production tested.
II - \(100 \%\) production tested at \(+25^{\circ} \mathrm{C}\), and sample tested at specified temperatures.
III - Sample tested only.
IV - Parameter is guaranteed by design and characterization testing.
V - Parameter is a typical value only.
VI - All devices are \(100 \%\) production tested at \(+25^{\circ} \mathrm{C} .100 \%\) production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l}
\hline Model & Description & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD9712JN & ECL-Compatible Plastic DIP & N-28 \\
AD9712JP & ECL-Compatible PLCC & P-28A \\
AD9713JN & TTL-Compatible Plastic DIP & N-28 \\
AD9713JP & TTL-Compatible PLCC & P-28A \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.

\section*{AD9712/AD9713}

AD9712/AD9713 PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Pin \\
No.
\end{tabular} & Name & Function \\
\hline 1-10 & \(\mathrm{D}_{2}-\mathrm{D}_{11}\) & Ten of twelve digital input bits. \\
\hline 11 & \(\mathrm{D}_{12}\) (LSB) & Least Significant Bit (LSB) of digital input word. \\
\hline 12 & DIGITAL - \(\mathrm{V}_{\text {s }}\) & One of two negative digital supply pins; nominally -5.2 V. \\
\hline 13 & ANALOG RETURN & Analog ground return. This point and the reference side of the DAC load resistors should be connected to the same potential (nominally ground). \\
\hline 14 & \(\mathrm{I}_{\text {OUT }}\) & Analog current output; full-scale output occurs with digital inputs at all " 1 ." \\
\hline 15 & ANALOG - \(\mathrm{V}_{\text {S }}\) & One of two negative analog supply pins; nominally -5.2 V. \\
\hline 16 & \(\overline{\mathrm{I}_{\text {OUT }}}\) & Complementary analog current output; zero scale output occurs with digital inputs at all " 1. ." \\
\hline 17 & REFERENCE IN & Normally connected to CONTROL AMP OUT (Pin 18). Direct line to DAC current switch network. Voltage changes at this point have a direct effect on the full-scale output. Full-scale current output \(=128\) (Reference voltage \(/ \mathrm{R}_{\mathrm{SET}}\) ) when using internal amplifier. \\
\hline 18 & CONTROL AMP OUT & Normally connected to REFERENCE IN (Pin 17). Output of internal control amplifier, which provides a temperature compensated drive level to the current switch network. \\
\hline 19 & CONTROL AMP IN & Normally connected to REFERENCE OUT (Pin 20) if not connected to external reference. Full-scale current out \(=128\) (Reference voltage/ \(\mathbf{R}_{\mathrm{SET}}\) ) when using internal amplifier. \\
\hline 20 & REFERENCE OUT & Normally connected to CONTROL AMP IN (Pin 19). Internal voltage reference, nominally -1.26 V . \\
\hline 21 & DIGITAL - \(\mathrm{V}_{\text {S }}\) & One of two negative digital supply pins; nominally -5.2 V . \\
\hline 22 & REFERENCE GROUND & Ground return for the internal voltage reference and amplifier. \\
\hline 23 & DIGITAL \(+\mathrm{V}_{\text {S }}\) & Positive digital supply pin; used only on the AD9713; nominally +5 V . \\
\hline 24 & \(\mathbf{R}_{\text {SET }}\) & Connection for external resistance reference. Full-scale current out \(=128\) (Reference voltage \(/ \mathrm{R}_{\text {SET }}\) ) when using internal amplifier. \\
\hline 25 & ANALOG - \(\mathrm{V}_{\text {S }}\) & One of two negative analog supply pins; nominally -5.2 V. \\
\hline 26 & LATCH ENABLE & Transparent latch control line. \\
\hline 27 & DIGITAL GROUND & Digital ground return. \\
\hline 28 & \(\mathrm{D}_{1}\) (MSB) & Most Significant Bit (MSB) of digital input word. \\
\hline
\end{tabular}


AD9712/AD9713 Timing Diagram

\section*{THEORY AND APPLICATIONS}

The AD9712 and AD9713 high speed digital-to-analog converters utilize Most Significant Bit (MSB) decoding and segmentation techniques to reduce glitch impulse and maintain linearity without trimming.
As shown in the functional block diagram, the design is based on four main subsections: the Decoder/Driver circuits, the Transparent Latches, the Switch Network and the Control Amplifier. An internal band-gap reference is also included to allow operation with a minimum of external components.

\section*{Digital Inputs}

The AD9712 employs single-ended ECL-compatible inputs for data inputs \(\mathrm{D}_{1}-\mathrm{D}_{12}\) and LATCH ENABLE. The internal ECL midpoint reference is designed to match 10 K ECL device thresholds. On the AD9713, a TTL translator is added at each input; with this exception, the AD9712 and AD9713 are identical.

In the Decoder/Driver section, the four MSBs \(\left(D_{1}-D_{4}\right)\) are decoded to 15 "thermometer code" lines. An equalizing delay is included for the eight Least Significant Bits (LSBs) and LATCH ENABLE. This delay minimizes data skew, and data setup and hold times at the latch inputs; this is important when operating the latches in the transparent mode. Without the delay, skew caused by the decoding circuits would degrade glitch impulse.
The latches operate in their transparent mode when LATCH ENABLE (Pin 26) is at logic level " 0 ." The latches can be used to synchronize data to the current switches by applying a narrow LATCH ENABLE pulse with proper data setup and hold times as shown in the timing diagram. With an external transparent latch at each data input clocked out of phase with the DAC, the AD9712/AD9713 operates in a master slave (edge-triggered) mode.

Although the AD9712/AD9713 chip is designed to provide isolation from digital inputs to the outputs, some coupling of digital transitions is inevitable, especially with TTL or CMOS inputs applied to the AD9713. Digital feedthrough can be reduced by forming a low-pass filter using a resistor in series with the capacitance of each digital input.

\section*{References}

As shown in the functional block diagram, the internal band-gap reference, control amplifier and reference input are pinned out for maximum user flexibility when setting the reference.
When using the internal reference, REFERENCE OUT (Pin 20) should be connected to CONTROL AMP IN (Pin 19). CONTROL AMP OUT (Pin 18) should be connected to REFER-
ENCE IN (Pin 17) through an \(18 \Omega\) resistor. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor from Pin 17 to \(-\mathrm{V}_{\mathrm{S}}\) (Pin 15) improves settling by decoupling switching noise from the current sink base line. A reference current cell provides feedback to the control amp by sinking current through \(\mathbf{R}_{\text {SET }}(\operatorname{Pin} 24)\).
Full-scale output current is determined by the voltage at CONTROL AMP IN ( \(\mathrm{V}_{\text {REF }}\) ) and \(\mathrm{R}_{\text {SET }}\) according to the equation:
\[
I_{O U T}(F S)=V_{R E F} / R_{S E T} \times 128
\]

The internal reference is nominally -1.26 V with a tolerance of \(\pm 10 \%\) and typical drift over temperature of \(300 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\). If
greater accuracy or better temperature stability is required, an external reference can be utilized. The AD589 reference shown in Figure 1 features \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) drift over temperatures from 0 to \(+70^{\circ} \mathrm{C}\).


Two modes of multiplying operation are possible with the AD9712/AD9713. Signals with bandwidths up to 400 kHz and input swings from -0.1 V to -1.2 V can be applied to the CONTROL AMP input as shown in Figure 2. Because the control amplifier is internally compensated, the \(0.1 \mu \mathrm{~F}\) capacitor at Pin 17 can be eliminated to maximize the multiplying bandwidth. However, it should be noted that settling time for changes to the digital inputs will be degraded.


Figure 2. Low Frequency Multiplying Circuit
The REFERENCE IN pin can also be driven directly for wider bandwidth multiplying operation. The analog signal for this mode of operation must have a signal swing in the range of -4 V to -5.2 V . This can be implemented by capacitively coupling into REFERENCE IN an ac signal and establishing a dc bias of -4.0 V to -5.2 V , as shown in Figure 3; or by driving REFERENCE IN with a low impedance op amp whose signal swing is limited to the stated range.


Figure 3. Wideband Multiplying Circuit

\section*{Outputs}

The Switch Network controls complementary current outputs \(\mathrm{I}_{\text {OUt }}\) and \(\overline{\mathrm{I}_{\text {OUT }}}\). As indicated earlier, \(\mathrm{D}_{1}-\mathrm{D}_{4}\) are decoded into 15 "thermometer code" lines which drive matched current sources. \(D_{5}\) and \(D_{6}\) control weighted current sources; and \(D_{7}-D_{12}\) are applied to the R-2R network.
This segmentation reduces frequency domain errors due to glitch impulse. Current is steered to either \(\mathrm{I}_{\text {OUT }}\) or \(\overline{\mathrm{I}_{\mathrm{OUT}}}\) in proportion to the digital input code. The sum of the two currents is always equal to the full-scale output current minus one LSB.
The current output can be converted to a voltage by resistive loading as shown in Figure 4. Both \(\mathrm{I}_{\text {OUT }}\) and \(\overline{\bar{I}_{\text {OUT }}}\) should be loaded equally for best overall performance. The voltage which is developed is the product of the output current and the value of the load resistor.


Figure 4. Typical Resistive Load Connection
When operating at the nominal full-scale current of 20.48 mA , the voltage swing will be from 0 to -1.024 V across \(50 \Omega\) resistors. Bipolar outputs are possible by sourcing a current equal to half the DAC full-scale current into the load resistor.

An alternate method of converting the current output to voltage is by driving the summing node of an operational amplifier directly with a feedback resistor selected according to the equation:
\[
R_{F B}=V_{O U T}(F S) / I_{\text {OUT }}(F S)
\]

A current feedback amplifier such as the AD9610 offers significantly faster settling and greater bandwidth than a conventional voltage feedback op amp. The feedback resistor for the AD9610 must be \(1.5 \mathrm{k} \Omega\) or greater to maintain stability. This value for \(\mathrm{R}_{\mathrm{FB}}\), along with the 20.48 mA full-scale output current, results in a full-scale output of 30 V , which exceeds the output range of the AD9610.

Full-scale output voltage can be reduced by either reducing the DAC's full-scale output current, or by using a current divider at
the DAC output as shown in Figure 5. Reducing DAC full-scale output current degrades both linearity and settling time; therefore, the current divider method is preferable.


Figure 5. IN Conversion Using Current Feedback Amp
The DAC output is not clamped at virtual ground in this configuration because of the series resistance \(\mathrm{R}_{\mathrm{FF}}\). The value of \(\mathrm{R}_{\mathrm{FF}}\) is selected according to the equation:
\[
R_{F F}=\frac{R_{L} I_{F S}-\left(\frac{V_{\text {Full Scale }}}{R_{F B}}+I_{O F F}\right) R_{L}}{\frac{V_{\text {Full Scale }}}{R_{F B}}+I_{O F F}}
\]

As an example, assume the following conditions:
\[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=50 \Omega \\
& \mathrm{R}_{\mathrm{FB}}=1.5 \mathrm{k} \Omega \\
& \mathrm{I}_{\mathrm{FS}}=20.48 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OFF}}=\frac{-\mathrm{V}_{\text {Zero Scale }}}{\mathrm{R}_{\mathrm{FB}}}=3.3 \mathrm{~mA}
\end{aligned}
\]

Given these conditions, \(\mathrm{R}_{\mathrm{FF}}=103.6 \Omega\)

\section*{Power and Grounding -}

Maintaining low noise on power supplies and ground is critical for obtaining optimum results with the AD9712 or AD9713. DACs are most often used in circuits which are predominantly digital. To preserve 12 -bit performance, especially at conversion speeds up to 100 MSPS, special precautions are necessary for power supplies and grounding.
Ideally, the DAC should have a separate analog ground plane. All ground pins of the DAC, as well as reference and analog output components, should be tied directly to this analog ground plane. The DAC's ground plane should be connected to the system ground plane at a single point.
Ferrite beads, along with high frequency, low inductance decoupling capacitors, should be used for the supply connections to isolate digital switching currents from the DAC supply pins. Separate isolation networks for the digital and analog supply connections will further reduce supply noise coupling to the output.
Molded socket assemblies should be avoided even when prototyping circuits with the AD9712 or AD9713. When the DAC cannot be directly soldered into the board, individual pin sockets such as AMP \#6-330808-0 (knock-out end), or \#60330808-3 (open end) should be used. These have much less effect on interlead capacitance than do molded assemblies.


AD9712 Harmonic Distortion vs. Update Rate


AD9712 Harmonic Distortion vs. Update Rate


AD9713 Harmonic Distortion vs. Update Rate


AD9713 Harmonic Distortion vs. Update Rate


Control Amplifier Input


Control Amplifier Output


ECL Input Buffer


R-2R DAC
(for 6 LSBs)


Output Circut


TTL Input Buffer

\section*{FEATURES}
100 MSPS Update Rate
ECL/TTL Compatibility
SFDR @ 1 MHz: 70 dBc
Low Glitch Impulse: 35 pV -s
Fast Settling: 25 ns
Low Power: 750 mW
3/4 LSB DNL (K and T Grades)
APPLICATIONS

\section*{ATE}
Signal Reconstruction
Arbitrary Waveform Generators
Digital Synthesizers
Signal Generators

AD9712A/AD9713A

\section*{GENERAL DESCRIPTION}

The AD9712A and AD9713A D/A converters are replacements for the AD9712 and AD9713 units which offer improved ac and dc performance. Like their predecessors, they are 12 -bit, high speed digital-to-analog converters fabricated in an advanced oxide isolated bipolar process. The AD9712A is an ECLcompatible device featuring update rates of 100 MSPS minimum; the TTL-compatible AD9713A will update at 80 MSPS minimum.

Designed for direct digital synthesis, waveform reconstruction, and high resolution imaging applications, both devices feature low glitch impulse of 50 pV -s and fast settling times of 25 ns for the AD9712A, and 30 ns for the AD9713A. Both units are characterized for dynamic performance and have excellent harmonic suppression. The K and T grades have guaranteed limits on spurious-free dynamic range (SFDR).

FUNCTIONAL BLOCK DIAGRAM


The AD9712A and AD9713A are available in 28 -pin plastic DIPs and PLCCs, with an operating temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). Both are also available for extended temperature ranges of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) in cerdips and 28 -pin J-leaded ceramic packages.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD9712A/AD9713A-SPECIFICATIONS}

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}

Positive Supply Voltage (+ V \({ }_{\text {S }}\) ) (AD9713A Only) . . . . . . +6 V
Negative Supply Voltage \(\left(-\mathrm{V}_{\mathrm{S}}\right)\) -7 V
(AD9712A and AD9713A)
Analog-to-Digital Ground Voltage Differential . . . . . . . . 0.5 V
Digital Input Voltages (D1-D12, LATCH ENABLE)
AD9712A . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to \(-V_{S}\)
AD9713A . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(+\mathrm{V}_{\mathrm{S}}\)
Internal Reference Output Current . . . . \(-20 \mu \mathrm{~A}\) to \(+500 \mu \mathrm{~A}\) Control Amplifier Input Voltage Range . . . . . . 0 V to -4 V
Control Amplifier Output Current . . . . . . . . . . . . . \(\pm 2.5 \mathrm{~mA}\)

Reference Input Voltage Range ( \(\mathrm{V}_{\mathrm{REF}}\) ) . . . . . -3.7 V to \(-\mathrm{V}_{\mathrm{S}}\)
Analog Output Current . . . . . . . . . . . . . . . . . . . . . . 30 mA
Operating Temperature Range
AD9712A/AD9713AJN/JP/KN/KP . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
AD9712A/AD9713ASJ/SQ/TJ/TQ . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Maximum Junction Temperature \({ }^{2}\)
AD9712A/AD9713AJN/JP/KN/KP . . . . . . . . . . . . \(+150^{\circ} \mathrm{C}\)
AD9712A/AD9713ASJ/SQ/TJ/TQ . . . . . . . . . . . . . . +175 \({ }^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 seconds) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

ELECTRICAL CHARACTERISTICS \(\begin{gathered}{\left[-V_{S}=-5.2 \mathrm{~V} ;+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} \text { (AD9713A only); Reference Voltage }=-1.2 \mathrm{k} \Omega \text {; unless otherwise noted] } \mathrm{R}_{\text {SET }}\right.}\end{gathered}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter (Conditions)} & \multirow[b]{2}{*}{Temp} & \multirow[b]{2}{*}{Test Level} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { AD9712AJN/JP } \\
& \text { SJ/SQ }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { AD9712AKN/KP } \\
\text { TJ/TQ }
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { AD9713AJN/JP } \\
& \text { SJ/SQ }
\end{aligned}
\]} & \multicolumn{3}{|l|}{AD9713AKN/KP TJ/TQ} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & M & yp & Max & Min & Typ & Max & \\
\hline RESOLUTION & & & 12 & & & 12 & & & & & & 12 & & & Bits \\
\hline DC ACCURACY
Differential Nonlinearity
Integral Nonlinearity
("Best Fit" Straight Line) & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& +25^{\circ} \mathrm{C} \\
& \text { Full }
\end{aligned}
\] & \[
\begin{array}{|l|l|}
\hline \text { VI } \\
\text { I } \\
\text { VI } \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& 1.0 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 2.0 \\
& 2.0 \\
& 3.0
\end{aligned}
\] &  & \[
0.5
\] & \[
\begin{aligned}
& 0.75 \\
& 1.5 \\
& 1.0 \\
& 1.75
\end{aligned}
\] & \[
1
\] & \[
1.0
\] & \[
\begin{aligned}
& 1.5 \\
& 2.0 \\
& 2.0 \\
& 3.0
\end{aligned}
\] & & \[
\begin{aligned}
& 0.5 \\
& 0.75
\end{aligned}
\] & \[
\begin{aligned}
& 0.75 \\
& 1.5 \\
& 1.0 \\
& 1.75
\end{aligned}
\] & \[
\begin{array}{|l|}
\text { LSB } \\
\text { LSB } \\
\text { LSB } \\
\text { LSB }
\end{array}
\] \\
\hline INITIAL OFFSET ERROR Zero-Scale Offset Error Full-Scale Gain Error \({ }^{3}\) Offset Drift Coefficient & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{VI} \\
& \mathrm{I} \\
& \mathrm{VI} \\
& \mathrm{~V}
\end{aligned}
\] &  &  & \[
\begin{aligned}
& 1.5 \\
& 1.5 \\
& 5.0 \\
& 5 \\
& 8
\end{aligned}
\] &  &  & \[
1.5
\] & \% & \[
\begin{aligned}
& 0.5 \\
& 1.0 \\
& 0.03
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 5.0 \\
& 5 \\
& 8
\end{aligned}
\] & & \[
\begin{aligned}
& 0.5 \\
& 1.0 \\
& 0.03
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 5.0 \\
& 5 \\
& 8
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A} \\
& \% \\
& \% \\
& \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline REFERENCE/CONTROL Internal Reference Voltage Internal Reference Voltage Drift Amplifier Input Impedance Amplifier Bandwidth & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \text { Full } \\
& \text { Full } \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{VI} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\left\lvert\, \begin{array}{l|}
-1.17 \\
-1.14
\end{array}\right.
\] & \[
\begin{aligned}
& -1.21 \\
& 50 \\
& 50 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& -1.25 \\
& -1.28
\end{aligned}
\] & \[
\begin{array}{r}
-1.17 \\
-1.14
\end{array}
\] & \[
\begin{aligned}
& -1.2 \\
& 50 \\
& 50 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& -1.25 \\
& -1.28
\end{aligned}
\] & \[
\begin{aligned}
& -1.17 \\
& -1.14
\end{aligned}
\] & \[
\begin{aligned}
& -1.21 \\
& 50 \\
& 50 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& -1.25 \\
& -1.28
\end{aligned}
\] & \[
\begin{array}{|l}
-1.17 \\
-1.14
\end{array}
\] & \[
\begin{aligned}
& -1.21 \\
& 50 \\
& 50 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& -1.25 \\
& -1.28
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
& \mathrm{k} \Omega \\
& \mathrm{kHz}
\end{aligned}
\] \\
\hline REFERENCE INPUT \({ }^{4}\) Reference Input Impedance Ref. Multiplying Bandwidth \({ }^{5}\) & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\mathrm{V}
\] & & \[
\begin{aligned}
& 3 \\
& 40
\end{aligned}
\] & & & \[
\begin{aligned}
& 3 \\
& 40
\end{aligned}
\] & & & \[
\begin{aligned}
& 3 \\
& 40
\end{aligned}
\] & & & \[
\begin{aligned}
& 3 \\
& 40
\end{aligned}
\] & & \[
\begin{array}{|l}
\mathrm{k} \Omega \\
\mathrm{MHz}
\end{array}
\] \\
\hline \begin{tabular}{l}
OUTPUT PERFORMANCE \\
Full-Scale Output Current \({ }^{6}\) Output Compliance Range Output Resistance Output Capacitance Output Update Rate \({ }^{7}\) Output Settling Time \(\left(\mathrm{t}_{\mathrm{ST}}\right)^{8}\) Output Propagation Delay ( \(\left.\mathrm{t}_{\text {PD }}\right)^{9}\) Glitch Impulse \({ }^{10}\) Output Slew Rate \({ }^{11}\) Output Rise Time \({ }^{11}\) Output Fall Time \({ }^{11}\)
\end{tabular} & \[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& +25^{5} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C} \\
& +25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \text { IV } \\
& \text { IV } \\
& \mathrm{V} \\
& \text { IV } \\
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -1.2 \\
& 2.0 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& 20.48 \\
& 2.5 \\
& 16 \\
& 110 \\
& 22 \\
& 8 \\
& 50 \\
& 750 \\
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& +2 \\
& 3.0
\end{aligned}
\] & \[
\begin{aligned}
& -1.2 \\
& 2.0 \\
& 100
\end{aligned}
\] & 20.48
2.5
16
110
22
8
50
750
2
2 & \[
\begin{aligned}
& +2 \\
& 3.0
\end{aligned}
\] & \[
\begin{aligned}
& -1.2 \\
& 2.0 \\
& 80
\end{aligned}
\] & 20.48
2.5
16
90
27
10
50
750
2
2 & \[
\begin{aligned}
& +2 \\
& 3.0
\end{aligned}
\] & \[
\begin{array}{|l}
-1.2 \\
2.0 \\
80
\end{array}
\] & \[
\begin{aligned}
& 20.48 \\
& 2.5 \\
& 16 \\
& 90 \\
& 27 \\
& 10 \\
& 50 \\
& 750 \\
& 2 \\
& 2
\end{aligned}
\] & & \begin{tabular}{l}
mA \\
V \\
\(\mathrm{k} \Omega\) \\
pF \\
MSPS \\
ns \\
ns \\
\(\mathrm{pV}-\mathrm{s}\) \\
\(\mathrm{V} / \mathrm{ms}\) \\
ns \\
ns \\
\hline
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Logic " 1 " Voltage Logic " 0 " Voltage Logic " 1 " Current Logic "0" Current Input Capacitance Input Setup Time ( \(\left.\mathrm{t}_{\mathrm{s}}\right)^{12}\) Input Hold Time \(\left(\mathrm{t}_{\mathrm{H}}\right)^{13}\) Latch Pulse Width ( \(\mathrm{t}_{\text {LPw }}\) ) (LOW) (Transparent)
\end{tabular} & \begin{tabular}{l}
Full \\
Full \\
Full \\
Full \\
\(+25^{\circ} \mathrm{C}\) \\
\(+25^{\circ} \mathrm{C}\) \\
Full \\
\(+25^{\circ} \mathrm{C}\) \\
Full \\
\(+25^{\circ} \mathrm{C}\) \\
Full
\end{tabular} & \[
\begin{array}{|l|l}
\text { VI } \\
\text { VI } \\
\text { VI } \\
\text { VI } \\
\text { V } \\
\text { IV } \\
\text { IV } \\
\text { IV } \\
\text { IV } \\
\hline
\end{array}
\] & -1.0

1
2
2.5
3.5
3
4 & \[
\begin{aligned}
& -0.8 \\
& -1.7 \\
& \\
& 3 \\
& 0 \\
& 1 \\
& 2
\end{aligned}
\] & -1.5
20
10 & -1.0
1
2
2.5
3.5
3
4 & \[
\begin{aligned}
& -0.8 \\
& -1.7 \\
& \\
& 3 \\
& 0 \\
& 1 \\
& 2
\end{aligned}
\] & -1.5
20
10 & \[
\begin{array}{|l}
2.0 \\
\\
1 \\
2 \\
2.5 \\
3.5 \\
3 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 3 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 20 \\
& 600
\end{aligned}
\] & \[
\begin{array}{|l}
\hline 2.0 \\
\\
\\
1 \\
2 \\
2.5 \\
3.5 \\
3 \\
\hline
\end{array}
\] & 3
0
1
2 & \[
\begin{aligned}
& 0.8 \\
& 20 \\
& 600
\end{aligned}
\] & V
V
\(\mu \mathrm{A}\)
\(\mu \mathrm{A}\)
pF
ns
ns
ns
ns
ns
ns
ns \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD9712A/AD9713A
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter (Conditions)} & \multirow[b]{2}{*}{Temp.} & \multirow[b]{2}{*}{\begin{tabular}{l}
Test \\
Level
\end{tabular}} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { AD9712AJN/JP } \\
& \text { SJ/SQ }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { AD9712AKN/KP } \\
\text { TJ/TQ }
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { AD9713AJN/JP } \\
\text { SJ/SQ }
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { AD9713AKN/KP } \\
\text { TJ/TQ }
\end{gathered}
\]} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multicolumn{16}{|l|}{AC LINEARITY \({ }^{14}\)} \\
\hline \multicolumn{16}{|l|}{Spurious-Free Dynamic} \\
\hline Range (SFDR) & & & & & & & & & & & & & & & \\
\hline 1 MHz Output @ 12.5 MSPS & \(+25^{\circ} \mathrm{C}\) & V & & 68 & & & 68 & & & 68 & & & 68 & & dBc \\
\hline 5 MHz Output @ 25 MSPS & \(+25^{\circ} \mathrm{C}\) & V & & 64 & & & 64 & & & 64 & & & 64 & & dBc \\
\hline 10 MHz Output @ 50 MSPS & \(+25^{\circ} \mathrm{C}\) & V & & 58 & & & 58 & & & 58 & & & 58 & & dBc \\
\hline \multicolumn{16}{|l|}{POWER SUPPLY \({ }^{15}\)} \\
\hline Positive Supply Current & \(+25^{\circ} \mathrm{C}\) & I & & & & & & & & 5 & 10 & & 5 & 10 & mA \\
\hline ( +5.0 V ) & Full & VI & & & & & & & & & 13 & & & 13 & mA \\
\hline Negative Supply Current & \(+25^{\circ} \mathrm{C}\) & I & & 138 & 165 & & 138 & 165 & & 142 & 170 & & 142 & 170 & mA \\
\hline (-5.2 V) & Full & VI & & & 175 & & & 175 & & & 180 & & & 180 & mA \\
\hline Nominal Power Dissipation & \(+25^{\circ} \mathrm{C}\) & V & & 676 & & & 676 & & & 726 & & & 726 & & mW \\
\hline Power Supply \({ }^{\text {Rejection }}\) (Patio (PSR) \({ }^{16}\) & & & & & & & & & & & & & & & \\
\hline Rejection Ratio (PSRR) \({ }^{16}\) & \(+25^{\circ} \mathrm{C}\) & & & 50 & 280 & & 50 & 280 & & 50 & 280 & & 50 & 280 & \(\mu \mathrm{A} / \mathrm{V}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
\({ }^{2}\) Typical thermal impedances: 28-pin plastic DIP \(\theta_{\mathrm{JA}}=42^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=7^{\circ} \mathrm{C} / \mathrm{W} ; 28\)-pin PLCC \(\theta_{\mathrm{JA}}=48^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W}\);
28-pin J-Leaded package: \(\theta_{\mathrm{JA}}=80^{\circ} \mathrm{C} / \mathrm{W}\); \(\theta_{\mathrm{JC}}=30^{\circ} \mathrm{C} / \mathrm{W}\); Cerdip: \(\theta_{\mathrm{JA}}=75^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=25^{\circ} \mathrm{CWW}\).
\({ }^{3}\) Measured as error in ratio of full-scale current to current through \(\mathrm{R}_{\text {SET }}(160 \mu \mathrm{~A}\) nominal); ratio is nominally 128.
\({ }^{4}\) Full-scale variations among devices are higher when driving REFERENCE INPUT directly.
\({ }^{5}\) Frequency at which a 3 dB change in output of DAC is observed; \(\mathbf{R}_{\mathrm{t}}=50 \Omega ; 50 \%\) modulation at midscale.
\({ }^{6}\) Based on \(\mathrm{I}_{\mathrm{FS}}=128\left(\mathrm{~V}_{\mathrm{REF}} / \mathrm{R}_{\mathrm{SET}}\right)\) when using internal amplifier.
\({ }^{7}\) Output settling to \(0.1 \%\).
\({ }^{8}\) Measured as voltage settling at midscale transition to \(\pm 0.024 \% ; R_{\mathrm{L}}=50 \Omega\).
\({ }^{9}\) Measured from falling edge of LATCH ENABLE signal to \(50 \%\) transition point of output signal.
\({ }^{10} \mathrm{Glitch}\) impulse combines the absolute value of positive and negative transitions.
\({ }^{11}\) Measured with \(\mathrm{R}_{\mathrm{L}}=75 \Omega\) and DAC operating in latched made.
\({ }^{12}\) Data must remain stable for specified time prior to falling edge of LATCH ENABLE signal.
\({ }^{13}\) Data must remain stable for specified time after rising edge of LATCH ENABLE signal. *
\({ }^{14}\) SFDR is defined as the difference in signal energy between the fundamental and werst case spurious frequencies in the output spectrum from dc to one-half the clock rate, excluding dc.
\({ }^{15}\) Supply voltages should remain stable within \(\pm 5 \%\) for normal operation.
\({ }^{16}\) Measured at \(\pm 5 \%\) of \(+V_{S}\) (AD9713A only) and \(-V_{S}\) (AD9712A or AD9713A) using external reference.
Specifications subject to change without notice.

\section*{EXPLANATION OF TEST LEVELS}

\section*{Level}

I - \(100 \%\) production tested.
II - \(100 \%\) production tested at \(+25^{\circ} \mathrm{C}\), and sample tested at specified temperatures.
III - Sample tested only.
IV - Parameter is guaranteed by design and characterization testing.
V - Parameter is a typical value only.
VI - All devices are \(100 \%\) production tested at \(+25^{\circ} \mathrm{C} .100 \%\) production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|}
\hline Pin No. & Name & Function \\
\hline 1-10 & \(\mathrm{D}_{2}-\mathrm{D}_{11}\) & Ten of 12 digital input bits. \\
\hline \multicolumn{3}{|r|}{Input Coding vs. Current Output} \\
\hline & \[
\begin{aligned}
& \text { Input Code } D_{1}-D_{12} \\
& 111111111111 \\
& 000000000000
\end{aligned}
\] & \[
\begin{array}{cc}
I_{\text {OUT }}(m A) & I_{\text {OUT }}(m A) \\
-20.475 & 0 \\
0 & -20.475
\end{array}
\] \\
\hline 12 & DIGITAL - \(\mathrm{V}_{\text {S }}\) & One of two negative digital supply pins; nominally -5.2 V. \\
\hline 13 & ANALOG RETURN & Analog ground return. This point and the reference side of the DAC load resistors should be connected to the same potential (nominally ground). \\
\hline 14 & \(\mathrm{I}_{\text {OUT }}\) & Analog current output; full-scale output occurs with digital inputs at all "1." \\
\hline 15 & ANALOG - \(\mathrm{V}_{\text {S }}\) & One of two negative analog supply pins; nominally -5.2 V. \\
\hline 16 & \(\mathrm{I}_{\text {Out }}\) & Complementary analog current output; zero-scale output occurs with digital inputs at all "1." \\
\hline 17 & REFERENCE IN & Normally connected to CONTROL AMP OUT (Pin 18). Direct line to DAC current source network. Voltage changes at this point have a direct effect on the full-scale output value of unit. Full-scale current output \(=128\left(\right.\) Reference voltage \(\left./ \mathrm{R}_{\mathrm{SET}}\right)\) when using internal amplifier. \\
\hline 18 & CONTROL AMP OUT & Normally connected to REFERENCE INPUT (Pin 17). Output of internal control amplifier, which provides a temperature-compensated drive level to the current switch network. \\
\hline 19 & CONTROL AMP IN & Normally connected to REFERENCE OUT ( Pin 20 ) if not connected to external reference. \\
\hline 20 & REFERENCE OUT & Normally connected to CONTROL AMP IN (Pin 19). Internal voltage reference, nominally -1.26 V \\
\hline 21 & DIGITAL \(-\mathrm{V}_{\text {S }}\) & One of two negative digital supply pins;nominally -5.2 V . \\
\hline 22 & REFERENCE GROUND & Ground return for the internal voltage reference and amplifier. \\
\hline 23 & DIGITAL \(+\mathrm{V}_{\text {S }}\) & Positive digital supply pin, used only on the AD9713A; nominally +5 V . \\
\hline 24 & \(\mathrm{R}_{\text {SET }}\) & Connection for external resistance reference. Full-scale current out \(=128\) (Reference voltage/ \(\mathrm{R}_{\mathrm{SET}}\) ) when using internal amplifier. \\
\hline 25 & ANALOG - \(\mathrm{V}_{\text {S }}\) & One of two negative analog supply pins; nominally -5.2 V. \\
\hline 26 & LATCH ENABLE & Transparent latch control line. Register is transparent when LATCH ENABLE is LOW. \\
\hline 27 & DIGITAL GROUND & Digital ground return. \\
\hline 28 & \(\mathrm{D}_{1}\) (MSB) & Most Significant Bit (MSB) of digital input word. \\
\hline
\end{tabular}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD9720/AD9721

\section*{FEATURES}

300 MSPS (ECL)/100 MSPS (TTL) Update Rate
Low Glitch Impulse: 15 pV-s
Fast Settling: \(10 \mathbf{n s}\) to \(\mathbf{1 / 2}\) LSB
Low Power: 1.1 W
On-Board Quadrature Logic for DDS Applications
Differential Clock (ECL)

\section*{APPLICATIONS}

Direct Digital Synthesis
Arbitrary Waveform Synthesis
Waveform Reconstruction
High Speed Imaging

\section*{GENERAL DESCRIPTION}

The AD9720 and AD9721 D/A converters are 10 -bit, high speed digital-to-analog converters constructed in an oxide isolated bipolar process. The AD9720 is ECL compatible, and will update up to 300 MSPS; the AD9721 is TIL compatible and will update up to 100 MSPS.
Designed for direct digital synthesis (DDS), waveform reconstruction, and high resolution video applications, both devices feature low glitch impulse of 15 pV -s; and fast settling times of 10 ns to \(1 / 2\) LSB.

On-board logic minimizes external components in DDS applications. All that is needed for 300 MHz DDS is the AD9720, the AD9950 Phase Accumulator, and \(1 \mathrm{k} \times 9\) of memory.

FUNCTIONAL BLOCK DIAGRAM


Both converters are characterized for dynamic performance, and have excellent harmonic suppression and spectral purity in waveform generation applications.
The units are available in 28 -pin DIPs, 28 -terminal PLCCs and J -leaded quad packs. Commercial devices are packaged in plastic for operation from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\); extended temperature range devices for operation from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) are in hermetic ceramic packages. Contact the factory for information about the availability of MIL STD 883 devices.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{AD9720/AD9721-SPECIFICATIONS}

ELECTRICAL CHARACTERISTICS \(\begin{gathered}\left(-V_{S}=-5.2 \mathrm{~V} ;+V_{\mathrm{S}}=+5 \mathrm{~V} \text { (AD9721 only); Reference Voltage }=-\mathrm{V} ; \mathrm{R}_{\mathrm{sEt}}=\mathrm{k} \Omega \text {, }, \text { (herwise noted) }\right.\end{gathered}\)


\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{NOTES}
\({ }^{1}\) Measured as error in ratio of full-scale current to current through \(\mathrm{R}_{\text {SET }}(160 \mu \mathrm{~A}\) nominal); ratio is nominally 32 .
\({ }^{2}\) Full-scale variations among devices are higher when driving REFERENCE IN directly.
\({ }^{3}\) Frequency at which a 3 dB change in output of DAC is observed; \(\mathrm{R}_{\mathrm{L}}=50 \Omega ; 50 \%\) modulation at midscale.
\({ }^{4}\) Based on \(I_{F S}=32\) (CONTROL AMP IN/R \({ }_{\text {SET }}\) ) when using internal amplifier.
\({ }^{5}\) Output settling to \(0.1 \%\).
\({ }^{6}\) Measured as voltage settling at midscale transition to \(\pm 0.024 \% ; R_{L}=50 \Omega\).
\({ }^{7}\) Measured from rising edge of CLOCK signal to \(50 \%\) transition point of output signal
\({ }^{8}\) Glitch impulse combines the absolute value of positive and negative transitions.
\({ }^{9}\) Measured with \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) and DAC operating in latched mode.
\({ }^{10}\) Data must remain stable for specified time prior to rising edge of CLOCK.
\({ }^{11}\) Data must remain stable for specified time after rising edge of CLOCK.
\({ }^{12}\) SFDR is defined as the difference in signal energy between the fundamental and worst case spurious frequencies in the output spectrum from dc to one-half the clock rate, excluding dc.
\({ }^{13}\) Supply voltages should remain stable within \(\pm 5 \%\) for normal operation.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}

Positive Supply Voltage (+ \(\mathrm{V}_{\mathrm{s}}\) ) (AD9721 only) . . . . . . . . +6 V
Negative Supply Voltage ( \(-\mathrm{V}_{\mathrm{s}}\) ) . . . . . . . . . . . . . . . . . -7 V
(AD9720 and AD9721) Analog Output Current . . . . . 30 mA
Digital Input Voltages ( \(\mathrm{D}_{1}-\mathrm{D}_{10}\), CLOCK, \(\overline{\mathrm{CLOCK}}\) )
AD9720 . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 Y to \(-V_{S}\)

AD9721 . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to + V
Internal Reference Output Current . . . . . . . . . . . . \(500 \mu \mathrm{~A}\)
Control Amplifier Input Voltage Range ..... OV to -4 V
Control Amplifier Output Current . . . . . . . . . 2.5 mA
Reference Input Voltage . . . . . . . . . . . . -3.7 V to \(-\mathrm{V}_{\mathrm{s}}\) Range ( \(\mathrm{V}_{\mathrm{REF}}\) )
Operating Temperature Range
AD9720/AD9721KN/KP . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
AD9720/AD9721TJ/TQ/883 . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Maximum Junction Temperature \({ }^{2}\)
\[
\text { AD9720/AD9721KN/KP . . . . . . . . . . . . . . . . . . + } 150^{\circ} \mathrm{C}
\]

AD9720/AD9721TJ/TQ/883 . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Lead Temperature (soldering, 10 seconds) . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

\section*{NOTES}
\({ }^{1}\) Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
\({ }^{2}\) Typical thermal impedances: 28-pin plastic DIP \(\theta_{\mathrm{JA}}=42^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=7^{\circ} \mathrm{C} / \mathrm{W}\); 28 -pin PLCC \(\theta_{\mathrm{JA}}=48^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W} ; 28\)-pin J-Leaded package: \(\theta_{\mathrm{JA}}=\) \(80^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=30^{\circ} \mathrm{C} / \mathrm{W}\); Cerdip: \(\theta_{\mathrm{JA}}=75^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=25^{\circ} \mathrm{C} / \mathrm{W}\).

\section*{EXPLANATION OF TEST LEVELS}

\section*{Test Level}

I - \(100 \%\) production tested.
II - \(100 \%\) production tested at \(+25^{\circ} \mathrm{C}\), and sample tested at specified temperatures.
III - Sample tested only.
IV - Parameter is guaranteed by design and characterization testing.
V - Parameter is a typical value only.
VI - All devices are \(100 \%\) tested at \(+25^{\circ} \mathrm{C} .100 \%\) production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \overline{\text { DIP }} \\
& \text { Pin \# }
\end{aligned}
\] & Name & Function \\
\hline 1 & \(\mathrm{D}_{1}\) (MSB) & Most Significant Bit (MSB) of digital input word. \\
\hline 2-9 & \(\mathrm{D}_{2}-\mathrm{D}_{9}\) & Eight of 10 digital input bits. Digital inputs are ECL compatible for AD9720; TTL compatible for AD9721. See coding table elsewhere. \\
\hline \multirow[t]{4}{*}{10} & \multirow[t]{4}{*}{\(\mathrm{D}_{10}\) (LSB)} & Least Significant Bit (LSB) of digital input word. Input Coding vs. Current Output \\
\hline & & Input Code \(\mathrm{D}_{1}-\mathrm{D}_{10} \mathrm{I}_{\text {OUT }}(\mathrm{mA}) \mathrm{I}_{\text {OUT }}(\mathrm{mA})\) \\
\hline & & \(1111111111 \quad-20.480\) \\
\hline & & 0000000000 0 -20.48 \\
\hline 11 & CLOCK & Edge-triggered latch enable signal for on-board registers. ECL compatible for AD9720; TTL compatible for AD9721. Register loads data on rising edge of CLOCK signal; must be driven in conjunction with CLOCK. \\
\hline 12 & \(\overline{\text { CLOCK }}\) NC & Complementary edge-triggered latch enable signal for on-board registers. ECL compatible for AD9720; TTL compatible for AD9721. \\
\hline 13 & INVERT & Normally connected to logic LOW. Control signal for on-board quad logic. \\
\hline 14 & DIGITAL \(-\mathrm{V}_{\mathbf{S}} /+\mathrm{V}_{\text {S }}\) & One of three negative digital supply pins; nominally -5.2 V. \\
\hline 15 & GROUND & Converter ground return. \\
\hline 16 & DIGITAL - \(\mathrm{V}_{\text {S }}\) & One of three negative digital supply pins; nominally -5.2 V. \\
\hline 17 & \(\mathbf{R}_{\text {SET }}\) & \begin{tabular}{l}
Connection for external resistance reference; nominally \(1,960 \Omega\). \\
Full-scale current out \(=32\left(\right.\) CONTROL AMP \(\left.I N / R_{\text {SET }}\right)\) when using internal amplifier.
\end{tabular} \\
\hline 18 & GROUND & Converter ground return. \\
\hline 19 & ANALOG RETURN & Analog current return. This point and the reference side of the DAC load resistors should be connected to the same potential (nominally ground). \\
\hline 20 & \(\mathrm{I}_{\text {OUT }}\) & Analog current output; full-scale output occurs with digital inputs at all "1." With external load resistor, output voltage \(=I_{\text {OUT }}\left(R_{\text {LOAD }} \| R_{\text {INTERNAL }}\right) . R_{\text {INTERNAL }}\) is nominally \(200 \Omega\). \\
\hline 21 & \(\mathrm{I}_{\text {OUT }}\) & Complementary analog current output; zero-scale output occurs with digital inputs at all "1." \\
\hline 22 & ANALOG - \(\mathrm{V}_{\text {S }}\) & Negative analog supply; nominally -5.2 V \\
\hline 23 & REFERENCE IN & Normally connected to CONTROL AMP OUT (Pin 22). Direct line to DAC current source network. Voltage changes (noise) at this point have a direct effect on the full-scale output current of DAC. Full-scale current output \(=32\) (CONTROL AMP IN/R SET ) when using internal amplifier. \\
\hline 24 & CONTROL AMP OUT & Normally connected to REFERENCE INPUT (Pin 23). Output of internal control amplifier, which provides a reference for the current switch network. \\
\hline 25 & REFERENCE OUT & Normally connected to CONTROL AMP IN (Pin 25). Internal voltage reference, nominally -1.27 V. \\
\hline 26 & CONTROL AMP IN & Normally connected to REFERENCE OUT (Pin 24) if not connected to external reference. \\
\hline 27 & DIGITAL - \(\mathrm{V}_{\text {s }}\) & One of three negative digital supply pins; nominally -5.2 V . \\
\hline 28 & GROUND & Converter ground return. \\
\hline
\end{tabular}

\section*{PIN CONFIGURATIONS}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ANALOG
Ultrahigh Speed IC
DEVICES

\section*{FEATURES}

\author{
5ns Settling Time 100MSPS Update Rate 20mA Output Current \\ ECL-Compatible \\ 40MHz Multiplying Mode
}

\section*{APPLICATIONS}

Raster Scan \& Vector Graphic Displays
High Speed Waveform Generation
Digital VCOs
Ultra-Fast Digital Attenuators

\section*{GENERAL DESCRIPTION}

The Analog Devices AD9768SD D/A converter is a monolithic current-output converter which can accept 8 bits of ECL-level digital input voltages and convert them into analog signals at, update rates as high as 100MSPS. In addition to its use as a standard D/A converter, it can also be utilized as a two-quadrant multiplying \(\mathrm{D} / \mathrm{A}\) at multiplying bandwidths as high as 40 MHz .
An inherently low glitch design is used, and the complementary current outputs are suitable for driving transmission lines directly. Nominal full-scale output is 20 mA , which corresponds to a 1 volt drop across a \(50 \Omega\) load, or \(\pm 1\) volt across \(100 \Omega\) returned to +1 volt. The actual output current is determined by the on-chip reference voltage \(\left(\mathrm{V}_{\mathrm{REF}} \approx-1.26 \mathrm{~V}\right)\) and an external current setting resistor, \(\mathrm{R}_{\text {SET }}\).
Full-scale output current \(\mathrm{I}_{\text {OUT }}\) with digital " 1 " at all inputs is calculated with the equation:
\[
\mathrm{I}_{\mathrm{OUT}}=4 \times \frac{\mathrm{V}_{\mathrm{RET}}-\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{SET}}}
\]

The setting resistor \(\mathbf{R}_{\text {SET }}\) and the output load resistor should both have low temperature coefficients. A complementary \(\overline{\text { IOUT }}\) is also provided.

\section*{AD9768JD/SD PIN CONNECTIONS}


FUNCTIONAL BLOCK DIAGRAM


The reference voltage source is a modified bandgap type and is nominally -1.26 volts. This reference supply requires no external regulation. To reduce the possibility of noise generation and/or instability, pin 15 (REFERENCE OUT) can be decoupled using a high-quality ceramic chip capacitor. Stabilization of the internal loop amplifier is by a single capacitor connected from pin 17 (COMPENSATION) to ground. The minimum value for this capacitor is 3900 pF , although a \(0.01 \mu \mathrm{~F}\) ceramic chip capacitor is recommended.
The incredible speed characteristics of the AD9768SD D/A converter make it attractive for a wide range of high speed applications. The ability of the unit to operate as a two-quadrant multiplying \(\mathrm{D} / \mathrm{A}\) converter adds another dimension to its usefulness and makes the AD9768SD a truly versatile device.

\section*{AD9768SE PIN CONNECTIONS}


AD9768 - SPECIFICATIONS
(typical @ \(+25^{\circ} \mathrm{C}\) under following conditions unless otherwise noted;
nominal digital input levels; nominal power supplies; \(\left.R_{L}=50 \Omega ; R_{\text {SII }}=220 \Omega ; V_{\text {REI }}=O V\right)\)
\begin{tabular}{|c|c|c|}
\hline Parameter & Unit & AD9768SJD/SD/SE \\
\hline RESOLUTION(FS = FULLSCALE) & Bits & 8 \\
\hline LSB WEIGHT(CURRENT) & \(\mu \mathrm{A}\) & 78 \\
\hline \multicolumn{3}{|l|}{ACCURACY \({ }^{1}\)} \\
\hline Differential Nonlinearity & \(\pm \% \mathrm{FS}\) & 0.2 \\
\hline Integral Nonlinearity & \(\pm \% \mathrm{FS}\) & 0.2 \\
\hline Monotonicity & & Guaranteed \\
\hline Zero Offset (Initial) & \(\mu \mathrm{A}\) & 60 \\
\hline \multicolumn{3}{|l|}{TEMPERATURECOEFFICIENTS} \\
\hline Zero Offset & ppm/ \({ }^{\circ} \mathrm{C}\) & 1.5 \\
\hline Reference Voltage ( -1.26 V ) & ppm \(/{ }^{\circ} \mathrm{C}\) & 70 \\
\hline \multicolumn{3}{|l|}{DIGITAL DATA INPUTS} \\
\hline Logic Compatibility & & ECL \\
\hline Logic Voltage Levels " 1 " = & v & -0.9 \\
\hline " 0 " = & v & -1.7 \\
\hline Coding & Binary Offset & olar Out \\
\hline \multicolumn{3}{|l|}{OUTPUT} \\
\hline Current (Unipolar) FS & \(m A(\max )\) & 2to 20(30) \\
\hline \multicolumn{3}{|l|}{} \\
\hline All Digital "1" Input & mA & 20 \\
\hline All Digital "0" Input & mA & 0 \\
\hline \multicolumn{3}{|l|}{\(\overline{\mathbf{I}_{\text {OUT }}}\) (@Pin 14)} \\
\hline All Digital " 1 "Input & mA & 0 \\
\hline All Digital "0" Input & mA & 20 \\
\hline \multirow[t]{2}{*}{Compliance} & \(\mathbf{V}\) (Pin 13) & -0.7 to +3.0 \\
\hline & V(Pin 14) & -1.1 to +3.0 \\
\hline Impedance & \(\Omega( \pm 15 \%)\) & 750 \\
\hline \multicolumn{3}{|l|}{SPEED PERFORMANCE} \\
\hline Settling Time (to \(0.2 \% \mathrm{FS})^{2}\) & ns & 5 \\
\hline Slew Rate & V/us & 400 \\
\hline Update Rate & MSPS & 100 \\
\hline Rise Time & ns & 1.8 \\
\hline Glitch Energy & pV -sec & 200 \\
\hline \multicolumn{3}{|l|}{REFERENCE} \\
\hline Internal, Monolithic \({ }^{3}\) & V & -1.26 \\
\hline \multicolumn{3}{|l|}{External, Variable \({ }^{4}\)} \\
\hline Voltage-Multiplying Mode & V (max) & 0to-1.1(-2) \\
\hline Current-Multiplying Mode & mA (max) & 0to-5(-7.5) \\
\hline \multicolumn{3}{|l|}{VOLTAGE-MULTIPLYING MODE \({ }^{4}\) (See Figure 2)} \\
\hline \(\mathrm{V}_{\mathrm{M}}\) Range(at Pin 16) & V & \(\pm 0.5\) \\
\hline \(V_{M}\) Center & V & -0.6 \\
\hline Resistance (at Pin 16) & k \(\Omega\) & 800 \\
\hline \multirow[t]{6}{*}{Transfer Function-} & \multicolumn{2}{|l|}{Measured at Pin 13; Digital "0" Applied to Bits 1-8:} \\
\hline & \multicolumn{2}{|r|}{\(-0.1 \mathrm{~V}_{\mathrm{M}}\) Input \(=0 \mathrm{~mA} \mathrm{I}\) Iout} \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & & \\
\hline & \multicolumn{2}{|l|}{} \\
\hline & \multicolumn{2}{|r|}{} \\
\hline Large Signal Bandwidth( - 3dB Point) & kHz & ut \(=20 \mathrm{~mA} \mathrm{I}\)
OUT \\
\hline
\end{tabular}



AD9768SD D/A Schematic

\section*{Theory of Operation-AD9768}

\section*{THEORY OF OPERATION}

Refer to the AD9768SD schematic.
The transistors pictured on the bottom of the diagram, connected to paired transistors in the middle of the schematic, are current sources which are always "on". The paired transistors are differential current switches, designed to steer current from the current sources to either pin \(13\left(\mathrm{I}_{\mathrm{O}}\right)\) or pin \(14\left(\overline{\mathrm{I}_{\mathrm{O}}}\right)\).
Digital inputs applied to pins 1-8 determine which transistors will be operating in each pair and establish what current will flow at pins 13 and 14.

The transistor on the extreme left of the schematic is a base reference for the paired current switches and is used to assure the switches will be centered around an ECL voltage swing. The diodes connected to the base of this transistor are temperature compensation devices for the base reference circuit.
There are three different current sources in the AD9768 D/A. The eight transistors shown on the bottom of the schematic are structured as two identical groups of four current sources, each of which is binarily weighted. The MSB group, comprised of the four on the right, is connected to the LSB group through a \(15: 1\) current divider made up of two \(50 \Omega\) and two \(750 \Omega\) resistor networks. The geometry of the AD9768 guarantees the binary weighing ratios among the \(100,200,400\) and 800 resistors in each emitter circuit are correct.
The resistor values which are shown indicate the ratios among the resistors, and not their nominal values.
The third current source is a single transistor, pictured in the lower left portion of the schematic with its collector connected to pin \(18 \mathrm{R}_{\mathrm{SET}}\). Its function is to help establish the base voltage on the eight current sources; it works in conjunction with the external \(\mathrm{R}_{\text {SET }}\) resistor selected by the user of the AD9768, and the reference amplifier. Current flowing through this transistor is referred to as \(I_{M}\) in the figures and text.

When the AD9768 is operating as a conventional current-output \(D / A\) converter, \(I_{M}\) develops a voltage across \(R_{\text {SET }}\) which is one of the inputs to the on-board reference amplifier shown in the schematic. The other input to this amplifier is the on-chip reference voltage of -1.26 volts.
The output of the reference amplifier adjusts the current-source base reference voltage at pin 17; this, in turn, adjusts the value of \(I_{M}\) in the single-transistor current source and causes it to develop a voltage across \(\mathrm{R}_{\text {SET }}\) which maintains pin 18 at the -1.26 volts of the on-chip reference supply.
To maintain good stability in the internal loop reference amplifier, a ceramic chip capacitor with a nominal value of \(0.01 \mu \mathrm{~F}\) should be connected to pin 17 COMPENSATION; minimum recommended value for this capacitor is 3900 pF .

The temperature coefficient of the load resistor \(\left(\mathrm{R}_{\mathrm{L}}\right)\) can affect the performance of the AD9768 D/A converter, as it can with any current-output converter. The design and use of the AD9768 and its dependence on an external \(\mathrm{R}_{\text {SET }}\) resistor, however, make it sensitive also to the tempco of \(\mathrm{R}_{\mathrm{SET}}\). The user is cautioned to select \(R_{L}\) and \(R_{\text {SET }}\) resistors which have low temperature coefficients.
DIGITAL GROUND (pin 11) and ANALOG RETURN (pin 12) are normally connected together; this connection should be made as close as possible to the device case to minimize possible noise problems. The AD9768 D/A is similar to any other highspeed, high performance device: optimum use requires careful
attention to all design details, including the layout of the circuit in which the converter is used.

\section*{CONVENTIONAL AD9768}

Refer to Figure 1, Conventional AD9768SD.
The output current of the AD9768 appears at pin \(13\left(\mathrm{I}_{\mathrm{O}}\right)\) and develops a voltage across the load resistor \(\mathrm{R}_{\mathrm{L}}\) which is based on:
A. \(\mathrm{I}_{\mathrm{M}}\) (the current flowing through the single-transistor source discussed above)
B. Value of \(R_{L}\)


Figure 1. Conventional AD9768SD
\(\mathrm{I}_{\mathrm{M}}\) is a function of the return voltage \(\left(\mathrm{V}_{\mathrm{RET}}\right)\), the reference voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ), and the value of \(\mathrm{R}_{\mathrm{SET}}\); all of these are selected by the user for his application. The necessary equations for calculating precise values for each are part of Figure 1. As indicated, the voltage drop across \(R_{L}\) is added to the return voltage; the resulting voltage is the total \(\mathrm{V}_{\text {OUT }}\) of the converter.

\section*{VOLTAGE MULTIPLYING MODE}

In addition to its use as an ultra-high speed current output D/A converter, the AD9768 can also be used as a two-quadrant multiplying \(\mathrm{D} / \mathrm{A}\) in either a voltage mode or a current mode.
Refer to Figure 2, Multiplying AD9768 (Voltage Mode).
When operating in this mode, the analog output of the AD9768 is influenced by the digital inputs and an external multiplying voltage \(\left(\mathrm{V}_{\mathrm{M}}\right)\) applied to pin 16 REFERENCE IN, which takes the place of the internal reference used when the \(D / A\) is operating in a conventional manner.


Figure 2. Multiplying AD9768 (Voltage Mode)
The value of \(\mathrm{I}_{M}\) flowing through \(\mathrm{R}_{\text {SET }}\) is set by the voltage of \(\mathrm{V}_{\mathrm{RET}}\) minus the multiplying voltage \(\left(\mathrm{V}_{\mathrm{M}}\right)\), divided by \(\mathrm{R}_{\mathrm{SET}}\); the amount of this current is part of the equation which establishes the analog output ( \(\mathrm{V}_{\text {OUT }}\) ) of the AD9768 and is chosen by the user for his application. As it is when operating the D/A in a conventional fashion, \(\mathrm{V}_{\text {RET }}\) can be any value between 0 volts and +3 volts. \(\mathrm{V}_{\mathrm{M}}\) (for purposes of discussion here) is some negative voltage and can be varied over a range which is approximately 1 volt peak-to-peak.

\section*{AD9768}

If the load resistor ( \(\mathrm{R}_{\mathrm{L}}\) ) has a value of 50 ohms, if \(\mathrm{R}_{\text {SET }}\) has a value of 220 ohms, and if \(V_{\text {RET }}\) is 0 V , the center of the \(\mathrm{V}_{\mathrm{M}}\) voltage will be -0.6 V ; and it can vary from -0.1 V to -1.1 V . Typically, the frequency of these variations has an upper limit of 250 kHz when operating in the voltage multiplying mode; that frequency is the 3 dB point of the bandwidth of the internal reference amplifier.

The combined effects of variations in \(\mathrm{V}_{\mathrm{M}}\) and changes in digital input values are shown in Figure 3, \(\mathrm{I}_{\text {Out }}\) vs. Multiplying Voltage. In this illustration, the ordinate of the graph is expressed in terms of milliamps of \(I_{\text {OUT }}\) current at pin 13. V \({ }_{\text {OUT }}\), of course, will be a function of the value of \(R_{L}\) chosen by the user.


Figure 3. lout vs. Multiplying Voltage
The negative value of \(V_{M}\) on the horizontal axis is shown starting at approximately -0.1 V , rather than 0 V , because the AD9768 must have some small value of voltage applied to perform a multiplying function. For the conditions shown in the figure, output current starts to become nonlinear at approximately 20 mA because of the maximum 30 mA output drive capabilities of the device. Different values for \(\mathrm{R}_{\text {SET }}\) and \(\mathrm{R}_{\mathrm{L}}\) would alter the point where limiting first appears.

\section*{CURRENT MULTIPLYING MODE}

The AD9768 D/A converter can be operated at markedly higher multiplying rates when operated in a current-multiplying mode, as contrasted with the voltage-multiplying mode. Refer to Figure 4, Multiplying AD9768SD (Current Mode).


Figure 4. Multiplying AD9768SD (Current Mode)
In this mode, the internal reference amplifier and its inherent frequency limitations are replaced by a current source comprised of U1 and associated circuits. These circuits supply a unipolar current \(\mathrm{I}_{M}\) which is one-fourth the full-scale output current (with digital " 1 " applied to all inputs) and set current flow through the load resistor.
\(\mathrm{V}_{\text {IN }}\) is some voltage chosen by the user for his particular application; the value of this voltage is based in part on the size of the load resistor and the 0 mA to 5 mA range of \(\mathrm{I}_{\mathrm{M}} . \mathrm{V}_{\text {IN }}\) can have frequency components as high as \(40 \mathrm{MHz} . \mathrm{V}_{\mathrm{ADJ}}\) and \(\mathrm{R}_{\mathrm{ADJ}}\) provide an offset adjustment to compensate for the dc component of \(V_{\text {IN }}\) to assure \(\mathrm{I}_{M}\) is always a unipolar current between 0 mA and 5 mA . The values of the required voltages and resistors can be calculated using the equations which are part of Figure 4.
Refer to Figure 5, I


Figure 5. lout vs. Multiplying Current

As shown, \(\mathrm{I}_{M}\) can vary over the range of 0 mA to 5 mA ; a value of approximately 0.3 mA may be the practical lower limit because of nonlinearities at extremely small current levels. These changes in \(\mathrm{I}_{\mathrm{M}}\) are combined with variations in digital inputs, producing complex changes in the output current (at pin 13) and in Vout. The "rounding" of the current curve in the graph is the result of \(I_{\text {OUT }}\) approaching the 30 mA maximum drive capabilities of the AD9768 and needs to be taken into account to assure optimum performance in the selected application.

FEATURES
4 Complete 12-Bit D/A Functions
Double-Buffered Latches
Simultaneous Update of All DACs Possible
\(\pm 5\) V Output Range
High Stability Bandgap Reference
Monolithic BiMOS Construction
Guaranteed Monotonic over Temperature
3/4 LSB Linearity Guaranteed over Temperature
\(4 \mu \mathrm{~s}\) max Settling Time to \(0.01 \%\)
Operates with \(\pm 12\) V Supplies
Low Power: \(\mathbf{7 2 0} \mathbf{~ m W}\) max Including Reference
TTL/5 V CMOS Compatible Logic Inputs
8-Bit Microprocessor Interface
24-Pin PDIP or 28-Lead PLCC Package

\section*{PRODUCT DESCRIPTION}

The AD75004 contains four complete, voltage output, 12 -bit digital-to-analog converters, a high stability bandgap reference, and double-buffered input latches on a single chip. The converters use 12 precision high speed bipolar current steering switches and laser-trimmed thin-film resistor networks to provide fast settling time and high accuracy.
Microprocessor compatibility is achieved by the on-chip double-buffered latches. The design of the input latches allows direct interface to 8 -bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 50 ns , allowing use with fast microprocessors.
The functional completeness and high performance of the AD75004 results from a combination of advanced switch design, the BiMOS II fabrication process, and proven laser trimming technology. BiMOSII is an epitaxial BiCMOS process optimized for analog and converter functions. The AD75004 is trimmed at the wafer level and is specified to \(\pm 1 / 2\) LSB maximum linearity error at \(25^{\circ} \mathrm{C}\) and \(\pm 3 / 4 \mathrm{LSB}\) over the full operating temperature range. The on-chip output amplifiers provide an output range of \(\pm 5 \mathrm{~V}\), with 1 LSB equal to 2.44 mV .

FUNCTIONAL BLOCK DIAGRAM


The bandgap reference on the chip has low noise, long term stability and temperature drift characteristics comparable to discrete reference diodes. The absolute value of the reference is laser trimmed to +5.00 V with \(0.6 \%\) maximum error. Its temperature coefficient is also laser trimmed.

Typical full-scale gain TC is \(15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). With guaranteed monotonicity over the full temperature range, the AD75004 is well suited for wide temperature range performance.

\section*{AD7500A _ SPEG|FIGATIONS \(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm 12.0 \mathrm{~V}^{2}\right.\) power supplies unless otherwise noted)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline ```
DIGITAL INPUTS (D0-D7, A0-A3, \(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}\) )
    Logic Levels (TTL Compatible)
        Input Voltage, Logic " 1 "
        Input Voltage, Logic " 0 "
        Input Current, \(\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}\)
        Input Current, \(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}\)
    Input Capacitance
``` & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}} \\
& \mathrm{~V}_{\mathrm{IL}} \\
& \mathrm{I}_{\mathrm{IH}} \\
& \mathrm{I}_{\mathrm{IL}} \\
& \mathrm{C}_{\mathrm{IN}}
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0
\end{aligned}
\] & & \[
\begin{aligned}
& 5.5 \\
& 0.8 \\
& 10 \\
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mu \mathrm{~A} \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Resolution \\
Integral Linearity Error \\
Integral Linearity Error, \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) \\
Differential Linearity Error \\
Differential Linearity Error, \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\max }\) \\
Gain (Full-Scale) Error \({ }^{1}\) \\
Gain Error Drift, \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\max }{ }^{1}\) \\
Bipolar Zero Error \({ }^{1}\) \\
Bipolar Zero Error Drift, \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\max }{ }^{1}\)
\end{tabular} & & Guar & \[
\begin{gathered}
\pm 1 / 4 \\
\pm 1 / 2 \\
\pm 1 / 2 \\
\text { eed Mo } \\
\pm 2 \\
\pm 15 \\
\pm 1 \\
\pm 3
\end{gathered}
\] & \[
\begin{aligned}
& 12 \\
& \pm 1 / 2 \\
& \pm 3 / 4 \\
& \pm 3 / 4 \\
& \text { aotonic } \\
& \pm 10 \\
& \pm 30 \\
& \pm 2 \\
& \pm 7
\end{aligned}
\] & Bits LSB LSB LSB LSB \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) LSB \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline ```
CHANNEL-TO-CHANNEL MISMATCH
    Integral Linearity Error
    Gain Error \({ }^{1}\)
    Bipolar Zero Error \({ }^{1}\)
``` & & & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 1 \\
& \pm 1
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 4 \\
& \pm 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Settling Time to \(\pm 0.01 \%\) of FSR for FSR Change, \(2 \mathrm{k} \Omega \| 500 \mathrm{pF}\) Load Slew Rate, \(2 \mathrm{k} \Omega \| 500 \mathrm{pF}\) Load Digital Input Crosstalk (Static) \({ }^{2}\)
\end{tabular} & & 5 & & 4
\[
-50
\] & \(\mu \mathrm{s}\) V/us dB \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Full-Scale Range (FSR) \\
Output Current \\
Short Circuit Limit Current
\end{tabular} & \begin{tabular}{l}
\(V_{\text {Out }}\) \\
I OUT
\end{tabular} & \(\pm 5\) & & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCE \\
Reference Output Voltage \\
Temperature Coefficient \\
Reference Output Current \({ }^{3}\) \\
Reference Input Voltage \\
Reference Input Current @ 5.0 V
\end{tabular} & \begin{tabular}{l}
\(V_{\text {Refout }}\) \\
\(\mathrm{V}_{\text {REFIN }}\) \\
\(\mathrm{I}_{\text {REFIN }}\)
\end{tabular} & \[
\begin{aligned}
& 4.97 \\
& 3.0 \\
& 4.5
\end{aligned}
\] & \[
\begin{aligned}
& 5.00 \\
& \pm 15 \\
& 5.0 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& 5.03 \\
& \pm 25 \\
& \\
& 5.5 \\
& 3.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
& \mathrm{~mA} \\
& \mathrm{~V} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { POWER SUPPLY GAIN SENSITIVITY } \\
& \Delta \text { Gain } / \Delta \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DD}}=+10.8 \text { to }+13.2 \mathrm{~V} \mathrm{dc} \\
& \Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{sS}}, \mathrm{~V}_{\mathrm{ss}}=-10.8 \text { to }-13.2 \mathrm{~V} \mathrm{dc}^{1}
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 15 \\
& \pm 15
\end{aligned}
\] & \[
\begin{aligned}
& \pm 25 \\
& \pm 25
\end{aligned}
\] & \begin{tabular}{l}
ppm of FSR/\% \\
ppm of FSR/\%
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \\
Voltage Range \\
Supply Currents
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{ss}} \\
& \mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{Ss}}
\end{aligned}
\] & \(\pm 10.8\) & \[
\begin{aligned}
& \pm 12 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13.2 \\
& \pm 30
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Storage
\end{tabular} & \(\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}\) & \[
\begin{aligned}
& 0 \\
& -65 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& +70 \\
& +150
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Gain and bipolar zero errors are measured using internal voltage reference and include its errors.
\({ }^{2}\) Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from \(\mathrm{V}_{\text {outmin }}\) to \(\mathrm{V}_{\text {outmax }}\) into a \(2 \mathrm{k} \Omega \| 500 \mathrm{pF}\) load by means of varying the digital input code.
\({ }^{3}\) The internal voltage reference is intended to drive on-chip only; buffer it if using it externally.
\({ }^{4}\) All minimum and maximum specifications are guaranteed, and specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.
Specifications subject to change without notice.

\section*{TIMING CHARACTERISTICS \({ }^{1}\)}
\[
\left(T_{A}=+25^{\circ} \mathrm{C}, \pm 12.0 \mathrm{~V}\right. \text { power supplies unless otherwise noted) }
\]
\begin{tabular}{l|l|l|l}
\hline Parameter & Symbol & Min & Units \\
\hline Address Setup Time & \(\mathrm{t}_{1}\) & 30 & ns \\
Address Hold Time & \(\mathrm{t}_{2}\) & 10 & ns \\
Data Setup Time & \(\mathrm{t}_{3}\) & 10 & ns \\
Data Hold Time & \(\mathrm{t}_{4}\) & 45 & ns \\
Chip Select to Write Setup Time & \(\mathrm{t}_{5}\) & 0 & ns \\
Write to Chip Select Hold Time & \(\mathrm{t}_{6}\) & 0 & ns \\
Write Pulse Width & \(\mathrm{t}_{7}\) & 50 & ns \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Timing measurement reference level is 1.5 V .
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS* \({ }^{\star}\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\) unless otherwise noted)
\begin{tabular}{l|ll|l|l}
\hline & Min & Max & Units & Conditions \\
\hline \(\mathrm{V}_{\text {DD }}\) to DGND & -0.3 & +18 & V & \\
\(\mathrm{~V}_{\text {Ss }}\) to DGND & -18 & +0.3 & V & \\
\(\mathrm{~V}_{\text {DD }}\) to \(\mathrm{V}_{\text {Ss }}\) & -0.3 & +26.4 & V & \\
\(\mathrm{~V}_{\text {REFIN }}\) to AGND & -0.3 & \(\mathrm{~V}_{\mathrm{DD}}\) & V & \\
Digital Inputs to DGND & -0.3 & \(\mathrm{~V}_{\mathrm{DD}}\) & V & \\
AGND to DGND & -0.3 & +0.3 & V & \\
Short to AGND on Analog Outputs & & Indefinite & sec & \\
Power Dissipation & & 1.0 & W & \(\mathrm{~T}_{\mathrm{A}} \leq 75^{\circ} \mathrm{C}\) \\
Specification Temperature Range & 0 & +70 & \({ }^{\circ} \mathrm{C}\) & \\
Storage Temperature & -65 & +150 & \({ }^{\circ} \mathrm{C}\) & \\
Lead Temperature & & +300 & \({ }^{\circ} \mathrm{C}\) & Soldering, 10 seconds \\
\hline
\end{tabular}
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Control and Address Lines} & \multirow[b]{2}{*}{Operation} \\
\hline \(\overline{\mathrm{CS}}\) & \(\overline{\text { WR }}\) & A3 & A2 & A1 & A0 & \\
\hline 1 & X & X & & X & X & No operation \\
\hline X & 1 & X & X & X & X & No operation \\
\hline 0 & 0 & 0 & 0 & A1* & A0* & \(8 \mathrm{LSBs} \rightarrow\) one input latch \\
\hline 0 & 0 & 0 & 1 & A1* & A0* & \(4 \mathrm{MSBs} \rightarrow\) one input latch \\
\hline 0 & 0 & 1 & 0 & A1* & A0* & Update one DAC latch \\
\hline 0 & 0 & 1 & 1 & & X & Update all 4 DAC latches \\
\hline \multicolumn{7}{|l|}{NOTE} \\
\hline \multicolumn{7}{|l|}{\({ }^{*}\) The A1 and A0 inputs specify the relevant channel.} \\
\hline Al & A0 & & nnel & & & \\
\hline 0 & 0 & 0 & & & & \\
\hline 0 & & 1 & & & & \\
\hline 1 & 0 & 2 & & & & \\
\hline 1 & 1 & 3 & & & & \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { PLCC } \\
& \text { Pin }
\end{aligned}
\] & Plastic DIP Pin & Name & Description \\
\hline 1 & 1 & D7 & Data Input Bit 7 \\
\hline 2 & 2 & D6 & Data Input Bit 6 \\
\hline 3 & 3 & D5 & Data Input Bit 5 \\
\hline 5 & 4 & D4 & Data Input Bit 4 \\
\hline 6 & 5 & D3 & Data Input Bit 3 or 11 (MSB) \\
\hline 7 & 6 & D2 & Data Input Bit 2 or 10 \\
\hline 9 & 7 & D1 & Data Input Bit 1 or 9 \\
\hline 10 & 8 & D0 & Data Input Bit 0 (LSB) or 8 \\
\hline 11 & 9 & CS & Chip Select Input; Active Low \\
\hline 13 & 10 & WR & Write Input; Active Low \\
\hline 14 & 11 & A3 & Address Input Bit 3 (MSB) \\
\hline 15 & 12 & A2 & Address Input Bit 2 \\
\hline 16 & 13 & A1 & Address Input Bit 1 \\
\hline 17 & 14 & A0 & Address Input Bit 0 (LSB) \\
\hline 18 & 15 & DGND & Digital Ground \\
\hline 19 & 16 & AGND & Analog Ground \\
\hline 20 & 17 & \(V_{\text {SS }}\) & -12 V Power Supply \\
\hline 21 & 18 & \(V_{\text {Refout }}\) & +5 V Reference Output \\
\hline 22 & 19 & \(\mathrm{V}_{\text {REFIN }}\) & Reference Input \\
\hline 23 & 20 & Vouto & Analog Output 0 \\
\hline 24 & 21 & \(V_{\text {OUTI }}\) & Analog Output 1 \\
\hline 26 & 22 & \(V_{\text {Out2 }}\) & Analog Output 2 \\
\hline 27 & 23 & \(\mathrm{V}_{\text {OUT3 }}\) & Analog Output 3 \\
\hline 28 & 24 & \(\mathrm{V}_{\text {DD }}\) & +12 V Power Supply \\
\hline 4 & - & NC & No Internal Connection \\
\hline 8 & - & NC & No Internal Connection \\
\hline 12 & - & NC & No Internal Connection \\
\hline 25 & - & NC & No Internal Connection \\
\hline
\end{tabular}

BINARY CODE TABLE
\begin{tabular}{lll|l}
\hline \begin{tabular}{l} 
Twos Complement \\
\multicolumn{2}{l|}{} \\
\multicolumn{2}{l|}{} \\
Value in DAC Latch
\end{tabular} & \multicolumn{1}{l}{\begin{tabular}{l} 
Analog Output \\
Voltage
\end{tabular}} \\
\hline MSB & & LSB & \\
0111 & 1111 & 1111 & \((2047 / 2048) \star V_{\text {REFIN }}\) \\
0000 & 0000 & 0001 & \((1 / 2048) \star\) V \(_{\text {REFIN }}\) \\
0000 & 0000 & 0000 & 0 V \\
1111 & 1111 & 1111 & \(-(1 / 2048) \star \mathrm{V}_{\text {REFIN }}\) \\
1000 & 0000 & 0000 & \(-\mathrm{V}_{\text {REFIN }}\) \\
\hline
\end{tabular}

PIN CONFIGURATIONS
24-Pin Plastic DIP


28-Pin PLCC


ORDERING GUIDE
\begin{tabular}{l|l|l}
\hline Model & Temperature Range & Package Option \\
\hline AD75004KN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-24 \mathrm{~A}\) \\
AD75004KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-28 \mathrm{~A}\) \\
\hline
\end{tabular}
* \(\mathrm{N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.

Monolithic Octal 12-Bit DACPORTs

\section*{FEATURES}

Eight Complete Voltage Output DACs
On-Chip Voltage Reference
On-Chip Data Latches with Readback Feature
Variety of Output Voltage Ranges: \(\mathbf{+ 7 . 5} \mathrm{V} / \mathbf{- 2 . 5} \mathrm{V}\), \(\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}\)
Compact 44-Pin PLCC and Ceramic JLCC Packages
APPLICATIONS

\section*{Automatic Test Equipment}

Instrumentation
Avionics
Robotics
Process Control

\section*{PRODUCT DESCRIPTION}

The AD75069/AD75089/AD75090 DACPORTs \({ }^{\text {tim }}\) contain eight complete 12 -bit, voltage output digital-to-analog converters in one monolithic IC. They thus offer the highest density 12 -bit D/A functions available. The three models differ in their output voltage ranges: the AD75069 outputs -2.5 V to +7.5 V , the AD75089 outputs \(\pm 5 \mathrm{~V}\), and the AD75090 outputs \(\pm 10 \mathrm{~V}\).
Each DAC offers flexibility, accuracy and good dynamic perfor mance. The R-2R structure is fabricated from thin-film resistors that are laser-trimmed to achieve guaranteed monotonicity over the full operating temperature range. DAC-to-DAC matching performance is specified.
The output amplifier combines the best features of bipolar and MOS devices to achieve good dynamic performance and low offset. Settling time is under \(10 \mu \mathrm{~s}\), and each output can drive a \(2 \mathrm{~mA}, 500 \mathrm{pF}\) load. Short circuit protection allows indefinite shorts to \(\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}\), and GND.
Digital circuitry is implemented in CMOS logic. The fast, low power, digital interface allows these DACPORTs to interface with most microprocessors through a single 12 -bit wide bus. A readback feature allows the internal DAC registers to be read back through the digital port, as 12 -bit words. When disabled, the readback drivers are placed in a high impedance mode.
A RESET control pin is provided to allow simultaneous asynchronous reset of all DAC data latches, causing the DAC outputs to go to the negative extreme of their range.


The analog portion of these DACPORTs consists of eight DAC cells, eight output amplifiers, a voltage reference, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from each DAC is switched to the on-chip application resistors and output amplifier. The chip may be operated from the internal reference or an external reference.

The high performance and functional completeness of these DACPORTs result from their fabrication in Analog Devices' BiMOS II process. This epitaxial BiCMOS process features bipolar transistors for precise analog circuitry, CMOS transistors for dense logic and analog switches, laser-trimmed thin-film resistors and double-level metal interconnects.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

AD75069/AD75089/AD75090 - SPECIFICATIONS
\(\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\) unless otherwise noted. \()\)


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


\section*{NOTES}
\({ }^{1}\) Analog ground current is input code dependent.
\({ }^{2}\) Gain matching error is the largest difference in gain error between any two DACs in one package.
\({ }^{3}\) Midscale matching error is the largest difference in midscale values between any two DACs in one package.
\({ }^{4}\) Linearity matching error is the difference in the worst case integral linearity error between any two DACs in one package.
\({ }^{5}\) Reference level for timing measurements \(=1.5 \mathrm{~V}\).
See definitions of specifications later on in this data sheet.
Specifications subject to change without notice.
Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

\section*{TIMING DIAGRAMS}


Figure 1. Write Timing Diagram
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD75069/AD75089/AD75090}

\section*{ABSOLUTE MAXIMUM RATINGS*}
(Specifications apply to all grades except where noted)
\(\mathrm{V}_{\mathrm{CC}}\) to DGND or IOGND . . . . . . . . . . . . . . 0 V to +7 V
\(V_{\text {DD }}\) to AGND . . . . . . . . . . . . . . . . . . . . . . 0 V to +18 V
\(\mathrm{V}_{\text {ss }}\) to AGND
-18 V to 0 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . - 1 V to +1 V
AGND to VREFGND . . . . . . . . . . . . . . . . . . . . . \(\pm 13.2\) V
AGND to VRET0-7 . . . . . . . . . . . . . . . . . . . . . . \(\pm 13.2\) V
V \(_{\text {REFIN }}\) Input . . . . . . . . . . . . . . . . . . . . . . . V \(\mathrm{V}_{\mathrm{DD}}\) to \(\mathrm{V}_{\text {SS }}\)
\(\mathrm{V}_{\mathrm{DD}}\) to \(\mathrm{V}_{\mathrm{Ss}}\). . . . . . . . . . . . . . . . . . . . . . . 0 V to +26.4 V
Digital Inputs . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
Analog Outputs
. . . . . . . . . Indefinite Shorts to \(\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{Ss}}\), and AGND
Soldering Temperature . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}, 10 \mathrm{sec}\)
Power Dissipation
1000 mW

\section*{CAUTION}
\(\qquad\)
ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Output \\
Voltage \\
Range
\end{tabular} & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD75069JP & \(-2.5 \mathrm{~V} /+7.5 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
AD75069AJ & \(-2.5 \mathrm{~V} /+7.5 \mathrm{~V}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\mathrm{J}-44 \mathrm{~A}\) \\
AD75089JP & \(\pm 5 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
AD75089AJ & \(\pm 5 \mathrm{~V}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\mathrm{J}-44 \mathrm{~A}\) \\
AD75090JP & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
AD75090AJ & \(\pm 10 \mathrm{~V}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\mathrm{J}-44 \mathrm{~A}\) \\
\hline
\end{tabular}
*J = J-Leaded Ceramic Chip Carrier; P = Plastic Leaded Chip Carrier (PLCC) package. For outline information see Package Information section.



Figure 3. Recommended Circuit Schematic
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PIN CONFIGURATION}


\section*{DEFINITIONS OF SPECIFICATIONS}

INTEGRAL LINEARITY ERROR: Integral linearity error is the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from - full scale to + full scale) for any digital input code.
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD75069/AD75089/AD75090 are monotonic over their full operating temperature range.
DIFFERENTIAL LINEARITY ERROR: Monotonic behavior requires that the differential linearity error be less than 1 LSB over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code. For example, for a 10 V output span, a change of 1 LSB in digital input code should result in a 2.44 mV change in the analog output ( \(1 \mathrm{LSB}=10 \mathrm{~V} / 4096=2.44 \mathrm{mV}\) ). If in actual use, however, a 1 LSB change in the input code results in a change of only 0.61 mV ( \(1 / 4 \mathrm{LSB}\) ) in analog output, the differential nonlinearity error would be -1.83 mV , or \(-3 / 4 \mathrm{LSB}\).
GAIN ERROR: DAC gain error is a measure of the difference between the output span of an ideal DAC and an actual device.
MIDSCALE ERROR: Midscale error is the difference between the ideal midscale output and the actual output of a DAC when the input code is loaded with the MSB = " 1 " and the rest of the bits \(=\) " 0 ."
SETTLING TIME: Setting time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

\section*{PIN DESCRIPTIONS}
\begin{tabular}{|c|c|c|}
\hline Pin & Name & Description \\
\hline 1 & \(\mathrm{V}_{\text {Refin }}\) & Reference Input \\
\hline 2 & \(\mathrm{V}_{\text {Refout }}\) & 5 V Reference Output \\
\hline 3 & \(V_{\text {ReFGND }}\) & Reference Ground \\
\hline 4 & \(\mathrm{V}_{\text {OUT3 }}\) & Analog Output 3 \\
\hline 5 & \(\mathrm{V}_{\text {RET3 }}\) & Analog Return 3 \\
\hline 6 & \(\mathrm{V}_{\text {RET2 }}\) & Analog Return 2 \\
\hline 7 & \(\mathrm{V}_{\text {Out2 }}\) & Analog Output 2 \\
\hline 8 & \(\mathrm{V}_{\text {Out1 }}\) & Analog Output 1 \\
\hline 9 & \(\mathrm{V}_{\text {RETI }}\) & Analog Return 1 \\
\hline 10 & \(\mathrm{V}_{\text {RET0 }}\) & Analog Return 0 \\
\hline 11 & \(\mathrm{V}_{\text {OUT0 }}\) & Analog Output 0 \\
\hline 12 & \(\mathrm{V}_{\text {ss }}\) & -12 V Analog Power Supply \\
\hline 13 & \(\mathrm{V}_{\text {DD }}\) & +12 V Analog Power Supply \\
\hline 14 & DGND & Digital Ground \\
\hline 15 & \(\mathrm{V}_{\text {ce }}\), & +5 V Digital Power Supply \\
\hline 16 & 10GND & Bus Interface Ground \\
\hline 17 & D11 * & Data Input Bit 11 (MSB) \\
\hline - 18 & D10 & Data Input Bit 10 \\
\hline 19 & D9 & Data Input Bit 9 \\
\hline 20 & D8 & Data Input Bit 8 \\
\hline 21 & D7 & Data Input Bit 7 \\
\hline 22 & D6 & Data Input Bit 6 \\
\hline 23 & D5 & Data Input Bit 5 \\
\hline 24 & D4 & Data Input Bit 4 \\
\hline 25 & D3 & Data Input Bit 3 \\
\hline 26. & D2 & Data Input Bit 2 \\
\hline 27 & D1 & Data Input Bit 1 \\
\hline 28 & D0 & Data Input Bit 0 (LSB) \\
\hline 29 & RST & Reset Input; Active High \\
\hline 30 & WR & Write Input; Active Low \\
\hline 31 & \(\overline{\mathrm{RD}}\) & Read Input; Active Low \\
\hline 32 & \(\overline{\mathrm{CE}}\) & Chip Enable Input; Active Low \\
\hline 33 & A0 & Address Input Bit 0 (LSB) \\
\hline 34 & A1 & Address Input Bit 1 \\
\hline 35 & A2 & Address Input Bit 2 (MSB) \\
\hline 36 & AGND & Analog Ground \\
\hline 37 & \(\mathrm{V}_{\text {OUT7 }}\) & Analog Output 7 \\
\hline 38 & \(\mathrm{V}_{\text {RET7 }}\) & Analog Return 7 \\
\hline 39 & \(\mathrm{V}_{\text {RET6 }}\) & Analog Return 6 \\
\hline 40 & \(\mathrm{V}_{\text {Out6 }}\) & Analog Output 6 \\
\hline 41 & \(\mathrm{V}_{\text {Outs }}\) & Analog Output 5 \\
\hline 42 & \(\mathrm{V}_{\text {RET }}\) & Analog Return 5 \\
\hline 43 & \(\mathrm{V}_{\text {RET4 }}\) & Analog Return 4 \\
\hline 44 & \(\mathrm{V}_{\text {OUT4 }}\) & Analog Output 4 \\
\hline
\end{tabular}

CROSSTALK: Crosstalk is the change in an output caused by a change in one or more of the other inputs or outputs. It is due to capacitive and thermal coupling between channels.
FULL-SCALE RANGE: FSR is 20 V for \(\pm 10 \mathrm{~V}\) range and 10 V for \(\pm 5 \mathrm{~V}\) and \(-2.5 /+7.5 \mathrm{~V}\) ranges.

\section*{TRANSISTOR COUNT}

The AD75069/AD75089/AD75090 contains 5,225 transistors.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{BINARY CODE TABLE}
\begin{tabular}{|c|c|}
\hline Offset Binary Value in DAC Latch & Analog Output Voltage \\
\hline MSB LSB & \\
\hline 111111111111 & \(\mathrm{V}_{\text {OUt }}\) max \\
\hline 100000000000 & \[
\begin{aligned}
& \text { Midscale }=\left(V_{\text {OUT }} \max \right. \\
& \left.+1 \text { LSB }-V_{\text {OUT }} \min \right) / 2
\end{aligned}
\] \\
\hline 000000000000 & \(\mathrm{V}_{\text {OUT }}\) min \\
\hline
\end{tabular}

\section*{ANALOG CIRCUIT CONSIDERATIONS}

\section*{Grounding Recommendations}

The AD75069/AD75089/AD75090 have twelve pins for analog and digital grounds, designated AGND, \(\mathrm{V}_{\text {RET0 }}-\mathrm{V}_{\text {RET7 }}\), \(\mathrm{V}_{\text {REFGND }}\), IOGND, and DGND. The AGND pin is the ground reference point for the device. \(\mathrm{V}_{\text {REFGND }}\) is the ground reference point for the on-chip voltage reference. \(\mathrm{V}_{\mathrm{RET0}}\) through \(\mathrm{V}_{\mathrm{RET7}}\) are the 8 ground return pins for the 8 DACs and their output amplifiers. The 10 analog ground pins should be connected radially to the analog ground point in the system. The external reference and any external loads should also be returned to the analog ground point. To minimize crosstalk, all paths to the single analog ground point must be short and direct.
The IOGND and DGND pins should be connected to the digital ground point in the circuit. These pins return current from the bus interface and logic portions, respectively, of the AD75069/AD75089/AD75090 circuitry to ground.
Analog and digital grounds should be connected at one point in the system. If there is a possibility that this connection may be broken or otherwise disconnected, then two diodes should be connected in inverse parallel between the analog and digital ground pins of the AD75069/AD75089/AD75090 to limit the maximum ground voltage difference.

\section*{Power Supplies and Decoupling}

The AD75069/AD75089/AD75090 require three power supplies for proper operation. \(V_{C C}\) powers the logic portions of the device and requires +5 volts. \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\text {ss }}\) power the remaining portions of the circuitry and require \(\pm 12 \mathrm{~V}\).
Decoupling capacitors should be used on all power supply pins. Good engineering practice dictates that the bypass capacitors be located as near as possible to the package pins. Recommended values are \(4.7 \mu \mathrm{~F}\) tantalum and \(0.1 \mu \mathrm{~F}\) ceramic from \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\text {Ss }}\) to analog ground, and \(0.1 \mu \mathrm{~F}\) from \(\mathrm{V}_{\mathrm{CC}}\) to digital ground.

\section*{Voltage Reference}

The AD75069/AD75089/AD75090 are designed to operate from a reference voltage of 5 V . The internal reference can serve the entire chip. If superior tolerance, PSRR, or temperature performance are needed, external devices, such as the AD586, may be used.

\section*{Output Considerations}

Each DAC output can source or sink \(\pm 2 \mathrm{~mA}\) of current to an external load. Short-circuit protection limits load current to a maximum load current of 40 mA . Load capacitance of up to 500 pF can be accommodated with no effect on stability.
AD75069/AD75089/AD75090 output voltage settling time is \(10 \mu \mathrm{~s}\) maximum. Figure 4 shows the output voltage settling time of the AD75069 with a fixed 5 V reference and all bits switched from 1 to 0 and from 0 to 1 .


Figure 4. Settling Time; Full-Scale Output Change

\section*{Crosstalk}

Crosstalk is a spurious signal on one DAC output caused by a change in one or more of the other DACs. Crosstalk can be induced by capacitive, thermal, or load-current induced feedthrough. Figure 5 shows typical crosstalk. The upper trace of the top photo shows DAC 6 switching from -2.5 V to +7.5 V and back to -2.5 V . The lower trace shows brief spikes in the output of DAC 7 caused by capacitive feedthrough from the input data. The longer disturbances are caused by analog feedthrough from DAC 6's output. The loads of both DACs are \(5 \mathrm{k} \Omega\) in parallel with 500 pF . The lower photo shows the detail of the falling edge of DAC 6 (large trace) and the effect on DAC 7 (middle trace) under the same conditions.


Figure 5. Output Crosstalk

\section*{DIGITAL INTERFACING}

To write to the chip, apply the desired address, and then take Chip Enable ( \(\overline{\mathrm{CE}}\) ) and Write ( \(\overline{\mathrm{WR})}\) low. Typically, \(\overline{\mathrm{CE}}\) is tied to the system address decoder, and \(\overline{\mathrm{WR}}\) connects to the system write strobe.
If the data is changed while \(\overline{\mathrm{CE}}\) and \(\overline{\mathrm{WR}}\) are low, the DAC register is transparent, and it will follow the input data.

\section*{Readback}

To read data back from the chip, apply the desired address, and then take Chip Enable ( \(\overline{\mathrm{CE}}\) ) and Read ( \(\overline{\mathrm{RD}})\) low. Typically, \(\overline{\mathrm{CE}}\) is tied to the system address decoder, and \(\overline{\mathrm{RD}}\) connects to the system read strobe.
If the address is changed while \(\overline{\mathrm{CE}}\) and \(\overline{\mathrm{RD}}\) are low, the data output will follow the selected address after a delay of \(t_{A D}\).

\section*{Data Reset}

To reset all data latches asynchronously, take Reset (RST) high. This clears all data latches and causes the DAC outputs to go to the negative end of their output range, i.e., -2.5 V for the AD75069, -5 V for the AD75089, and -10 V for the AD75090.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD DAC80/AD DAC85/AD DAC87}

\section*{FEATURES}

\author{
Single Chip Construction On-Board Output Amplifier Low Power Dissipation: 300mW \\ Monotonicity Guaranteed over Temperature Guaranteed for Operation with \(\pm 12 \mathrm{~V}\) Supplies Improved Replacement for Standard DAC80, DAC800 HI-5680 \\ High Stability, High Current Output Buried Zener Reference \\ Laser Trimmed to High Accuracy: \\ \(\pm 1 / 2 L S B\) max Nonlinearity \\ Low Cost Plastic Packaging
}

FUNCTIONAL BLOCK DIAGRAMS


\section*{PRODUCT DESCRIPTION}

The AD DAC80 Series is a family of low cost 12-bit digital-to-analog converters with both a high stability voltage reference and output amplifier combined on a single monolithic chip. The AD DAC80 Series is recommended for all low cost 12 -bit D/A converter applications where reliability and cost are of paramount importance.
Advanced circuit design and precision processing techniques result in significant performance advantages over conventional DAC80 devices. Innovative circuit design reduces the total power consumption to 300 mW which not only improves reliability but also improves long term stability.
The AD DAC80 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability, subsurface Zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete Zener references.
The AD DAC80 Series is available in three performance grades and two package types. The AD DAC80 is specified for use over the 0 to \(+70^{\circ} \mathrm{C}\) temperature range and is available in both plastic and ceramic DIP packages. The AD DAC85 and AD DAC87 are available in hermetically sealed ceramic packages and are specified for the \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature ranges.

\section*{PRODUCT HIGHLIGHTS}
1. The AD DAC80 series of D/A converters directly replaces all other devices of this type with significant increases in performance.
2. Single chip construction and low power consumption provides the optimum choice for applications where low cost and high reliability are major considerations.
3. The high speed output amplifier has been designed to settle within \(1 / 2 \mathrm{LSB}\) for a 10 V full scale transition in \(2.0 \mu \mathrm{~s}\), when properly compensated.
4. The precision buried Zener reference can supply up to 2.5 mA for use elsewhere in the application.
5. The low TC binary ladder guarantees that all units are monotonic over the specified temperature range.
6. System performance upgrading is possible without redesign.

\section*{PRODUCT OFFERING}

Analog Devices has developed a number of technologies to support products within the data acquisition market. In serving the market new products are implemented with the technology best suited to the application. The DAC80 series of products was first implemented in hybrid form and now it is available in a single monolithic chip. We will provide both the hybrid and monolithic versions of the family so that in existing designs changes to documentation or product qualification will not have to be done. Specifications and ordering information for both versions are delineated in this data sheet.

AD DAC80/AD DAC85/AD DAC87



NOTES
\({ }^{\text {L }}\) Least Significant Bit.
\({ }^{2}\) Adjustable to zero with external trim potentiometer.
\({ }^{3}\) FSR means "Full Scale Range" and is 20 V for the \(\pm 10 \mathrm{~V}\) range and 10 V for the \(\pm 5 \mathrm{~V}\) range. \({ }^{4}\) Gain and offset errors adjusted to zero at \(+25^{\circ} \mathrm{C}\).
\({ }^{3} \mathrm{C}_{\mathrm{F}}=0\), see Figure la.
\({ }^{6}\) Maximum with no degradation of specification, must be a constant load
\({ }^{7}\) Including 5 mA load.
\({ }^{8}+5 \mathrm{~V}\) supply required only for CCD versions.
Specifications subject to change without notice.


NOTES
Least Significant Bit.
\({ }^{2}\) Adjustable to zero with external trim potentiometer.
\({ }^{3} \mathrm{FSR}\) means "Full Scale Range" and is 20 V for the \(\pm 10 \mathrm{~V}\) range and 10 V for the \(\pm 5 \mathrm{~V}\) range.
\({ }^{4}\) Gain and offset errors adjusted to zero at \(+25^{\circ} \mathrm{C}\).
\({ }^{5} \mathrm{C}_{\mathrm{F}}=0\), see Figure la.
\({ }^{5} \mathrm{C}_{\mathrm{F}}=0\), see \({ }^{6}\) Maximure \({ }^{7}\) a.
\({ }^{7}\) Including 5 mA load.
\({ }^{8}+5 \mathrm{~V}\) supply required only for CCD versions.
Specifications subject to change without notice

\section*{AD DAC80/AD DAC85/AD DAC87}

\section*{ABSOLUTE MAXIMUM RATINGS}


Ref In to Reference Ground
\(\pm 12 \mathrm{~V}\)
Bipolar Offset to Reference Ground . . . . . . . . . . . \(\pm 12 \mathrm{~V}\)
10V Span R to Reference Ground . . . . . . . . . . . . \(\pm 12 \mathrm{~V}\)
20V Span R to Reference Ground . . . . . . . . . . . . \(\pm 24 \mathrm{~V}\)
Ref Out Indefinite short to power ground or \(+\mathrm{V}_{\mathrm{S}}\)


Current Model Functional Diagram and Pin Configuration

\section*{ORDERING GUIDE}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Model & Input Code & Output Mode & Technology & Temperature Range & \begin{tabular}{l}
Linearity \\
Error
\end{tabular} & Package Option \({ }^{\text {* }}\) \\
\hline AD DAC80N-CBI-V & Binary & Voltage & Monolithic & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & N-24 \\
\hline AD DAC80D-CBI-V & Binary & Voltage & Monolithic & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & D-24 \\
\hline AD DAC85D-CBI-V & Binary & Voltage & Monolithic & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & D-24 \\
\hline AD DAC87D-CBI-V & Binary & Voltage & Monolithic & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & D-24 \\
\hline AD DAC80-CBI-V & Binary & Voltage & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC80-CBI-I & Binary & Current & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC80-CCD-V & Binary Coded Decimal & Voltage & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC80-CCD-I & Binary Coded Decimal & Current & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC80Z-CBI-V \({ }^{\star \star}\) & Binary & Voltage & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC80Z-CBI-I** & Binary & Current & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC80Z-CCD-V** & Binary Coded Decimal & Voltage & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC80Z-CCD-I** & Binary Coded Decimal & Current & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85C-CBI-V & Binary & Voltage & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85C-CBI-I & Binary & Current & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC85-CBI-V & Binary & Voltage & Hybrid & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC85-CBI-I & Binary & Current & Hybrid & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85LD-CBI-V & Binary & Voltage & Hybrid & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC85LD-CBI-I & Binary & Current & Hybrid & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC85MIL-CBI-V & Binary & Voltage & Hybrid & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85MIL-CBI-I & Binary & Current & Hybrid & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) LSB & DH-24A \\
\hline AD DAC85C-CCD-V & Binary Coded Decimal & Voltage & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85C-CCD-I & Binary Coded Decimal & Current & Hybrid & 0 to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85-CCD-V & Binary Coded Decimal & Voltage & Hybrid & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC85-CCD-I & Binary Coded Decimal & Current & Hybrid & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC87-CBI-V & Binary & Voltage & Hybrid & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline AD DAC87-CBI-I & Binary & Current & Hybrid & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DH-24A \\
\hline
\end{tabular}

\footnotetext{
*For outline information see Package Information section.
\(\star \star\) Z-Suffix devices guarantee performance of 0 to +5 V and \(\pm 5 \mathrm{~V}\) spans with minimum supply voltages of \(\pm 11.4 \mathrm{~V}\).
}

\section*{AD DAC80/AD DAC85/AD DAC87}

\section*{DIGITAL INPUT CODES}

The AD DAC80 Series accepts complementary digital input code in binary (CBI) format. The CBI model may be connected by the user for anyone of three complementary codes: CSB, COB or CTC.

Table I. Digital Input Codes
\begin{tabular}{|c|c|c|c|}
\hline Digital Input & \multicolumn{3}{|c|}{Analog Output} \\
\hline MSB LSB & \begin{tabular}{l}
CSB Compl. \\
Straight Binary
\end{tabular} & COB Compl. Offset Binary & \begin{tabular}{l}
CTC* Compl. \\
Two's Compl.
\end{tabular} \\
\hline 000000000000 & + Full Scale & + Full Scale & - 1LSB \\
\hline 011111111111 & +1/2 Full Scale & Zero & - Full Scale \\
\hline 100000000000 & Mid-Scale & - 1LSB & + Full Scale \\
\hline 111111111111 & Zero & - Full Scale & Zero \\
\hline
\end{tabular}

\section*{ACCURACY}

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected. Linearity error is specified over its entire temperature range. This means that the analog output will not vary by more than its maximum specification, from an ideal straight line drawn between the end points (inputs all " 1 "s and all " 0 " \(s\) ) over the specified temperature range.
Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output voltage step sizes can range from \(1 / 2\) LSB to \(11 / 2\) LSB when the input changes from one adjacent input state to the next.

\section*{DRIFT}

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\) (ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at the lowest operating temperature, \(+25^{\circ} \mathrm{C}\) and the highest operating temperature; 2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value and; 3) dividing by the temperature change.
Offset Drift is a measure of the actual change in output with all " 1 "s on the input over the specified temperature range. The maximum change in offset is referenced to the offset at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature range. This drift is expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\) ( ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time for each model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.
Voltage Output Models. Three settling times are specified to \(\pm 0.01 \%\) of full scale range (FSR); two for maximum full scale range changes of \(20 \mathrm{~V}, 10 \mathrm{~V}\) and one for a 1 LSB change. The

1LSB change is measured at the major carry ( \(0111 \ldots 11\) to \(1000 \ldots 00\) ), the point at which the worst case settling time occurs. The settling time characteristic depends on the compensation capacitor selected, the optimum value is 25 pF as shown in Figure 1a.
Current Output Models. Two settling times are specified to \(\pm 0.01 \%\) of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage ranges of \(\pm 1 \mathrm{~V}\) and 0 to -2 V .


Figure 1a. Voltage Model Settling Time Circuit


Figure 1b. Voltage Model Settling Time \(C_{F}=25 p F\)

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive or negative supplies about the nominal power supply voltages.

\section*{REFERENCE SUPPLY}

All models are supplied with an internal 6.3 volt reference voltage supply. This voltage ( \(\operatorname{pin} 24\) ) is accurate to \(\pm 1 \%\) and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5 mA . An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations. All gain adjustments should be made under constant load conditions.

\title{
Performance Over Temperature - AD DAC80/AD DAC85/AD DAC87
}

\section*{ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE}

For the purposes of temperature drift analysis, the major device components are shown in Figure 2. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient. The input reference current to the DAC, \(\mathrm{I}_{\text {REF }}\), is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, \(\mathrm{I}_{\mathrm{DAC}}\), which is a function of the digital input codes, is designed to track \(\mathrm{I}_{\mathrm{REF}}\); if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, \(\mathrm{R}_{\mathrm{BP}}\), and gain setting resistor, \(\mathrm{R}_{\text {GAIN }}\), also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at \(+25^{\circ} \mathrm{C}\). Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from \(-V_{F S}\) to \(+V_{F S}\).
Several new design concepts not previously used in DAC80-type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The gain setting resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.


Figure 2. Bipolar Configuration

\section*{MONOTONICITY AND LINEARITY}

The initial linearity error of \(\pm 1 / 2\) LSB max and the differential linearity error of \(\pm 3 / 4 \mathrm{LSB}\) max guarantee monotonic performance over the specified range. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

\section*{UNIPOLAR ERRORS}

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 3. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in \(\mathrm{R}_{\mathrm{GAIN}}\) relative to the DAC resistors.

\section*{BIPOLAR RANGE ERRORS}

The analysis is slightly more complex in the bipolar mode. In this mode \(R_{B P}\) is connected to the summing node of the output amplifier (see Figure 2) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.
Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in \(\mathrm{I}_{\text {REF }}\) and thus \(I_{D A C}\), so that \(I_{D A C}\) will always be exactly balanced by \(I_{B P}\) with the MSB turned on. This effect is shown in Figure 3. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of \(\mathrm{R}_{\mathrm{BP}}\) to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max.


Figure 3. Unipolar and Bipolar Drifts

\section*{AD DAC80/AD DAC85/AD DAC87}

\section*{Using the AD DAC8O Series}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams. These capacitors ( \(1 \mu \mathrm{~F}\) electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacitors, if used, should be paralleled with \(0.01 \mu \mathrm{~F}\) ceramic capacitors for optimum high frequency performance.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(10 \mathrm{M} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the AD DAC80 to prevent noise pickup. If it
is not convenient to use these high-value resistors, a functionally equivalent " \(T\) " network, as shown in Figure 6 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from this pin to common to prevent noise pickup.
Offset Adjustment: For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10 V . See Table II for corresponding codes.
Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.


Figure 4. External Adjustment and Voltage Supply Connection Diagram, Current Model


Figure 5. External Adjustment and Voltage Supply Connection Diagram, Voltage Model


Figure 6. Equivalent Resistances
Table II. Digital Input/Analog Output
\begin{tabular}{|c|c|c|c|c|}
\hline Digital Input & \multicolumn{4}{|c|}{Analog Output} \\
\hline 12 Bit Resolution & \multicolumn{2}{|c|}{Voltage*} & \multicolumn{2}{|l|}{Current} \\
\hline MSB LSB & 0 to +10 V & \(\pm 10 \mathrm{~V}\) & 0 to -2mA & \(\pm \operatorname{lmA}\) \\
\hline 000000000000 & +9.9976V & +9.9951V & \(-1.9995 \mathrm{~mA}\) & \(-0.9995 \mathrm{~mA}\) \\
\hline 011111111111 & \(+5.0000 \mathrm{~V}\) & 0.0000 V & \(-1.0000 \mathrm{~mA}\) & 0.0000 mA \\
\hline 100000000000 & +4.9976V & 4.88 mV & \(-0.9995 \mathrm{~mA}\) & \(+0.0005 \mathrm{~mA}\) \\
\hline 111111111111 & 0.0000 V & \(-10.0000 \mathrm{~V}\) & 0.0000 mA & \(-1.00 \mathrm{~mA}\) \\
\hline 1LSB & 2.44 mV & -0.0049 V & \(0.488 \mu \mathrm{~A}\) & \(0.488 \mu \mathrm{~A}\) \\
\hline
\end{tabular}

\footnotetext{
*To obtain values for other binary ranges 0 to +5 V range: divide 0 to +10 values by 2 ; \(\pm 5 \mathrm{~V}\) range: divide \(\pm 10 \mathrm{~V}\) range values by \(2 ; \pm 2.5 \mathrm{~V}\) range: divide \(\pm 10 \mathrm{~V}\) range values by 4 .
}

\section*{VOLTAGE OUTPUT MODELS}

Internal scaling resistors provided in the AD DAC80 may be connected to produce bipolar output voltage ranges of \(\pm 10, \pm 5\) or \(\pm 2.5 \mathrm{~V}\) or unipolar output voltage ranges of 0 to +5 or 0 to +10 V (see Figure 7).


Figure 7. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 4 microseconds for a \(10 \mathrm{k} \Omega\) feedback resistor; 3 microseconds for a \(5 \mathrm{k} \Omega\) feedback resistor when using the compensation capacitor shown in Figure 1.
The equivalent resistive scaling network and output circuit of the current model are shown in Figures 8 and 9. External \(R_{L S}\) resistors are required to produce exactly 0 to -2 V or \(\pm 1 \mathrm{~V}\) output. TCR of these resistors should be \(\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.


Figure 8. Internal Scaling Resistors
Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of \(\pm 1 \mathrm{~V}\) or 0 to -2 V . These resistors ( \(\mathrm{R}_{\mathrm{LI}}: \mathrm{TCR}=20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external \(R_{L}\) (or \(R_{F}\) ) resistors should have a TCR of \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less to minimize drift. This will typically add \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+\) the TCR of \(R_{L}\) (or \(R_{F}\) ) to the total drift.


Figure 9. AD DAC80 Current Model Equivalent Output Circuit

Table III. Output Voltage Range Connections-Voltage ModeI AD DAC80
\begin{tabular}{l|l|l|l|l|l}
\begin{tabular}{l} 
Output \\
Range
\end{tabular} & \begin{tabular}{l} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 15 to
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 17 to
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 19 to
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline\(\pm 10 \mathrm{~V}\) & COB or CTC & 19 & 20 & 15 & 24 \\
\(\pm 5 \mathrm{~V}\) & COB or CTC & 18 & 20 & N.C. & 24 \\
\(\pm 2.5 \mathrm{~V}\) & COB or CTC & 18 & 20 & 20 & 24 \\
0 to +10 V & CSB & 18 & 21 & N.C. & 24 \\
0 to +5 V & CSB & 18 & 21 & 20 & 24 \\
0 to +10 V & CCD & 19 & N.C. & 15 & 24 \\
\hline
\end{tabular}

Table IV. Current Model/Resistive Load Connections
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Digital \\
Input Codes
\end{tabular}} & \multirow[b]{2}{*}{Output Range} & \multirow[b]{2}{*}{\begin{tabular}{l}
Internal \\
Resistance \(\mathbf{R}_{\mathbf{L I}}\)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
1\% \\
Metal Film \\
External \\
Resistance \\
\(\mathbf{R}_{\text {LS }}\)
\end{tabular}} & \multicolumn{3}{|c|}{\(\mathbf{R}_{\mathbf{L I}}\) Connections} & \multirow[b]{2}{*}{\begin{tabular}{|l|}
\hline Reference \\
\hline \begin{tabular}{l} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline
\end{tabular}} & \multicolumn{2}{|l|}{Bipolar Offset} \\
\hline & & & & Connect Pin 15 to & Connect Pin 18 to & Connect Pin 20 to & & Connect Pin 17 to & \(\mathrm{R}_{\text {LS }}\) \\
\hline CSB & 0 to -2V & \(0.968 \mathrm{k} \Omega\) & \(210 \Omega\) & 20 & 19 \& R \({ }_{\text {LS }}\) & 15 & 24 & Com (21) & \begin{tabular}{l}
Between \\
Pin 18 \& \\
Com (21)
\end{tabular} \\
\hline COB or CTC & \(\pm 1 \mathrm{~V}\) & \(1.2 \mathrm{k} \Omega\) & \(249 \Omega\) & 18 & 19 & \(\mathrm{R}_{\mathrm{LS}}\) & 24 & 15 & \begin{tabular}{l}
Between \\
Pin 20 \& \\
Com (21)
\end{tabular} \\
\hline CCD & 0 to \(\pm 2 \mathrm{~V}\) & \(3 \mathrm{k} \Omega\) & N/A & N.C. & 21 & N.C. & 24 & N.C. & N/A \\
\hline
\end{tabular}

\section*{AD DAC80/AD DAC85/AD DAC87}

\section*{DRIVING A RESISTIVE LOAD UNIPOLAR}

A load resistance, \(\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}\), \(+\mathrm{R}_{\mathrm{LS}}\), connected as shown in Figure 10 will generate a voltage range, \(\mathrm{V}_{\mathrm{OUT}}\), determined by:
\[
\begin{aligned}
& \text { V OUT }=-2 \mathrm{~mA}\left(\frac{6.6 \mathrm{k} \times \mathrm{R}_{\mathrm{L}}}{6.6 \mathrm{k}+\mathrm{R}_{\mathrm{L}}}\right) \\
& \text { Where } \mathrm{R}_{\mathrm{L}} \max =1.54 \mathrm{k} \Omega \\
& \text { and } \mathrm{V}_{\text {OUT }} \max =-2.5 \mathrm{~V}
\end{aligned}
\]

To achieve specified drift, connect the internal scaling resistor ( \(\mathbf{R}_{\mathrm{LI}}\) ) as shown in Table IV to an external metal film trim resistor ( \(\mathrm{R}_{\mathrm{LS}}\) ) to provide full scale output voltage range of 0 to -2 V . \(W_{\text {ith }} R_{\text {LS }}=0, V_{\text {OUT }}=-1.69 \mathrm{~V}\).


Figure 10. Equivalent Circuit AD DAC80-CBI-I Connected for Unipolar Voltage Output with Resistive Load

\section*{DRIVING A RESISTOR LOAD BIPOLAR}

The equivalent output circuit for a bipolar output voltage range is shown in Figure 11, \(\mathbf{R}_{\mathbf{L}}=\mathbf{R}_{\mathbf{L I}}+\mathbf{R}_{\mathrm{LS}}\). Vout is determined by:
\[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}= \pm 1 \mathrm{~mA}\left(\frac{R_{\mathrm{L}} \times 3.22 \mathrm{k}}{\mathrm{R}_{\mathrm{L}}+3.22 \mathrm{k}}\right) \\
& \text { Where } \mathrm{R}_{\mathrm{L}} \max =11.18 \mathrm{k} \Omega \\
& \text { and } \mathrm{V}_{\text {OUT }} \max = \pm 2.5 \mathrm{~V}
\end{aligned}
\]

To achieve specified drift, connect the internal scaling resistors ( \(\mathrm{R}_{\mathrm{LI}}\) ) as shown in Table IV for the COB or CTC codes and add an external metal film resistor ( \(\mathbf{R}_{\mathrm{LS}}\) ) in series to obtain a full scale output range of \(\pm 1 \mathrm{~V}\). In this configuration, with \(\mathbf{R}_{\mathrm{LS}}\) equal to zero, the full scale range will be \(\pm 0.874 \mathrm{~V}\).

\section*{DRIVING AN EXTERNAL OP AMP}

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 12,
\[
\mathrm{V}_{\text {OUT }}=\mathrm{I}_{\text {OUT }} \times \mathrm{R}_{\mathrm{F}}
\]
where \(I_{\text {OUT }}\) is the AD DAC80 output current and \(R_{F}\) is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the


Figure 11. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load
same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 12.


Figure 12. External Op Amp-Using Internal Feedback Resistors

\section*{OUTPUT LARGER THAN 20V RANGE}

For output voltage ranges larger than \(\pm 10\) volts, a high voltage op amp may be employed with an external feedback resistor. Use I Out values of \(\pm 1 \mathrm{~mA}\) for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 13). Use protection diodes when a high voltage op amp is used.
The feedback resistor, \(\mathrm{R}_{\mathrm{F}}\), should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between \(\mathrm{R}_{\mathrm{F}}\) and the internal scaling resistor network. This will typically add \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+\mathrm{R}_{\mathrm{F}}\) drift to total drift.


Figure 13. External Op Amp-Using External Feedback Resistors

Table V. External Op Amp Voltage Mode Connections
\begin{tabular}{l|l|l|l|l|l}
\begin{tabular}{l} 
Output \\
Range
\end{tabular} & \begin{tabular}{l} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{l} 
Connect \\
A to
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 17 to
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 19 to
\end{tabular} & \begin{tabular}{l} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline\(\pm 10 \mathrm{~V}\) & COB or CTC & 19 & 15 & A & 24 \\
\(\pm 5 \mathrm{~V}\) & COB or CTC & 18 & 15 & N.C. & 24 \\
\(\pm 2.5 \mathrm{~V}\) & COB or CTC & 18 & 15 & 15 & 24 \\
0 to +10 V & CSB & 18 & 21 & N.C. & 24 \\
0 to +5 V & CSB & 18 & 21 & 15 & 24 \\
\hline
\end{tabular}

CMOS

\section*{FEATURES}

80 MHz Pipelined Operation
Triple 8-Bit D/A Converters
RS-343A/RS-170 Compatible Outputs
TTL Compatible Inputs
+5 V CMOS Monolithic Construction 40-Pin DIP or 44-Pin PLCC Package
Plug-In Replacement for BT101
Power Dissipation: 400 mW

\section*{APPLICATIONS}

High Resolution Color Graphics
CAE/CAD/CAM Applications
Image Processing
Instrumentation
Video Signal Reconstruction
Desktop Publishing
SPEED GRADES
80 MHz
50 MHz
30 MHz

\section*{GENERAL DESCRIPTION}

The ADV101 (ADV®) is a digital-to-analog video converter on a single monolithic chip. The part is specifically designed for high resolution color graphics and video systems. It consists of three, high speed, 8-bit, video D/A converters (RGB); a standard TTL input interface and high impedance, analog output, current sources.
The ADV101 has three separate, 8 -bit, pixel input ports, one each for red, green and blue video data. Additional video input controls on the part include sync, blank and reference white. A single +5 V supply, an external 1.23 V reference and pixel clock input are all that are required to make the part operational.
The ADV101 is capable of generating RGB video output signals, which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.
The ADV101 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The part is packaged in both a \(0.6^{\prime \prime}, 40\)-pin plastic DIP and a 44-pin plastic leaded (J-lead) chip carrier, PLCC.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{PRODUCT HIGHLIGHTS}
1. Fast video refresh rate, 80 MHz .
2. Compatible with a wide variety of high resolution color graphics video systems.
3. Guaranteed monotonic with a maximum differential nonlinearity of \(\pm 05\) LSB. Integral nonlinearity is guaranteed to be a maximum of \(\pm 1\) LSB.
\(\left(\mathrm{V}_{\mathrm{AA}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{REF}}=+1.235 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{R}_{\mathrm{SEI}}=\right.\)
ADV101 - SPECIFICATIONS \(560 \Omega\). \(\mathrm{I}_{\text {srwc }}\) connected to \(10 G\). All Specifications \(\mathrm{I}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}{ }^{1}\) unless otherwise


\section*{NOTES}
\({ }^{1}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ); 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{3}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{4}\) This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.
Specifications subject to change without notice.

TMMNG CHARACTERISTICS \({ }^{1} \begin{aligned} & \left(V_{A A}=+5 V \pm 5 \% ; V_{R E F}=+1.235 V ; R_{L}=37.5 \Omega, C_{L}=10 \mathrm{pF} ; R_{\text {SET }}=560 \Omega .\right. \\ & I_{\text {SYMC }} \text { connected to IOG. All Specifications } \mathrm{T}_{\min } \text { to } \mathrm{T}_{\text {max }}^{2} \text { unless otherwise noted.) }\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & 80 MHz Version & 50 MHz Version & 30 MHz Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 80 & 50 & 30 & MHz max & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 3 & 6 & 8 & ns min & Data \& Control Setup Time \\
\hline \(\mathrm{t}_{2}\) & 2 & 2 & 2 & ns min & Data \& Control Hold Time \\
\hline \(\mathrm{t}_{3}\) & 12.5 & 20 & 33.3 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{4}\) & 4 & 7 & 9 & \(n \mathrm{~ns}\) min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{5}\) & 4 & 7 & 9 & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{6}\) & 30 & 30 & 30 & ns max & Analog Output Delay \\
\hline & 20 & 20 & 20 & ns typ & \\
\hline \(\mathrm{t}_{7}\) & 3 & 3 & 3 & ns max & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{8}{ }^{3}\) & 12 & 15 & 15 & ns typ & Analog Output Transition Time \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ): 0 to \(+70^{\circ} \mathrm{C}\)
\({ }^{3}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.


NOTES
1. OUTPUT DELAY \(\left(\mathrm{t}_{6}\right)\) MEASURED FROM THE 50\% POINT OF THE RISING EDGE OF CLOCK TO THE 50\% POINT OF FULL-SCALE TRANSITION.
2. TRANSITION TIME \(\left(\mathrm{t}_{8}\right)\) MEASURED FROM THE \(50 \%\) POINT OF FULL-SCALE TRANSITION TO WITHIN 2\% OF THE FINAL OUTPUT VALUE.
3. OUTPUT RISE/FALL TIME \(\left(t_{7}\right)\) MEASURED BETWEEN THE 10\% AND \(90 \%\) POINTS OF FULL TRANSITION.

Figure 1. Video Input/Output Timing

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & 4.75 & 5.00 & 5.25 & Volts \\
Ambient Operating & & & & & \\
\(\quad\) Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\begin{tabular}{l} 
Output Load \\
Reference Voltage
\end{tabular} & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
\hline
\end{tabular}

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & Speed & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV101KN80 & 80 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-40 \mathrm{~A}\) \\
ADV101KN50 & 50 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-40 \mathrm{~A}\) \\
ADV101KN30 & 30 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-40 \mathrm{~A}\) \\
ADV101KP80 & 80 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
ADV101KP50 & 50 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
ADV101KP30 \(0^{2}\) & 30 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
\hline
\end{tabular}

NOTES
\({ }^{1} \mathrm{~N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier (PLCC).
\({ }^{2}\) PLCC: Plastic Leaded Chip Carrier (J-lead).

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7 V
Voltage on Any Digital Pin . . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\) Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots \ldots 0\) to \(+70^{\circ} \mathrm{C}\) Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Soldering Temperature (10 secs) . . . . . . . . . . . . . . . . 300 \({ }^{\circ} \mathrm{C}\)
Vapor Phase Soldering (l minute) . . . . . . . . . . . . . . . \(220^{\circ} \mathrm{C}\)

NOTES
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. \({ }^{1}\) Analog output short circuit to any power supply or common can be of an indefinite duration.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{PIN CONFIGURATIONS}


\section*{PIN FUNCTION DESCRIPTION}

\section*{Mnemonic \\ BLANK}

\section*{Function}

Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The BLANK signal is latched on the rising edge of CLOCK. While \(\overline{\text { BLANK }}\) is a logical zero, the R0-R7, G0-G7, R0-R7 and REF WHITE pixel and control inputs are ignored.
\begin{tabular}{ll}
\(\overline{\text { SYNC }}\) & \begin{tabular}{l} 
Composite sync control input (TTL compatible). A logical zero on the \(\overline{\text { SYNC }}\) input; switches off a 40 IRE current \\
source on the \(I_{\text {SYNC }}\) output. \(\overline{\text { SYNC }}\) does not override any other control or data input, therefore, it should only be \\
asserted during the blanking interval. \(\overline{\text { SYNC }}\) is latched on the rising edge of CLOCK.
\end{tabular} \\
CLOCK & Clock input (TTL compatible). The rising edge of CLOCK latches the R0-R7, G0-G7, B0-B7, \(\overline{\text { SYNC, }} \overline{\text { BLANK }}\)
\end{tabular}

R0-R7, Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0-G7, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular B0-B7 PCB power or ground plane.
IOR, IOG, IOB Red, green and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated \(75 \Omega\) coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.
\(I_{\text {SYNC }} \quad\) Sync current output. This high impedance current source can be directly connected to the IOG output. This allows sync information to be encoded onto the green channel. \(\mathrm{I}_{\text {SYNC }}\) does not output any current while \(\overline{\mathrm{SYNC}}\) is at logical zero. The amount of current output at \(\mathrm{I}_{\mathrm{SYNC}}\) while \(\overline{\text { SYNC }}\) is at logical one is given by:
\[
I_{S Y N C}(m A)=3,455 \times V_{R E F}(V) / R_{S E T}(\Omega)
\]

If sync information is not required on the green channel, \(\mathrm{I}_{\mathrm{SYNC}}\) should be connected to AGND.
FS ADJUST Full-scale adjust control. A resistor ( \(\mathbf{R}_{\text {SET }}\) ) connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current.
The relationship between \(\mathrm{R}_{\text {SET }}\) and the full-scale output current on IOG (assuming \(\mathrm{I}_{\text {SYNC }}\) is connected to IOG) is given by:
\[
R_{S E T}(\Omega)=12,082 \times V_{R E F}(V) / I O G(m A)
\]

The relationship between \(\mathrm{R}_{\text {SET }}\) and the full-scale output current on IOR and IOB is given by:
\[
I O R, \operatorname{IOB}(m A)=8,628 \times V_{R E F}(V) / R_{S E T}(\Omega)
\]

COMP Compensation pin. This is a compensation pin for the internal reference amplifier. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must be connected between COMP and \(\mathrm{V}_{\mathrm{AA}}\).
\(V_{\text {REF }} \quad\) Voltage reference input. An external 1.2 V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A \(0.1 \mu \mathrm{~F}\) decoupling ceramic capacitor should be connected between \(\mathrm{V}_{\mathrm{REF}}\) and \(\mathrm{V}_{\mathrm{AA}}\).
\(\mathrm{V}_{\mathrm{AA}} \quad\) Analog power supply ( \(5 \mathrm{~V} \pm 5 \%\) ). All \(\mathrm{V}_{\mathrm{AA}}\) pins on the ADV101 must be connected.
GND

FEATURES
66MHz Pipelined Operation
Triple 8-Bit D/A Converters
\(256 \times 24\) Color Palette RAM
\(3 \times 24\) Overlay Registers
RS-343A/RS-170 Compatible Outputs
+5V CMOS Monolithic Construction
40-Pin DIP or Small 44-Pin PLCC Package
Power Dissipation: 1000mW
APPLICATIONS
High Resolution Color Graphics
CAE/CAD/CAM Applications
Image Processing
Instrumentation
Desktop Publishing
AVAILABLE CLOCK RATES
66 MHz
40 MHz

\section*{GENERAL DESCRIPTION}

The ADV453 (ADV®) is a complete analog video output RAMDAC on a single monolithic chip. It is specifically designed for high resolution color graphics systems. The part contains a \(256 \times 24\) color lookup table, a \(3 \times 24\) overlay palette as well as triple 8-bit video D/A converters. The ADV453 is capable of simultaneously displaying up to 259 colors, 256 from the lookup table and three from the overlay registers, out of a total color palette of 16.8 million addressable colors.
The three overlay registers allow for the implementation of overlaying cursors, pull down menus and grids. There is an independent, asynchronous MPU bus which allows access to the color lookup table without affecting the input of video data via the pixel port. The ADV453 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.
The ADV453 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The part is packaged in both a \(0.6^{\prime \prime}, 40\)-pin DIP and a 44-pin plastic leaded (J-lead) chip carrier, PLCC.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Fast video refresh rate, 66 MHz .
2. Compatible with a wide variety of high resolution color graphics systems including VGA \({ }^{\star}\) and Macintosh \(I^{\star \star}\).
3. Three overlay registers allow for implementation of overlaying cursors, pull down menus and grids.
4. Guaranteed monotonic. Integral and differential nonlinearities guaranteed to be a maximum of \(\pm 1\) LSB.
5. Low glitch energy, 50 pV secs.

\footnotetext{
ADV is a registered trademark of Analog Devices, Inc.
*VGA is a trademark of International Business Machines Corp.
\({ }^{\star \star}\) Macintosh II is a registered trademark of Apple Computer Inc.
}



\section*{NOTE}
\({ }^{1}\) Temperature Range ( \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\max }\) ); 0 to \(+70^{\circ} \mathrm{C}\)
\({ }^{2} \mathrm{TTL}\) input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, 37.5 \Omega\). D0-D7 output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{3}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a \(1 \mathrm{k} \Omega\) resistor to ground and are driven by 74 HC logic. Glitch impulse includes clock and data feedthrough, -3 dB test bandwidth \(=2 \times\) clock rate.
Specifications subject to change without notice.

\title{
TIMING CHARACTERISTICS \({ }^{1}\)
}
\(\left(V_{A A}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REF }}=+1.235 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=280 \Omega . \mathrm{I}_{\mathrm{SYNC}}\right.\) connected to IOG. All Specifications \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\max }{ }^{2}\) ).
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & 66MHz Version & 40MHz Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 66 & 40 & MHz max & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 35 & 35 & \(n \mathrm{nmin}\) & \(\overline{\mathrm{CS}}, \mathrm{C} 0, \mathrm{Cl}\) Setup Time \\
\hline \(\mathrm{t}_{2}\) & 35 & 35 & \(n \mathrm{~ns}\) min & \(\overline{\mathrm{CS}}, \mathrm{C} 0, \mathrm{Cl}\) Hold Time \\
\hline \(\mathrm{t}_{3}\) & 25 & 25 & ns min & \(\overline{\mathrm{RD}}\), \(\overline{\mathrm{WR}}\) High Time \\
\hline \(\mathrm{t}_{4}\) & 10 & 10 & ns min & \(\overline{\mathrm{RD}}\) Asserted to Data Bus Driven \\
\hline \(t_{5}\) & 100 & 100 & ns max & \(\overline{\mathrm{RD}}\) Asserted to Data Valid \\
\hline \(t_{6}\) & 15 & 15 & ns max & \(\overline{\mathrm{RD}}\) Negated to Data Bus Three Stated \\
\hline \(\mathrm{t}_{7}\) & 50 & 50 & ns min & \(\overline{\text { WR Low Time }}\) \\
\hline \(\mathrm{t}_{8}\) & 35 & 35 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{9}\) & 0 & 0 & ns min & Write Data Hold Time \\
\hline \(\mathrm{t}_{10}\) & 5 & 7 & ns min & Pixel \& Control Setup Time \\
\hline \(\mathrm{t}_{11}\) & 2 & 3 & ns min & Pixel \& Control Hold Time \\
\hline \(\mathrm{t}_{12}\) & 15 & 25 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{13}\) & 5 & 7 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{14}\) & 5 & 7 & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{15}\) & 20 & 20 & ns typ & Analog Output Delay \\
\hline & 30 & 30 & ns max & \\
\hline \(\mathrm{t}_{16}\) & 3 & 3 & ns typ & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{17}{ }^{3}\) & 25 & 25 & ns typ & Analog Output Settling Time \\
\hline \(\mathrm{t}_{\text {PD }}\) & \(2 \times \mathrm{t}_{12}\) & \(2 \times \mathrm{t}_{12}\) & ns max & Pipeline Delay \\
\hline \(\mathrm{t}_{\text {SK }}\) & 1 & 1 & ns typ ns max & Analog Output Skew \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, 37.5 \Omega\). D0-D7 output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{2}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ); 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Settling time does not include clock and data feedthrough. For this test, the digital inputs have a \(1 \mathrm{k} \Omega\) resistor to ground and are driven by HC logic.
Specifications subject to change without notice.
}


Figure 1. MPU Read/Write Timing


Figure 2. Video Input/Output Timing

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & 4.75 & 5.00 & 5.25 & Volts \\
Ambient Operating & & & & & \\
\(\quad\) Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Output Load & \(\mathrm{R}_{\mathrm{I}}\) & & 37.5 & & \(\Omega\) \\
Reference Voltage & \(\mathrm{V}_{\text {REF }}\) & 1.14 & 1.235 & 1.26 & Volts \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


ABSOLUTE MAXIMUM RATINGS*
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7V
Voltage on Any Digital Pin . . . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\)
Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . . .0\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Vapor Phase Soldering ( 1 minute) . . . . . . . . . . . . . . \(+220^{\circ} \mathrm{C}\)
IOR, IOB, IOG to \(\mathrm{GND}^{1}\). . . . . . . . . . . . . . . . 0 OV to \(\mathrm{V}_{\mathrm{AA}}\)

NOTES
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
\({ }^{1}\) Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

PIN CONFIGURATIONS

DIP


PLCC

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & Speed & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV453KN66 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 66 MHz & N-40A \\
ADV453KN40 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 MHz & N-40A \\
ADV453KP66 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 66 MHz & P-44A \\
ADV453KP40 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 40 MHz & P-44A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{\star} \mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} & Function \\
\hline \(\overline{\text { BLANK }}\) & Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs to the blanking level, as shown in Table V. The BLANK signal is latched on the rising edge of CLOCK. While \(\overline{\text { BLANK }}\) is at logical zero, the pixel and overlay inputs are ignored. \\
\hline \(\overline{\text { SYNC }}\) & Composite sync control input (TTL compatible). A logical zero on the \(\overline{\text { SYNC input switches off a } 40 \text { IRE current }}\) source on the \(\mathrm{I}_{\text {SYNC }}\) output (see Figure 5). \(\overline{\text { SYNC }}\) does not override any other control or data input, as shown in Table V; therefore, it should only be asserted during the blanking interval. \(\overline{\text { SYNC }}\) is latched on the rising edge of CLOCK. \\
\hline CLOCK & Clock input (TTL compatible). The rising edge of CLOCK latches the P0-P7 and OL0-OL1 data inputs as well as the \(\overline{\text { SYNC }}\) and \(\overline{\text { BLANK }}\) control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer. \\
\hline P0-P7 & Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. P0-P7 pixel select inputs are latched on the rising edge of CLOCK. P0 is the LSB. Unused pixel select inputs should be connected to GND. \\
\hline OL0-OL1 & Overlay select inputs (TTL compatible). These inputs specify which palette is to be used to provide color information (see Table IV), i.e., the \(256 \times 24\) color palette or the \(3 \times 24\) overlay palette. When accessing the overlay palette, the P0-P7 inputs are ignored. OL0-OL1 are latched on the rising edge of CLOCK. OL0 is the LSB. Unused inputs should be connected to GND. \\
\hline IOR, IOG, IOB & Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated \(75 \Omega\) coaxial cable, as shown in Figure 4a. All three current outputs should have similar output loads whether or not they are all being used. \\
\hline \(\mathrm{I}_{\text {SYNC }}\) & \begin{tabular}{l}
Sync current output. This high impedance current source can be directly connected to the IOG output (see Figure 3). This allows sync information to be encoded onto the green channel. \(\mathrm{I}_{\mathrm{SYNC}}\) does not output any current while \(\overline{\text { SYNC }}\) is at logical zero. The amount of current output at \(\mathrm{I}_{\mathrm{SYNC}}\) while \(\overline{\text { SYNC }}\) is at logical one is given by:
\[
\mathrm{I}_{\mathrm{SYNC}}(\mathrm{~mA})=1,728 \star \mathrm{~V}_{\mathrm{REF}}(\mathrm{~V}) / \mathrm{R}_{\mathrm{SET}}(\Omega)
\] \\
If sync information is not required on the green channel, \(I_{\text {SYNC }}\) should be connected to GND.
\end{tabular} \\
\hline FS ADJUST & \begin{tabular}{l}
Full scale adjust control. A resistor ( \(\mathbf{R}_{\mathrm{SET}}\) ) connected between this pin and GND (see Figure 6) controls the magnitude of the full scale video signal. Note that the IRE relationships in Figure 5 are maintained, regardless of the full scale output current. \\
The relationship between \(\mathrm{R}_{\text {SET }}\) and the full scale output current on IOG (assuming \(\mathrm{I}_{\text {SYNC }}\) is connected to IOG) is given by:
\[
\mathrm{IOG}(\mathrm{~mA})=(\mathrm{K}+326+1,728) \star \mathrm{V}_{\mathrm{REF}}(\mathrm{~V}) / \mathbf{R}_{\mathrm{SET}}(\Omega)
\] \\
The relationship between \(\mathrm{R}_{\text {SET }}\) and the full scale output current on IOR and IOB is given by:
\[
\begin{aligned}
& \text { IOR, } \operatorname{IOB}(\mathrm{mA})=(\mathrm{K}+326)^{\star} \mathrm{V}_{\mathrm{REF}}(\mathrm{~V}) / \mathbf{R}_{\mathrm{SET}}(\Omega) \\
& \text { where } \mathrm{K}=3,993
\end{aligned}
\]
\end{tabular} \\
\hline COMP & Compensation pin. This is a compensation pin for the internal reference amplifier. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must be connected between COMP and \(\mathrm{V}_{\mathrm{AA}}\) (Figure 6). \\
\hline \(\mathrm{V}_{\text {REF }}\) & Voltage reference input. An external 1.235 V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A \(0.1 \mu \mathrm{~F}\) decoupling ceramic capacitor should be connected between \(\mathrm{V}_{\mathrm{REF}}\) and \(\mathrm{V}_{\mathrm{AA}}\) (Figure 6.) \\
\hline \(\mathrm{V}_{\mathrm{AA}}\) & Analog power supply ( \(5 \mathrm{~V} \pm 5 \%\) ). All \(\mathrm{V}_{\mathrm{AA}}\) pins on the ADV453 must be connected. \\
\hline GND & Analog ground. All GND pins must be connected. \\
\hline \(\overline{\mathrm{CS}}\) & Chip select control input (TTL compatible). \(\overline{\mathrm{CS}}\) must be at logical zero to enable the reading and writing of data to and from the device. The IOR, IOG and IOB outputs are forced to the black level while \(\overline{\mathrm{CS}}\) is at logical zero. Note that the ADV453 will not operate properly if \(\overline{\mathrm{CS}}, \overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) are simultaneously at logical zero. \\
\hline \(\overline{\mathrm{WR}}\) & Write control input (TTL compatible). \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) must both be at logical zero when writing data to the device. D0-D7 data is latched on the rising edge of \(\overline{\mathrm{WR}}\) or \(\overline{\mathrm{CS}}\). See Figure 1. \\
\hline \(\overline{\mathrm{RD}}\) & Read control input (TTL compatible). \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{RD}}\) must both be at logical zero when reading data from the device. See Figure 1. \\
\hline \(\mathrm{CO}, \mathrm{Cl}\) & Command control inputs (TTL compatible). C 0 and C 1 specify the type of read or write operation being carried out, i.e., address register, color palette RAM or overlay registers read or write operations. See Tables I, II, III. \\
\hline D0-D7 & Data bus (TTL compatible). Data is transferred to and from the address register, the color palette RAM and the overlay registers over this 8 -bit bidirectional data bus. D0 is the least significant bit. \\
\hline
\end{tabular}

\title{
CMOS 100 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC
}

\section*{FEATURES}

ADV478/ADV471 (ADV®) Register Level Compatible
IBM PS/2*, VGA*/XGA* Compatible
100 MHz Pipelined Operation
Triple 8-Bit D/A Converters
Triple \(256 \times 8(256 \times 24)\) Color Palette RAM
Three \(15 \times 8\) Overlay Registers

\section*{On-Board Voltage Reference}

RS-343A/RS-170 Compatible Analog Outputs
TTL Compatible Digital Inputs and Outputs
Sync on All Three Channels
Programmable Pedestal ( 0 or 7.5 IRE)
Standard MPU I/O Interface
+5 V CMOS Monolithic Construction
68-Pin PLCC

\section*{APPLICATIONS}

High Resolution Color Graphics
True-Color Visualization
CAE/CAD/CAM
Image Processing
Desktop Publishing

\section*{MODES}

24-Bit True Color 8-Bit Pseudo Color 15-Bit True Color 8-Bit True Color

SPEED GRADES
100 MHz
80 MHz
66 MHz
50 MHz , 35 MHz

\section*{GENERAL DESCRIPTION}

The ADV473 is a complete analog output, Video RAM-DAC on a single CMOS monolithic chip. The part is specifically designed for true-color computer graphics systems.
The ADV473 integrates a number of graphic functions onto one device allowing 24 -bit direct true-color operation at the maximum screen update rate of 100 MHz . It can also be used in other modes, including 15 -bit true color and 8 -bit pseudo or indexed color. The ADV473 is fully PS/2 and VGA register level compatible. It is also capable of implementing IBM's XGA standard.
The device consists of three, high speed, 8-bit, video D/A converters (RGB), a \(256 \times 24\) RAM which can be configured as a


ADV is a registered trademark of Analog Devices Inc.
*Personal System/2 and VGA are trademarks of International Business Machines Corp.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\begin{tabular}{|c|c|c|c|}
\hline Parameter & All Versions & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution (Each DAC) \\
Accuracy (Each DAC) \\
Integral Nonlinearity \\
Differential Nonlinearity \\
Gray Scale Error \\
Coding
\end{tabular} & \[
\begin{aligned}
& 8 \\
& \pm 1 \\
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale \\
Binary
\end{tabular} & Guaranteed Monotonic \\
\hline DIGITAL INPUTS Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\mathrm{IN}}\) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\) & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V} \text { or } 2.4 \mathrm{~V} \\
& \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) Floating-State Leakage Current Floating-State Leakage Capacitance
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& 50 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range \\
Output Current \\
White Level Relative to Black \\
Black Level Relative to Blank (Pedestal \(=7.5\) IRE) \\
Black Level Relative to Blank (Pedestal = 0 IRE) \\
Blank Level \\
Sync Level \\
LSB Size \\
DAC-to-DAC Matching \\
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) \\
Output Capacitance, \(\mathrm{C}_{\text {Out }}\) \\
Output Impedance, \(\mathrm{R}_{\mathrm{OUT}}\)
\end{tabular} &  & \begin{tabular}{l}
\(m A \max\) \\
mA min mA max mA min mA max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max mA min \(m A\) max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) typ \% max V min V max 30 pF max \(\mathrm{k} \Omega\) typ
\end{tabular} & \begin{tabular}{l}
Typically 17.62 mA \\
Typically 1.44 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 7.62 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 2\%
\[
\mathrm{f}=1 \mathrm{MHz}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCE \\
Internal Voltage Reference ( \(\mathrm{V}_{\text {REFOUT }}\) ) \\
External Voltage Reference Range Input Current, I \({ }_{\text {VREF }}\) (Internal Reference) Input Current (External Reference)
\end{tabular} & \[
\begin{aligned}
& 1.08 / 1.32 \\
& 1.14 / 1.26 \\
& 100 \\
& 10
\end{aligned}
\] & \(V \min / V \max\) \(\mathrm{V} \min / \mathrm{V} \max\) \(\mu \mathrm{A}\) typ \(\mu \mathrm{A}\) typ & \begin{tabular}{l}
Typically 1.235 V \\
Typically 1.235 V
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage, \(\mathrm{V}_{\text {AA }}\) \\
Supply Current, \(\mathrm{I}_{\mathrm{AA}}\)
\end{tabular} & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.50 / 5.50 \\
& 220
\end{aligned}
\] & \(V \min / V \max\) \(V \min / V \max\) \(m A \max\) & \(100 \mathrm{MHz}, 80 \mathrm{MHz}\) and 66 MHz Parts 50 MHz and 35 MHz Parts \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Clock and Data Feedthrough \({ }^{3,4}\) Glitch Impulse \({ }^{3,4}\) DAC-to-DAC Crosstalk \({ }^{5}\)
\end{tabular} & \[
\begin{aligned}
& -30 \\
& 75 \\
& -23
\end{aligned}
\] & \begin{tabular}{l}
dB typ \\
pV secs typ \\
dB typ
\end{tabular} & \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1} \pm 5 \%\) for \(100 \mathrm{MHz}, 80 \mathrm{MHz}\) and 66 MHz parts. \(\pm 10 \%\) for 50 MHz and 35 MHz parts.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ); \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.
\({ }^{4}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured at the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs.
\({ }^{5}\) DAC to DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

All specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}{ }^{2}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
100 MHz \\
Version
\end{tabular} & \[
80 \mathrm{MHz}
\]
Version & 66 MHz Version & 50 MHz Version & \begin{tabular}{l}
35 MHz \\
Version
\end{tabular} & Units & Conditions/Comments \\
\hline fmax & 100 & 80 & 66 & 50 & 35 & MHz & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 10 & 10 & 10 & 10 & 10 & ns min & RS0-RS2 Setup Time \\
\hline \(\mathrm{t}_{2}\) & 10 & 10 & 10 & 10 & 10 & ns min & RS0-RS2 Hold Time \\
\hline \(\mathrm{t}_{3}{ }^{4}\) & 3 & 3 & 3 & 3 & 3 & \(n \mathrm{~ns}\) min & \(\overline{\mathrm{RD}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{4}{ }^{4}\) & 40 & 40 & 40 & 40 & 40 & ns max & \(\overline{\mathrm{RD}}\) Asserted to Data Valid \\
\hline \(\mathrm{t}_{5}{ }^{5}\) & 20 & 20 & 20 & 20 & 20 & ns max & \(\overline{\mathrm{RD}}\) Negated to Data Bus 3-Stated \\
\hline \(\mathrm{t}_{6}{ }^{5}\) & 5 & 5 & 5 & 5 & 5 & ns min & Read Data Hold Time \\
\hline \(\mathrm{t}_{7}\) & 10 & 10 & 10 & 10 & 10 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{8}\) & 10 & 10 & 10 & 10 & 10 & ns min & Write Data Hold Time \\
\hline \(\mathrm{t}_{9}\) & 100 & 100 & 100 & 100 & 100 & ns max & CR0-CR3 Delay Time \\
\hline \(\mathrm{t}_{10}\) & 50 & 50 & 50 & 50 & 50 & ns min & \(\overline{\mathrm{RD}}\), \(\overline{\mathrm{WR}}\) Pulse Width Low \\
\hline \(\mathrm{t}_{11}\) & 40 & 40 & 40 & 40 & 40 & ns min & \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) Pulse Width High \\
\hline \(\mathrm{t}_{12}\) & 3 & 3 & 3 & 3 \% & 3 & ns min & Pixel \& Control Setup Time \\
\hline \(\mathrm{t}_{13}\) & 3 & 3 & 3 & 3 3 & 3 & ns min & Pixel \& Control Hold Time \\
\hline \(\mathrm{t}_{14}\) & 10 & 12.5 & 15.15 & 20 & 28 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{15}\) & 3 & 4 & 5 & 6 & 7 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{16}\) & 3 & 4 & 5 & & & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{17}\) & 30 & 30 & 30 & 0 & 30 & ns max & Analog Output Delay \\
\hline \(\mathrm{t}_{18}\) & 3 & & & & & ns typ & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{19}{ }^{6}\) & 13 & & & & 13 & ns max & Analog Output Settling Time \\
\hline \(\mathrm{t}_{\text {SK }}\) & 2 & 2 & 2 \% & & 2 & ns max & Analog Output Skew \\
\hline \(\mathrm{t}_{\text {PD }}\) & \(4 \times \mathrm{t}_{14}\) & \(4 \times \mathrm{t}_{14}\) & \(4 \times \mathrm{t}_{14}\) & \(4 \times 1{ }_{14}\) & \(4 \times \mathrm{t}_{14}\) & ns & Pipeline Delay \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, \mathrm{D} 0-\mathrm{D} 7\) output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{2} \pm 5 \%\) for \(100 \mathrm{MHz}, 80 \mathrm{MHz}\) and 66 MHz parts. \(\pm 10 \%\) for 50 MHz and 35 MHz parts.
\({ }^{3}\) Temperature range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ); \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{4} \mathrm{t}_{3}\) and \(\mathrm{t}_{4}\) are measured with the load circuit of Figure 3 and defined as the time required for an output to cross 0.4 V or 2.4 V .
\({ }^{5} t_{5}\) and \(t_{6}\) are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3 . The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, \(\mathrm{t}_{5}\) and \(\mathrm{t}_{6}\), quoted in the timing characteristics are the true values for the device and, as such, are independent of external bus loading capacitances.
\({ }^{6}\) Settling time does not include clock and data feedthrough.
Specifications subject to change without notice.


Figure 1. MPU Read/Write Timing


NOTES
1. OUTPUT DELAY MEASURED FROM THE \(50 \%\) POINT OF THE RISING EDGE OF CLOCK TO THE 50\% POINT OF FULL-SCALE TRANSITION.
2. SETTLING TIME MEASURED FROM THE 50\% POINT OF FULL-SCALE

TRANSITION TO THE OUTPUT REMAINING WITHIN \(\pm 1\) LSB.
3. OUTPUT RISE/FALL TIME MEASURED BETWEEN THE \(\mathbf{1 0 \%}\) AND \(\mathbf{9 0 \%}\) POINTS OF FULL-SCALE TRANSITION.

Figure 2. Video Input/Output Timing


Figure 3. Load Circuit for Bus Access and Relinquish Time

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\text {AA }}\) & & & & \\
\hline \(100 \mathrm{MHz}, 80 \mathrm{MHz}, 66 \mathrm{MHz}\) Parts & & 4.75 & 5.00 & 5.25 & Volts \\
\hline \(50 \mathrm{MHz}, 35 \mathrm{MHz}\) Parts & & 4.5 & 5.00 & 5.5 & Volts \\
\hline Ambient Operating Temperature & \(\mathrm{T}_{\text {A }}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Output Load & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
\hline Voltage Reference Configuration Reference Voltage & \(\mathrm{V}_{\text {REF }}\) & 1.14 & 1.235 & 1.26 & Volts \\
\hline Current Reference Configuration & & & & & \\
\hline \(\mathrm{I}_{\text {REF }}\) Current & \(\mathrm{I}_{\text {REF }}\) & & & & \\
\hline Standard RS-343A & & -3 & -8.39 & -10 & mA \\
\hline PS/2 Compatible & & -3 & -8.88 & -10 & mA \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage on Any Digital Pin . . . . . GND-0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\)
Ambient Operating Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Vapor Phase Soldering ( 2 minutes) . . . . . . . . . . . . . . \(+220^{\circ} \mathrm{C}\)
IOR, IOG, IOB to GND \({ }^{2}\). . . . . . . . . . . . . . . . . 0 V to VAA
NOTES
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device teliability.
\({ }^{2}\) Analog output short circuit to any power supply or common can be of an indefinite duration.
\begin{tabular}{|c|c|c|c|c|}
\hline Model & Speed & Temperature Range & No. of Pins & Package Option \({ }^{1,2}\) \\
\hline ADV473KP100 & 100 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 68 & P-68A \\
\hline ADV473KP80 & 80 MHZ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 68 & P-68A \\
\hline ADV473KP66 & 66 MHZ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 68 & P-68A \\
\hline ADV473KP50 & 50 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 68 & P-68A \\
\hline ADV473KP35 & 35 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 68 & P-68A \\
\hline
\end{tabular}
\({ }^{1}\) All devices are packaged in a 68 -pin plastic leaded (J-lead) chip carrier. \({ }^{2} \mathbf{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

\section*{PIN CONFIGURATION}

(Continued from page 2-805)
look-up table or a linearization RAM, a 24 -bit wide parallel pixel input port and three \(15 \times 8\) overlay registers. The part is controlled through the MPU port by the various on-board control/command registers.
The individual red, green and blue pixel input ports allow truecolor, image rendition. True-color image rendition, at speeds of up to 100 MHz , is achieved through the 24-bit pixel input port. The ADV473 is also capable of implementing 8-bit true-color, 8 -bit pseudo color and 15 -bit true color.

The ADV473 is capable of generating RGB video output signals, without requiring external buffering, and which are compatible with RS-343A and RS-170 video standards. All digital inputs and outputs are TTL compatible.
The part can be driven by the on-board voltage reference or an external voltage/current reference.
The part is packaged in a 68 -pin Plastic Leaded Chip Carrier (PLCC).

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PIN FUNCTION DESCRIPTION}
\(\left.\begin{array}{ll}\overline{\text { BLANK }} & \begin{array}{l}\text { Composite Blank Control Input (TTL Compatible). A logic zero drives the analog outputs to the blanking level. } \\
\text { It is latched on the rising edge of CLOCK. When BLANK is a logical zero, the pixel and overlay inputs are } \\
\text { ignored. }\end{array} \\
\text { Composite SYNC Control Input (TTL Compatible). A logical zero on this input switches off a } 40 \text { IRE current } \\
\text { source on the analog outputs. SYNC does not override any other control or data input; therefore, it should be } \\
\text { asserted only during the blanking interval. It is latched on the rising edge of CLOCK. If sync information is not } \\
\text { required on the analog outputs, } \overline{\text { SYNC should be connected to ground. }} \\
\text { Clock Input (TTL Compatible). The rising edge of CLOCK latches the R0-R7, G0-G7, S0, S1, OL0-OL3, }\end{array}\right]\)\begin{tabular}{l} 
SYNC, and BLANK inputs. It is typically the pixel clock rate of the video system. It is recommended that \\
CLOCK be driven by a dedicated TTL buffer.
\end{tabular}

When using an external current reference, the relationship between \(\mathrm{I}_{\text {REF }}\) and the full-scale output current on each output is:
\[
\begin{array}{ll}
\mathrm{I}_{\mathrm{REF}}(\mathrm{~mA})=\mathrm{I}_{\mathrm{OUT}}(\mathrm{~mA}) / 3.195 & (\mathrm{SETUP}=7.5 \mathrm{IRE}) \\
\mathrm{I}_{\mathrm{REF}}(\mathrm{~mA})=\mathrm{I}_{\mathrm{OUT}}(\mathrm{~mA}) / 3.025 & (\mathrm{SETUP}=0 \mathrm{IRE})
\end{array}
\]
\begin{tabular}{|c|c|}
\hline COMP & Compensation Pin. If an external voltage reference is used, this pin should be connected to OPA. If an external current reference is used, this pin should be connected to \(\mathrm{I}_{\text {REF }}\). A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must always be used to bypass this pin to \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{V}_{\text {REF }}\) & Voltage Reference Input. If an external voltage reference is used, it must supply this input with a 1.2 V (typical) reference. If an external current reference is used, this pin should be left floating, except for the bypass capacitor \(\mathrm{A} 0.1 \mu \mathrm{~F}\) ceramic capacitor must always be used to decouple this input to \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline OPA & Reference amplifier output. If an external voltage reference is used, this pin must be connected to COMP. When using an external current reference, this pin should be left floating. \\
\hline \(\mathbf{V}_{\text {Refout }}\) & Voltage Reference Output. This output provides a 1.2 V reference and may be connected directly to the \(\mathrm{V}_{\mathrm{REF}}\) pin. If it is preferred to use an external voltage reference, this pin may be left floating. Up to four ADV473s can be driven from \(V_{\text {REFOUT }}\). \\
\hline \(\mathrm{V}_{\text {AA }}\) & Analog power. All \(\mathrm{V}_{\mathrm{AA}}\) pins must be connected. \\
\hline GND & Analog Ground. All GND pins must be connected. \\
\hline \(\overline{\mathrm{WR}}\) & Write Control Input (TTL Compatible). D0-D7 data is latched on the rising edge of \(\overline{\mathrm{WR}}\), and RS0-RS2 are latched on the falling edge of \(\overline{\mathrm{WR}}\) during MPU write operations. \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) should not be asserted simultaneously. \\
\hline \(\overline{\mathbf{R D}}\) & Read Control Input (TTL Compatible). To read data from the device, \(\overline{\mathrm{RD}}\) must be a logical zero. RS0-RS2 are latched on the falling edge of \(\overline{\mathrm{RD}}\) during MPU read operations. \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) should not be asserted simultaneously. \\
\hline RS0, RS1, RS2 & Register Select Inputs (TTL Compatible). RS0-RS2 specify the type of read or write operation being performed. \\
\hline D0-D7 & Data Bus (TTL Compatible). Data is transferred into and out of the device over this eight-bit bidirectional data bus. D0 is the least significant bit. \\
\hline CR0-CR7 & Control Outputs (TTL Compatible). These outputs are used to control application specific features. The output values are determined by the contents of the command register (CR). \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{TERMINOLOGY}

\section*{BLANKING LEVEL}

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

\section*{COLOR VIDEO (RGB)}

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

COMPOSITE \(\overline{\text { SYNC SIGNAL ( } \overline{\text { SYNC }} \text { ) }}\)
The position of the composite video signal which synchronizes the scanning process.

COMPOSITE VIDEO SIGNAL
The video signal with or without setup, plus the composite \(\overline{\text { SYNC }}\) signal.

\section*{GRAY SCALE}

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64 .

\section*{RASTER SCAN}

The most basic method of sweeping a CRT one line at a time to generate and to display images.

\section*{REFERENCE BLACK LEVEL}

The maximum negative polarity amplitude of the video signal.

\section*{REFERENCE WHITE LEVEL}

The maximum positive polarity amplitude of the video signal.

\section*{SETUP}

The difference between the reference black level and the blanking level.

\section*{SYNC LEVEL}

The peak level of the composite \(\overline{\text { SYNC }}\) signal.

\section*{VIDEO SIGNAL}

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{CIRCUIT DESCRIPTION}

\section*{MPU Interface}

The ADV473 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.
Three address decode lines, RS0-RS2, specify whether the MPU is accessing the address register, the color palette RAM, the overlay registers, or read mask register. These controls also determine whether this access is a read or write function. Table I illustrates this decoding. The 8-bit address register is used to address the contents of the color palette RAM and overlay registers.

Table I. Control Input Truth Table
\begin{tabular}{l|l|l|l}
\hline RS2 & RS1 & RS0 & Addressed by MPU \\
\hline 0 & 0 & 0 & Address Register (RAM Write Mode) \\
0 & 1 & 1 & Address Register (RAM Read Mode) \\
0 & 0 & 1 & Color Palette RAM \\
0 & 1 & 0 & Pixel Read Mask Register \\
1 & 0 & 0 & Address Register (Overlay Write Mode) \\
1 & 1 & 1 & Address Register (Overlay Read Mode) \\
1 & 0 & 1 & Overlay Registers \\
1 & 1 & 0 & Command Register \\
\hline
\end{tabular}

Color Palette Writes
The MPU writes to the address register (selecting RAM write mode, RS2 \(=0\), RS1 \(=0\) and RSO \(=0\) ) with the address of the color palette RAM location to be modified. The MPU performs three successive write cycles ( 8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 = 0, RSI \(=0\), RS0 \(=1\) ). After the BLUE write cycle, the three bytes of color information are concatenated into a 24 -bit word or an 18-bit word and written to the location specified by the address register. The address register then increments to the next location which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the palette by initially writing the start address and then performing a sequence of RED, GREEN and BLUE writes. The address automatically increments to the next highest location after a BLUE write.

\section*{Color Palette Reads}

The MPU writes to the address register (selecting RAM read mode, RS2 \(=0\), RS1 \(=1\) and RSO \(=1\) ) with the address of the color palette RAM location to be read back. The contents of the palette RAM are copied to the RED, GREEN and BLUE registers and the address register increments to point to the next palette RAM location. The MPU then performs three successive read cycles ( 8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 \(=0, \mathrm{RS} 1=0\), RS0 \(=1\) ). After the BLUE read cycle, the \(24 / 18\) bit contents of the palette RAM at the location specified by the address register is loaded into the RED, GREEN and BLUE registers. The address register then increments to the next location which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the palette by initially writing the start address and then performing a sequence of RED, GREEN and BLUE reads. The address automatically increments to the next highest location after a BLUE read.

TABLE II. Address Register (ADDR) Operation
\begin{tabular}{l|l|l|l|l|l}
\hline & Value & RS2 & RS1 & RS0 & Addressed by MPU \\
\hline ADDRa,b (Counts Modulo 3) & 00 & \(\mathbf{X}\) & 0 & 1 & Red Value \\
& 01 & \(\mathbf{X}\) & 0 & 1 & Green Value \\
& 10 & \(\mathbf{X}\) & 0 & 1 & Blue Value \\
\hline ADDR0-7 (Counts Binary) & 00H-FFH & 0 & 0 & 1 & Color Palette RAM \\
& XXXX 0000 & 1 & 0 & 1 & Reserved \\
& XXXX 0001 & 1 & 0 & 1 & Overlay Color 1 \\
& XXXX 0010 & 1 & 0 & 1 & Overlay Color 2 \\
& \(\cdot\) & \(\cdot\) & \(\cdot\) & \(\cdot\) \\
& XXXX 1111 & \(\cdot\) & \(\cdot\) & 1 & Overlay Color 15 \\
\hline
\end{tabular}

\section*{Overlay Color Writes}

The MPU writes to the address register (selecting OVERLAY REGISTER write mode, \(\mathrm{RS} 2=1, \mathrm{RS} 1=0\) and \(\mathrm{RS} 0=0\) ) with the address of the overlay register to be modified. The MPU performs three successive write cycles ( 8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the Overlay Registers \((\) RS2 \(=1\), RS1 \(=0\), RS0 \(=1)\). After the BLUE write cycle, the three bytes of color information are concatenated into a 24 -bit word or an 18 -bit word and are written to the overlay register specified by the address register. The address register then increments to the next overlay register which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the overlay registers by initially writing the start address and then performing a sequence of RED, GREEN and BLUE writes. The address automatically increments to the next highest location after a BLUE write.

\section*{Overlay Color Reads}

The MPU writes to the address register (selecting OVERLAY REGISTER read mode, RS2 \(=1\), RS1 \(=1\) and RS0 \(=1\) ) with the address of the overlay register to be read back. The contents of the overlay register are copied to the RED, GREEN and BLUE registers and the address register increments to point to the next highest overlay register. The MPU then performs three successive read cycles ( 8 or 6 bits each of red, green, and blue), using RS0 - RS2 to select the Overlay Registers (RS2 \(=1\), RS1 \(=0\), RSO = 1). After the BLUE read cycle, the \(24 / 18\) bit contents of the overlay register at the specified address register location is loaded into the RED, GREEN and BLUE registers. The address register then increments to the next overlay register which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the overlay registers by initially writing the start address and then performing a sequence of RED, GREEN and BLUE reads. The address automatically increments to the next highest location after a BLUE read.

\section*{Internal Address Register (ADDR)}

When accessing the color palette RAM, the address register resets to 00 H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle.

However, while accessing the overlay color registers, the four most significant bits (since there are only 15 overlay registers) of the address register (ADDR4-7) are ignored.
To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle, (ADDR0-7) are accessible to the MPU, and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

\section*{Synchronization}

The MPU interface operates asynchronously to the pixel port. Data transfers between the color palette RAM/overlay registers and the color registers ( \(R, G\), and \(B\) as shown in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. The MPU can be accessed at any time, even when the pixel CLOCK is stopped.

\section*{8-Bit/6-Bit Color Operation}

The Command Register on the ADV473 specifies whether the MPU is reading/writing 8 bits or 6 bits of color information each cycle.
For 8-bit operation, D0 is the LSB and D7 is the MSB.
For 6-bit operation, color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical "0." It should be noted that when the ADV473 is in 6-bit mode, fullscale output current will be reduced by approximately \(1.5 \%\) relative to the 8 -bit mode. This is the case since the 2 LSBs of each of the three DACs are always set to zero in 6-bit mode.

Command Register (CR)
The ADV473 has an internal command register (CR). This register is 8 bits wide, CR0-CR7 and is directly mapped to the MPU data bus on the part, D0-D7. The command register can be written to or read from. It is not initialized, therefore it must be set. Figure 4 shows what each bit of the CR register controls and shows the values it must be programmed to for various modes of operation.

\section*{Color Modes}

The ADV473 supports four color modes, 24-bit true-color, 15 -bit true-color, 8 -bit true-color and 8 -bit pseudo color. The mode of operation is determined by the S0 and S1 inputs, in conjunction with CR7 and CR6 of the command register. S0 and Sl are pipelined to maintain synchronization with the video data. Table III illustrates the modes of operation.

Table III. Color Operation Modes
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline OL3-OL0 & S1, S0 & CR7, CR6 & Mode & R7-R0 & G7-G0 & B7-B0 \\
\hline 1111 & XX & XX & Overlay Color 15 & \$XX & \$XX & \$XX \\
\hline - & - & - & & & & \\
\hline - & - & . & & & & \\
\hline 0001 & XX & XX & Overlay Color 1 & \$XX & \$XX & \$XX \\
\hline 0000 & 00 & 00 & 24-Bit True-Color & R7-R0 & G7-G0 & B7-B0 \\
\hline 0000 & 00 & 01 & 24-Bit True-Color & R7-R0 & G7-G0 & B7-B0 \\
\hline 0000 & 00 & 10 & 24-Bit True-Color & R7-R0 & G7-G0 & B7-B0 \\
\hline 0000 & 00 & 11 & Reserved & - Reserved & Reserved & Reserved \\
\hline 0000 & 01 & 00 & 24-Bit True-Color Bypass & - R7-R0 & G7-G0 & B7-B0 \\
\hline 0000 & 01 & 01 & 24-Bit True-Color Bypass & R7-R0 & G7-G0 & B7-B0 \\
\hline 0000 & 01 & 10 & 24-Bit True-Color Bypass & R7-R0 & G7-G0 & B7-B0 \\
\hline 0000 & 01 & 11 & Reserved \({ }^{4}\) ) & Reserved & Reserved & Reserved \\
\hline 0000 & 10 & 00 & 8-Bit PseudoColor (Red) & P7-P0 & Ignored & Ignored \\
\hline 0000 & 10 & 01 & - 8-Bit Pseudo Color (Green) & Ignored & P7-P0 & Ignored \\
\hline 0000 & 10 & 10 & 8-Bit PseudoColor (Blue) & Ignored & Ignored & P7-P0 \\
\hline 0000 & 10 & 11 & 15-Bit True Color & orrrrrgg & gggbbbbb & Ignored \\
\hline 0000 & 11 & 00 & 8-Bit True-Color Bypass (Red) & rrrgggbb & Ignored & Ignored \\
\hline 0000 & 11 & 01 & 8-Bit True-Color Bypass (Green) & Ignored & rrrgggbb & Ignored \\
\hline 0000 & 11 & 10 & 8-Bit True-Color Bypass (Blue) & Ignored & Ignored & rrrgggbb \\
\hline 0000 & 11 & 11 & 15-Bit True-Color Bypass & Orrrrrgg & gggbbbbb & Ignored \\
\hline
\end{tabular}


Figure 4. Command Register (CR)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{VIDEO MODES}

\section*{24-Bit True-Color Mode}

Twenty-four bits of RGB color information may be input into the ADV473 every clock cycle. The 24 bits of pixel information are input via the R0-R7, G0-G7, and B0-B7 inputs. R0-R7 address the red color palette RAM, G0-G7 address the green color palette RAM, and B0-B7 address the blue color palette RAM. Each RAM provides 8 bits of color information to the corresponding D/A converter. The pixel read mask register is used in this mode.

\section*{24-Bit True-Color Bypass Mode}

Twenty-four bits of pixel information may be input into the ADV473 every clock cycle. The 24 bits of pixel information are input via the R0-R7, G0-G7, and B0-B7 inputs. R0-R7 drive the red DAC directly, G0-G7 drive the green DAC directly, and B0-B7 drive the blue DAC directly. The color palette RAMs and pixel read mask register are bypassed.

\section*{8-Bit Pseudo-Color Mode}

Eight bits of pixel information may be input into the ADV473 every clock cycle. The 8 bits of pixel information (P0-P7) are input via the R0-R7, G0-G7 or B0-B7 inputs, as specified by CR7 and CR6. All three color palette RAMs are addressed by the same 8 bits of pixel data (P0-P7). Each RAM provides 8 bits of color information to the corresponding D/A converter. The pixel read mask register is used in this mode.

\section*{8-Bit True-Color Bypass Mode}

Eight bits of pixel information may be input into the ADV473 every clock cycle. The 8 bits of pixel information are input via the R0-R7, G0-G7 or B0-B7 inputs, as specified by CR7 and CR6.

Table IV. 8-Bit True-Color Bypass Video Input Format
\begin{tabular}{l|l|l|l}
\hline \begin{tabular}{l} 
R0-R7 \\
Inputs \\
Selected
\end{tabular} & \begin{tabular}{l} 
G0-G7 \\
Inputs \\
Selected
\end{tabular} & \begin{tabular}{l} 
B0-B7 \\
Input \\
Selected
\end{tabular} & \begin{tabular}{l} 
Inputs \\
Format
\end{tabular} \\
\hline R7 & G7 & B7 & R7 \\
R6 & G6 & B6 & R6 \\
R5 & G5 & B5 & R5 \\
R4 & G4 & B4 & G7 \\
R3 & G3 & B3 & G6 \\
R2 & G2 & B2 & G5 \\
R1 & G1 & B1 & B7 \\
R0 & G0 & B0 & B6 \\
\hline
\end{tabular}

As seen in the table, 3 bits of red, 3 bits of green, and 2 bits of blue data are input. The 3 MSBs of the red and green DACs are driven directly by the inputs, while the 2 MSBs of the blue DAC are driven directly. The 5 LSBs for the red and green DACs, and the 6 LSBs for the blue DAC, are a logical zero. The color palette RAMs and pixel read mask register are bypassed.

\section*{15-Bit True-Color Bypass Mode}

Fifteen bits of pixel information may be input into the ADV473 every clock cycle. The 15 bits of pixel information ( 5 bits of red, 5 bits of green, and 5 bits of blue) are input via the R0-R7 and G0-G7 inputs.

Table V. 15-Bit True-Color Video Input Format
\begin{tabular}{l|l}
\begin{tabular}{l} 
Pixel \\
Inputs
\end{tabular} & \begin{tabular}{l} 
Input \\
Format
\end{tabular} \\
\hline R7 & 0 \\
R6 & R7 \\
R5 & R6 \\
R4 & R5 \\
R3 & R4 \\
R2 & R3 \\
R1 & G7 \\
R0 & G6 \\
G7 & G5 \\
G6 & G4 \\
G5 & G3 \\
G4 & B7 \\
G3 & B6 \\
G2 & B5 \\
G1 & B4 \\
G0 & B3 \\
\hline
\end{tabular}

The 5 MSBs of the red, green, and blue DACs are driven directly by the inputs. The 3 LSBs are a logical zero. The color palette RAMs and pixel read mask register are bypassed.

\section*{Overlays}

The overlay inputs, OL0-OL3, have priority regardless of the color mode as shown in Table III.

\section*{Pixel Read Mask Register}

The 8 -bit pixel read mask register is implemented as three 8 -bit pixel read mask registers, one each for the R0-R7, G0-G7, and B0-B7 inputs. When writing to the pixel read mask register, the same data is written to all three registers. The read mask registers are located just before the color palette RAMs. Thus, they are used only in the 24 -bit true-color and 8 -bit pseudo-color modes since these are the only modes that use the color palette RAMs.

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the 8 -bit inputs prior to addressing the color palette RAMs. Bit D0 of the pixel read mask register corresponds to pixel input P0 (R0, G0, or B0 depending on the mode). Bit D0 also corresponds to data bus Bit D0.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}


Figure 5. Composite Video Output Waveform (Setup \(=7.5\) IRE)

Table VI. Video Output Truth Table (Setup \(=\mathbf{7 . 5}\) IRE)
\begin{tabular}{l|l|l|l|l}
\hline & & & \\
Description & \begin{tabular}{l}
\(\mathbf{I}_{\text {OUT }}\) \\
\((\mathbf{m A})\)
\end{tabular} & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & \begin{tabular}{l} 
DAC \\
Input Data
\end{tabular} \\
\hline WHITE & 26.67 & 1 & 1 & FFH \\
DATA & Data+9.05 & 1 & 1 & Data \\
DATA-SYNC & Data+1.44 & 0 & 1 & Data \\
BLACK & 9.05 & 1 & 1 & 00 H \\
BLACK-SYNC & 1.44 & 0 & 1 & 00 H \\
BLANK & 7.62 & 1 & 0 & XXH \\
SYNC & 0 & 0 & 0 & XXH \\
\hline
\end{tabular}

NOTE
Typical with full-scale 10 , \(10 \mathrm{IO}, \mathrm{IOB}=26.67 \mathrm{~mA}\), SETUP \(=7.5\) IRE, \(\mathrm{V}_{\mathrm{REF}}=1.235 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=140 \Omega\). External voltage or current reference adjusted for 26.67 mA full-scale output.

note:
\(75 \Omega\) DOUBLY-TERMINATED LOAD, SETUP \(=0\) IRE, \(V_{\text {REF }}=1.235 \mathrm{~V}, \mathrm{R}_{\text {SET }}=140 \Omega\) RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 6. Composite Video Output Waveform (SETUP \(=0\) IRE)

Table VII. Video Output Truth Table (SETUP = 0 IRE)
\begin{tabular}{|c|c|c|c|c|}
\hline Description & \begin{tabular}{l}
\(\mathrm{I}_{\text {OUT }}\) \\
(mA)
\end{tabular} & SYNC & \(\overline{\text { BLANK }}\) & \begin{tabular}{l}
DAC \\
Input Data
\end{tabular} \\
\hline WHITE & 25.24 & & 1 & FFH \\
\hline DATA & Data+7.62 & & & Data \\
\hline DATA-SYNC & Data & & 1 & Data \\
\hline BLACK & 7.62 & 1 & & 00H \\
\hline BLACK-SYNC & 0 & & 1 & 00H \\
\hline BLANK & 7.62 & & & XXH \\
\hline SYNC & & 0 & 0 & XXH \\
\hline
\end{tabular}

Typical with full-scale IOR, IOG, TOB \(=25.24 \mathrm{~mA}\), SETUP \(=0\) IRE, \(\mathrm{V}_{\text {REF }}\) \(=1.235 \mathrm{~V}, \mathrm{R}_{\text {SET }}=140 \Omega\). External voltage or current reference adjusted for 26.67 mA full-scale output.

\section*{PC BOARD LAYOUT CONSIDERATIONS}

The layout should be optimized for lowest noise on the ADV473 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should be minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all ADV473 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV473, the analog output traces, and all the digital signal traces leading up to the ADV473.

\section*{Power Planes}

The ADV473 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ) at a single point through a ferrite bead, as illustrated in Figures 7, 8 and 9. This bead should be located within three inches of the ADV473.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV473 power pins and current/voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

\section*{Supply Decoupling}

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor decoupling each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) pins to GND. These capacitors should be placed as close as possible to the device.
It is important to note that while the ADV473 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three-terminal voltage regulator for supplying power to the analog power plane.

\section*{ADV473}

\section*{Digital Signal Interconnect}

The digital inputs to the ADV473 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.
Due to the high clock rates involved, long clock lines to the ADV473 should be avoided to reduce noise pickup.
Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not to the analog power plane.

\begin{tabular}{l|l|l}
\hline COMPONENT & DESCRIPTION & VENDOR PART NUMBER \\
\hline C1-C5 & \(0.1 \mu\) F CERAMIC CAPACITOR & ERIE RPE11225U104M50V \\
C6 & \(10 \mu\) F TANTALUM CAPACITOR & MALLORY CSR13G106KM \\
L1 & FERRITE BEAD & FAIR-RITE 2743001111 \\
R1, R2, R3 & \(75 \Omega 1 \%\) METAL FILM RESISTOR & DALE CMF \\
R4 & \(1 \mathrm{k} \Omega\) 5\% RESISTOR & \\
RSET & \(1 \%\) METAL FILM RESISTOR & \\
Z1 & \(1.23 V\) VOLTAGE REFERENCE & AD589JN \\
\hline
\end{tabular}

Figure 7. Typical Connection Diagram (External Voltage Reference)

\section*{Analog Signal Interconnect}

The ADV473 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.
The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.
For maximum performance, the analog outputs should each have a \(75 \Omega\) load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV473 to minimize reflections.

For more information on circuit board design and layout, see application note entitled "Design and Layout of a Video Graphics System for Reduced EMI" available from Analog Devices, Publication No. E1309-15-10/89.


Figure 8. Typical Connection Diagram (Internal Voltage Reference)

\section*{FEATURES}

Personal System/2* and VGA* Compatible
Plug-in Replacement for INMOS 171/176
66MHz Pipelined Operation
Three 6-Bit D/A Converters
\(256 \times 18\) Color Palette RAM
RS-343A/RS-170 Compatible Outputs
Blank on All Three Channels
Standard MPU Interface
Asynchronous Access to All Internal Registers
+5V CMOS Monolithic Construction
Low Power Dissipation
Standard 28-Pin, 0.6" DIP and 44-Pin PLCC
APPLICATIONS
High Resolution Color Graphics
CAE/CAD/CAM Applications
Image Processing
Instrumentation
Desktop Publishing
AVAILABLE CLOCK RATES 66 MHz
50 MHz
35MHz

\section*{GENERAL DESCRIPTION}

The ADV476 (ADV®) is a pin compatible and software compatible RAM-DAC designed specifically for VGA and Personal System/2 color graphics.
The ADV476 is a complete analog output RAM-DAC on a single monolithic chip. The part contains a \(256 \times 18\) color lookup table, a pixel mask register as well as a triple 6-bit video D/A converter. The ADV476 is capable of simultaneously displaying up to 256 colors, from a total color palette of \(\mathbf{2 6 2 , 1 4 4}\) addressable colors.

The on-chip asynchronous MPU bus allows access to the color lookup table without affecting the input video data via the pixel port. The pixel read mask register provides a convenient way of altering the displayed colors without updating the color lookup table. The ADV476 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.
The ADV476 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation and small board area. The part is packaged in a \(0.6^{\prime \prime}, 28-\) pin DIP and a 44 -pin PLCC.

\footnotetext{
*Personal System/2 and VGA are trademarks of International Business Machines Corp.
ADV is a registered trademark of Analog Devices, Inc.
}

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Standard video refresh rates, \(35 \mathrm{MHz}, 50 \mathrm{MHz}\) and 66 MHz .
2. Fully compatible with VGA and Personal System/2 color graphics.
3. Guaranteed monotonic. Integral and differential linearity guaranteed to be a maximum of \(\pm 1\) LSB.
4. Low glitch energy, 75 pV secs.

\title{

}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & All Versions & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution (Each DAC) \\
Accuracy (Each DAC) \\
Integral Nonlinearity \\
Full Scale Error \\
Blank Level \\
Offset Error
\end{tabular} & \[
\begin{aligned}
& 6 \\
& \pm 0.5 \\
& \pm 5 \\
& \pm 0.5 \\
& \pm 0.5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
\% max \\
LSB max \\
LSB max
\end{tabular} & \[
\begin{aligned}
& \text { Guaranteed Monotonic } \\
& \text { Full Scale }=2.15 \times \mathrm{I}_{\text {REF }} \times \mathrm{R}_{\mathrm{L}}, \mathrm{I}_{\text {REF }}=8.39 \mathrm{~mA} \\
& \overline{\mathrm{BLANK}}=\text { Logic Low } \\
& \overline{\text { BLANK }}=\text { Logic High }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) \\
Input Current, \(\mathrm{I}_{\mathrm{IN}}\) \\
Input Current ( \(\overline{\mathrm{RD}}\) Input Only) Input Capacitance, \(\mathrm{C}_{\text {IN }}\)
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 10 \\
& \pm 100 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
V min \\
\(V\) max \\
\(\mu \mathrm{A}\) max \\
\(\mu \mathrm{A}\) max \\
pF typ
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \\
& \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) Floating-State Leakage Current Floating-State Output Capacitance
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& \pm 50 \\
& 7
\end{aligned}
\] & V min V max \(\mu \mathrm{A}\) max pF typ & \[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=500 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\
& \mathrm{I}_{\text {SINK }}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, 0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Max Output Voltage Max Output Current DAC to DAC Matching \({ }^{2}\) Analog Output Capacitance
\end{tabular} & \[
\begin{aligned}
& 1.5 \\
& 21 \\
& \pm 2.5 \\
& 10
\end{aligned}
\] & V min mA min \% max pF typ & \[
\begin{aligned}
& \mathrm{IO} \leq 10 \mathrm{~mA}, \mathrm{IO}=2.15 \times \mathrm{I}_{\text {REF }} \\
& \mathrm{VO} \leq 1 \mathrm{~V} \\
& \overline{\text { BLANK }}=\text { Logic Low }
\end{aligned}
\] \\
\hline CURRENT REFERENCE Input Current ( \(\mathrm{I}_{\text {REF }}\) ) Range Voltage at \(\mathrm{I}_{\text {REF }}\) & \[
\begin{aligned}
& -3 /-10 \\
& \mathrm{~V}_{\mathrm{CC}}-3 / \mathrm{V}_{\mathrm{CC}}
\end{aligned}
\] & \(\mathrm{mA} \min / \mathrm{mA} \max\) \(\mathrm{V} \min / V \max\) & \(\mathrm{I}_{\mathrm{REF}}=8.88 \mathrm{~mA}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage, \(\mathrm{V}_{\mathrm{CC}}\) Supply Current, \(\mathrm{I}_{\mathrm{CC}}\) Power Supply Rejection Ratio
\end{tabular} & \[
\begin{aligned}
& 4.5 / 5.5 \\
& 220 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& V \min / V \max \\
& m A \max \\
& \% / V
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{MAX}}=66 \mathrm{MHz}, \mathrm{IO}=2.15 \times \mathrm{I}_{\mathrm{REF}}, \mathrm{D} 0 \text { to } \mathrm{D} 7 \text { Unloaded } \\
& 4.5<\mathrm{V}_{\mathrm{CC}}<5.5 \mathrm{~V}, \mathrm{IO}=2.15 \times \mathrm{I}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \\
& \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{I}_{\mathrm{REF}}=8.88 \mathrm{~mA}
\end{aligned}
\] \\
\hline DYNAMIC PERFORMANCE Clock and Data Feedthrough \({ }^{3,4}\) Glitch Impulse \({ }^{3,4}\) & \[
\begin{aligned}
& -35 \\
& 75
\end{aligned}
\] & \begin{tabular}{l}
dB typ \\
pV secs typ
\end{tabular} & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature range ( \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\max }\) ); 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Relative to the midpoint of the distribution of the three DACs measured at full scale.
\({ }^{3}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, 37.5 \Omega\). D0-D7 output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{4}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a \(1 \mathrm{k} \Omega\) resistor to ground and are driven by 74 HC logic. Glitch impulse includes clock and data feedthrough, -3 dB test bandwidth \(=2 \times\) clock rate .
Specifications subject to change without notice.

\section*{TIMING CHARACTERISTICS \({ }^{1}\)}
\(\left(V_{c c}=+5 V \pm 10 \%\right.\). All Specifications \(T_{\text {min }}\) to \(\left.T_{\text {max }}{ }^{2}\right)\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & 66MHz Version & 50MHz Version & 35MHz Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 66 & 50 & 35 & MHz & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 10 & 10 & 15 & ns min & RS0, RS1 Setup Time \\
\hline \(\mathrm{t}_{2}\) & 10 & 10 & 15 & ns min & RS0, RS1 Hold Time \\
\hline \(\mathrm{t}_{3}\) & 5 & 5 & 5 & ns min & \(\overline{\mathrm{RD}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{4}\) & 40 & 40 & 40 & ns max & \(\overline{\mathrm{RD}}\) Asserted to Data Valid \\
\hline \(t_{s}\) & 20 & 20 & 20 & ns max & \(\overline{\mathrm{RD}}\) Negated to Data Bus 3-Stated \\
\hline \(\mathrm{t}_{6}\) & 10 & 10 & 15 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{7}\) & 10 & 10 & 15 & ns min & Write Data Hold Time \\
\hline \(\mathrm{t}_{8}\) & 50 & 50 & 50 & \(n \mathrm{~ns}\) min & \(\overline{\text { RD }}\), \(\overline{\text { WR }}\) Pulse Width Low \\
\hline \(\mathrm{t}_{9}\) & \(4 \times \mathrm{t}_{12}\) & \(4 \times \mathrm{t}_{12}\) & \(4 \times \mathrm{t}_{12}\) & ns min & \(\overline{\mathrm{RD}}\), WR Pulse Width High \\
\hline \(\mathrm{t}_{10}\) & 3 & 3 & 4 & ns min & Pixel \& Control Setup Time \\
\hline \(\mathrm{t}_{11}\) & 3 & 3 & 4 & ns min & Pixel \& Control Hold Time \\
\hline \(\mathrm{t}_{12}\) & 15.3 & 20 & 28 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{13}\) & 5 & 6 & 7 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{14}\) & 5 & 6 & 9 & ns min & Clock Pulse Width Low Time \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{15}\)} & 30 & 30 & 30 & ns max & Analog Output Delay \\
\hline & 5 & 5 & 5 & ns min & \\
\hline & 6 & 8 & 8 & ns max & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{17}{ }^{3}\) & 15.3 & 20 & 25 & ns typ & Analog Output Settling Time \\
\hline \(\mathrm{t}_{18}\) & 2 & 2 & 2 & ns min & Analog Output Skew \\
\hline \({ }^{t_{P D}}\) & 4 & 4 & 4 & clocks & Pipeline Delay \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, 37.5 \Omega\). D0-D7 output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{2}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ); 0 to \(+70^{\circ} \mathrm{C}\)
\({ }^{3}\) Settling time does not include clock and data feedthrough. For this test, the digital inputs have a \(1 \mathrm{k} \Omega\) resistor to ground and are driven by 74 HC logic.
Specifications subject to change without notice.


Figure 1. MPU Read/Write Timing


\section*{NOTES}
1. OUTPUT DELAY ( \(t_{13}\) ) MEASURED FROM THE 50\% POINT OF THE RISING EDGE OF THE PCLK TO THE 50\% POINT OF FULL SCALE TRANSITION.
2. SETTLING TIME ( \(t_{17}\) ) MEASURED FROM THE \(50 \%\) POINT OF FULL SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN \(\pm 1 / 4\) LSB.
3. OUTPUT RISE/FALL TIME ( \(\mathbf{t}_{16}\) ) MEASURED BETWEEN THE \(\mathbf{1 0 \%}\) AND \(\mathbf{9 0 \%}\) POINTS OF FULL SCALE TRANSITION.

Figure 2. Video Input/Output Timing

\section*{ABSOLUTE MAXIMUM RATINGS*}
\begin{tabular}{|c|}
\hline \multirow[b]{11}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

ORDERING GUIDE \({ }^{\mathbf{1 , 2}}\)
\begin{tabular}{l|l|l|l}
\hline Model & Speed & Package Type & \begin{tabular}{l} 
Package \\
Option \(^{3}\)
\end{tabular} \\
\hline ADV476KN35 & 35 MHz & 28-Pin DIP & N-28 \\
ADV476KN50 & 50 MHz & 28-Pin DIP & N-28 \\
ADV476KN66 & 66 MHz & 28-Pin DIP & N-28 \\
ADV476KP35 & 35 MHz & 44-Pin PLCC & P-44A \\
ADV476KP50 & 50 MHz & 44-Pin PLCC & P-44A \\
ADV476KP66 & 66 MHz & 44-Pin PLCC & P-44A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) All devices are specified for 0 to \(+70^{\circ} \mathrm{C}\) operation.
\({ }^{2}\) Devices are packaged in 0.6 " 28 -pin plastic DIPs ( \(\mathrm{N}-28\) ), and 44 -pin J-leaded PLCC (P-44A).
\({ }^{3} \mathrm{~N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{CC}}\) & 4.5 & 5.00 & 5.5 & Volts \\
Ambient Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Output Load & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
Reference Current & \(\mathrm{I}_{\mathrm{REF}}\) & -3 & & -10 & mA \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\({ }^{-} V_{\text {feF }}\) MUST BE TERMINATED THROUGH A \(0.1 \mu\) F CERAMIC CAPACITOR TO \(v_{C C}\) OPA IS LEFT UNCONNECTED; COMP IS CONNECTED TO \(I_{\text {REF }}\) (SEE figure 8).
**NC = NO CONNECT
The above pins allow the ADV476KP (44-Pin PLCC) to be alternatively driven by a voltage reference. If it is desired to use a voltage reference configuration instead of the current reference configuration described in this data sheet, the above listed pins must be connected as described in Figure 6 of the ADV478/ADV471 data sheet of this reference manual.

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} & Function \\
\hline \(\overline{\text { BLANK }}\) & Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs to the blanking level, as shown in Table V. The BLANK signal is latched on the rising edge of PCLK. While \(\overline{\text { BLANK }}\) is a logical zero, the pixel inputs are ignored. \\
\hline PCLK & Clock input (TTL compatible). The rising edge of PCLK latches the P0-P7 data inputs and the \(\overline{\text { BLANK }}\) control input. It is typically the pixel clock rate of the video system. PCLK should be driven by a dedicated TTL buffer. \\
\hline P0-P7 & Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. P0-P7 pixel select inputs are latched on the rising edge of PCLK. P0 is the LSB. Unused pixel select inputs should be connected to GND. \\
\hline RED, GREEN, BLUE & Red, green and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated \(75 \Omega\) coaxial cable, as shown in Figure 4a. All three current outputs should have similar output loads whether or not they are all being used. \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Analog power supply ( \(5 \mathrm{~V} \pm 10 \%\) ). \\
\hline GND & Analog ground. \\
\hline \(\mathrm{I}_{\text {REF }}\) & Current reference input. The relationship between the current input and the full scale output voltage of the DACs is given by the following expression:
\[
\begin{aligned}
& \mathrm{I}_{\mathrm{REF}}=\mathrm{VO}(\text { Full Scale }) / 2.15 \times \mathrm{R}_{\mathrm{L}} \\
& \mathrm{R}_{\mathrm{L}}=\text { Load Resistance }
\end{aligned}
\] \\
\hline \(\overline{\mathrm{WR}}\) & Write control input (TTL compatible). \(\overline{\mathrm{WR}}\) must be at logical zero when writing data to the device. D0-D7 data is latched on the rising edge of \(\overline{\mathrm{WR}}\). See Figure 1. \\
\hline \(\overline{\mathrm{RD}}\) & Read control input (TTL compatible). \(\overline{\mathrm{RD}}\) must both be at logical zero when reading data from the device. See Figure 1. \\
\hline RS0, RS1 & Command control inputs (TTL compatible). RS0 and RS1 specify the type of read or write operation being carried out, i.e., address register or color palette RAM read or write operations. See Tables I, II, III. \\
\hline D0-D7 & Data bus (TTL compatible). Data is transferred to and from the address register and the color palette RAM over this 8 -bit bidirectional data bus. D0 is the least significant bit. \\
\hline
\end{tabular}

\section*{TERMINOLOGY}

\section*{Blanking Level}

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the Front Porch or Back Porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.
Color Video (RGB)
This usually refers to the technique of combining the three primary colors of Red, Green and Blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

\section*{Gray Scale}

The discrete levels of video signal between Reference Black and Reference White levels. An 8-bit DAC contains 256 different levels while a 6 -bit DAC contains 64 .

\section*{Raster Scan}

The most basic method of sweeping a CRT one line at a time to generate and display images.

\section*{Reference Black Level}

The maximum negative polarity amplitude of the video signal.

\section*{Reference White Level}

The maximum positive polarity amplitude of the video signal.

\section*{Video Signal}

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{ADV476}

\section*{MPU Interface}

As illustrated in the functional block diagram, the ADV476 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM .
The RS0 and RS1 control inputs specify whether the MPU is accessing the address register or the color palette RAM, as shown in Table I. The 8-bit address register is used to address the color palette RAM, eliminating the requirement for external address multiplexers.
\begin{tabular}{l|l|l}
\hline RS1 & RS0 & Addressed by MPU \\
\hline 0 & 0 & Pixel Address Register (RAM Write Mode) \\
1 & 1 & Pixel Address Register (RAM Read Mode) \\
0 & 1 & Color Palette RAM \\
1 & 0 & Pixel Read Mask Register \\
\hline
\end{tabular}

\section*{Table I. Control Input Truth Table}

To write color data, the MPU writes to the address register with the 8 -bit address of the color palette RAM location which is to be modified. The MPU performs three successive write cycles (six bits of red data, six bits of green data and six bits of blue data). During the blue write cycle, the three bytes of color information are concatenated into an 18 -bit word and written to the location specified by the address register. The address register then automatically increments to the next location which the MPU may modify by simply writing another sequence of red, green and blue data.
To read back color data, the MPU loads the address register with the address of the color palette RAM location to be read. The MPU performs three successive read cycles (6 bits each of red, green and blue data). Following the blue read cycle, the address register increments to the next location which the MPU
may read by simply reading another sequence of red, green and blue data.
This 6-bit color data is right justified, i.e., the lower six bits of the data bus with D0 being the LSB and D5 the MSB. D6 and D7 are ignored during a color write cycle and are set to zero during a color read cycle.

During color palette RAM access, the address register resets to 00 H following a blue read or write operation to RAM location FFH.

The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM and the color registers ( \(R, G\), and \(B\) in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. Color (RGB) data is normally loaded to the color palette RAM during video screen retrace, i.e., during the video waveform blanking period, see Figure 5.
To keep track of the red, green and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle, (ADDR0-7) are accessible to the MPU, and are used to address color palette RAM locations, as shown in Table III. ADDR0 is the LSB when the MPU is accessing the RAM. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.
Figure 1 illustrates the MPU read/write timing and Table III shows the associated functional instructions.
\begin{tabular}{l|l|l|l|l}
\hline & Value & RS1 & RS0 & Addressed by MPU \\
\hline ADDRa,b (Counts Modulo 3) & 00 & & & \begin{tabular}{l} 
Red Value \\
Green Value \\
Blue Value
\end{tabular} \\
\hline & 01 & & & \\
& 10 & & & Color Palette RAM \\
\hline
\end{tabular}

Table II. Address Register (ADDR) Operation
\begin{tabular}{llllll|ll}
\hline\(\overline{\mathbf{R D}}\) & \(\overline{\mathbf{W R}}\) & RS0 & RS1 & ADDRa & ADDRb & Operation Performed & \\
\hline \(\mathbf{1}\) & 0 & 0 & 0 & \(\mathbf{X}\) & \(\mathbf{X}\) & Write Address Register; & \begin{tabular}{l} 
D0-D7 \(\rightarrow\) ADDR0-7 \\
0 \(\rightarrow\) ADDRa,b
\end{tabular} \\
1 & 0 & 1 & 0 & 0 & 0 & Write Red Value; & \begin{tabular}{l} 
Increment ADDRa-b \\
1
\end{tabular} \\
0 & 1 & 0 & 0 & 1 & Write Green Value; & \begin{tabular}{l} 
Increment ADDRa-b \\
Modify RAM Location \\
1
\end{tabular} & 0
\end{tabular}

Table III. Truth Table for ReadWrite Operations

\section*{Frame Buffer Interface}

The P0-P7 inputs are used to address the color palette RAM, as shown in Table IV. These inputs are latched on the rising edge of PCLK and address any of the 256 locations in the color palette RAM. The addressed location contains 18 bits of color ( 6 bits of red, 6 bits of green and 6 bits of blue) information. This data is transferred to the three DACs and is then converted to an analog output (RED, GREEN, BLUE), these outputs then control the red, green and blue electron guns in the monitor.
The \(\overline{\text { BLANK }}\) input is also latched on the rising edge of PCLK. This is to maintain synchronization with the color data.
\begin{tabular}{l|l}
\hline P0-P7 & Addressed by Frame Buffer \\
\hline 00 H & Color Palette RAM Location 00H \\
01 H & Color Palette RAM Location 01H \\
\(\bullet\) & \(\bullet\) \\
\(\bullet\) & \(\bullet\) \\
FFH & Color Palette RAM Location FFH \\
\hline
\end{tabular}

Table IV. Pixel Select/Color Palette Control Truth Table

\section*{Pixel Read Mask Register}

The Pixel Read Mask Register in the ADV476 can be used to implement register level pixel processing, thereby cutting down on software overhead. This is achieved by gating the input pixel stream (P0-P7) with the contents of the pixel read mask register. The operation is a bitwise logical ANDing of the pixel data. The contents of this register can be accessed and altered at any time by the MPU (D0-D7). Table I shows the relevant control signals.
This pixel masking operation can be used to alter the displayed colors without changing the contents of either the video frame

\section*{Analog Interface}

The ADV476 has three analog outputs, corresponding to the Red, Green and Blue video signals.
The Red, Green and Blue analog outputs of the ADV476 are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a \(37.5 \Omega\) load, such as a doubly-terminated \(75 \Omega\) coaxial cable. Figure \(4 a\) shows the required configuration for each of the three RGB outputs connected into a doubly-terminated \(75 \Omega\) load. This arrangement will develop RS-343A video output voltage levels across a \(75 \Omega\) monitor. A simple method of driving RS-170 video levels into a \(75 \Omega\) monitor is shown in Figure 4b. The output current levels of the DACs remain unchanged but the source termination resis-


Figure 4a. Recommended Analog Output Termination for RS-343A
buffer or the color palette RAM. The effect of this operation is to partition the color palette into a user determined number of color planes. This process can be used for special effects including animation, overlays and flashing objects.
(See also application note entitled "Animation Using the Pixel Read Mask Register of the ADV47x Series of Video RAMDACs," available from Analog Devices (Pub No. E1316-15-10/89).


Figure 3. Block Diagram Showing Pixel Read Mask Register
tance, \(\mathrm{Z}_{\mathrm{S}}\), on each of the three DACs is increased from \(75 \Omega\) to \(150 \Omega\).
More detailed information regarding load terminations for various output configurations, including RS-343A and RS-170, is available in an application note entitled "Video Formats \& Required Load Terminations" available from Analog Devices.
Figure 5 shows the video waveforms associated with the three RGB outputs, driving the doubly terminated \(75 \Omega\) load of Figure 4 a . The BLANK control input drives the analog outputs to the Black Level. \(\overline{\text { BLANK }}\) is asserted prior to horizontal and vertical screen retrace. Table \(V\) details how the BLANK input modifies the output levels.


Figure 4b. Recommended Analog Output Termination for RS-170


NOTES
1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED \(75 \Omega\) LOAD.
2. \(I_{\text {REF }}=8.88 \mathrm{~mA}\).
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 5. RGB Video Output Waveform
\begin{tabular}{l|l|l|l}
\hline Description & \begin{tabular}{l} 
RED, GREEN, \\
BLUE, \((\mathbf{m A})^{\mathbf{1}}\)
\end{tabular} & BLANK & \begin{tabular}{l} 
DAC \\
Input Data
\end{tabular} \\
\hline WHITE LEVEL & 19.05 & 1 & FFH \\
VIDEO & Video & 1 & DATA \\
BLACK LEVEL & 0 & 1 & 00 H \\
BLANK LEVEL & 0 & 0 & xxH \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Typical with full scale RED, GREEN, BLUE \(=19.05 \mathrm{~mA} . \mathrm{I}_{\text {REF }}=8.88 \mathrm{~mA}\).

Table V. Video Output Truth Table

\section*{Reference Input}

The ADV476 requires an active current reference to enable the DACs provide stable and accurate video output levels. The relationship between the output voltage and the required input reference current is given by:
\[
I_{R E F}=\frac{V O(F U L L ~ S C A L E)}{2.15 \times R_{L}}
\]
\begin{tabular}{rlrl} 
where & \(\quad \mathrm{R}_{\mathrm{L}}\) & \(=37.5 \Omega\) \\
& \(=75 \Omega\) & & \\
(for doubly terminated \(75 \Omega\) load) \\
and & & & (for singly terminated \(75 \Omega\) load) \\
& & & \\
& \(=0.714 \mathrm{~V}\) & & (RS-343A video levels) \\
& \(=1.0 \mathrm{~V}\) & & (RS-170 video levels).
\end{tabular}

In a standard application which requires RS-343A video levels to be driven into a doubly terminated \(75 \Omega\) load ( \(\mathrm{R}_{\mathrm{L}}=37.5 \Omega\) ), the necessary reference input current is:
\[
\mathrm{I}_{\mathrm{REF}}=8.88 \mathrm{~mA} .
\]

To drive the same levels into a singly terminated \(75 \Omega\) load ( \(\mathrm{R}_{\mathrm{L}}=75 \Omega\) ), the reference current is:
\[
\mathrm{I}_{\mathrm{REF}}=4.44 \mathrm{~mA}
\]

A suggested current reference design for the doubly terminated case, with RS-343A video levels and based on the LM334, a three-terminal adjustable current source, is shown in Figure 6.


Figure 6. Current Reference Design Using an LiM334 Current Source

\section*{PC BOARD LAYOUT CONSIDERATIONS}

The ADV476 is optimally designed for lowest noise performance, both radiated and conducted noise. For optimum system noise performance, it is imperative that great care be given to the PC board layout. The layout should be optimized for lowest noise on the ADV476 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{CC}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all ADV476 ground pins, voltage reference circuitry, power supply bypass circuitry, the analog output traces and all the digital signal traces leading up to the ADV476.

\section*{Power Planes}

The PC board layout should have two distinct power planes, one for analog circuitry and one for digital circuitry. The analog power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ) should encompass the ADV476 and all associated analog circuitry. This power plane should be connected to the regular PCB power plane at a single point through a ferrite bead, as illustrated in Figure 7. This bead should be located within three inches of the ADV476.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV476 power pins, current reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

\section*{Supply Decoupling}

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors, see Figure 7.
Optimum performance is achieved by the use of \(0.1 \mu \mathrm{~F}\) ceramic capacitors. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.
It is important to note that while the ADV476 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

\section*{Digital Signal Interconnect}

The digital signal lines to the ADV476 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.
Due to the high clock rates used, long clock lines to the ADV476 should be avoided so as to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane and not the analog power plane.

\section*{Analog Signal Interconnect}

The ADV476 should be located as close as possible to the output connectors thus minimizing noise pickup and reflections due to impedance mismatch.
The video output signals should overlay the ground plane, and not the analog power plane, thereby maximizing the high frequency power supply rejection.
For optimum performance, the analog outputs should each have a source termination resistance to ground of \(75 \Omega\). This termination resistance should be as close as possible to the ADV476 to minimize reflections.
Note: For additional information on PC Board Layout see application note "Design and Layout of a Video Graphics System for Reduced EMI," available from Analog Devices (Pub. No. E1309-15-10/89).

\section*{ADV476}


Figure 7. ADV476 Typical Connection Diagram and Component List


Figure 8. Connection of \(V_{\text {REF }}\) and COMP with the ADV476KP (44-Pin PLCC)

\section*{FEATURES}

Personal System/2* and VGA* Compatible 80, 66, 50 and 35 MHz Pipelined Operation ADV478/ADV471 (ADV*) Pin and Functional Compatible
Power-Down Mode
On-Board Voltage Reference
Antisparkle Circuit
Analog Output Comparators
ADV477:
Triple 8-Bit D/A Converters
\(256 \times 24\) Color Palette RAM
\(15 \times 24\) Overlay Registers
ADV475:
Triple 6-Bit D/A Converters
\(256 \times 18\) Color Palette RAM \(15 \times 18\) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on all Three Channels Programmable Pedestal +5 V CMOS Monolithic Construction 44-Pin PLCC Package

\section*{APPLICATIONS}

High Resolution Color Graphics CAE/CAD/CAM Applications Image Processing Instrumentation
Laptop Computers
Desktop Publishing

\section*{AVAILABLE CLOCK RATES}

80 MHz
66 MHz
50 MHz
35 MHz

\section*{GENERAL DESCRIPTION}

The ADV477 and ADV475 are pin-, functional-, and softwarecompatible RAM-DACs designed specifically for Personal System/2 (PS/2) compatible color graphics. They are a direct plugin upgrade for the ADV478 and ADV471. Both support the existing 6 -bit color VGA standard while also allowing for an upgrade path to 8 -bit color resolution.

\footnotetext{
ADV is a trademark of Analog Devices, Inc.
*Personal System/2, PS/2, VGA and XGA are trademarks of International Business Machines Corp.
}

\section*{FUNCTIONAL BLOCK DIAGRAM}


NOTE: PIN NAMES IN PARENTHESES DENOTE ADV477
The ADV477 has a \(256 \times 24\) color lookup table with triple 8 -bit video D/A converters. The ADV475 has a \(256 \times 18\) color lookup table with triple 6-bit video D/A converters. New features on the ADV477/ADV475 include an on-board 1.2 V voltage reference, analog output comparators for self diagnostics and debugging as well as a power-down or sleep mode.
The power-down mode allows the ADV477/ADV475 to be put into a sleep mode with significant reduction in power consumption. This is ideal for laptop computers that may occasionally require the optional ability to drive an analog RGB monitor, but whose design is dictated by a desire to minimize power consumption.
Options on both parts include a programmable pedestal ( 0 or 7.5 IRE) and use of an external voltage or current reference. 15 overlay registers provide for overlaying cursors, grids, menus, EGA emulation, etc., at the hardware level. Also supported is a pixel read mask register and the ability to encode sync information on all three channels.
The ADV477/ADV475 generates RS343A compatible video signals into a doubly terminated \(75 \Omega\) load, and RS- 170 compatible video signals into a singly terminated \(75 \Omega\) load, without requiring external buffering.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}
\[
\left(V_{A A}{ }^{1}=5 \mathrm{~V} ; \text { SETUP }=477 / \overline{471}=V_{A ;} ; V_{\text {REF }}=1.235 \mathrm{~V} ;\right.
\]

\section*{ \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {max }}{ }^{2}\), unless otherwise noted.)}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & ADV477 & ADV475 & Units & Test Conditions/Comments \\
\hline STATIC PERFORMANCE Resolution (Each DAC) Accuracy (Each DAC) Integral Nonlinearity Differential Nonlinearity Gray Scale Error Coding & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.25 \\
& \pm 0.25 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale Binary
\end{tabular} & Guaranteed Monotonic \\
\hline DIGITAL INPUTS Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\mathrm{IN}}\) Input Capacitance, \(\mathrm{C}_{\text {IN }}\) & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 7
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 7
\end{aligned}
\] & \begin{tabular}{l}
\(V\) min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \[
\begin{aligned}
& V_{\text {IN }}=0.4 \mathrm{~V} \text { or } 2.4 \mathrm{~V} \\
& \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}
\end{aligned}
\] \\
\hline DIGITAL OUTPUTS Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) Floating-State Leakage Current Floating-State Leakage Capacitance & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& 50 \\
& 7 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& 50 \\
& 7 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range Output Current \\
White Level Relative to Black \\
Black Level Relative to Blank (Pedestal = 7.5 IRE) \\
Black Level Relative to Blank (Pedestal = 0 IRE) \\
Blank Level (Sync Enabled) \\
Blank Level (Sync Disabled) \\
Sync Level \\
LSB size \\
DAC to DAC Matching \\
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) \\
Output Capacitance, \(\mathrm{C}_{\text {Out }}\) Output Impedance, \(\mathrm{R}_{\text {OUT }}\)
\end{tabular} &  & 20
16.74
18.50
0.95
1.90
0
50
50
6.29
8.96
0
50
0
50
279.68
5
-1
+1.5
30
10 &  & \begin{tabular}{l}
Typically 17.62 mA \\
Typically 1.44 mA, SETUP \(=\mathrm{V}_{\mathrm{AA}}\) \\
Typically \(5 \mu \mathrm{~A}, \mathrm{SETUP}=\mathrm{GND}\) \\
Typically 7.62 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 2\%
\[
\mathrm{f}=1 \mathrm{MHz}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}
\]
\end{tabular} \\
\hline VOLTAGE REFERENCE Internal Voltage Reference External Voltage Reference Range & \[
\begin{aligned}
& 1.1 / 1.3 \\
& 1.14 / 1.26
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 / 1.3 \\
& 1.14 / 1.26
\end{aligned}
\] & \[
\begin{aligned}
& V \min / V \max \\
& V \min / V \max
\end{aligned}
\] & Typically 1.235 V \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage, \(\mathrm{V}_{\mathrm{AA}}\) \\
Supply Current, \(\mathrm{I}_{\mathrm{AA}}\) \\
Normal Operation \\
Power Down Mode \({ }^{3}\) \\
Power Supply Rejection Ratio
\end{tabular} & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.50 / 5.50 \\
& 200 \\
& 10 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.50 / 5.50 \\
& 200 \\
& 10 \\
& 0.5
\end{aligned}
\] & \begin{tabular}{l}
\(V \min / V \max\) \(\mathrm{V} \min / V \max\) \\
\(m A\) max \\
\(m A\) max \\
\(\% / \%\) max
\end{tabular} & \begin{tabular}{l}
80 MHz and 66 MHz Parts 50 MHz and 35 MHz Parts \\
Typically 160 mA \\
Typically 5 mA
\[
\mathrm{f}=1 \mathrm{kHz}, \mathrm{COMP}=0.1 \mu \mathrm{~F}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Clock and Data Feedthrough \({ }^{4,5}\) Glitch Impulse \({ }^{4,5}\) DAC to DAC Crosstalk \({ }^{6}\)
\end{tabular} & \[
\begin{aligned}
& -30 \\
& 75 \\
& -23
\end{aligned}
\] & \[
\begin{aligned}
& -30 \\
& 75 \\
& -23
\end{aligned}
\] & \begin{tabular}{l}
dB typ \\
pV secs typ \\
dB typ
\end{tabular} & \\
\hline
\end{tabular}

NOTES
\({ }^{1} \pm 5 \%\) for 80 MHz and 66 MHz parts; \(\pm 10 \%\) for 50 MHz and 35 MHz parts.
\({ }^{2}\) Temperature Range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ): \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) External Voltage/Current Reference disabled. Temperature: \(+25^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). All digital inputs at 0.4 V .
\({ }^{4}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. \({ }^{5}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. \({ }^{6}\) DAC-to-DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \hline \mathbf{8 0} \mathrm{MHz} \\
& \text { Version }
\end{aligned}
\] & 66 MHz Version & \[
\begin{aligned}
& \hline 50 \mathrm{MHz} \\
& \text { Version }
\end{aligned}
\] & 35 MHz Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 80 & 66 & 50 & 35 & MHz & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 10 & 10 & 10 & 10 & ns min & RS0-RS2 Setup Time \\
\hline \(\mathrm{t}_{2}\) & 10 & 10 & 10 & 10 & ns min & RS0-RS2 Hold Time \\
\hline \(\mathrm{t}_{3}{ }^{4}\) & 5 & 5 & 5 & 5 & ns min & \(\overline{\mathrm{RD}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{4}{ }^{4}\) & 40 & 40 & 40 & 40 & ns max & \(\overline{\mathrm{RD}}\) Asserted to Data Valid \\
\hline \(\mathrm{ts}_{5}{ }^{5}\) & 20 & 20 & 20 & 20 & ns max & \(\overline{\mathrm{RD}}\) Negated to Data Bus 3-Stated \\
\hline \(\mathrm{t}_{6}{ }^{5}\) & 5 & 5 & 5 & 5 & ns min & Read Data Hold Time \\
\hline \(\mathrm{t}_{7}\) & 10 & 10 & 10 & 10 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{8}\) & 10 & 10 & 10 & 10 & ns min & Write Data Hold Time \\
\hline \(\mathrm{t}_{9}\) & 50 & 50 & 50 & 50 & ns min & \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) Pulse Width Low \\
\hline \(\mathrm{t}_{10}\) & \(6 \times \mathrm{t}_{13}\) & \(6 \times \mathrm{t}_{13}\) & \(6 \times \mathrm{t}_{13}\) & \(6 \times \mathrm{t}_{13}\) & ns min & \(\overline{\mathrm{RD}}\), \(\overline{\mathrm{WR}}\) Pulse Width High \\
\hline \(\mathrm{t}_{11}\) & 3 & 3 & 3 & 3 & ns min & Pixel and Control Setup Time \\
\hline \(\mathrm{t}_{12}\) & 3 & 3 & 3 & 3 & ns min & Pisel and Control Hold Time \\
\hline \(\mathrm{t}_{13}\) & 12.5 & 15.15 & 20 & & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{14}\) & 4 & 5 & 6 & 7 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{15}\) & 4 & 5 & 6 & 9 & \({ }^{4} \mathrm{~ns} \min _{\text {, }}\) & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{16}\) & 30 & 30 & 30 & 30 & ns max & Analog Output Delay \\
\hline \(\mathrm{t}_{17}\) & 3 & 3 & 3 - & & ns typ & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{18}{ }^{6}\) & 13 & 13 & 20 & 28 & ns max & Analog Output Settling Time \\
\hline \(\mathrm{t}_{19} 9\) & & & & & \(\mu \mathrm{styp}\) & SENSE Output Delay \\
\hline \(\mathrm{t}_{\text {sk }}\) & 2 & 2 & & & - ns max & Analog Output Skew \\
\hline \(\mathrm{t}_{\text {PD }}\) & \(4 \times \mathrm{t}_{13}\) & \(4 \times \mathrm{t}_{13}\) & \(\times\) & \(4 \times \mathrm{t}_{13}\) & ns \(\min\) & Pipeline Delay \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, \mathrm{D} 0-\mathrm{D} 7\) output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2a.
\({ }^{2} \pm 5 \%\) for 80 MHz and 66 MHz parts; \(\pm 10 \%\) for 50 MHz and 35 MHz parts.
\({ }^{3}\) Temperature Range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ): \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{4} t_{3}\) and \(t_{4}\) are measured with the load circuit of Figure 3 and are defined as the time required for an output to cross 0.4 V or 2.4 V .
\(s_{t_{5}}\) and \(\mathrm{t}_{6}\) are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3 . The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, \(\mathrm{t}_{5}\) and \(\mathrm{t}_{6}\), quoted in the timing characteristics are the true values for the device and as such are independent of external bus loading capacitances.
\({ }^{6}\) Settling time does not include clock and data feedthrough.
Specifications subject to change without notice.


Figure 2b. Video Output vs. SENSE Timing


Figure 3. Load Circuit for Bus Access and Relinquish Time

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & & & & \\
\hline \(80 \mathrm{MHz}, 66 \mathrm{MHz}\) Parts & & 4.75 & 5.00 & 5.25 & Volts \\
\hline \(50 \mathrm{MHz}, 35 \mathrm{MHz}\) Parts & & 4.5 & 5.00 & 5.5 & Volts \\
\hline Ambient Operating Temperature & \(\mathrm{T}_{\text {A }}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Output Load & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
\hline Voltage Reference Configuration Reference Voltage & \(\mathrm{V}_{\text {REF }}\) & 1.14 & 1.235 & 1.26 & Volts \\
\hline Current Reference Configuration \(\mathrm{I}_{\mathrm{BEF}}\) Current & \(\mathrm{I}_{\text {REF }}\) & & & & \\
\hline Standard RS-343A & & -3 & -8.39 & -10 & mA \\
\hline PS/2 Compatible & & -3 & -8.88 & -10 & mA \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{AA}}\) to GND
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage on any Digital Pin . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\) Ambient Operating Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) \(\ldots . .-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Storage Temperature \(\left(T_{s}\right) \ldots \ldots . . . . . . . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Junction Temperature \(\left(\mathrm{T}_{\mathrm{J}}\right)\). . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 10 secs) . . . . . . . . . \(+300^{\circ} \mathrm{C}\) Vapor Phase Soldering (2 minutes) . . . .s . . . . . . . . . \(220^{\circ} \mathrm{C}\) IOR, IOG, IOB to GND \({ }^{1}\). . . . . . . . . . . . . . . 0 V to \(V_{A A}\)

\section*{NOTES}
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{1}\) Analog output short circuit to any power supply or common can be of an indefinite duration.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l|l|l}
\hline Model & Speed & \begin{tabular}{l} 
DAC \\
Resolution
\end{tabular} & \begin{tabular}{l} 
Palette \\
Size
\end{tabular} & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV477KP80 & 80 MHz & 8-Bit & \(256 \times 24\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV477KP66 & 66 MHz & 8 -Bit & \(256 \times 24\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV477KP50 & 50 MHz & 8 -Bit & \(256 \times 24\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV477KP35 & 35 MHz & \(8-\mathrm{Bit}\) & \(256 \times 24\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV475KP80 & 80 MHz & 6-Bit & \(256 \times 18\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV475KP66 & 66 MHz & 6-Bit & \(256 \times 18\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV475KP50 & 50 MHz & 6-Bit & \(256 \times 18\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
ADV475KP35 & 35 MHz & 6-Bit & \(256 \times 18\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}\) \\
\hline
\end{tabular}

\footnotetext{
* \(\mathrm{P}=\) Plastic Leaded (J-Lead) Chip Carrier (PLCC). For outline information
}
see Package Information section.

\section*{PIN CONFIGURATION}


PIN FUNCTION DESCRIPTION


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|}
\hline Pin Mnemonic & Function \\
\hline \(\mathrm{V}_{\text {AA }}\) & Analog power. All \(\mathrm{V}_{\text {AA }}\) pins must be connected. \\
\hline GND & Analog ground. All GND pins must be connected. \\
\hline \(\overline{\mathrm{WR}}\) & Write control input (TTL compatible). D0-D7 data is latched on the rising edge of \(\overline{\mathrm{WR}}\), and RSO-RS2 are latched on the falling edge of \(\overline{\mathrm{WR}}\) during MPU write operations. \\
\hline \(\overline{\mathrm{RD}}\) & Read control input (TTL compatible). To read data from the device, \(\overline{\mathrm{RD}}\) must be a logical zero. RS0-RS2 are latched on the falling edge of RD during MPU read operations. \\
\hline RS0, RS1, RS2 & Register select inputs (TTL compatible). RS0-RS2 specify the type of read or write operation being performed. \\
\hline D0-D7 & Data bus (TTL compatible). Data is transferred into and out of the device over this eight bit bidirectional data bus. D0 is the least significant bit. \\
\hline 475/471 (477/471) & ADV475 (ADV477) or ADV471 select input (TTL compatible). When this input is floating or a logical zero, the ADV477/ADV475 behaves exactly as an ADV471 with antisparkle capabilities. When this input is at a logical one, the extra capabilities of the ADV477/ADV475 are available. The Command Register (CR) becomes active. \\
\hline \(\overline{\text { SENSE }}\) & Sense Output (TTL compatible). \(\overline{\text { SENSE }}\) is a logical zero if one or more of the IOR, IOG and IOB outputs have exceeded the internal voltage reference level ( 335 mV ). \\
\hline
\end{tabular}

\section*{TERMINOLOGY \\ BLANKING LEVEL}

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

\section*{COLOR VIDEO (RGB)}

This usually refers to the technique of combining the three pri mary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

\section*{COMPOSITE SYNC SIGNAL (SYNC)}

The position of the composite video signal which synchronizes the scanning process.

\section*{COMPOSITE VIDEO SIGNAL}

The video signal with or without setup, plus the composite SYNC signal.

\section*{GRAY SCALE}

The discrete levels of video signal between Reference Black and Reference White levels. An 8-bit DAC contains 256 different levels while a 6 -bit DAC contains 64.

\section*{RASTER SCAN}

The most basic method of sweeping a CRT one line at a time to generate and display images.

\section*{REFERENCE BLACK LEVEL}

The maximum negative polarity amplitude of the video signal.

\section*{REFERENCE WHITE LEVEL}

The maximum positive polarity amplitude of the video signal.

\section*{SETUP}

The difference between the Reference Black level and the blanking level.

\section*{SYNC LEVEL}

The peak level of the composite SYNC signal.

\section*{VIDEO SIGNAL}

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{CIRCUIT DESCRIPTION}

MPU Interface
The ADV477 and ADV475 support a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.

Three address decode lines, RS0-RS2, specify whether the MPU is accessing the address register, the color palette RAM, the overlay registers, or read mask register. These controls also determine whether this access is a read or write function.
Table I illustrates this decoding. The 8 -bit address register is used to address the contents of the color palette RAM and overlay registers.

Table I. Control Input Truth Table
\begin{tabular}{l|l|l|l}
\hline RS2 & RS1 & RS0 & Addressed by MPU \\
\hline 0 & 0 & 0 & Address Register (RAM Write Mode) \\
0 & 1 & 1 & Address Register (RAM Read Mode) \\
0 & 0 & 1 & Color Palette RAM \\
0 & 1 & 0 & Pixel Read Mask Register \\
1 & 0 & 0 & Address Register (Overlay Write Mode) \\
1 & 1 & 1 & Address Register (Overlay Read Mode) \\
1 & 0 & 1 & Overlay Registers \\
1 & 1 & 0 & Command Register» \\
\hline
\end{tabular}
*Available only when the \(475 / 471\) (477/471) pin is a logic " 1. ."

\section*{Color Palette Writes}

The MPU writes to the address register (selecting RAM write mode, RS2 \(=0\), RS1 \(=0\) and RSO \(=0\) ) with the address of the color palette RAM location to be modified. The MPU performs three successive write cycles ( 8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 \(=0\), RS1 \(=0\), RS0 \(=1\) ). After the blue write cycle, the three bytes of color information are concatenated into a 24 -bit word or an 18 -bit word and are written to the location specified by the address register. The address register then increments to the next location, which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the palette by initially writing the start address and then performing a sequence of red, green and blue writes. The address automatically increments to the next highest location after a blue write.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{Color Palette Reads}

The MPU writes to the address register (selecting RAM read mode, \(\mathrm{RS} 2=0, \mathrm{RS} 1=1\) and \(\mathrm{RS} 0=1\) ) with the address of the color palette RAM location to be read back. The contents of the palette RAM are copied to the red, green and blue registers and the address register increments to point to the next palette RAM location. The MPU then perform three successive read cycles (8 or 6 bits each of red, green, and blue), using RSO-RS2 to select the color palette RAM (RS2 = 0, RS1 = 0, RS0 = 1). After the blue read cycle, the \(24 / 18\) bit contents of the palette RAM at the location specified by the address register is loaded into the red, green and blue registers. The address register then increments to the next location which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the palette by initially writing the start address and then performing a sequence of red, green and blue reads. The address automatically increments to the next highest location after a blue read.

\section*{Overlay Color Writes}

The MPU writes to the address register (selecting OVERLAY REGISTER write mode, \(\mathrm{RS} 2=1, \mathrm{RS} 1=0\) and \(\mathrm{RS} 0=0\) ) with the address of the overlay register to be modified. The MPU performs three successive write cycles ( 8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the overlay registers (RS2 \(=1\), RS1 \(=0\), RS0 \(=1\) ). After the blue write cycle, the three bytes of color information are concatenated into a 24 -bit word or an 18 -bit word and written to the overlay register speci fied by the address register. The address register then increments to the next overlay register which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the overlay registers by initially writing the start address and then performing a sequence of red, green and blue writes. The address automatically increments to the next highest location after a blue write.

\section*{Overlay Color Reads}

The MPU writes to the address register (selecting OVERLAY REGISTER read mode, RS2 \(=1\), RS1 \(=1\) and RS0 \(=1\) ) with the address of the overlay register to be read back. The contents of the overlay register are copied to the red, green and blue registers and the address register increments to point to the next highest overlay register. The MPU then perform three successive read cycles ( 8 or 6 bits each of red, green, and blue), using

RS0-RS2 to select the Overlay Registers (RS2 \(=1, \mathrm{RS} 1=0\), RS0 \(=1\) ). After the blue read cycle, the \(24 / 18\) bit contents of the overlay register at the specified address register location is loaded into the red, green and blue registers. The address register then increments to the next overlay register which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the overlay registers by initially writing the start address and then performing a sequence of red, green and blue reads. The address automatically increments to the next highest location after a blue read.

\section*{Internal Address Register (ADDR)}

When accessing the color palette RAM, the address register resets to 00 H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle. However, while accessing the overlay color registers, the four most significant bits (since there are only 15 overlay registers) of the address register (ADDR4-7) are ignored.
To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle, (ADDR \(0-7\) ) are accessible to the MPU, and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.
Note: The pixel clock must be active for MPU accesses to the color palette.

\section*{Synchronization}

The MPU interface operates asynchronously to the pixel port. Data transfers between the color palette RAM/overlay registers and the color registers ( \(\mathrm{R}, \mathrm{G}\), and B as shown in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. Internal circuitry has been included to reduce noticeable sparkling on some CRT systems which can occur during MPU accesses to the color palette RAM.

Table II. Address Register (ADDR) Operation
\begin{tabular}{|c|c|c|c|c|c|}
\hline & Value & RS2 & RS1 & RS0 & Addressed by MPU \\
\hline \multirow[t]{3}{*}{ADDRa, b (Counts Modulo 3)} & 00 & & & & Red Value \\
\hline & 01 & & & & Green Value \\
\hline & 10 & & & & Blue Value \\
\hline \multirow[t]{7}{*}{ADDR0-7 (Counts Binary)} & 00H-FFH & 0 & 0 & 1 & Color Palette RAM \\
\hline & xxxx 0000 & 1 & 0 & 1 & Reserved \\
\hline & xxxx 0001 & 1 & 0 & 1 & Overlay Color 1 \\
\hline & xxxx 0010 & 1 & 0 & 1 & Overlay Color 2 \\
\hline & - & - & - & - & \\
\hline & . 1111 & . & - & - & \\
\hline & xxxx 1111 & 1 & 0 & 1 & Overlay Color 15 \\
\hline
\end{tabular}

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{ADV477/ADV475}

\section*{ADV471 Compatibility}

The ADV477/ADV475 can be made to operate as an ADV471 by setting the 477/471 input of the ADV477 and 475/471 input of the \(475 / 471\) to a logic " 0 ". The internal Command Register (CR) is disabled and 6-bit color resolution is automatically selected. Color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical " 0 ." It should be noted that when the ADV477 is in 6-bit mode, full-scale output current will be reduced by approximately \(1.5 \%\) relative to the 8 -bit mode. This is the case since the 2 LSBs of each of the three DACs are always set to zero in 6-bit mode.

\section*{ADV477/ADV475 Enhancements}

The enhanced modes of operation provided by the ADV477/ ADV475 can be implemented when the 477/471 and 475/471 pins on the ADV477 and ADV475, respectively, are at a logic " 1 ." The internal Command Register (CR) now becomes active, thereby allowing for full programmability of these enhanced modes. Command bit CR1 sets the ADV477 to operate in 6-bit or 8 -bit color resolution.

\section*{Command Register (CR)}

The ADV477/ADV475 has an internal command register which becomes active when the \(475 / \overline{471}(477 / 471)\) pin is a logic " 1 ." This register is 8 bits wide, CR0-CR7 and is directly mapped to the MPU data bus on the part, D0-D7. The command register can be written to or read from. It is not initialized, therefore it must be set if the \(477 / 471\) (475/471) pin is high. Figure 4 shows what each bit of the CR register controls and shows the values it must be programmed to for various modes of operation.

\section*{Power-Down Mode}

The ADV477/ADV475 can be placed into a power-down or sleep mode. This is especially useful in power sensitive systems such as portable or lap-top computers. This power-down mode is controlled by the Power-Down bit (CR0) of the command register. When CR0 is " 0 ", the device goes into power-down mode. When CR0 is " 1 ", the part operates normally.
The power to three DACs and the RAM is turned off while CR0 is low. The contents of the palette RAM, however, remain valid in the power-down state and normal read/write operations can be made to the part over the MPU port. During the actual read/write operations (when CR0 \(=0\) ) the RAM will be temporarily powered up, and on completion of MPU accesses the RAM returns to its shut-down state.

The three DACs in the ADV477/ADV475 will be shut off in the power-down mode only when the part is operated in the voltage reference configuration (internal or external reference). A further decrease in power consumption can be achieved by turning off the external voltage reference.
If operating in the current reference configuration, the \(\mathrm{I}_{\text {REF }}\) current needs to be reduced to 0 mA when in the power-down mode, in order to minimize the total power consumption.

\section*{On-Board Comparators and SENSE Control}

The three on-board comparators can be used in conjunction with the SENSE output control to determine whether or not a CRT is connected to the RGB analog outputs.
\(\overline{\text { SENSE }}\) will be a logic " 0 " if the voltage on one or more of the IOR, IOG and IOB outputs is greater than the internal voltage reference level of 335 mV . A loaded ( \(\overline{\text { SENSE }}=\) " 1 ") and unloaded (SENSE = "0") RGB line is now discernible.


Figure 4. Command Register (CR)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

This internal voltage reference level has a \(\pm 5 \%\) tolerance when using an external voltage reference. A tolerance of \(\pm 10 \%\) is achievable with the ADV477/ADV475's internal voltage reference.

\section*{Frame Buffer Interface}

The P0-P7 and OL0-OL3 inputs, which are latched in on the rising edge of CLOCK, are used to address the color palette RAM and overlay registers, as shown in Table III. The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0-P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides an RGB word ( 24 bits for the ADV477 and 18 bits for the ADV475) of color information for the three RGB D/A converters.
The SYNC and BLANK inputs, also latched on the rising edge of CLOCK to maintain synchronization with the color data, add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 5 and 6. Tables IV and V detail how the SYNC and BLANK inputs modify the output levels.

Table III. Pixel and Overlay Control Truth Table \((\) Pixel Read Mask Register \(=\mathbf{F F H})\)
\begin{tabular}{l|l|l}
\hline OL0-OL3 & P0-P7 & Addressed by Frame Buffer \\
\hline 0 H & 00 H & Color Palette RAM Location 00H \\
0 H & 01 H & Color Palette RAM Location 01H \\
. & \(\cdot\) & \(\cdot\) \\
. &. & - \\
0 H & FFH & Color Palette RAM Location FFH \\
1H & xxH & Overlay Color 1 \\
2H & xxH & Overlay Color 2 \\
. & \(\cdot\) & \(\cdot\) \\
. &. & - \\
FH & xxH & Overlay Color 15 \\
\hline
\end{tabular}

The SETUP input is used to specify whether a 0 IRE (SETUP \(=\) GND \()\) or 7.5 IRE \(\left(S E T U P=V_{A A}\right)\) blanking pedestal is to be used.
The analog outputs of the ADV477 and ADV475 are capable of directly driving a \(37.5 \Omega\) load, such as a doubly terminated \(75 \Omega\) coaxial cable.


\section*{NOTES}
1. CONNECTED WITH A \(75 \Omega\) DOUBLY TERMINATED LOAD, SETUP \(=V_{A A}\).
2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67 mA FULL-SCALE OUTPUT.
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 5. Composite Video Output Waveform (SETUP \(\left.=V_{A A}\right)\)

Table IV. Video Output Truth Table (SETUP \(=\mathbf{V}_{\mathbf{A A}}\) )
\begin{tabular}{l|l|l|l|l}
\hline Description & \(\mathbf{I}_{\text {Out }}(\mathbf{m A})\) & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & \begin{tabular}{l} 
DAC \\
Input Data
\end{tabular} \\
\hline WHITE & 26.67 & 1 & 1 & FFH \\
DATA & data +9.05 & 1 & 1 & data \\
DATA-SYNC & data +1.44 & 0 & 1 & data \\
BLACK & 9.05 & 1 & 1 & 00 H \\
BLACK-SYNC & 1.44 & 0 & 1 & 00 H \\
BLANK & 7.62 & 1 & 0 & xxH \\
SYNC & 0 & 0 & 0 & xxH \\
\hline
\end{tabular}

NOTES
1. Typical with full scale \(10 G=26.67 \mathrm{~mA}, \mathrm{SETUP}=\mathrm{V}_{\mathrm{AA}}\).
2. External voltage or current reference adjusted for 26.67 mA full-scale output.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV477/ADV475}


Figure 6. Composite Video Output Waveform (SETUP = GND)


\section*{PC BOARD LAYOUT CONSIDERATIONS}

\section*{PC Board Considerations}

The layout should be optimized for lowest noise on the ADV477/ADV475 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all ADV477/ADV475 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV477/ADV475, the analog output traces, and all the digital signal traces leading up to the ADV477/ADV475.

\section*{Power Planes}

The ADV477/ADV475 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane \(\left(\mathrm{V}_{\mathrm{cc}}\right)\) at a single point through a ferrite bead, as illustrated in Figures 7, 8 and 9. This bead should be located within three inches of the ADV477/ADV475.
The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV477/ADV475 power pins and current/voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

\section*{Supply Decoupling}

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor decoupling each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) pins to GND. These capacitors should be placed as close as possible to the device.
It is important to note that while the ADV475 and ADV477 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a threeterminal voltage regulator for supplying power to the analog power plane.

\section*{Digital Signal Interconnect}

The digital inputs to the ADV477/ADV475 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV477/ADV475 should be avoided to reduce noise pickup. Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not the analog power plane.

\section*{Analog Signal Interconnect}

The ADV477/ADV475 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.
The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.
For maximum performance, the analog outputs should each have a \(75 \Omega\) load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV477/ADV475 to minimize reflections.


Figure 7. Typical Connection Diagram (External Voltage Reference)



Figure 9. Typical Connection Diagram (External Current Reference)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{CMOS 80MHz Monolithic \(256 \times 24(18)\) Color Palette RAM-DACs}

\section*{FEATURES}

Personal System/2* Compatible 80MHz Pipelined Operation Triple 8-Bit (6-Bit) D/A Converters \(256 \times 24(18)\) Color Palette RAM \(15 \times 24(18)\) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on All Three Channels
Programmable Pedestal (O or 7.5 IRE) External Voltage or Current Reference Standard MPU Interface
+5V CMOS Monolithic Construction
44-Pin PLCC Package
Power Dissipation: \(\mathbf{8 0 0} \mathbf{m W}\)

\section*{APPLICATIONS}

High Resolution Color Graphics
CAE/CAD/CAM Applications
Image Processing
Instrumentation
Desktop Publishing

\section*{AVAILABLE CLOCK RATES}

80 MHz
66 MHz
50 MHz
35MHz

\section*{GENERAL DESCRIPTION}

The ADV478 (ADV®) and ADV471 are pin compatible and software compatible RAM-DACs designed specifically for Personal System/2 compatible color graphics.

The ADV478 has a \(256 \times 24\) color lookup table with triple 8 -bit video D/A converters. It may be configured for either 6 bits or 8 bits per color operation. The ADV471 has a \(256 \times 18\) color lookup table with triple 6-bit video D/A converters.

\footnotetext{
ADV is a registered trademark of Analog Devices, Inc.
*Personal System/2 is a trademark of International Business Machines Corp.
}

FUNCTIONAL BLOCK DIAGRAM


Options on both parts include a programmable pedestal ( 0 or 7.5 IRE) and use of an external voltage or current reference. Fifteen overlay registers provide for overlaying cursors, grids, menus, EGA emulation, etc. Also supported is a pixel read mask register and sync generation on all three channels.
The ADV478 and ADV471 generate RS-343A compatible video signals into a doubly terminated \(75 \Omega\) load, and RS- 170 compatible video signals into a singly terminated \(75 \Omega\) load, without requiring external buffering. Differential and integral linearity errors are guaranteed to be a maximum of \(\pm 1\) LSB for the ADV478 and \(\pm 1 / 4 \mathrm{LSB}\) for the ADV471 over the full temperature range.
\begin{tabular}{|c|c|c|c|}
\hline Parameter & All Versions & Units & Test Conditions/Comments \\
\hline STATIC PERFORMANCE Resolution (Each DAC) \({ }^{3}\) Accuracy (Each DAC) \({ }^{3}\) Integral Nonlinearity Differential Nonlinearity Gray Scale Error Coding & \[
\begin{aligned}
& 8(6) \\
& \pm 1(1 / 4) \\
& \pm 1(1 / 4) \\
& \pm 5 \\
& \text { Binary }
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale max
\end{tabular} & Guaranteed Monotonic \\
\hline \begin{tabular}{l}
DIGITALINPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\text {IN }}\) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\)
\end{tabular} & \[
\left\lvert\, \begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 7
\end{aligned}\right.
\] & \begin{tabular}{l}
\(V\) min \\
\(V_{\text {max }}\) \\
\(\mu\) A max \\
pF max
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) \\
Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) \\
Floating-State Leakage Current \\
Floating-State Output Capacitance
\end{tabular} & \[
\begin{array}{|l}
2.4 \\
0.4 \\
50 \\
7 \\
\hline
\end{array}
\] & \begin{tabular}{l}
\(V\) min \\
\(V\) max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range \\
Output Current \\
White Level Relative to Blank \\
White Level Relative to Black \\
Black Level Relative to Blank (SETUP \(=\mathrm{V}_{\mathrm{AA}}\) ) \\
Black Level Relative to Blank (SETUP = GND) \\
Blank Level \\
Sync Level \\
LSB Size \({ }^{3}\) \\
DAC to DAC Matching \\
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) \\
Output Impedance, \(\mathrm{R}_{\text {OUT }}\) \\
Output Capacitance, Cout
\end{tabular} & 20
17.69
20.40
16.74
18.50
0.95
1.90
0
50
6.29
8.96
0
50
\(69.1(279.68)\)
5
-1
+1.5
10
30 & \begin{tabular}{l}
mA max \\
mA min mA max \(m A \min\) \(m A\) max \(m A \min\) \(m A\) max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max mA min mA max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(\mu A\) typ \% max \(V\) min \(V_{\text {max }}\) \(\mathrm{k} \Omega\) typ pF max
\end{tabular} & \begin{tabular}{l}
Typically 19.05 mA \\
Typically 17.62 mA \\
Typically 1.44 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 7.62 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
\(8 / \overline{6}=\) Logical 1 for ADV478 \\
Typically 2\% \\
\(\mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}\)
\end{tabular} \\
\hline VOLTAGEREFERENCE Voltage Reference Range, \(\mathrm{V}_{\text {REF }}\) Input Current, \(\mathrm{I}_{\text {VREF }}\) & \[
\begin{array}{|l}
1.14 / 1.26 \\
10
\end{array}
\] & \[
\begin{aligned}
& V \min / V \max \\
& \mu A \text { typ }
\end{aligned}
\] & Tested in Voltage Reference Configuration with \(V_{\text {REF }}=1.235 \mathrm{~V}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage, \(\mathrm{V}_{\text {AA }}\) \\
Supply Current, \(\mathrm{I}_{\mathrm{AA}}\) \\
Power Supply Rejection Ratio \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.50 / 5.50 \\
& 220 \\
& 0.5 \\
& 1100
\end{aligned}
\] & \begin{tabular}{l}
V min/V max \\
\(V_{\min } / V_{\text {max }}\) \\
mA max \\
\(\% / \%\) max \\
mW max
\end{tabular} & \begin{tabular}{l}
80MHz and 66 MHz Parts 50 MHz and 35 MHz Parts \\
Typically 180 mA \\
\(\mathrm{f}=1 \mathrm{kHz}, \mathrm{COMP}=0.1 \mu \mathrm{~F}\) \\
Typically \(900 \mathrm{~mW}, \mathrm{~V}_{\mathrm{AA}}=5 \mathrm{~V}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Clock and Data Feedthrough \({ }^{4,5}\) Glitch Impulse \({ }^{4,5}\) DAC to DACCrosstalk \({ }^{6}\)
\end{tabular} & \[
\begin{aligned}
& -30 \\
& 75 \\
& -23 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
dB typ \\
pV secs typ \\
dB typ
\end{tabular} & \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1} \pm 5 \%\) for 80 MHz and 66 MHz parts; \(\pm 10 \%\) for 50 MHz and 35 MHz parts.
\({ }^{2}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ); 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Numbers in parentheses indicate ADV471 parameter value.
\({ }^{4}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a \(1 \mathrm{k} \Omega\) resistor to ground and are driven by 74 HC logic. Glitch impulse includes clock and data feedthrough, -3 dB test bandwidth \(=2 \times\) clock rate. \({ }^{5}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, \mathrm{D} 0-\mathrm{D} 7\) output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{6}\) DAC to DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.
Specifications subject to change without notice.
}

TIMING CHARACTERISTICS \({ }^{1}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & KP80 Version & KP66 Version & KP50 Version & KP35 Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 80 & 66 & 50 & 35 & MHz & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 10 & 10 & 10 & 10 & ns min & RS0 - RS2 Setup Time \\
\hline \(\mathrm{t}_{2}\) & 10 & 10 & 10 & 10 & \(n s \min\) & RS0 - RS2 Hold Time \\
\hline \(\mathrm{t}_{3}\) & 5 & 5 & 5 & 5 & ns min & \(\overline{\mathrm{RD}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{4}\) & 40 & 40 & 40 & 40 & ns max & \(\overline{\mathrm{RD}}\) Asserted to Data Valid \\
\hline \(\mathrm{t}_{5}\) & 20 & 20 & 20 & 20 & ns max & \(\overline{\mathrm{RD}}\) Negated to Data Bus 3-Stated \\
\hline \(\mathrm{t}_{6}\) & 10 & 10 & 10 & 10 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{7}\) & 10 & 10 & 10 & 10 & ns min & Write Data Hold Time \\
\hline \(\mathrm{t}_{8}\) & 50 & 50 & 50 & 50 & ns min & \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) Pulse Width Low \\
\hline \(\mathrm{t}_{9}\) & \(6 \times \mathrm{t}_{12}\) & \(6 \times \mathrm{t}_{12}\) & \(6 \times \mathrm{t}_{12}\) & \(6 \times \mathrm{t}_{12}\) & \(n s\) min & \(\overline{\text { RD }}\), \(\overline{\text { WR }}\) Pulse Width High \\
\hline \(\mathrm{t}_{10}\) & 3 & 3 & 3 & 3 & ns min & Pixel and Control Setup Time \\
\hline \(\mathrm{t}_{11}\) & 3 & 3 & 3 & 3 & ns min & Pixel and Control Hold Time \\
\hline \(\mathrm{t}_{12}\) & 12.5 & 15.3 & 20 & 28 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{13}\) & 4 & 5 & 6 & 7 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{14}\) & 4 & 5 & 6 & 9 & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{15}\) & 30 & 30 & 30 & 30 & ns max & Analog Output Delay \\
\hline \(\mathrm{t}_{16}\) & 3 & 3 & 3 & 3 & nstyp & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{17}{ }^{4}\) & 13 & 15.3 & 20 & 28 & nstyp & Analog Output Settling Time \\
\hline \(\mathrm{t}_{18}\) & 2 & 2 & 2 & 2 & ns max & Analog Output Skew \\
\hline \(\mathrm{t}_{\text {PD }}\) & \(4 \times \mathrm{t}_{12}\) & \(4 \times \mathrm{t}_{12}\) & \(4 \times{ }_{12}\) & \(4 \times{ }_{12}\) & ns min & Pipeline Delay \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, 37.5 \Omega\). D \(0-\mathrm{D} 7\) output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2 .
\({ }^{2} \pm 5 \%\) for 80 MHz and 66 MHz parts; \(\pm 5 \%\) for 50 MHz and 35 MHz parts.
\({ }^{3}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ); 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{4}\) Settling time does not include clock and data feedthrough. For this test, the digital inputs have a \(1 \mathrm{k} \Omega\) resistor to ground and are driven by 74HC logic.
Specifications subject to change without notice

\section*{TIMING DIAGRAMS}


Figure 1. MPU Read/Write Timing


NOTES
1. OUTPUT DELAY ( \(\mathrm{t}_{15}\) ) MEASURED FROM THE \(\mathbf{5 0 \%}\) POINT OF THE RISING EDGE OF CLOCK TO THE 50\% POINT OF FULL SCALE TRANSITION.
2. SETTLING TIME ( \(\mathrm{t}_{17}\) ) MEASURED FROM THE \(50 \%\) POINT OF FULL SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN \(\pm 1\) LSB (ADV478) OR \(\pm 1 / 4\) LSB (ADV471).
3. OUTPUT RISE/FALL TIME ( \(\mathrm{t}_{16}\) ) MEASURED BETWEEN THE \(\mathbf{1 0 \%}\) AND \(\mathbf{9 0 \%}\) POINTS OF FULL SCALE transition.

Figure 2. Video Input/Output Timing

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & & & & \\
\(\quad 80 \mathrm{MHz}, 66 \mathrm{MHz}\) Parts & & 4.75 & 5.00 & 5.25 & Volts \\
\(\quad 50,35 \mathrm{MHz} \mathrm{Parts}\) & 4.5 & 5.00 & 5.5 & Volts \\
Ambient Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Output Load & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
Voltage Reference Configuration & \(\mathrm{V}_{\mathrm{REF}}\) & 1.14 & 1.235 & 1.26 & Volts \\
\(\quad\) Reference Voltage & & -3 & & -10 & mA \\
\begin{tabular}{l} 
Current Reference Configuration \\
\(\quad\) Reference Current
\end{tabular} & \(\mathrm{I}_{\text {REF }}\) & -3 & & \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{WARNING! \\ Antillif \\ eso sensitive device}

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . +7V
Voltage on Any Digital Pin . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\)
Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature ( \(\mathrm{T}_{\mathrm{S}}\) ) . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Vapor Phase Soldering (1 minute) . . . . . . . . . . . . \(220^{\circ} \mathrm{C}\)
IOR, IOB, IOG to GND \({ }^{1}\). . . . . . . . . . . . . . \(0 V\) to \(\mathrm{V}_{\mathrm{AA}}\)

\section*{NOTES}
"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
'Analog output short circuit to any power supply or common can be of an indefinite duration.

\section*{PLCC PIN CONFIGURATION}


NOTES
1. NUMBERS IN PARENTHESIS INDICATE PIN NAMES FOR THE ADV471. 2. NC=NO CONNECT

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l} 
Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Color Palette \\
RAM
\end{tabular} & Speed & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV471KP80 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 18\) & 80 MHz & P-44A \\
ADV471 KP 66 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 18\) & 66 MHz & P-44A \\
ADV471KP50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 18\) & 50 MHz & P-44A \\
ADV471KP35 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 18\) & 35 MHz & P-44A \\
ADV478KP80 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 24\) & 80 MHz & P-44A \\
ADV478KP66 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 24\) & 66 MHz & P-44A \\
ADV478KP50 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 24\) & 50 MHz & P-44A \\
ADV478KP35 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(256 \times 24\) & 35 MHz & P-44A \\
\hline
\end{tabular}
* \(\mathbf{P}=\) Plastic Leaded Chip Carrier (PLCC). For outline information see Package Information section.

\section*{PIN FUNCTION DESCRIPTION}

\begin{tabular}{ll}
\begin{tabular}{l} 
Pin \\
Mnemonic
\end{tabular} & Function
\end{tabular}\(\quad\)\begin{tabular}{l} 
Read control input (TTL compatible). To read data from the device, \(\overline{\mathrm{RD}}\) must be a logical zero. RS0 - RS2 \\
are latched on the falling edge of \(\overline{\mathrm{RD}}\) during MPU read operations.
\end{tabular}

\section*{TERMINOLOGY}

\section*{Blanking Level}

The level seperating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

\section*{Color Video (RGB)}

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

\section*{Composite SYNC Signal (SYNC)}

The position of the composite video signal which synchronizes the scanning process.

\section*{Composite Video Signal}

The video signal with or without setup, plus the composite SYNC signal.

\section*{Gray Scale}

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

\section*{Raster Scan}

The most basic method of sweeping a CRT one line at a time to generate and display images.

\section*{Reference Black Level}

The maximum negative polarity amplitude of the video signal.

\section*{Reference White Level}

The maximum positive polarity amplitude of the video signal.

\section*{Setup}

The difference between the reference black level and the blanking level.

\section*{SYNC Level}

The peak level of the composite SYNC signal.

\section*{Video Signal}

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{CIRCUIT DESCRIPTION}

\section*{MPU Interface}

As illustrated in the functional block diagram, the ADV478 and ADV471 support a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.
The RSO - RS2 select inputs specify whether the MPU is accessing the address register, color palette RAM, overlay registers or read mask register, as shown in Table I. The 8-bit address register is used to address the color palette RAM and overlay registers, eliminating the requirement for external address multiplexers.
To write color data, the MPU writes to the address register (selecting RAM or overlay write mode) with the address of the color palette RAM location or overlay register to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green and blue), using RS0 - RS2 to select either the color palette RAM or overlay registers. During the blue write cycle, the three bytes of color information are concatenated into a 24 -bit word (18-bit word for the ADV471) and written to the location specified by the address register. The address register then increments to the next location which the MPU may modify by simply writing another sequence of red, green and blue data.
\begin{tabular}{lll|l} 
RS2 & RS1 & RS0 & Addressed by MPU \\
\hline \(\mathbf{0}\) & 0 & 0 & Address Register (RAM Write Mode) \\
0 & 1 & 1 & Address Register (RAM Read Mode) \\
0 & 0 & 1 & Color Palette RAM \\
0 & 1 & 0 & Pixel Read Mask Register \\
& & & \\
\(\mathbf{1}\) & 0 & 0 & Address Register (Overlay Write Mode) \\
1 & 1 & 1 & Address Register (Overlay Read Mode) \\
1 & 0 & 1 & Overlay Registers \\
1 & 1 & 0 & Reserved \\
\hline
\end{tabular}

Table I. Control Input Truth Table

To read color data, the MPU loads the address register (selecting RAM or overlay read mode) with the address of the color palette RAM location or overlay register to be read. The MPU performs three successive read cycles (8 or 6 bits each of red, green and blue), using RS0 - RS2 to select either the color palette RAM or overlay registers. Following the blue read cycle, the address register increments to the next location which the MPU may read by simply reading another sequence of red, green and blue data.
When accessing the color palette RAM, the address register resets to 00 H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle. However, while accessing the overlay color registers, the four most significant bits of the address register (ADDR4-7) are ignored.
The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM/overlay registers and the color registers ( \(\mathrm{R}, \mathrm{G}\) and B in the block diagram) are synchronized by internal logic and occur in the period between MPU accesses. As only one pixel clock cycle is required to complete the transfer, the color palette RAM and overlay registers may be accessed at any time with no noticeable disturbance on the display screen.
To keep track of the red, green and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They, are reset to zero when the MPU writes to the address register and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycie (ADDR0 - 7), are accessible to the MPU and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.
Figure 1 illustrates the MPU read/write timing.
\begin{tabular}{l|l|lll|l} 
& Value & RS2 & RS1 & RSO & Addressed By MPU \\
\hline ADDRa,b (Counts Modulo 3) & 00 & & & & Red Value \\
& 01 & & & & Green Value \\
& 10 & & & & Blue Value \\
ADDR0 - 7 (Counts Binary) & 00 H - FFH & 0 & 0 & 1 & Color Palette RAM \\
& XXXX 0000 & 1 & 0 & 1 & Reserved \\
& XXXX 0001 & 1 & 0 & 1 & Overlay Color 1 \\
& XXXX 0010 & 1 & 0 & 1 & Overlay Color 2 \\
& \(\bullet\) & \(\cdot\) & \(\cdot\) & \(\cdot\) & \(\bullet\) \\
& \(\cdot\) & \(\cdot\) & \(\cdot\) & \(\cdot\) & \(\bullet\) \\
& XXXX 1111 & 1 & 0 & 1 & Overlay Color 15 \\
\hline
\end{tabular}

Table II. Address Register (ADDR) Operation

\section*{ADV478/ADV471}

\section*{ADV478 Data Bus Interface}

On the ADV478, the \(8 / \overline{6}\) control input is used to specify whether the MPU is reading and writing 8 bits ( \(8 / \overline{6}=\) logical one) or 6 bits ( \(8 / \overline{6}=\) logical zero) of color information each cycle.
For 8-bit operation, D0 is the LSB and D7 is the MSB of color data.
For 6-bit operation (and also when using the ADV471), color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

ADV471 Data Bus Interface
Color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

\section*{Frame Buffer Interface}

The P0 - P7 and OL0 - OL3 inputs are used to address the color palette RAM and overlay registers, as shown in Table III.
\begin{tabular}{|c|c|c|}
\hline OLO- OL3 & P0 - P7 & Addressed by Frame Buffer \\
\hline 0H & 00H & Color Palette RAM Location 00H \\
\hline 0H & 01H & Color Palette RAM Location 01H \\
\hline - & - & - \\
\hline & - & - \({ }^{\text {- }}\) \\
\hline 0H & FFH & Color Palette RAM Location FFH \\
\hline 1H & XXH & Overlay Color 1 \\
\hline 2H & XXH & Overlay Color 2 \\
\hline - & - & - \\
\hline - & - & - \\
\hline FH & XXH & Overlay Color 15 \\
\hline
\end{tabular}

Table III. Pixel and Overlay Control Truth Table (Pixel Read MaskRegister = FFH)


\section*{NOTES}
1. CONNECTED WITH A \(75 \Omega\) DOUBLY TERMINATED LOAD, SETUP \(=V_{A A}\).
2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR \(\mathbf{2 6 . 6 7} \mathrm{mA}\) FULL-SCALE OUTPUT.
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 3. Composite Video Output Waveform \(\left(S E T U P=V_{A A}\right)\)
\begin{tabular}{l|l|l|l|l} 
Description & \(\mathbf{I}_{\text {Out }}(\mathbf{m A})^{\mathbf{1}}\) & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & \begin{tabular}{l} 
DAC \\
Input Data
\end{tabular} \\
\hline WHITE LEVEL & 26.67 & 1 & 1 & FFH \\
DATA & data +9.05 & 1 & 1 & data \\
DATA-SYNC & data +1.44 & 0 & 1 & data \\
BLACK LEVEL & 9.05 & 1 & 1 & 00 H \\
BLACK-SYNC & 1.44 & 0 & 1 & 00 H \\
BLANK LEVEL & 7.62 & 1 & 0 & xxH \\
SYNC LEVEL & 0 & 0 & 0 & xxH \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Typical with full-scale \(\mathrm{IOG}=26.67 \mathrm{~mA}\), \(\mathrm{SETUP}=\mathrm{V}_{\mathrm{AA}}\).
External voltage or current reference adjusted for 26.67 mA full-scale output.

Table IV. Video Output Truth Table \(\left(S E T U P=V_{A A}\right)\)

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0 - P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides 24 bits ( 18 bits for the ADV471) of color information to the three \(\mathrm{D} / \mathrm{A}\) converters.
For additional information on Pixel Mask Register, see application note "Animation Using the Pixel Read Mask Register of the ADV47X Series of Video RAM-DACs"(Publication Number E1316-15-10/89).

The \(\overline{\text { SYNC }}\) and BLANK inputs, also latched on the rising edge
of CLOCK to maintain synchronization with the color data; add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 3 and 4. Tables IV and V detail how the \(\overline{\text { SYNC }}\) and \(\overline{B L A N K}\) inputs modify the output levels.

The SETUP input is used to specify whether a 0 IRE (SETUP \(=\) GND) or 7.5 IRE (SETUP \(=\mathrm{V}_{\mathrm{AA}}\) ) blanking pedestal is to be used.
The analog outputs of the ADV478 and ADV471 are capable of directly driving a \(37.5 \Omega\) load, such as a doubly terminated \(75 \Omega\) coaxial cable.


NOTES
1. CONNECTED WITH A \(75 \Omega\) DOUBLY TERMINATED LOAD, SETUP = GND.

EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67 mA FULL-SCALE OUTPUT.
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 4. Composite Video Output Waveform (SETUP=GND)
\begin{tabular}{|c|c|c|c|c|}
\hline Description & \(\mathrm{I}_{\text {OUT }}(\mathrm{mA})^{\mathbf{1}}\) & SYNC & \(\overline{\text { BLANK }}\) & \begin{tabular}{l}
DAC \\
Input Data
\end{tabular} \\
\hline WHITE LEVEL & 26.67 & 1 & 1 & FFH \\
\hline DATA & data +8.05 & 1 & 1 & data \\
\hline DATA-SYNC & data & 0 & 1 & data \\
\hline BLACK LEVEL & 8.05 & 1 & 1 & 00H \\
\hline BLACK-SYNC & 0 & 0 & 1 & 00H \\
\hline BLANK LEVEL & 8.05 & 1 & 0 & xxH \\
\hline SYNCLEVEL & 0 & 0 & 0 & xxH \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Typical with full-scale \(I O G=26.67 \mathrm{~mA}\), SETUP \(=\) GND
External voltage or current reference adjusted for 26.67 mA full-scale output.

Table V. Video Output Truth Table (SETUP=GND)

\section*{PC BOARD LAYOUT CONSIDERATIONS}

\section*{PC Board Considerations}

The layout should be optimized for lowest noise on the ADV478/ ADV471 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all ADV478/ADV471 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV478/ADV471, the analog output traces and all the digital signal traces leading up to the ADV478/ADV471.

\section*{Power Planes}

The ADV478/ADV471 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ) at a single point through a ferrite bead, as illustrated in Figures 5 and 6. This bead should be located within three inches of the ADV478/ADV471.
The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide
power to all ADV478/ADV471 power pins and current/voltage reference circuitry.
Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

\section*{Supply Decoupling}

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance.
Best performance is obtained with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor decoupling each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) pins to GND. These capacitors should be placed as close as possible to the device.
It is important to note that while the ADV478 and ADV471 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a three terminal voltage regulator for supplying power to the analog power plane.


Figure 5. Typical Connection Diagram and Component List (External Voltage Reference)

\section*{Digital Signal Interconnect}

The digital inputs to the ADV478/ADV471 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.
Due to the high clock rates involved, long clock lines to the ADV478/ADV471 should be avoided to reduce noise pickup.
Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not the analog power plane.

\section*{Analog Signal Interconnect}

The ADV478/ADV471 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.
The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.
For maximum performance, the analog outputs should each have a \(75 \Omega\) load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV478/ADV471 to minimize reflections.

NOTE: Additional information on PC Board layout can be obtained in an application note entitled "Design and Layout of a Video Graphics System for Reduced EMI" from Analog Devices (Publication Note E1309-15-10/89).


Figure 6. Typical Connection Diagram and Component List (External Current Reference)

\section*{APPLICATION INFORMATION}

\section*{External Voltage vs. Current Reference}

The ADV478/ADV471 is designed to have excellent performance using either an external voltage or current reference. The voltage reference design (Figure 5) has the advantages of temperature compensation, simplicity, lower cost and provides excellent power supply rejection. The current reference design (Figure 6) requires more components to provide adequate power supply rejection and temperature compensation (two transistors, three resistors and additional capacitors).

RS-170 Video Generation
For generation of RS-170 compatible video, it is recommended that the DAC outputs be connected to a singly terminated \(75 \Omega \mathrm{load}\). If the ADV478/ADV471 is not driving a large capacitive load, there will be negligible difference in video quality between doubly terminated \(75 \Omega\) and singly terminated \(75 \Omega\) loads.
If driving a large capacitive load (load RC> \(1 /\left(2 \pi f_{C}\right)\) ), it is recommended that an output buffer (such as an AD848 or AD9617 with an unloaded gain \(>2\) ) be used to drive a doubly terminated \(75 \Omega\) load.

FEATURES

\author{
80 MHz Pipelined Operation \\ Triple 8-Bit D/A Converters \\ RS-343A/RS-170 Compatible Outputs \\ TTL Compatible Inputs \\ +5 V CMOS Monolithic Construction \\ 40-Pin DIP or 44-Pin PLCC Package \\ Power Dissipation: \(\mathbf{4 0 0} \mathbf{~ m W}\)
}

\section*{APPLICATIONS}
High Resolution Color Graphics CAE/CAD/CAM Applications
Image Processing
Instrumentation
Video Signal Reconstruction
Desktop Publishing
Direct Digital Synthesis (DDS)

\section*{SPEED GRADES}
80 MHz
50 MHz
30 MHz

\section*{GENERAL DESCRIPTION}

The ADV7120 (ADV \(®\) ) is a digital to analog video converter on a single monolithic chip. The part is specifically designed for high resolution color graphics and video systems. It consists of three, high speed, 8 -bit, video D/A converters (RGB); a standard TTL input interface and high impedance, analog output, current sources.
The ADV7120 has three separate, 8 -bit, pixel input ports, one each for red, green and blue video data. Additional video input controls on the part include composite sync, blank and reference white. A single +5 V supply, an external 1.23 V reference and pixel clock input are all that are required to make the part operational.
The ADV7120 is capable of generating RGB video output signals, which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.
The ADV7120 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The part is packaged in both a \(0.6^{\prime \prime}\), 40 -pin plastic DIP and a 44 -pin plastic leaded (J-lead) chip carrier, PLCC.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}
1. Fast video refresh rate, 80 MHz .
2. Compatible with a wide variety of high resolution color graphics video systems.
3. Guaranteed monotonic with a maximum differential nonlinearity of \(\pm 0.5\) LSB. Integral nonlinearity is guaranteed to be a maximum of \(\pm 1\) LSB.
\(\left(\mathrm{V}_{\mathrm{AA}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\text {REF }}=+1.235 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{R}_{\text {SEI }}=\right.\) ADV7120 - SPECIFICATIONS \(560 \Omega\). \(\mathrm{I}_{\text {sruc }}\) connected to IOG. All Specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}{ }^{1}\) unless otherwise noted).


\section*{NOTES}
\({ }^{1}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ); 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{3}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{4}\) This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.
Specifications subject to change without notice.

\section*{ADV7120}

TIMING CHARACTERISTICS \({ }^{1} \begin{aligned} & \left(V_{A A}=+5 V \pm 5 \% ; V_{R E F}=+1.235 V ; R_{L}=37.5 \Omega, C_{L}=10 \mathrm{pF} ; R_{\text {SET }}=560 \Omega \text {. } \mathrm{I}_{\text {SYMC }} \text { connected to loG. All Specifications } \mathrm{T}_{\text {min }} \text { to } \mathrm{T}_{\text {max }}^{2} \text { unless otherwise noted.) }\right.\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & 80 MHz Version & 50 MHz Version & 30 MHz Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 80 & 50 & 30 & MHz max & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 3 & 6 & 8 & ns min & Data \& Control Setup Time \\
\hline \(\mathrm{t}_{2}\) & 2 & 2 & 2 & \(n \mathrm{nsmin}\) & Data \& Control Hold Time \\
\hline \(\mathrm{t}_{3}\) & 12.5 & 20 & 33.3 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{4}\) & 4 & 7 & 9 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{5}\) & 4 & 7 & 9 & ns min & Clock Pulse Width Low Time \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{6}\)} & 30 & 30 & 30 & ns max & \multirow[t]{2}{*}{Analog Output Delay} \\
\hline & 20 & 20 & 20 & ns typ & \\
\hline & 3 & 3 & 3 & ns max & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{8}{ }^{3}\) & 12 & 15 & 15 & ns typ & Analog Output Transition Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3\) ns, measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ) 0 to \(+70^{\circ} \mathrm{C}\)
\({ }^{3}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.


NOTES
1. OUTPUT DELAY \(\left(t_{6}\right)\) MEASURED FROM THE 50\% POINT OF THE RISING EDGE OF CLOCK TO THE 50\% POINT OF FULL-SCALE TRANSITION.
2. TRANSITION TIME \(\left(\mathrm{t}_{8}\right)\) MEASURED FROM THE \(50 \%\) POINT OF FULL-SCALE TRANSITION TO WITHIN 2\% OF THE FINAL OUTPUT VALUE.
3. OUTPUT RISE/FALL TIME ( \(\mathrm{t}_{7}\) ) MEASURED BETWEEN THE 10\% AND \(90 \%\) POINTS OF FULL TRANSITION.

Figure 1. Video Input/Output Timing

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Suppiy & \(\overline{\mathrm{V}}_{\mathrm{AA}}\) & 4.75 & 5.00 & 5.25 & Volts \\
Ambient Operating & & & & & \\
\(\quad\) Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Output Load & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
Reference Voltage & \(\mathrm{V}_{\mathrm{REF}}\) & 1.14 & 1.235 & 1.26 & Volts \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS*
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7 V
Voltage on Any Digital Pin . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\) Ambient Operating Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\) Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Soldering Temperature ( 10 secs) . . . . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)
Vapor Phase Soldering (1 minute) . . . . . . . . . . . . . . . \(220^{\circ} \mathrm{C}\) IOR, IOB, IOG, \(\mathrm{I}_{\text {SYNC }}\) to \(\mathrm{GND}^{1} \ldots . . . . . .\). NOTES
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. \({ }^{1}\) Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & Speed & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV7120KN80 & 80 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
ADV7120KN50 & 50 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
ADV7120KN30 & 30 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
ADV7120KP80 & 80 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
ADV7120KP50 & 50 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
ADV7120KP30 & 30 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
\hline
\end{tabular}
* \(\mathbf{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.
\begin{tabular}{|c|c|c|c|}
\hline & DIP & & \\
\hline R4 1 & \(\checkmark\) & 40 & R3 \\
\hline R5 2 & & 39 & R2 \\
\hline R6 3 & & 38 & R1 \\
\hline R7 4 & & 37 & R0 \\
\hline G0 5 & & 36 & FS ADJUST \\
\hline G1 6 & & 35 & \(\mathrm{V}_{\text {feF }}\) \\
\hline G2 7 & ADV7120 & 34 & COMP \\
\hline G3 8 & TOP VIEW (Not to Scale) & 33 & IOR \\
\hline G4 9 & & 32 & IOG \\
\hline G5 10 & & 31 & \(\mathrm{I}_{\text {SYNC }}\) \\
\hline G6 11 & & 30 & \(V_{A A}\) \\
\hline G7 12 & & 29 & IOB \\
\hline BLANK 13 & & 28 & GND \\
\hline \(\overline{\text { SYNC }} 14\) & & 27 & GND \\
\hline \(\mathrm{V}_{\mathrm{AA}} 15\) & & 26 & GND \\
\hline B0 16 & & 25 & CLOCK \\
\hline B1 17 & & 24 & REF WHITE \\
\hline B2 18 & & 23 & B7 \\
\hline B3 19 & & 22 & B6 \\
\hline B4 20 & & 21 & B5 \\
\hline
\end{tabular}

\begin{tabular}{|l|l|} 
\\
ADV7120
\end{tabular}

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} & Function \\
\hline \(\overline{\overline{\text { BLANK }}}\) & Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The \(\overline{\text { BLANK }}\) signal is latched on the rising edge of CLOCK. While BLANK is a logical zero, the R0-R7, G0-G7, R0-R7 and REF WHITE pixel and control inputs are ignored. \\
\hline \(\overline{\text { SYNC }}\) & Composite sync control input (TTL compatible). A logical zero on the \(\overline{\text { SYNC }}\) input switches off a 40 IRE current source on the \(\mathrm{I}_{\text {SYNC }}\) output. \(\overline{\text { SYNC }}\) does not override any other control or data input; therefore, it should only be asserted during the blanking interval. \(\overline{\text { SYNC }}\) is latched on the rising edge of CLOCK. \\
\hline CLOCK & Clock input (TTL compatible). The rising edge of CLOCK latches the R0-R7, G0-G7, B0-B7, \(\overline{\text { SYNC }}, \overline{\text { BLANK }}\) and REF WHITE pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer. \\
\hline REF WHITE & Reference white control input (TTL compatible). A logical one on this input forces the IOR, IOG and IOB outputs to the white level, regardless of the pixel input data (R0-R7, G0-G7 and B0-B7). REF WHITE is latched on the rising edge of clock. \\
\hline R0-R7, G0-G7, B0-B7 & Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular PCB power or ground plane. \\
\hline IOR, IOG, IOB & Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated \(75 \Omega\) coaxial cable. All three current outputs should have similar output loads whether or not they are all being used. \\
\hline \(\mathrm{I}_{\text {SYNC }}\) & Sync current output. This high impedance current source can be directly connected to the IOG output. This allows sync information to be encoded onto the green channel. I \({ }_{\text {SYNC }}\) does not output any current while \(\overline{\text { SYNC }}\) is at logical zero. The amount of current output at \(\mathrm{I}_{\text {SYNC }}\) while \(\overline{\text { SYNC }}\) is at logical one is given by:
\[
I_{S Y N C}(m A)=3,455 \times V_{R E F}(V) / R_{S E T}(\Omega)
\] \\
\hline & If sync information is not required on the green channel, \(\mathrm{I}_{\text {SYNC }}\) should be connected to AGND. \\
\hline FS ADJUST & Full-scale adjust control. A resistor ( \(\mathrm{R}_{\mathrm{SET}}\) ) connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current. \\
\hline & The relationship between \(\mathrm{R}_{\text {SET }}\) and the full-scale output current on IOG (assuming \(\mathrm{I}_{\text {SYNC }}\) is connected to IOG) is given by:
\[
R_{S E T}(\Omega)=12,082 \times V_{R E F}(V) / I O G(m A)
\] \\
\hline & The relationship between \(\mathrm{R}_{\text {SET }}\) and the full-scale output current on IOR and IOB is given by:
\[
I O R, I O B(m A)=8,628 \times V_{R E F}(V) / R_{S E T}(\Omega)
\] \\
\hline COMP & Compensation pin. This is a compensation pin for the internal reference amplifier. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must be connected between COMP and \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{V}_{\text {REF }}\) & Voltage reference input. An external 1.2 V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A \(0.1 \mu \mathrm{~F}\) decoupling ceramic capacitor should be connected between \(\mathrm{V}_{\mathrm{REF}}\) and \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{V}_{\text {AA }}\) & Analog power supply ( \(5 \mathrm{~V} \pm 5 \%\) ). All \(\mathrm{V}_{\text {AA }}\) pins on the ADV7120 must be connected. \\
\hline GND & Ground. All GND pins must be connected. \\
\hline
\end{tabular}

\section*{ADV7120}

\section*{TERMINOLOGY}

\section*{Blanking Level}

The level separating the \(\overline{\text { SYNC }}\) portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

\section*{Color Video (RGB)}

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.
Sync Signal ( \(\overline{\text { SYNC }}\) )
The position of the composite video signal which synchronizes the scanning process.

\section*{Gray Scale}

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

\section*{Raster Scan}

The most basic method of sweeping a CRT one line at a time to generate and display images.

\section*{Reference Black Level}

The maximum negative polarity amplitude of the video signal.

\section*{Reference White Level}

The maximum positive polarity amplitude of the video signal.

\section*{Sync Level}

The peak level of the SYNC signal.

\section*{Video Signal}

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{FEATURES}

80 MHz Pipelined Operation
Triple 10-Bit D/A Converters
RS-343A/RS-170 Compatible Outputs
TTL Compatible Inputs
+5 V CMOS Monolithic Construction
40-Pin DIP Package (ADV7121)
44-Pin PLCC Package (ADV7122)
Power Dissipation: 400 mW

\section*{APPLICATIONS}

High Definition Television (HDTV)
High Resolution Color Graphics CAE/CAD/CAM Applications
Image Processing
Instrumentation
Video Signal Reconstruction
Direct Digital Synthesis (DDS)

SPEED GRADES
80 MHz
50 MHz 30 MHz

\section*{GENERAL DESCRIPTION}

The ADV7121/ADV7122 \(\left(\mathrm{ADV}^{\circledR}\right)\) is a video speed, digital-toanalog converter on a single monolithic chip. The part is specifically designed for high resolution color graphics and video systems including high definition television (HDTV). It consists of three, high speed, 10-bit, video D/A converters (RGB), a standard TTL input interface and high impedance, analog output, current sources.
The ADV7121/ADV7122 has three separate, 10-bit, pixel input ports, one each for red, green and blue video data. A single +5 V power supply, an external 1.23 V reference and pixel clock input is all that is required to make the part operational. The ADV7122 has additional video control signals, composite \(\overline{\text { SYNC }}\) and BLANK.
The ADV7121/ADV7122 is capable of generating RGB video output signals which are compatible with RS-343A, RS-170 and most proposed production system HDTV video standards, including SMPTE 240M.
The ADV7121/ADV7122 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The ADV7121 is packaged in a \(0.6^{\prime \prime}, 40\)-pin plastic DIP package. The ADV7122 is packaged in a 44-pin plastic leaded (J-lead) chip carrier, PLCC.


ADV7121 Functional Block Diagram


\section*{ADV7122 Functional Block Diagram}

\section*{PRODUCT HIGHLIGHTS}
1. Fast video refresh rate, 80 MHz .
2. Guaranteed monotonic to 10 bits. Ten bits of resolution allows for implementation of linearization functions such as gamma correction and contrast enhancement.
3. Compatible with a wide variety of high resolution color graphics systems including RS-343A/RS-170 and the proposed SMPTE 240 M standard for HDTV.
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & J Version & K Version & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution (Each DAC) \\
Accuracy (Each DAC) Integral Nonlinearity, INL Differential Nonlinearity, DNL Gray Scale Error Coding
\end{tabular} & \[
\begin{aligned}
& 10 \\
& \pm 3 \\
& +1.5 /-1.0 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& \pm 2 \\
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale max \\
Binary
\end{tabular} & \begin{tabular}{l}
Guaranteed Monotonic \\
Max Gray Scale Current \(=\left(\mathrm{V}_{\mathrm{REF}}{ }^{\star} 7,969 / \mathrm{R}_{\mathrm{SET}}\right) \mathrm{mA}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\text {IN }}\) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}{ }^{2}\)
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 10
\end{aligned}
\] & \(V\) min V max \(\mu \mathrm{A}\) max pF max & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range \\
Output Current White Level \\
Black Level \\
LSB Size \\
DAC to DAC Matching \\
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) \\
Output Impedance, \(\mathrm{R}_{\mathrm{OUT}}{ }^{2}\) \\
Output Capacitance, \(\mathrm{C}_{\mathrm{OUT}}{ }^{2}\)
\end{tabular} & \begin{tabular}{l}
15 \\
22 \\
16.74 \\
18.50 \\
0 \\
50 \\
17.28 \\
5 \\
-1 \\
\(+1.4\) \\
100 \\
30
\end{tabular} & \[
\begin{aligned}
& 15 \\
& 22 \\
& \\
& 16.74 \\
& 18.50 \\
& 0 \\
& 50 \\
& 17.28 \\
& 5 \\
& -1 \\
& +1.4 \\
& 100 \\
& 30
\end{aligned}
\] & \begin{tabular}{l}
mA min \(m A\) max \\
\(m A \min\) mA max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) typ \% max \\
V min \\
V max \(\mathrm{k} \Omega\) typ pF max
\end{tabular} & \begin{tabular}{l}
Typically 17.62 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 2\% \\
\(\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\)
\end{tabular} \\
\hline VOLTAGE REFERENCE Voltage Reference Range, \(\mathrm{V}_{\text {REF }}\) Input Current, \(\mathrm{I}_{\text {VREF }}\) & \[
\begin{aligned}
& 1.14 / 1.26 \\
& -5
\end{aligned}
\] & \[
\begin{aligned}
& 1.14 / 1.26 \\
& -5
\end{aligned}
\] & \[
\begin{aligned}
& V \min / V \max \\
& \mathrm{~mA} \text { typ }
\end{aligned}
\] & \(\mathrm{V}_{\text {REF }}=1.235 \mathrm{~V}\) for Specified Performance \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS
\[
\mathrm{V}_{\mathrm{AA}}
\]
\[
\mathrm{I}_{\mathrm{AA}}
\] \\
Power Supply Rejection Ratio \({ }^{2}\) Power Dissipation
\end{tabular} & \[
\begin{aligned}
& 5 \\
& 125 \\
& 100 \\
& 0.5 \\
& 625 \\
& 500
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 125 \\
& 100 \\
& 0.5 \\
& 625 \\
& 500
\end{aligned}
\] & V nom mA max mA max \% / \% max mW max mW max & \begin{tabular}{l}
Typically 80 mA : 80 MHz Parts \\
Typically \(70 \mathrm{~mA}: 50 \mathrm{MHz} \& 35 \mathrm{MHz}\) Parts \\
Typically \(0.12 \% / \%: \mathrm{f}=1 \mathrm{kHz}, \mathrm{COMP}=0.1 \mu \mathrm{~F}\) \\
Typically \(400 \mathrm{~mW}: 80 \mathrm{MHz}\) Parts \\
Typically \(350 \mathrm{~mW}: 50 \mathrm{MHz} \& 35 \mathrm{MHz}\) Parts
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Glitch Impulse \({ }^{2,3}\) \\
DAC Noise \({ }^{2,3,4}\) \\
Analog Output Skew
\end{tabular} & \[
\begin{aligned}
& 50 \\
& 200 \\
& 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 50 \\
& 200 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
pV secs typ \\
pV secs typ \\
ns max
\end{tabular} & Typically 1 ns \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ): 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{3}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{4}\) This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.
Specifications subject to change without notice.

\title{
ADV7122_SDEG|FIGATIONS \({ }^{\left(V_{A A}=+5 V \pm 5 \% ; V_{R E F}=+1.235 V ; R_{L}=37.5 \Omega, C_{L}=10 \mathrm{pF} ; R_{\text {SET }}=\right.}\) \(560 \Omega\). All Specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}{ }^{1}\) unless otherwise noted.)
}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & J Version & K Version & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution (Each DAC) \\
Accuracy (Each DAC) \\
Integral Nonlinearity, INL \\
Differential Nonlinearity, DNL \\
Gray Scale Error \\
Coding
\end{tabular} & \[
\begin{aligned}
& 10 \\
& \pm 3 \\
& +1.5 /-1.0 \\
& \pm 5
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& \pm 2 \\
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale max \\
Binary
\end{tabular} & Guaranteed Monotonic
\[
\begin{aligned}
\text { Max Gray Scale Current: } & \text { IOG }=\left(\mathrm{V}_{\mathrm{REF}}{ }^{\star} 12.082 / \mathrm{R}_{\mathrm{SET}}\right) \mathrm{mA} \\
& \mathrm{IOR}, \mathrm{IOB}=\left(\mathrm{V}_{\mathrm{REF}}{ }^{\left.\star 8,627 / \mathrm{R}_{\mathrm{SET}}\right) \mathrm{mA}}\right.
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\mathrm{IN}}\) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}{ }^{2}\)
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
\(V\) min \\
V max \\
\(\mu A\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline ANALOG OUTPUTS Gray Scale Current Range & \[
\begin{aligned}
& 15 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 22
\end{aligned}
\] & \(m A \min\) \(m A \max\) & \\
\hline \begin{tabular}{l}
Output Current \\
White Level Relative to Blank
\end{tabular} & \[
\begin{aligned}
& 17.69 \\
& 20.40
\end{aligned}
\] & \[
\begin{aligned}
& 17.69 \\
& 20.40
\end{aligned}
\] & \begin{tabular}{l}
\(m A \min\) \\
mA max
\end{tabular} & Typically 19.05 mA \\
\hline White Level Relative to Black & \[
\begin{aligned}
& 16.74 \\
& 18.50
\end{aligned}
\] & \[
\begin{aligned}
& 16.74 \\
& 18.50
\end{aligned}
\] & mA min mA max & Typically 17.62 mA \\
\hline Black Level Relative to Blank & \[
\begin{aligned}
& 0.95 \\
& 1.90
\end{aligned}
\] & \[
\begin{aligned}
& 0.95 \\
& 1.90
\end{aligned}
\] & mA min mA max & Typically 1.44 mA \\
\hline Black Level on IOR, IOB & \[
\begin{aligned}
& 0 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 50
\end{aligned}
\] & \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max & Typically \(5 \mu \mathrm{~A}\) \\
\hline Black Level on IOG & \[
\begin{aligned}
& 6.29 \\
& 9.5
\end{aligned}
\] & \[
\begin{aligned}
& 6.29 \\
& 9.5
\end{aligned}
\] & \(\mathrm{mA} \min\) mA max & Typically 7.62 mA \\
\hline Sync Level on IOG & 0
50 & \[
\begin{aligned}
& 0 \\
& 50
\end{aligned}
\] & \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max & Typically \(5 \mu \mathrm{~A}\) \\
\hline LSB Size & 17.28 & 17.28 & \(\mu \mathrm{A}\) typ & \\
\hline DAC to DAC Matching & 5 & 5 & \% max & Typically \(2 \%\) \\
\hline Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) & \[
\begin{aligned}
& -1 \\
& +1.4
\end{aligned}
\] & \[
\begin{aligned}
& -1 \\
& +1.4
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max
\end{tabular} & \\
\hline Output Impedance, \(\mathbf{R}_{\mathrm{OUT}}{ }^{2}\) Output Capacitance, \(\mathrm{C}_{\mathrm{OUT}}{ }^{2}\) & \[
\begin{aligned}
& 100 \\
& 30
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 30
\end{aligned}
\] & \(\mathrm{k} \Omega\) typ pF max & \[
\mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}
\] \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCE \\
Voltage Reference Range, \(\mathrm{V}_{\text {REF }}\) Input Current, \(\mathrm{I}_{\text {vref }}\)
\end{tabular} & \[
\begin{aligned}
& 1.14 / 1.26 \\
& -5
\end{aligned}
\] & \[
\begin{aligned}
& 1.14 / 1.26 \\
& -5
\end{aligned}
\] & \(\mathrm{V} \min / \mathrm{V} \max\) mA typ & \(\mathrm{V}_{\text {REF }}=1.235 \mathrm{~V}\) for Specified Performance \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(\mathrm{V}_{\mathrm{AA}}\) \\
\(\mathrm{I}_{\mathrm{AA}}\) \\
Power Supply Rejection Ratio \({ }^{2}\) \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& 5 \\
& 125 \\
& 100 \\
& 0.5 \\
& 625 \\
& 500
\end{aligned}
\] & \[
\begin{array}{|l}
5 \\
125 \\
100 \\
0.5 \\
625 \\
500
\end{array}
\] & V nom mA max mA max \%/\% max \(\mathrm{mW}_{\text {max }}\) mW max & \begin{tabular}{l}
Typically \(80 \mathrm{~mA}: 80 \mathrm{MHz}\) Parts \\
Typically \(70 \mathrm{~mA}: 50 \mathrm{MHz} \& 35 \mathrm{MHz}\) Parts \\
Typically \(0.12 \% / \%\) : \(\mathrm{f}=1 \mathrm{kHz}\), COMP \(=0.01 \mu \mathrm{~F}\) \\
Typically \(400 \mathrm{~mW}: 80 \mathrm{MHz}\) Parts \\
Typically \(350 \mathrm{~mW}: 50 \mathrm{MHz}\) \& 35 MHz Parts
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Glitch Impulse \({ }^{2,3}\) DAC Noise \({ }^{2,3,4}\) Analog Output Skew
\end{tabular} & \[
\begin{aligned}
& 50 \\
& 200 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 50 \\
& 200 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{pV} \text { secs typ } \\
& \mathrm{pV} \text { secs typ } \\
& \text { ns max }
\end{aligned}
\] & Typically 1 ns \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ): 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance.
\({ }^{3}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{4}\) This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.
Specifications subject to change without notice.

TIMING CHARACTERISTICS \({ }^{1}\left(V_{A A}=+5 V \pm 5 \% ; V_{R E F}=+1.235 V ; R_{L}=37.5 \Omega, C_{L}=10 \mathrm{pF} ; \mathrm{R}_{\text {SET }}=560 \Omega\right.\). All Specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}{ }^{2}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & 80 MHz Versions & 50 MHz Versions & 30 MHz Versions & Units & Conditions/Comments \\
\hline fmax & 80 & 50 & 30 & MHz max & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 3 & 6 & 8 & ns min & Data \& Control Setup Time \\
\hline \(\mathrm{t}_{2}\) & 2 & 2 & 2 & ns min & Data \& Control Hold Time \\
\hline \(\mathrm{t}_{3}\) & 12.5 & 20 & 33.3 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{4}\) & 4 & 7 & 9 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{5}\) & 4 & 7 & 9 & ns min & Clock Pulse Width Low Time \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{6}\)} & 30 & 30 & 30 & ns max & \multirow[t]{2}{*}{Analog Output Delay} \\
\hline & 20 & 20 & 20 & ns typ & \\
\hline \(\mathrm{t}_{7}\) & 3 & 3 & & ns max & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{8}{ }^{3}\) & 12 & 15 & 15 & ns typ & Analog Output Transition Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. See timing notes in Figure 1.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ): 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
Specifications subject to change without notice.


NOTES
1. OUTPUT DELAY ( \(t_{6}\) ) MEASURED FROM THE 50\% POINT OF THE RISING EDGE OF THE CLOCK TO THE 50\% POINT OF FULL-SCALE TRANSITION.
2. TRANSITION TIME ( \(\mathrm{t}_{8}\) ) MEASURED FROM THE 50\% POINT OF FULL-SCALE TRANSITION TO WITHIN 2\% OF THE FINAL OUTPUT VALUE.
3. OUTPUT RISE/FALL TIME ( \(t_{7}\) ) MEASURED BETWEEN THE \(\mathbf{1 0 \%}\) AND 90\% POINTS OF FULL-SCALE TRANSITION.
4. SYNC AND BLANK DIGITAL INPUTS ARE NOT PROVIDED ON THE ADV7121.

Figure 1. Video Input/Output Timing

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & 4.75 & 5.00 & 5.25 & Volts \\
Ambient Operating & & & & & \\
\(\quad\) Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Output Load & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
Reference Voltage & \(\mathrm{V}_{\mathrm{REF}}\) & 1.14 & 1.235 & 1.26 & Volts \\
\hline
\end{tabular}

\section*{ORDERING GUIDE}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} & \multirow[b]{2}{*}{Speed} & \multicolumn{2}{|l|}{Accuracy} & \multirow[b]{2}{*}{Temperature} & \multirow[t]{2}{*}{Package Option \({ }^{1}\)} \\
\hline & & DNL & INL & & \\
\hline DV7121JN80 & 80 MHz & +1.5 & \(\pm 3\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
\hline ADV7121JN50 & 50 MHz & +1.5 & \(\pm 3\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40 \\
\hline ADV7121JN30 & 30 MHz & +1.5 & \(\pm 3\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
\hline ADV7121KN80 & 80MHz & \(\pm 1\) & \(\pm 2\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
\hline ADV7121KN50 & 50 MHz & \(\pm 1\) & \(\pm 2\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
\hline ADV7121KN30 & 30 MHz & \(\pm 1\) & \(\pm 2\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-40A \\
\hline ADV7122JP80 & 80 MHz & +1.5 & \(\pm 3\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \({ }^{2}\) \\
\hline ADV7122JP50 & 80 MHz & +1.5 & \(\pm 3\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}^{2}\) \\
\hline ADV7122JP30 & 80 MHz & +1.5 & \(\pm 3\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{P}-44 \mathrm{~A}^{2}\) \\
\hline ADV7122KP80 & 80 MHz & \(\pm 1\) & \(\pm 2\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \({ }^{2}\) \\
\hline ADV7122KP50 & 50 MHz & \(\pm 1\) & \(\pm 2\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \({ }^{2}\) \\
\hline ADV7122KP30 & 30 MHz & \(\pm 1\) & \(\pm 2\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \({ }^{2}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} \mathrm{~N}=\) Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see
Package Information section.
\({ }^{2}\) PLCC: Plastic Leaded Chip Carrier ( J -lead).

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . +7 V
Voltage on Any Digital Pin . . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\) Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots . . . .0\) to \(+70^{\circ} \mathrm{C}\) Storage Temperature \(\left(\mathrm{T}_{\mathrm{S}}\right) \ldots \ldots . . . . .5^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature \(\left(\mathrm{T}_{\mathrm{J}}\right) \ldots \ldots . . . . . . . . . . . . .+175^{\circ} \mathrm{C}\)
Soldering Temperature ( 5 secs) . . . . . . . . . . . . . . . . . \(220^{\circ} \mathrm{C}\)
Vapor Phase Soldering (1 minute) . . . . . . . . . . . . . . . \(220^{\circ} \mathrm{C}\)
IOR, IOB, IOG to GND \({ }^{1} \ldots \ldots . . . . . . . .\).

\section*{NOTES}
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. \({ }^{1}\) Analog output short circuit to any power supply or common can be of an indefinite duration.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{PIN CONFIGURATIONS}


DIP (N-40A) Package
\begin{tabular}{|c|c|c|}
\hline R6 1 & & \(40 \mathrm{R5}\) \\
\hline R7 2 & & \(3{ }^{39} \mathbf{R 4}\) \\
\hline R8 3 & & 38 R 3 \\
\hline R9 4 & & 37 R 2 \\
\hline G0 5 & & \({ }^{36} \mathrm{R1}\) \\
\hline G1 6 & & 35 Ro \\
\hline G2 7 & ADV7121 DIP & 34) FS ADJUST \\
\hline G3 8 & TOP VIEW & 33 V REF \\
\hline G4 9 & (Not to Scale) & 32 COMP \\
\hline G5 10 & & 31 IOR \\
\hline G6 11 & & 30 log \\
\hline G7 12 & & 29) \(\mathrm{V}_{A A}\) \\
\hline G8 13 & & 28 IOB \\
\hline G9 14 & & 27 GND \\
\hline \(V_{A A} 15\) & & 26. Clock \\
\hline B0 16 & & 25 B9 \\
\hline B1 17 & & 24) 88 \\
\hline B2 18 & & \begin{tabular}{|c|}
23 \\
\hline 87
\end{tabular} \\
\hline B3 19 & & 22 \(\mathrm{B6}^{\text {¢ }}\) \\
\hline 8420 & & 21] 85 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Pin \\
Minemonic
\end{tabular} & Function \\
\hline BLANK \({ }^{\star}\) & Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The BLANK signal is latched on the rising edge of CLOCK. While \(\overline{B L A N K}\) is a logical zero, the R0-R9, G0-G9 and R0-R9 pixel inputs are ignored. \\
\hline \(\overline{\text { SYNC }}{ }^{*}\) & \begin{tabular}{l}
Composite sync control input (TTL compatible). A logical zero on the SYNC input switches off a 40 IRE current source. This is internally connected to the IOG analog output. SYNC does not override any other control or data input, therefore, it should only be asserted during the blanking interval. \(\overline{\text { SYNC }}\) is latched on the rising edge of CLOCK. \\
If sync information is not required on the green channel, the \(\overline{\text { SYNC }}\) input should be tied to logical zero.
\end{tabular} \\
\hline CLOCK & Clock input (TTL compatible). The rising edge of CLOCK latches the R0-R9, G0-G9, B0-B9, \(\overline{\text { SYNC }}\) and \(\overline{B L A N K}\) pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer. \\
\hline R0-R9, G0-G9, B0-B9 & Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular PCB power or ground plane. \\
\hline IOR, IOG, IOB & Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated \(75 \Omega\) coaxial cable. All three current outputs should have similar output loads whether or not they are all being used. \\
\hline \multirow[t]{7}{*}{FS ADJUST} & Full-scale adjust control. A resistor ( \(\mathrm{R}_{\text {SET }}\) ) connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current. \\
\hline & The relationship between \(R_{S E T}\) and the full-scale output current on IOG (assuming \(I_{\text {SYNC }}\) is connected to IOG) is given by: \\
\hline & \(\mathrm{R}_{\text {SET }}(\Omega)=12,082 \times \mathrm{V}_{\mathrm{REF}}(\mathrm{V}) / \mathrm{IOG}(\mathrm{mA})\) \\
\hline & The relationship between \(\mathrm{R}_{\text {SET }}\) and the full-scale output current on IOR, IOG and IOB is given by: \\
\hline & \[
\begin{array}{ll}
\mathrm{IOG}^{\star}(\mathrm{mA}) & =12,082 \times \mathrm{V}_{\mathrm{REF}}(\mathrm{~V}) / \mathbf{R}_{\text {SET }}(\Omega) \quad(\overline{\mathrm{SYNC}} \text { being asserted }) \\
\operatorname{IOR}, \mathrm{IOB}(\mathrm{~mA}) & =8,628 \times \mathrm{V}_{\mathrm{REF}}(\mathrm{~V}) / \mathbf{R}_{\text {SET }}(\Omega)
\end{array}
\] \\
\hline & The equation for IOG will be the same as that for IOR and IOB when \(\overline{\text { SYNC }}\) is not being used, i.e., \(\overline{\text { SYNC }}\) tied permanently low. For the ADV7121, all three analog output currents are as described by: \\
\hline & IOR, IOG, IOB \((\mathrm{mA})=7,969 \times \mathrm{V}_{\text {REF }}(\mathrm{V}) / \mathrm{R}_{\text {SET }}(\Omega)\) \\
\hline COMP & Compensation pin. This is a compensation pin for the internal reference amplifier. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must be connected between COMP and \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{V}_{\text {REF }}\) & Voltage reference input. An external 1.23 V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A \(0.1 \mu \mathrm{~F}\) decoupling ceramic capacitor should be connected between \(\mathrm{V}_{\text {REF }}\) and \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{V}_{\mathrm{AA}}\) & Analog power supply ( \(5 \mathrm{~V} \pm 5 \%\) ). All \(\mathrm{V}_{\mathrm{AA}}\) pins on the ADV7121/ADV7122 must be connected. \\
\hline GND & Ground. All GND pins must be connected. \\
\hline
\end{tabular}
\(\star \overline{\mathrm{SYNC}}\) and \(\overline{\mathrm{BLANK}}\) functions are not provided on the ADV7121.

\section*{TERMINOLOGY}

\section*{Blanking Level}

The level separating the \(\overline{\text { SYNC }}\) portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

\section*{Color Video (RGB)}

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

\section*{Sync Signal ( \(\overline{\mathbf{S Y N C}}\) )}

The position of the composite video signal which synchronizes the scanning process.

\section*{Gray Scale}

The discrete levels of video signal between reference black and reference white levels. A 10 -bit DAC contains 1024 different levels, while an 8 -bit DAC contains 256.

\section*{Raster Scan}

The most basic method of sweeping a CRT one line at a time to generate and display images.

\section*{Reference Black Level}

The maximum negative polarity amplitude of the video signal.

\section*{Reference White Level}

The maximum positive polarity amplitude of the video signal.

\section*{Sync Level}

The peak level of the \(\overline{\text { SYNC }}\) signal.

\section*{Video Signal} scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{CIRCUIT DESCRIPTION \& OPERATION}

The ADV7121/ADV7122 contains three 10 -bit D/A converters, with three input channels, each containing a 10 -bit register. Also integrated on board the part is a reference amplifier. CRT control functions \(\overline{\text { BLANK }}\) and \(\overline{\text { SYNC }}\) are integrated on board the ADV7122.

\section*{Digital Inputs}

Thirty bits of pixel data (color information) R0-R9, G0-G9 and \(\mathrm{B} 0-\mathrm{B} 9\) are latched into the device on the rising edge of each clock cycle. This data is presented to to the three 10 -bit DACs and is then converted to three analog (RGB) output waveforms. See Figure 2.

The ADV7122 has two additional control signals, which are latched to the analog video outputs in a similar fashion. \(\overline{\text { BLANK }}\) and SYNC are each latched on the rising edge of CLOCK to maintain synchronization with the pixel data stream. The \(\overline{\text { BLANK }}\) and \(\overline{\text { SYNC }}\) functions allow for the encoding of these video synchronization signals onto the RGB video output. This is done by adding appropriately weighted current sources to the analog outputs, as determined by the logic levels on the \(\overline{\text { BLANK }}\) and \(\overline{\text { SYNC }}\) digital inputs. Figure 3 shows the analog output, RGB video waveform of the ADV7121/ADV7122. The influence of \(\overline{\text { SYNC }}\) and \(\overline{\text { BLANK }}\) on the analog video waveform is illustrated.

Table I details the resultant effect on the analog outputs of \(\overline{\text { BLANK }}\) and \(\overline{\text { SYNC. }}\)

All these digital inputs are specified to accept TTL logic levels.

\section*{Clock Input}

The CLOCK input of the ADV7121/ADV7122 is typically the pixel clock rate of the system. It is also known as the dot rate. The dot rate, and hence the required CLOCK frequency, will be determined by the on-screen resolution, according to the following equation:
\[
\begin{aligned}
\text { Dot Rate }= & (\text { Horiz Res }) \times(\text { Vert Res }) \times(\text { Refresh Rate }) / \\
& (\text { Retrace Factor })
\end{aligned}
\]

Horiz Res \(=\) Number of Pixels/Line.
Vert Res \(=\) Number of Lines/Frame.
Refresh Rate \(=\) Horizontal Scan Rate. This is the rate at which the screen must be refreshed, typically 60 Hz for a noninterlaced system or 30 Hz for an interlaced system.
Retrace Factor \(=\) Total Blank Time Factor. This takes into account that the display is blanked for a certain fraction of the total duration of each frame (e.g., 0.8).


Figure 2. Video Data Input/Output

\section*{ADV7121/ADV7122}

If we therefore have a graphics system with a \(1024 \times 1024\) resolution, a noninterlaced 60 Hz refresh rate and a retrace factor of 0.8 , then:

Dot Rate \(=10124 \times 1024 \times 60 / 0.8\)
\[
=78.6 \mathrm{MHz}
\]

The required CLOCK frequency is thus 78.6 MHz .
All video data and control inputs are latched into the ADV7121/ADV7122 on the rising edge of CLOCK, as previ ously described in the "Digital Inputs" section. It is recommended that the CLOCK input to the ADV7121/ADV7122 be driven by a TTL buffer (e.g., 74F244).


NOTES
1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED \(75 \Omega\) LOAD.
2. \(V_{\text {REF }}=1.235 \mathrm{~V}, R_{\text {SET }}=560 \Omega\).
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 3. RGB Video Output Waveform
\begin{tabular}{l|l|l|l|l|l}
\hline Description & \begin{tabular}{l} 
IOG \\
\((\mathbf{m A})^{\mathbf{1}}\)
\end{tabular} & \begin{tabular}{l} 
IOR, IOB \\
\((\mathbf{m A})\)
\end{tabular} & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & \begin{tabular}{l} 
DAC \\
Input Data
\end{tabular} \\
\hline WHITE LEVEL & 26.67 & 19.05 & 1 & 1 & 3 FFH \\
VIDEO & video +9.05 & video +1.44 & 1 & 1 & data \\
VIDEO to BLANK & video +1.44 & video +1.44 & 0 & 1 & data \\
BLACK LEVEL & 9.05 & 1.44 & 1 & 1 & 00 H \\
BLACK to BLANK & 1.44 & 1.44 & 0 & 1 & 00 H \\
BLANK LEVEL & 7.62 & 0 & 1 & 0 & xxH \\
SYNC LEVEL & 0 & 0 & 0 & 0 & xxH \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Typical with full-scale IOG \(=26.67 \mathrm{~mA} . \mathrm{V}_{\text {REF }}=1.235 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=560 \Omega, \mathrm{I}_{\mathrm{SYNC}}\) connected to IOG.
Table la. Video Output Truth Table for the ADV7122
\begin{tabular}{l|l|l}
\hline Description & IOR, IOG, IOB \((\mathbf{m A})^{\mathbf{1}}\) & DAC Input Data \\
\hline WHITE LEVEL & 17.62 & 3 FF \\
VIDEO & video & data \\
VIDEO to BLACK & video & data \\
BLACK LEVEL & 0 & 00 H \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Typical with full-scale \(=17.62 \mathrm{~mA} . \mathrm{V}_{\text {REF }}=1.235 \mathrm{~V}, \mathrm{R}_{\text {SET }}=560 \Omega\).
Table Ib. Video Output Truth Table for the ADV7121

\section*{Video Synchronization \& Control}

The ADV7122 has a single composite sync ( \(\overline{\mathrm{SYNC}}\) ) input control. Many graphics processors and CRT controllers have the ability of generating horizontal sync (HSYNC), vertical sync (VSYNC) and composite \(\overline{\text { SYNC. }}\)

In a graphics system which does not automatically generate a composite \(\overline{\text { SYNC }}\) signal, the inclusion of some additional logic circuitry will enable the generation of a composite \(\overline{\text { SYNC }}\) signal.

The sync current is internally connected directly to the IOG output, thus encoding video synchronization information onto the green video channel. If it is not required to encode sync information onto the ADV7122, the \(\overline{\text { SYNC }}\) input should be tied to logic low.

\section*{Reference Input}

An external 1.23 V voltage reference is required to drive the ADV7121/ADV7122. The AD589 from Analog Devices is an ideal choice of reference. It is a two-terminal, low cost, temperature compensated bandgap voltage reference which provides a fixed 1.23 V output voltage for input currents between \(50 \mu \mathrm{~A}\) and 5 mA . Figure 4 shows a typical reference circuit connection diagram. The voltage reference gets its current drive from the ADV7121/ADV7122's \(\mathrm{V}_{\mathrm{AA}}\) through an on-board \(1 \mathrm{k} \Omega\) resistor to the \(\mathrm{V}_{\text {REF }}\) pin. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor is required between the COMP pin and \(\mathrm{V}_{\mathrm{AA}}\). This is necessary so as to provide compensation for the internal reference amplifier.
A resistance \(\mathrm{R}_{\text {SET }}\) connected between FS ADJUST and GND determines the amplitude of the output video level according to Equations 1 and 2 for the ADV7122 and Equation 3 for the ADV7121:
\[
\begin{align*}
& I O G^{\star}(m A)=12,082 \times V_{R E F}(V) / R_{S E T}(\Omega) \ldots \ldots \ldots(1) \\
& I O R, I O B(m A)=8,628 \times V_{R E F}(V) / R_{S E T}(\Omega) \ldots \ldots(2)  \tag{2}\\
& I O R, I O G, I O B(m A)=7,969 \times V_{R E F}(V) / R_{S E T}(\Omega) \ldots(3)
\end{align*}
\]
*Only applies to the ADV7122 when \(\overline{S Y N C}\) is being used. If \(\overline{S Y N C}\) is not being encoded onto the green channel, then Equation 1 will be similar to Equation 2.


Figure 4. Reference Circuit

Using a variable value of \(\mathrm{R}_{\mathrm{SET}}\), as shown in Figure 4, allows for accurate adjustment of the analog output video levels. Use of a fixed \(560 \Omega \mathrm{R}_{\text {SET }}\) resistor yields the analog output levels as quoted in the specification page. These values typically correspond to the RS-343A video waveform values as shown in Figure 3.

\section*{D/A Converters}

The ADV7121/ADV7122 contains three matched 10-bit D/A converters. The DACs are designed using an advanced, high speed, segmented architecture. The bit currents corresponding to each digital input are routed to either the analog output (bit = " 1 ") or GND (bit = " 0 ") by a sophisticated decoding scheme. As all this circuitry is on one monolithic device, matching between the three DACs is optimized. As well as matching, the use of identical current sources in a monolithic design guarantees monotonicity and low glitch. The on-board operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

\section*{Analog Outputs}

The ADV7121/ADV7122 has three analog outputs, corresponding to the red, green and blue video signals.
The red, green and blue analog outputs of the ADV7121/ ADV7122 are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a \(37.5 \Omega\) load, such as a doubly terminated \(75 \Omega\) coaxial cable. Figure \(5 a\) shows the required configuration for each of the three RGB outputs connected into a doubly terminated \(75 \Omega\) load. This arrangement will develop RS-343A video output voltage levels across a \(75 \Omega\) monitor.

A suggested method of driving RS-170 video levels into a \(75 \Omega\) monitor is shown in Figure 5b. The output current levels of the DACs remain unchanged, but the source termination resistance, \(Z_{s}\), on each of the three DACs is increased from \(75 \Omega\) to \(150 \Omega\).


TERMINATION REPEATED THREE TIMES
FOR RED, GREEN AND BLUE DACs
Figure 5a. Analog Output Termination for RS-343A

termination repeated three times
FOR RED, GREEN AND BLUE DACs
Figure 5b. Analog Output Termination for RS-170

\section*{ADV7121/ADV7122}

More detailed information regarding load terminations for various output configurations, including RS-343A and RS-170, is available in an Application Note entitled "Video Formats \& Required Load Terminations" available from Analog Devices, publication no. E1228-15-1/89.

Figure 3 shows the video waveforms associated with the three RGB outputs driving the doubly terminated \(75 \Omega\) load of Figure 5a. As well as the gray scale levels, Black Level to White Level, the diagram also shows the contributions of \(\overline{\text { SYNC }}\) and BLANK for the ADV7122. These control inputs add appropriately weighted currents to the analog outputs, producing the specific output level requirements for video applications. Table Ia details how the SYNC and BLANK inputs modify the output levels.

\section*{Gray Scale Operation}

The ADV7121/ADV7122 can be used for stand-alone, gray scale (monochrome) or composite video applications (i.e., only one channel used for video information). Any one of the three channels, RED, GREEN or BLUE can be used to input the digital video data. The two unused video data channels should be tied to logical zero. The unused analog outputs should be terminated with the same load as that for the used channel. In other words, if the red channel is used and IOR is terminated with a doublyterminated \(75 \Omega\) load ( \(37.5 \Omega\) ), IOB and IOG should be terminated with \(37.5 \Omega\) resistors. See Figure 6.


Figure 6. Input and Output Connections for Stand-Alone Gray Scale or Composite Video

\section*{PC Board Layout Considerations}

The ADV7121/ADV7122 is optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of the ADV7121/ ADV7122 it is imperative that great care be given to the PC board layout. Figure 8 shows a recommended connection diagram for the ADV7121/ADV7122.

The layout should be optimized for lowest noise on the ADV7121/ADV7122 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ADV7121/ADV7122 and associated analog circuitry, should have a separate ground plane referred to as the analog ground plane. This ground plane should connect to the regular PCB

\section*{Video Output Buffers}

The ADV7121/ADV7122 is specified to drive transmission line loads, which is what most monitors are rated as. The analog output configurations to drive such loads are described in the Analog Interface section and illustrated in Figure 5. However, in some applications it may be required to drive long "transmission line" cable lengths. Cable lengths greater than 10 meters can attenuate and distort high frequency analog output pulses. The inclusion of output buffers will compensate for some cable distortion. Buffers with large full power bandwidths and gains between 2 and 4 will be required. These buffers will also need to be able to supply sufficient current over the complete output voltage swing. Analog Devices produces a range of suitable op amps for such applications. These include the AD84x series of monolithic op amps. In very high frequency applications ( 80 MHz ), the AD9617 is recommended. More information on line driver buffering circuits is given in the relevant op amp data sheets.
Use of buffer amplifiers also allows implementation of other video standards besides RS-343A and RS-170. Altering the gain components of the buffer circuit will result in any desired video level.


Figure 7. AD848 As an Output Buffer
ground plane at a single point through a ferrite bead, as illustrated in Figure 8. This bead should be located as close as possible (within 3 inches) to the ADV7121/ADV7122.

The analog ground plane should encompass all ADV7121/ ADV7122 ground pins, voltage reference circuitry, power supply bypass circuitry, the analog output traces and any output amplifiers.
The regular PCB ground plane area should encompass all the digital signal traces, excluding the ground pins, leading up to the ADV7121/ADV7122.

\section*{Power Planes}

The PC board layout should have two distinct power planes, one for analog circuitry and one for digital circuitry. The analog power plane should encompass the ADV7121/ADV7122 \(\left(\mathrm{V}_{\mathrm{AA}}\right)\) and all associated analog circuitry. This power plane should be connected to the regular PCB power plane \(\left(\mathbf{V}_{\mathrm{CC}}\right)\) at a single point through a ferrite bead, as illustrated in Figure 8. This bead should be located within three inches of the
ADV7121/ADV7122.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7121/ADV7122 power pins, voltage reference circuitry and any output amplifiers.
The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

\section*{Supply Decoupling}

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors (see Figure 8).
Optimum performance is achieved by the use of \(0.1 \mu \mathrm{~F}\) ceramic capacitors. Each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.
It is important to note that while the ADV7121/ADV7122 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

\section*{Digital Signal Interconnect}

The digital signal lines to the ADV7121/ADV7122 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the ana\(\log\) power plane.
Due to the high clock rates used, long clock lines to the ADV7121/ADV7122 should be avoided so as to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not the analog power plane.

\section*{Analog Signal Interconnect}

The ADV7121/ADV7122 should be located as close as possible to the output connectors thus minimizing noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, thereby maximizing the high frequency power supply rejection.
For optimum performance, the analog outputs should each have a source termination resistance to ground of \(75 \Omega\) (doubly terminated \(75 \Omega\) configuration). This termination resistance should be as close as possible to the ADV7121/ADV7122 so as to minimize reflections.
Additional information on PCB design is available in an application note entitled "Design and Layout of a Videö Graphics System for Reduced EMI." This application note is available from Analog Devices, publication no. E1309-15-10/89.


Figure 8. ADV7121/ADV7122 Typical Connection Diagram and Component List

\section*{FEATURES}

Proprietary Antialiasing Function
Dejagging of Lines, Arcs, Circles, Fonts, etc.
Effective 24-Bit True Color Performance Dynamic Palette Load (DPL) Function
Plug-in Upgrade for Standard VGA RAM-DACs
ADV478/ADV471, ADV476 (ADV®) \& Inmos 171/176 \(\dagger\)
Fully PS/2t, VGAt and 8514/At Compatible
66 MHz Pipelined Operation
Triple 8-Bit/6-Bit D/A Converters
\(256 \times 24\) (18) Color Palette RAM
On-Board Gamma-Correction
On-Board Antisparkle Circuit
RS-343A/RS-170 Compatible Outputs
External Voltage or Current Reference
Standard MPU Interface
+5 V CMOS Monolithic Construction
APPLICATIONS
High Resolution Color Graphics
True Color Graphics
Digital Typography (Smooth Fonts)
Scientific Visualization
3-D Solids Modeling
CAE/CAD/CAM Applications
Image Processing
Instrumentation
Desktop Publishing
AVAILABLE CLOCK RATES
66 MHz
50 MHz
\(35 \mathbf{M H z}\)

\section*{GENERAL DESCRIPTION}

The Analog Devices' Continuous Edge Graphicst RAM-DAC ( \(\mathrm{CEG} \dagger / \mathrm{DAC}\) ) dramatically improves image quality of standard analog color systems, by eliminating the jagged edges of computer generated images (antialiasing) and by providing an extended color palette for 3D modeling. This increased performance is achieved while at the same time maintaining full pin and functional compatibility with existing video RAM-DACs and color palettes used in VGA graphics systems.
The CEG/DAC implements a proprietary antialiasing or "dejagging" function. This is used to smooth the jagged edges associated with lines, circles and other nonrectangular objects displayed on a regular CRT screen. The part also allows for the effective display of 24 -bit true color images on a standard 8 -bit system, without the requirement of increased memory. More than 740,000 colors can be simultaneously displayed on an 8 -bit/pixel system as against the 256 colors normally associated with 8 -bit/pixel systems. This is achieved by a combination of the antialiasing function and a unique dynamic palette load

FUNCTIONAL BLOCK DIAGRAM

(DPL) feature. DPL allows for color palette writes (color alterations) during a single frame image.
The CEG/DAC combines a color lookup table (CLUT), three matched video speed computational units and associated control logic as well as three digital-to-analog converters (DACs). These all combine to significantly enhance the video image display quality of standard 8 -bit/pixel graphics systems.
The ADV7148 and ADV7141 are pin and functional compatible with the ADV478 and ADV471, with the exception that the ADV7148 and the ADV7141 do not contain the overlay palette. The ADV7146 is pin and functional compatible with the ADV476 and the Inmos IMSG171/176.
CEG requires two closely connected components-the CEG/ DAC chip and the software driver. Conventional antialiasing schemes are implemented entirely in software and operate on the pixel data in the graphics pipeline, resulting in a significant speed performance penalty. In contrast, the CEG software driver takes application software information and encodes the frame buffer with a sequence of data and commands for the CEG/DAC. The CEG/DAC hardware performs all of the antialiasing calculations. In this way, the visual benefits of antialiased graphics are provided with a minimal increase in software overhead.

\footnotetext{
*Protected by U.S. Patent Nos. 4,482,893 and 4,704,605.
\(\dagger\) Inmos is a trademark of Inmos Ltd.
Personal System/2, VGA and 8514/A are trademarks of International Business Machines Corp.
Edsun Continuous Edge Graphics and CEG are registered trademarks of Edsun Laboratories, Inc.
ADV is a registered trademark of Analog Devices, Inc.
}

ADV7141/ADV7146/ADV7148-SPECIFICATIONS \({ }^{v i n k}\)
\(\mathrm{I}_{\mathrm{REF}}=-8.39 \mathrm{~mA}(\mathrm{ADV} 7146) ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{R}_{\mathrm{SET}}=147 \Omega\). All Specifications \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}{ }^{2}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & All Versions & Units & Test Conditions/Comments \\
\hline STATIC PERFORMANCE
Resolution (Each DAC)
Accuracy (Each DAC)
Integral Nonlinearity
Differential Nonlinearity
Gray Scale Error
Coding & \[
\begin{aligned}
& 8 \\
& \pm 1( \pm 1 / 2) \\
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale \\
Binary
\end{tabular} & Guaranteed Monotonic \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) Input Current, \(\mathrm{I}_{\mathrm{IN}}\) Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\)
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 1 \\
& 7
\end{aligned}
\] & V min V max \(\mu \mathrm{A}\) max pF max & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V} \text { or } 2.4 \mathrm{~V} \\
& \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) \\
Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) \\
Floating-State Leakage Current \\
Floating-State Leakage Capacitance
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& 50 \\
& 7
\end{aligned}
\] & V min V max \(\mu \mathrm{A}\) max pF max & \[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range \\
Output Current \\
White Level Relative to Blank/Black \\
White Level Relative to Black \({ }^{4}\) \\
Black Level Relative to Blank \({ }^{4}\) \\
(Pedestal \(=7.5\) IRE) \\
Black Level Relative to Blank \\
(Pedestal \(=0\) IRE) \\
Blank Level \({ }^{4}\) \\
(Sync Enabled) \\
Blank Level \\
(Sync Disabled) \\
Sync Level \({ }^{4}\) \\
LSB size \\
DAC to DAC Matching \\
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) \\
Output Impedance, \(\mathrm{R}_{\text {OUT }}\) \\
Output Capacitance, \(\mathrm{C}_{\text {Out }}\)
\end{tabular} & \[
\begin{aligned}
& 20 \\
& 17.4 / 20.40 \\
& 16.5 / 18.50 \\
& 0.95 \\
& 1.90 \\
& 0 \\
& 50 \\
& 6.29 \\
& 8.96 \\
& 0 \\
& 50 \\
& 0 \\
& 50 \\
& 69.1 \\
& 5 \\
& 0 /+1.5 \\
& 10 \\
& 30
\end{aligned}
\] & \begin{tabular}{l}
mA max \\
\(\mathrm{mA} \min / \mathrm{mA}\) max \(\mathrm{mA} \min / \mathrm{mA} \max\) mA min \(m A\) max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max mA min \(m A \max\) \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) typ \(\%\) max \(V \min / V \max\) \(\mathrm{k} \Omega\) typ pF max
\end{tabular} & \begin{tabular}{l}
Typically 19.05 mA \\
Typically 17.62 mA , SETUP \(=\mathrm{V}_{\mathrm{AA}}\) \\
Typically 1.44 mA , SETUP \(=\mathrm{V}_{\mathrm{AA}}\) \\
Typically \(5 \mu \mathrm{~A}\), SETUP \(=\) GN \({ }^{-}\) \\
Typically 7.62 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 2\%
\end{tabular} \\
\hline VOLTAGE REFERENCE Voltage Reference Range Input Current, \(\mathrm{I}_{\text {VREF }}\) & \[
\begin{aligned}
& 1.14 / 1.26 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& V \min / V \max \\
& \mu \mathrm{~A} \text { typ }
\end{aligned}
\] & ADV7148 \& ADV7141 Only \\
\hline CURRENT REFERENCE Input Current ( \(\mathrm{I}_{\text {REF }}\) ) Range Voltage at \(\mathrm{I}_{\mathrm{REF}}\) & \[
\begin{aligned}
& -3 /-10 \\
& \mathrm{~V}_{\mathrm{CC}}-3 / \mathrm{V}_{\mathrm{CC}}
\end{aligned}
\] & \(\mathrm{mA} \min / \mathrm{mA} \max\) V min/max & ADV7146 Only \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage, \(\mathrm{V}_{\mathrm{AA}}\) \\
Supply Current, \(\mathrm{I}_{\text {AA }}\) Power Supply Rejection Ratio
\end{tabular} & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.50 / 5.50 \\
& 350 \\
& 0.5
\end{aligned}
\] & \(\mathrm{V} \min / \mathrm{V} \max\) \(\mathrm{V} \min / \mathrm{V}_{\max }\) mA max \(\% / \%\) max & \begin{tabular}{l}
66 MHz Parts \\
\(50 \& 35 \mathrm{MHz}\) Parts \\
Typically 200 mA
\[
\mathrm{f}=1 \mathrm{kHz}, \mathrm{COMP}=0.1 \mu \mathrm{~F}
\]
\end{tabular} \\
\hline DYNAMIC PERFORMANCE Clock and Data Feedthrough \({ }^{5}\), 6 Glitch Impulse \({ }^{5,6}\) DAC to DAC Crosstalk \({ }^{7}\) & \[
\begin{aligned}
& -30 \\
& 75 \\
& -23
\end{aligned}
\] & \begin{tabular}{l}
dB typ \\
pV secs typ \\
dB typ
\end{tabular} & \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1} \pm 5 \%\) for 66 MHz parts; \(\pm 10 \%\) for \(50 \mathrm{MHz} \& 35 \mathrm{MHz}\) parts.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ): 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Tested to 8 -bit linearity (tested to 6-bit linearity, ADV7146 only).
\({ }^{4}\) ADV7141 and ADV7148 only.
\({ }^{5}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. \({ }^{6}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured at the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. \({ }^{7}\) DAC to DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.
Specifications subject to change without notice.
}

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
\[
66 \mathrm{MHz}
\] \\
Version
\end{tabular} & \begin{tabular}{l}
\[
50 \mathrm{MHz}
\] \\
Version
\end{tabular} & \begin{tabular}{l}
\[
35 \mathbf{M H z}
\] \\
Version
\end{tabular} & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {max }}\) & 66 & 50 & 35 & MHz & Clock Rate \\
\hline \(\mathrm{t}_{1}\) & 10 & 10 & 15 & ns min & RS0-RS1 Setup Time \\
\hline \(\mathrm{t}_{2}\) & 10 & 10 & 15 & ns min & RS0-RS1 Hold Time \\
\hline \(\mathrm{t}_{3}{ }^{4}\) & 2 & 2 & 2 & ns min & \(\overline{\mathrm{RD}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{4}{ }^{4}\) & 40 & 40 & 40 & ns max & \(\overline{\mathrm{RD}}\) Asserted to Data Valid \\
\hline \(\mathrm{t}_{5}{ }^{5}\) & 20 & 20 & 20 & ns max & \(\overline{\mathrm{RD}}\) Negated to Data Bus 3-Stated \\
\hline \(\mathrm{t}_{6}{ }^{5}\) & 5 & 5 & 5 & ns min & Read Data Hold Time \\
\hline \(\mathrm{t}_{7}\) & 10 & 10 & 15 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{8}\) & 15 & 15 & 15 & ns min & Write Data Hold Time \\
\hline \(\mathrm{t}_{9}\) & 50 & 50 & 50 & ns min & \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) Pulse Width Low \\
\hline \(\mathrm{t}_{10}\) & \(6 \times \mathrm{t}_{13}\) & \(6 \times \mathrm{t}_{13}\) & \(6 \times \mathrm{t}_{13}\) & ns min & \(\overline{\mathrm{RD}}\), \(\overline{\mathrm{WR}}\) Pulse Width High \\
\hline \(\mathrm{t}_{11}\) & 3 & 3 & 4 & ns min & Pixel \& Control Setup Time \\
\hline \(\mathrm{t}_{12}\) & 3 & 3 & 4 & ns min & Pixel \& Control Hold Time \\
\hline \(\mathrm{t}_{13}\) & 15 & 20 & 28 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{14}\) & 5 & 6 & 7 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{15}\) & 5 & 6 & 9 & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{16}\) & 30 & 30 & 30 & ns max & Analog Output Delay \\
\hline \(\mathrm{t}_{17}\) & 3 & 3 & 3 & ns typ & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{18}{ }^{6}\) & 13 & 20 & 28 & ns max & Analog Output Settling Time \\
\hline \(\mathrm{t}_{\text {SK }}\) & 2 & 2 & 2 & ns max & Analog Output Skew \\
\hline & & & & & Pipeline Delay \\
\hline Compatibility Mode CEG Mode & \[
\begin{aligned}
& 3 \times t_{13} \\
& 6 \times t_{13}
\end{aligned}
\] & \(3 \times t_{13}\)
\(6 \times t_{13}\) & \[
\begin{aligned}
& 3 \times t_{13} \\
& 6 \times t_{13}
\end{aligned}
\] & ns min ns min & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, \mathrm{D} 0-\mathrm{D} 7\) output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 2.
\({ }^{2} \pm 5 \%\) for 66 MHz parts; \(\pm 10 \%\) for \(50 \mathrm{MHz} \& 35 \mathrm{MHz}\) parts; \(\mathrm{t}_{15}\) measured at \(\mathrm{V}_{\mathrm{AA}}=5 \mathrm{~V}\) for 66 MHz parts.
\({ }^{3}\) Temperature Range ( \(\mathrm{T}_{\text {min }}\) to \(\mathrm{T}_{\text {max }}\) ): 0 to \(+70^{\circ} \mathrm{C}\).
\({ }_{5}^{4} t_{3}\) and \(t_{4}\) are measured with the load circuit of Figure 3 and defined as the time required for an output to cross 0.4 V or 2.4 V .
\({ }^{5} t_{5}\) and \(t_{6}\) are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3 . The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, \(\mathrm{t}_{5}\) and \(\mathrm{t}_{6}\), quoted in the timing characteristics are the true values for the device and as such are independent of external bus loading capacitances.
\({ }^{6}\) Settling time does not include clock and data feedthrough.
Specifications subject to change without notice.


Figure 1. MPU Read/Write Timing


Figure 3. Load Circuit for Bus Access and Relinquish Time


Figure 2. Video Input/Output Timing
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline POWER SUPPLY & \(\mathrm{V}_{\mathrm{AA}}\) & & & & \\
\hline 66 MHz Parts & & 4.75 & 5.00 & 5.25 & Volts \\
\hline 50, 35 MHz Parts & & 4.5 & 5.00 & 5.5 & Volts \\
\hline AMBIENT OPERATING TEMPERATURE & \(\mathrm{T}_{\text {A }}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline OUTPUT LOAD & \(\mathrm{R}_{\mathrm{L}}\) & & 37.5 & & \(\Omega\) \\
\hline \[
\begin{aligned}
& \text { VOLTAGE REFERENCE CONFIGURATION } \\
& \text { Voltage Reference }
\end{aligned}
\] & \(\mathrm{V}_{\text {REF }}\) & 1.14 & 1.235 & 1.26 & Volts \\
\hline ```
CURRENT REFERENCE CONFIGURATION
    I
        STANDARD RS-343A
        PS/2 Compatible
``` & \(\mathrm{I}_{\text {REF }}\) & \[
\begin{aligned}
& -3 \\
& -3
\end{aligned}
\] & \[
\begin{aligned}
& -8.39 \\
& -8.88
\end{aligned}
\] & \[
\begin{aligned}
& -10 \\
& -10
\end{aligned}
\] & \[
\underset{\mathrm{mA}}{\mathrm{~mA}}
\] \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

\section*{ABSOLUTE MAXIMUM RATINGS}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7 V Voltage on Any Digital Pin . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\) Ambient Operating Temperature ( \(\mathrm{T}_{\mathrm{A}}\) ) . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . \(-45^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Vapor Phase Soldering (2 minutes) . . . . . . . . . . . . . . \(+220^{\circ} \mathrm{C}\)
IOR, IOG, IOB to \(\mathrm{GND}^{1}\). . . . . . . . . . . . . . . . . 0 V to \(\mathrm{V}_{\mathrm{AA}}\)

\section*{NOTES}
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{1}\) Analog output short circuit to any power supply or common can be of an indefinite duration.

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model \(^{\mathbf{1}}\) & Speed & Resolution & \\
\hline ADV7146KN66 & 66 MHz & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV7146KN50
\end{tabular}

\section*{NOTES}
\({ }^{1}\) All devices are specified for \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) operation.
\({ }^{2}\) Refers to "Compatibility Mode." In "CEG Mode," resolution for all options is 8 bits.
\({ }^{3} 28\)-pin DIP devices are packaged in 28 -pin \(0.6^{\prime \prime}\) plastic dual-in-line packages 44-pin PLCC devices are packaged in 44-pin plastic leaded (J-lead) chip carriers.
\({ }^{4} \mathrm{~N}=\) Plastic DIP; \(\mathrm{P}=\) Plastic Leaded Chip Carrier (PLCC). For outline information see Package Information section.

\section*{PIN CONFIGURATIONS}

28-Pin DIP
\begin{tabular}{|c|c|c|c|}
\hline IOR 1 & \(\checkmark\) & 28 & \(\mathrm{V}_{\text {A }}\) \\
\hline IOG 2 & \multirow{13}{*}{\begin{tabular}{l}
ADV7146 \\
TOP VIEW \\
(Not to Scale)
\end{tabular}} & 27 & RS1 \\
\hline 108 3 & & 26 & RSo \\
\hline \(\mathrm{I}_{\text {REF }} 4\) & & 25 & \(\overline{\text { WR }}\) \\
\hline PO 5 & & 24. & D7 \\
\hline P1 6 & & 23 & D6 \\
\hline P2 7 & & 22 & D5 \\
\hline P3 8 & & 21 & D4 \\
\hline P4 9 & & 20 & D3 \\
\hline P5 10 & & 19 & D2 \\
\hline P6 11 & & 18 & D1 \\
\hline P7 12 & & 17 & Do \\
\hline CLOCK 13 & & 16 & BLANK \\
\hline GND 14 & & 15 & \(\overline{\mathbf{R D}}\) \\
\hline
\end{tabular}


NC = NO CONNECT; THESE PINS MAY BE LEFT UNCONNECTED *(NC) INDICATES THE ADV7141 ONLY

\section*{PIN FUNCTION DESCRIPTION}

\section*{\(\overline{\text { Pin }}\)}
\begin{tabular}{|c|c|}
\hline Mnemonic & Function \\
\hline \(\overline{\text { BLANK }}\) & Composite blank control input (TTL compatible). A Logic 0 drives the analog outputs to the blanking level. It is latched on the rising edge of CLOCK. When BLANK is a logical zero, the pixel and overlay inputs are ignored. \\
\hline SETUP & Setup control input. Used to specify either a 0 IRE (SETUP \(=\) GND \()\) or 7.5 IRE \(\left(S E T U P=V_{A A}\right)\) blanking pedestal (ADV7141/ADV7148 only). \\
\hline \(\overline{\text { SYNC }}\) & Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the analog outputs. \(\overline{\text { SYNC }}\) does not override any other control or data input, therefore it should be asserted only during the blanking interval. It is latched on the rising edge of CLOCK (ADV7141/ADV7148 only). \\
\hline CLOCK & Clock input (TTL compatible). The rising edge of CLOCK latches the P0-P7, \(\overline{\text { SYNC }}\), and \(\overline{\text { BLANK }}\) inputs. It is typically the pixel clock rate of the video system. It is recommended that CLOCK be driven by a dedicated TTL buffer. \\
\hline P0-P7 & Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. They are latched on the rising edge of CLOCK. P0 is the LSB. Unused inputs should be connected to GND. \\
\hline IOR, IOG, IOB & Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated \(75 \Omega\) coaxial cable. \\
\hline \(\mathrm{I}_{\text {REF }}\) & Current Reference input (Current Reference configuration)/Full-scale adjust control (Voltage Reference configuration). When using an external voltage reference, a resistor ( \(\mathbf{R}_{\mathbf{S E T}}\) ) connected between this pin and GND controls the magnitude of the full-scale video signal. The relationship between \(\mathrm{R}_{\text {SET }}\) and the full-scale output current on each output is:
\[
R_{S E T}(\Omega)=K \times 1,000 \times V_{R E F}(v) / I_{O U T}(m A)
\] \\
\hline
\end{tabular}

K is defined in the table below, along with corresponding \(\mathrm{R}_{\text {SET }}\) values for doubly terminated \(75 \Omega\) loads.
When using an external current reference, the relationship between \(\mathrm{I}_{\text {REF }}\) and the full-scale output current on each output is:
\[
I_{R E F}(m A)=I_{O U T}(m A) / K
\]
\begin{tabular}{l|l|l|c}
\hline Mode & Pedestal & \(\mathbf{K}\) & \(\mathbf{R}_{\text {SET }}(\boldsymbol{\Omega})^{\boldsymbol{\star}}\) \\
\hline 6-Bit & 7.5 IRE & 3.170 & 147 \\
8-Bit & 7.5 IRE & 3.195 & 147 \\
6-Bit & 0 IRE & 3.000 & 147 \\
8-Bit & 0 IRE & 3.025 & 147 \\
\hline
\end{tabular}
*For PS/2 applications (i.e., 0.7 V into \(50 \Omega\) with no SYNC), a \(182 \Omega \mathrm{R}_{\text {SET }}\) resistor is recommended.
\begin{tabular}{|c|c|}
\hline COMP & Compensation pin. If an external voltage reference is used, this pin should be connected to OPA. If an external current reference is used, this pin should be connected to \(\mathrm{I}_{\text {REF }}\). A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must always be used to bypass this pin to \(\mathrm{V}_{\mathrm{AA}}\) (ADV7141/ADV7148 only). \\
\hline \(\mathrm{V}_{\text {REF }}\) & Voltage reference input. If an external voltage reference is used, it must supply this input with a 1.2 V (typical) reference. If an external current reference is used, this pin should be left floating, except for the bypass capacitor. A \(0.1 \mu \mathrm{~F}\) ceramic capacitor must always be used to decouple this input to \(\mathrm{V}_{\mathrm{AA}}\) (ADV7141/ADV7148 only). \\
\hline OPA & Reference amplifier output. If an external voltage reference is used, this pin must be connected to COMP. When using an external current reference, this pin should be left floating (ADV7141/ADV7148 only). \\
\hline \(\mathrm{V}_{\text {AA }}\) & Analog power. All \(\mathrm{V}_{\mathrm{AA}}\) pins must be connected. \\
\hline GND & Analog ground. All GND pins must be connected. \\
\hline \(\overline{\mathrm{WR}}\) & Write control input (TTL compatible). D0-D7 data is latched on the rising edge of \(\overline{\mathrm{WR}}\), and RS0-RS1 are latched on the falling edge of \(\overline{\mathrm{WR}}\) during MPU write operations. \\
\hline \(\overline{\mathrm{RD}}\) & Read control input (TTL compatible). To read data from the device, \(\overline{\mathrm{RD}}\) must be a logical zero. RS0-RS1 are latched on the falling edge of \(\overline{\mathrm{RD}}\) during MPU read operations. \\
\hline RS0, RS1 & Register select inputs (TTL compatible). RS0-RS1 specify the type of read or write operation being performed. \\
\hline D0-D7 & Data bus (TTL compatible). Data is transferred into and out of the device over this 8 -bit bidirectional data bus. D 0 is the least significant bit. \\
\hline 8/6 & 8 -bit/6-bit select input (TTL compatible). This input specifies whether the MPU is reading and writing 8 bits (logical one) or 6 bits (logical zero) of color information each cycle. For 8 -bit operation, D7 is the most significant bit (MSB) while for 6 -bit operation, D5 is the MSB. D6 and D7 are ignored during 6-bit operation. All parts operate in 8 -bit format while in CEG mode. 6-Bit operation is the default VGA mode on the ADV7146 and ADV7141. The \(8 / \overline{6}\) bit must be set to Logical 0 on the ADV7148 to make it VGA compatible. If left unconnected, this pin remains in a low state. \\
\hline CEGDIS & CEG disable (TTL compatible). Driving this pin active high disables all CEG functions. Software will detect a non-CEG device if this pin is high (ADV7141/ADV7148 only). If left unconnected, this pin remains in a low state. \\
\hline
\end{tabular}


Functional Block Diagram of CEG/DAC

\section*{TERMINOLOGY}

\section*{Blanking Level}

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

\section*{Color Video (RGB)}

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

\section*{Composite Sync Signal (SYNC)}

The position of the composite video signal which synchronizes the scanning process.

\section*{Composite Video Signal}

The video signal with or without setup, plus the composite SYNC signal.
Gray Scale
The discrete levels of video signal between Reference Black and Reference White levels. An 8 -bit DAC contains 256 different levels while a 6-bit DAC contains 64.

\section*{Raster Scan}

The most basic method of sweeping a CRT one line at a time to generate and display images.

\section*{Reference Black Level}

The maximum negative polarity amplitude of the video signal.

\section*{Reference White Level}

The maximum positive polarity amplitude of the video signal.

\section*{Setup}

The difference between the reference black level and the blanking level.

\section*{Sync Level}

The peak level of the composite SYNC signal.

\section*{Video Signal}

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

\section*{ANTIALIASING}

Antialiasing is a technique used to smooth the jagged edges associated with lines, circles, and other nonrectangular objects represented on a CRT screen. Without antialiasing, each pixel (picture element) on a CRT is either "on" or "off." If the edge of a smooth shape passes through a pixel, the software is forced to approximate the edge as best it can (i.e., the pixel is "on" if more than half of the pixel is covered by the object). Even when a large number of pixels are used to represent an object, the eye quickly detects the series of "on" and "off" dots along the picture edge.
CEG achieves antialiasing by allowing the software to choose not only the discrete palette colors, but also a linear mix of those colors. For example, if only \(1 / 3\) of the pixel is covered by an object, the pixel would be displayed in the ratio of \(33: 67\) between the object color and the background color. The eye perceives the new boundary as a completely smooth edge. The software driver defines the value of every pixel on a shape boundary, thereby dramatically increasing the perceived resolution of any computer display. By mixing colors in real time, the CEG/DAC can generate up to 800,000 simultaneously display-


Figure 4. An Edge Crossing Scan Line
able colors without altering the contents of the standard 256 color look-up-table.

Figure 4 shows an enlargement of an object edge, with each square representing a screen pixel. An object is drawn in Color 2 on a background of Color 1-the actual colors are determined by the contents of the CLUT.
Without CEG, pixels labelled "A" through " \(E\) " will be displayed as Color 1 (Figure 5). Pixels are defined as Color 2 when more than \(50 \%\) of the pixel is defined by that color, as shown in pixels " F " through "J." CEG blends colors to more closely approximate the intended color boundary as shown in Figure 6.


Figure 5. Traditional Pixel Coverage (Aliasing)


Figure 6. Dejagging or Antialiasing Using CEG

\section*{ADV7141/ADV7146/ADV7148}

\section*{CEG FUNCTIONAL DESCRIPTION}

CEG uses two data ports, a pixel port and an MPU data port. Three analog signals are produced which can directly drive the red, green, and biue inputs of a standard analog display monitor. The CEG/DAC consists of four major blocks: CEG logic, three 8-bit DACs, \(256 \times 24\) lookup table RAM, and MPU control.
The CEG/DAC is a real-time signal processor which interprets data in the frame buffer as either colors, mix commands, or both. CEG uses a special sequence of lookup table accesses to enable and disable the CEG logic. The nonCEG mode allows full backward compatibility with current video palette products. The circuit is powered-up in nonCEG mode. CEG-aware software activates CEG modes and provides the advantages of aliasfree images.
In nonCEG systems and software applications, the CEG/DAC behaves identical to normal palette DACs, providing complete physical and functional compatibility with all VGA compatible PCs. The CEG/DAC is available in packages compatible with the most popular palette DACs, including ADV471, ADV476, and ADV478 devices.

\section*{MPU Data Port}

The MPU data port allows the system processor to access the color palette address register, color palette RAM and pixel mask register. Register selection is identical to the associated nonCEG, VGA compatible parts.
If the CEG device is operating in 8 -bit mode, all 8 bits of the lookup table color data register are significant. In 6-bit modes, lookup table color data should be written and read back rightjustified to/from D5-D0. During readback, in 6-bit modes, D6 and D7 are forced to Logic 0.

\section*{Pixel Port}

Pixel information is latched into the CEG/DAC via the pixel port. For each clock cycle, the state of the P7-P0, BLANK and SYNC define the state of the DAC outputs.
Pixel port inputs are logically "AND"ed with the contents of the pixel mask register, for simple animation applications. The pixel mask register is accessed via the MPU interface. In general, the pixel mask register should be set to FFH for any of the CEG modes. See Appendix A for sample code to access the pixel mask register.
Two selectable features in CEG mode are "partial shading" and "pixel replication." Certain video controllers repeat each pixel twice in low resolution modes. In these modes, the pixel data is sampled every other CLOCK.

Systems which use only 4 bits per pixel should be connected to P3-P0, tying P7-P4 to ground. This type of system must use the "partial shading" Advanced-4 Method, which allows 8 colors \((0-7)\) and 8 mix commands (8-15) in increments of \(12 \%\).

\section*{CEG PROGRAMMING BASICS}

\section*{CEG Computation}

When CEG is active, the CEG/DAC computes a real time weighted average on each of the primary colors which are read out of the palette RAM. This calculation, as represented by the generalized diagram of Figure 7, is expressed by the following equation:
\[
P_{M C}=[(\text { Color } B \times \text { Mix })+(\text { Color } A \times(31-M i x)+16)] 131
\]
where: \(\quad \mathrm{P}_{\mathrm{MC}}=\) mixed color.
Or alternatively, it can be described by:
Mixed color \(=(\) ratio of previous color \(\times\) previous color \()+\) (ratio of new color \(\times\) new color)
The mixed colors, one mixed color each for red, green and blue are then input to a gamma correction circuit. The output of this circuit drive each of the three RGB-DACs.

\section*{CEG MODES}

Although there is one algorithm in the CEG/DAC, there are three ways of encoding the pixels in the frame buffer, namely, the Basic-8, Advanced-4 and Advanced-8 methods. These are described as follows:
\begin{tabular}{ll} 
Basic-8 & \begin{tabular}{l} 
16 drawing colors with 8 mixes plus explicit \\
loading of new or old color (suitable for CAD \\
type applications where few colors are needed).
\end{tabular} \\
Advanced-4 & \begin{tabular}{l}
8 drawing colors with 8-mix shading (suitable for \\
antialiasing in 4-bits/pixel systems).
\end{tabular} \\
Advanced-8 & \begin{tabular}{l} 
223 drawing colors with full 32-mix shading \\
(suitable for 3-D solid modeling and true-color \\
image rendition).
\end{tabular}
\end{tabular}


Figure 7. Block Diagram Representation of the CEG Algorithm

\section*{CIRCUIT DESCRIPTION}

\section*{MPU Interface}

As illustrated in the functional block diagram, the ADV7141/ ADV7146/ADV7148 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM, pixel mask register and address register.
The RSO-RS1 select inputs specify whether the MPU is accessing the address register, color palette RAM, or pixel mask register, as illustrated in Table I. The 8-bit address register is used to address the color palette RAM.

Table I. Control Input Truth Table
\begin{tabular}{l|l|l}
\hline RS1 & RS0 & Addressed by MPU \\
\hline 0 & 0 & Address Register (RAM Write Mode) \\
1 & 1 & Address Register (RAM Read Mode) \\
0 & 1 & Color Palette RAM \\
1 & 0 & Pixel Read Mask Register \\
\hline
\end{tabular}

To write color data, the MPU writes the address register with the address of the color palette RAM location to be modified. The MPU performs three successive write cycles ( 8 or 6 bits each of red, green and blue). During the blue write cycle, the three bytes of color information are concatenated into a 24 -bit word ( 18 -bit word for VGA backward compatible data). This color value is then written to the location in the palette RAM pointed to by the address register. The address register then increments and points to the next palette RAM location which the MPU may modify by simply writing another sequence of red, green and blue data. See Appendix A for sample code to write to the palette.
To read color data, the MPU loads the address register with the address of the color palette RAM location to be read. The MPU performs three successive read cycles ( 8 or 6 bits each of red, green, and blue), using RS0-RS1 to select the color palette RAM. Following the blue read cycle, the address register increments to the next location which the MPU may read by simply reading another sequence of red, green, and blue data. See Appendix A for sample code to read from the palette.
When accessing the color palette RAM, the address register resets to 00 H following a blue read or write cycle to RAM location FFH.
For 8-bit operation, D0 is the LSB, and D7 is the MSB of color data.
For 6-bit operation, color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.
See Compatibility section for details of \(6 / 8\)-bit operation.

Table II. Address Register (ADDR) Operation
\begin{tabular}{l|l|l|l|l}
\hline & Value & RS1 & RS0 & Addressed by MPU \\
\hline \begin{tabular}{c} 
ADDRa, b \\
Counts Modulo 3
\end{tabular} & 00 & & & \\
& 01 & & & \begin{tabular}{l} 
Red Value \\
Green Value \\
Blue Value
\end{tabular} \\
\hline \begin{tabular}{c} 
ADDR0-7 \\
Counts Binary
\end{tabular} & \(00 \mathrm{H}-\mathrm{FFH}\) & 0 & 1 & Color Palette RAM \\
\hline
\end{tabular}

The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM and the color registers ( \(\mathrm{R}, \mathrm{G}\), and B in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. As only one pixel clock cycle is required to complete the transfer, the color palette RAM may be accessed at any time with no noticeable disturbance on the display screen.
To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register (ADDR0-7), incremented following a blue read or write cycle, are accessible to the MPU, and are used to address color palette RAM locations, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

Figure 1 illustrates the MPU read/write timing.

\section*{Frame Buffer Interface}

The P0-P7 inputs are used to address the color palette RAM, as shown in Table III.
```

Table III. Pixel Input Truth Table (Pixel Read Mask Register $=$ FFH)

```
\begin{tabular}{c|l}
\hline P0-P7 & Addressed by Frame Buffer \\
\hline 00 H & Color Palette RAM Location 00H \\
01 H & Color Palette RAM Location 01H \\
\(\cdot\) & \(\cdot\) \\
FFH & Color Palette RAM Location FFH \\
\hline
\end{tabular}

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0-P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides 24 bits (18 bits in compatibility mode) of color information to the three \(\mathrm{D} / \mathrm{A}\) converters.
(See Application Note entitled "Animation Using the Pixel Read Mask Register of the ADV47X Series of Video RAM-DACs" available from Analog Devices, Publication No. E1316-15-10/89.)


Figure 8. ADV7141/ADV7148 RGB Video Output Waveform \(\left(S E T U P=V_{A A}\right)\)

Table IV. ADV7141/ADV7148 RGB Video Output Truth Table (SETUP = V AA )
\begin{tabular}{l|l|l|l|l}
\hline Description & \(\mathbf{I}_{\text {OuT }}(\mathbf{m A})^{\mathbf{1}}\) & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & DAC Input Data \\
\hline WHITE & 26.67 & 1 & 1 & FFH \\
DATA & Data +9.05 & 1 & 1 & Data \\
DATA-SYNC & Data +1.44 & 0 & 1 & Data \\
BLACK & 9.05 & 1 & 1 & 00 H \\
BLACK-SYNC & 1.44 & 0 & 1 & 00 H \\
BLANK & 7.62 & 1 & 0 & xxH \\
SYNC & 0 & 0 & 0 & xxH \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Typical with full-scale \(1 O G=26.67 \mathrm{~mA}\).
External voltage or current reference adjusted for 26.67 mA full-scale output.

The \(\overline{\text { SYNC }}\) and \(\overline{\text { BLANK }}\) inputs, also latched on the rising edge of CLOCK to maintain synchronization with the color data, add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 8, 9 and 10. Tables IV, V and VI detail how the \(\overline{\text { SYNC }}\) and BLANK inputs modify the output levels.

The SETUP input, on the ADV7141 and ADV7148, is used to specify whether a 0 IRE (SETUP \(=\) GND) or 7.5 IRE (SETUP \(\left.=\mathrm{V}_{\mathrm{AA}}\right)\) blanking pedestal is to be used.


NOTES
1. CONNECTED WITH A \(75 \Omega\) DOUBLY TERMINATED LOAD.
2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67 mA FULL SCALE OUTPUT.
3. RS - 343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 9. ADV7141/ADV7148 RGB Video Output Waveform \((S E T U P=G N D)\)

\section*{ADV7141/ADV7146/ADV7148}

Table V. ADV7141/ADV7148 RGB Video Output Truth Table (SETUP = GND)
\begin{tabular}{l|l|l|l|l}
\hline Description & \(\mathbf{I}_{\text {OUT }}(\mathbf{m A})^{\mathbf{1}}\) & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & DAC Input Data \\
\hline WHITE & 26.67 & 1 & 1 & FFH \\
DATA & Data +8.05 & 1 & 1 & Data \\
DATA-SYNC & Data & 0 & 1 & Data \\
BLACK & 8.05 & 1 & 1 & 00 H \\
BLACK-SYNC & 0 & 0 & 1 & 00 H \\
BLANK & 8.05 & 1 & 0 & xxH \\
SYNC & 0 & 0 & 0 & xxH \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) Typical with full-scale \(\mathrm{IOG}=26.67 \mathrm{~mA}\).
External voltage or current reference adjusted for 26.67 mA full-scale output.


Figure 10. ADV7146 RGB Video Output Waveform

Table VI. ADV7146 RGB Video Output Truth Table
\begin{tabular}{l|l|c|c}
\hline Description & \(\mathbf{I}_{\text {out }}(\mathbf{m A})^{\mathbf{1}}\) & \(\overline{\text { BLANK }}\) & DAC Input Data \\
\hline WHITE Level & 19.05 & 1 & FFH \\
VIDEO & Video & 1 & Data \\
BLACK Level & 0 & 1 & 00 H \\
BLANK Level & 0 & 0 & xxH \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Typical with full-scale IOR, IOG, IOB \(=19.05 \mathrm{~mA}, \mathrm{I}_{\text {REF }}=8.88 \mathrm{~mA}\).

\section*{ADV7141/ADV7146/ADV7148}

\section*{PC BOARD LAYOUT CONSIDERATIONS}

The ADV7141, ADV7146 and ADV7148 CEG/DACs are optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of these parts, it is imperative that great care be given to the PC board layout. Figures 11, 12 and 13 show recommended connection diagrams for the ADV7141/ADV7148 in voltage reference and current reference modes and the ADV7146.

\begin{tabular}{lll} 
COMPONENT & DESCRIPTION & VENDOR PART NUMBER \\
\hline C1-C5 & \(0.1 \mu \mathrm{~F}\) CERAMIC CAPACITOR & \\
C6 & \(10 \mu \mathrm{~F}\) TANTALUM CAPACITOR & \\
L1 & FERRITE BEAD & FAIR-RITE 274300111 OR/ \\
& & MURATA BL01/02/03 \\
R1, R2, R3 & \(75 \Omega\) 1\% METAL FILM RESISTOR & DALE CMF-55C \\
RSET & \(147 \Omega\) 1\% METAL FILM RESISTOR & DALE CMF-55C \\
Z1 & \(1.235 V\) VOLTAGE REFERENCE & ANALOG DEVICES AD589JH
\end{tabular}

Figure 11. ADV7148/ADV7141 Typical Connection Diagram and Component List (Voltage Reference Configuration)


Figure 12. ADV7148/ADV7141 Typical Connection Diagram and Component List (Current Reference Configuration)

\begin{tabular}{lll} 
COMPONENT & DESCRIPTION & VENDOR PART NUMBER \\
\hline C1-C4 & 0.1 \(\mu\) F CERAMIC CAPACITOR & \\
C5-C6 & 10 \(\mu\) F TANTALUM CAPACITOR & \\
L1 & FERRITE BEAD & FAIR-RITE 274300111 OR/ \\
& & MURATA BL01/02/03 \\
R1, R2, R3 & \(75 \Omega\) 1\% METAL FILM RESISTOR & DALE CMF-55C
\end{tabular}

Figure 13. ADV7146 Typical Connection Diagram and Component List (Current Reference Configuration)

The layout should be optimized for lowest noise on the CEG/ DAC power and ground lines. This is achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all the CEG/DAC ground pins, current/voltage reference circuitry, power supply bypass circuitry, the analog output traces, any output amplifiers and all the digital signal traces leading up to the CEG/DAC.

\section*{Power Planes}

The PC board layout should have two distinct power planes, one for analog circuitry and one digital circuitry. The analog power plane should encompass all the CEG/DAC power pins and all associated analog circuitry. This power plane should be connected to the regular PCB power plane \(\left(\mathrm{V}_{\mathrm{CC}}\right)\) at a single point through a ferrite bead, as illustrated in Figures 11, 12 and 13. This bead should be located within three inches of the part.
The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all the CEG/DACs power pins, voltage reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

\section*{Supply Decoupling}

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors.

Optimum performance is achieved by the use of \(0.1 \mu \mathrm{~F}\) ceramic capacitors. Each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) (ADV7141/AD7148) should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

It is important to note that while the CEG/DAC contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

\section*{Digital Signal Interconnect}

The digital signal lines to the CEG/DAC should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.
Due to the high clock rates used, long clock lines to the CEG/ DAC should be avoided so as to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not the analog power plane.

\section*{Analog Signal Interconnect}

The CEG/DAC should be located as close as possible to the output connectors thus minimizing noise pick-up and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, thereby maximizing the high frequency power supply rejection.
For optimum performance, the analog outputs should each have a source termination resistance to ground of \(75 \Omega\) (doubly terminated \(75 \Omega\) configuration). This termination resistance should be as close as possible to the CEG/DAC so as to minimize reflections.

Additional information on PCB design is available in an Application Note entitled "Design and Layout of a Video Graphics System for Reduced EMI." This application note is available from Analog Devices, Publication No. E1309-15-10/89.

REGISTER LEVEL PROGRAMMING OF THE CEG/DAC Compatibility
CEG/DACs are available in several plug-in compatible replacements for most popular palette DACs including the Analog Devices ADV471, ADV476 and ADV478, the Inmos IMSG171 and IMSG176 and the Brooktree BT471 and BT478. All are compatible with standard VGA controllers.
The CEG/DAC powers-up in compatibility mode with the CEG circuitry bypassed. CEG mode is enabled with a software key sequence of reserved palette accesses. See Appendix A for a software example of setting the CEG mode.
In compatibility mode the ADV7141 and ADV7146 always use six bits for each red, green and blue palette component. The ADV7148 uses either 6 or 8 bits, depending on the setting of the \(8 / \overline{6}\) pin (see Table VII below).

Table VII. CEG/DAC Bits per Color Component
\begin{tabular}{l|l|l|l}
\hline & \multicolumn{2}{|c|}{ Compatibility Mode } & \multicolumn{1}{l}{ CEG Mode } \\
\hline CEG/DAC & 6-Bit Colors & 8-Bit Colors & 8-Bit Colors \\
\hline ADV7141 & \(\star\) & & \(\star\) \\
ADV7146 & \(\star\) & & \(\star\) \\
ADV7148 & \(\star\) & \(\star\) & \(\star\) \\
\hline
\end{tabular}

In 6-bit compatibility mode the CEG/DAC shifts color data as it writes to and reads from the palette. The microprocessor writes right justified data in bits D5 to D0 into the palette. In the palette the data is stored left justified with bits D1 and D0 set to 0 . During palette read operations the data is returned to the microprocessor in bits D5 to D0 with bits D7 and D6 set to 0.
The CEG mode byte, which is written to the blue palette location 223, is also shifted when it is written, but not when read.
All eight bits of the palette data register are significant when CEG is enabled. Set the CEG mode before writing CEG 8 -bit palette information to avoid the shifting operations that occur when the chip is in compatibility mode.

\section*{The Encoding Methods}

The Continuous Edge Graphics Level 3 specification describes in detail the two advanced encoding methods. Table VIII lists the characteristics of each CEG encoding method.
Basic-8 encoding provides 16 colors with 8 mixes, plus explicit loading of the A or B color registers. The Basic-8 method is appropriate for applications where 8 -bits per pixel are available and a moderate number of colors are required, such as CAD applications.

Table VIII. CEG Encoding Methods
\begin{tabular}{l|l|l|c|l|l|l}
\hline \begin{tabular}{l} 
Encoding \\
Method
\end{tabular} & \begin{tabular}{l} 
Bits per \\
Pixel
\end{tabular} & \begin{tabular}{l} 
Palette \\
Colors
\end{tabular} & Mixes & \begin{tabular}{l} 
CEG \\
Colors
\end{tabular} & DPL & Notes \\
\hline Basic-8 & 8 & \(16+16\) & 8 & \(16 \times 16 \times 8=2048\) & & Mixes and Colors in the Same Pixel \\
Advanced-4 & 4 & 8 & 8 & \(8 \times 8 \times 7 / 2=224\) & Yes & Mixes and Colors in Different Pixels \\
Advanced-8 & 8 & 223 & 32 & \(223 \times 222 \times 32 / 2=792,096\) & Yes & Mixes and Colors in Different Pixels \\
\hline
\end{tabular}

\section*{ADV7141/ADV7146/ADV7148}

The two Advanced methods store colors and op codes in different pixels. The Advanced-4 encoding supports 4 -bits-per-pixel graphics, making it the CEG method to use in 4-bit systems such as the standard IBM VGA. Advanced-4 provides eight palette colors and eight mixes. Advanced-8 provides 223 drawing colors with full 32 -mix shading. Use the Advanced- 8 encoding method when there is a requirement for many colors, such as solid model rendering and computer imaging.
In the Advanced methods, an entry in the palette can also be reserved for the DPL op code. The dynamic palette further expands the number of colors available.

\section*{Basic-8 Encoding}

The Basic-8 method encodes the 16 drawing colors and eight mixes into the eight bit pixel as shown in Figure 14. Table IX below shows the mix ratios that correspond to each pixel value in the mix field.


Figure 14. Pixel Encoding for Basic-8
Table IX. Basic-8 Mix Values
\begin{tabular}{c|l|l}
\hline \multirow{2}{*}{\begin{tabular}{c|c} 
Mix \\
Value
\end{tabular}} & \multicolumn{2}{|c}{ Ratio } \\
\cline { 2 - 3 } & Color A & Color B \\
\hline 0 & \(31 / 31\) & \(0 / 31\) \\
1 & \(27 / 31\) & \(4 / 31\) \\
2 & \(22 / 31\) & \(9 / 31\) \\
3 & \(18 / 31\) & \(13 / 31\) \\
4 & \(13 / 31\) & \(18 / 31\) \\
5 & \(9 / 31\) & \(22 / 31\) \\
6 & \(4 / 31\) & \(27 / 31\) \\
7 & \(0 / 31\) & \(31 / 31\) \\
\hline
\end{tabular}

The register bit selects whether the color is placed in the A register or the B register. When the register bit is set to 0 , the A register is used. When the register bit is set to 1 , the \(\mathbf{B}\) register is used. The register bit also selects which portion of the palette is accessed by the color field, because the A and B registers use different palette ranges.
The color field of the pixel data refers to the first 16 colors in the palette (Colors \(0-15\) ) when the register bit equals 0 (for the A register). When the register bit equals 1 (for the \(B\) register), the color field refers to the second 16 colors in the palette (colors 16 to 31 ). To find the palette location for the \(B\) register, add 16 to the color bits in P0-P3 (e.g., when the register bit \(=1\), color 0 refers to palette location 16). Generally, these two palette banks are loaded with the same sets of colors, but different colors can be used to increase the possible number of colors.

\section*{Advanced Encoding}

In the two Advanced encoding methods, the pixel contains either a color or an op code. Mix op codes operate on the colors in the A and B registers. The companion publication, Continuous Edge Graphics Level 3, describes how the two colors are stored in the registers and how they are displayed. The Advanced-4 encoding method combines eight palette colors with eight mixes in the 4 -bit pixel, providing 224 CEG colors. The 4 LSBs of the pixel value refer to either palette locations \(0-7\) or a mix op code as shown in Table \(X\) below.

As shown in the Figure 15, when using the Advanced-4 encoding, inputs P3-P0 contain data and inputs P7-P4 are ignored.


Figure 15. Pixel Encoding for Advanced-4
Table X. Advanced-4 Mix Values
\begin{tabular}{l|l|l|l}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Mix \\
Value
\end{tabular}} & \multicolumn{2}{|c|}{ Ratio } & \\
\cline { 2 - 4 } & Color A & Color B & Description \\
\hline 0 & & & Palette Color 0 \\
1 & - & - & Palette Color 1 \\
2 & - & - & Palette Color 2 \\
3 & - & - & Palette Color 3 \\
4 & - & - & Palette Color 4 \\
5 & - & - & Palette Color 5 \\
6 & - & - & Palette Color 6 \\
7 & - & - & Palette Color 7 \\
& & & or DPL Op Code \\
8 & \(31 / 31\) & \(0 / 31\) & Mix Op Code \\
9 & \(27 / 31\) & \(4 / 31\) & Mix Op Code \\
10 & \(22 / 31\) & \(9 / 31\) & Mix Op Code \\
11 & \(18 / 31\) & \(13 / 31\) & Mix Op Code \\
12 & \(13 / 31\) & \(18 / 31\) & Mix Op Code \\
13 & \(9 / 31\) & \(22 / 31\) & Mix Op Code \\
14 & \(4 / 31\) & \(27 / 31\) & Mix Op Code \\
15 & \(0 / 31\) & \(31 / 31\) & Mix Op Code \\
\hline
\end{tabular}

Advanced-8 encoding uses 8-bit pixels and offers 223 palette colors with 32 mixes, resulting in 792,096 CEG colors. The eight bits of the pixel value refer to either a color in the palette or to an op code as shown in Table XI.

Table XI. Advanced-8 Mix Values
\begin{tabular}{l|l|l|l}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Mix \\
Value
\end{tabular}} & \multicolumn{2}{|c|}{ Ratio } & \\
\cline { 2 - 3 } & Color A & Color B & Description \\
\hline \(0-190\) & - & - & \begin{tabular}{l} 
Palette Colors \\
191
\end{tabular} \\
& - & - & \begin{tabular}{l} 
Palette Color \\
or DPL Op Code
\end{tabular} \\
192 & \(31 / 31\) & \(0 / 31\) & Mix Op Code \\
193 & \(30 / 31\) & \(1 / 31\) & Mix Op Code \\
194 & \(29 / 31\) & \(2 / 31\) & Mix Op Code \\
195 & \(28 / 31\) & \(3 / 31\) & Mix Op Code \\
\(\cdot\) & \(\cdot\) & \(\cdot\) & \(\cdot\) \\
- & \(\cdot\) & \(\cdot\) &. \\
221 & \(2 / 31\) & \(29 / 31\) & Mix Op Code \\
222 & \(1 / 31\) & \(30 / 31\) & Mix Op Code \\
223 & \(0 / 31\) & \(31 / 31\) & Mix Op Code \\
\(224-255\) & - & - & Palette Colors \\
\hline
\end{tabular}

\section*{ADV7141/ADV7146/ADV7148}

\section*{DYNAMIC PALETTE LOADING (DPL)}

The two Advanced CEG encoding methods can use dynamic palette loading, allowing the CEG/DAC to load palette colors from the bit map. With DPL enabled, an entry from the color palette is reserved as the DPL op code (7 in Advanced-4, 191 in Advanced-8). The data following this op code describes the new color to load and specifies the palette address. Note that CEG/ DAC addresses are ANDed with the pixel mask register. To avoid misaddressing a DPL entry, load the mask with 255 . See Mask Register for more information.
The DPL op code and data are not displayed on the screen. Instead, the color value preceding the DPL op code is repeated in place of the palette load sequence pixels. The two pixels preceding the DPL op code must be of the same kind (two colors or two mixes). For example, Color 1 Color 2 DPL is a valid sequence but Color Mix DPL is not.

\section*{DPL Examples}

In the Advanced- 8 encoding method, a DPL sequence requires five pixels, one for the op code, three for the new color and one for the palette address. Table XII below shows the sequence.

\section*{Table XII. DPL Op Code Sequence for Advanced-8}
\begin{tabular}{l|l|l|l|l|l}
\hline Pixel No. & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) \\
\hline Contents & DPL & New & New & New & Palette \\
& Op Code & Red & Green & Blue & Address \\
\hline
\end{tabular}

Figure 16 shows an example of a DPL op code sequence in the Advanced-4 encoding method and how the op code alters the palette and affects the display. In this example the color at palette address 2 is reassigned with the DPL. As the new color is loaded into the palette the CEG chip displays the pixel color to the left of the op code, Color 3, on the screen. After CEG loads the new color (shown as R2G2B2) at palette address 2, it is displayed whenever Color 2 is used.

\section*{Pixel Replication Compensation}

Some VGA controllers repeat each pixel twice in low resolution pixels in sequences and therefore it provides pixel replication compensation to undo this duplication. When pixel replication compensation is enabled, the CEG/DAC chip samples P7-P0 on every second CLOCK to ignore the repeated data (see Figure 17). Because the CEG/DAC is reversing a duplication made by the controller hardware, the compensation does not affect the graphics programmer. The bit map is written as before.
If the scan line period (video time plus \(\overline{\text { BLANK }}\) time) has an even number of clock cycles, then even numbered pixels are displayed. That is, after the end of BLANK, the first pixel is ignored, the second displayed, the third ignored, the fourth displayed etc. If the scan line period has an odd number of clock periods, then the first pixel after the end of BLANK is displayed, and the second is also displayed, and thereafter only even numbered pixels are displayed (the fourth, the sixth, etc.).

In 4-bits-per-pixel graphics two pixels are needed to specify one 8 -bit color value. Therefore, in the Advanced-4 encoding, a DPL requires eight pixels; one for the op code, six for the new color (two each red, green and blue), and one for the palette address. Table XII shows the DPL op code sequence.


Figure 16. DPL Op Code in the Bit Map

Table XIII. DPL Op Code Sequence for Advanced-4
\begin{tabular}{l|l|l|l|l|l|l|l|l}
\hline Pixel No. & \(\mathbf{1}\) & \(\mathbf{2}\) & \(\mathbf{3}\) & \(\mathbf{4}\) & \(\mathbf{5}\) & \(\mathbf{6}\) & \(\mathbf{7}\) & \(\mathbf{8}\) \\
\hline Contents & \begin{tabular}{l} 
DPL \\
Op code
\end{tabular} & \begin{tabular}{l} 
New \\
Red
\end{tabular} & \begin{tabular}{l} 
New \\
Red
\end{tabular} & \begin{tabular}{l} 
New \\
Green
\end{tabular} & \begin{tabular}{l} 
New \\
Green
\end{tabular} & \begin{tabular}{l} 
New \\
Blue
\end{tabular} & \begin{tabular}{l} 
New \\
Blue
\end{tabular} & \begin{tabular}{l} 
Palette \\
Address
\end{tabular} \\
\hline Color bits & & R7-R4 & R3-R0 & G7-G4 & G3-G0 & B7-B4 & B3-B0 & \\
\hline
\end{tabular}


Figure 17. Pixel Replication Compensation

\section*{CEG/DAC MODES}

The CEG/DAC supports a number of modes. A mode is a combination of attributes. The possible attributes are:
- CEG Encoding (Basic-8 or Advanced-4 or Advanced-8)
- Dynamic Palette Loading (DPL)
- Pixel Replication Compensation

The mode is selected under software control by a key sequence followed by a mode byte.

\section*{Enabling CEG}

The CEG/DAC employs an unused sequence of palette accesses to enable the CEG logic. This long sequence was specially designed to prevent accidental mode changes. To enable the CEG/ DAC the software must perform the following steps:
1. Write a palette read address (222).
2. Write three specific bytes of palette RAM data.
3. Repeat Steps 1 and 2 twice more.

There are eight bytes of special palette RAM data followed by the CEG mode byte. The mode byte determines the CEG functionality. Table XIV shows the special palette RAM data and the mode byte. The CEG/DAC Modes table shows the mode byte values. Appendix A contains sample software routines to set the VGA CEG/DAC mode.

Table XIV. CEG Key Sequence (Decimal Values)
\begin{tabular}{l|l|l|l|l|l|l|l|l}
\hline Byte 1 & Byte 2 & Byte 3 & Byte 4 & Byte 5 & Byte 6 & Byte 7 & Byte 8 & Byte 9 \\
\hline 67 & 69 & 71 & 69 & 68 & 83 & 85 & 78 & Mode \\
\hline
\end{tabular}

The key sequence must be written exactly as shown and cannot be interrupted by any other palette accesses. The entire key sequence must be reentered to change CEG modes. If the key sequence is wrong or the CEGDIS pin is high, the chip remains in compatibility mode. After the mode is set it can be read from palette location 223 blue. Note that, as with other palette data, the mode byte is shifted as it is written to the palette (see Compatibility section).
Table XV shows the CEG/DAC modes. Unpredictable results can occur if a mode not listed in the table is used.

Table XV. CEG/DAC Modes
\begin{tabular}{l|l|l|l}
\hline Mode & \begin{tabular}{l} 
CEG Encoding \\
Method
\end{tabular} & DPL & \begin{tabular}{l} 
Pixel \\
Replication
\end{tabular} \\
\hline 5 & Basic-8 & & \\
6 & Basic-8 & & \(\star\) \\
9 & Advanced-4 & & \\
10 & Advanced-4 & & \(\star\) \\
11 & Advanced-4 & \(\star\) & \\
13 & Advanced-8 & & \(\star\) \\
14 & Advanced-8 & \(\star\) & \(\star\) \\
15 & Advanced-8 & \(\star\) & \\
\hline
\end{tabular}

Writing palette data to location 223 immediately disables CEG operations and returns the device to full power-up compatibility mode (there are no side effects to this and no need to clear any registers). Appendix A contains sample software that clears the CEG/DAC mode and returns the hardware to its initial powerup compatibility mode (in a VGA system).

\section*{Gamma Correction}

The CEG/DAC automatically applies full gamma correction in all CEG modes. Gamma correction is required to compensate for the nonlinear relationship between the CEG/DAC outputs and the CRT display. To avoid any incompatibility, gamma correction is disabled in compatibility mode. The CEG/DAC uses a gamma value of 2.3 to perform this correction.

\section*{Identifying a CEG/DAC}

Software determines whether a CEG/DAC is present by reading the mask register. Whenever a CEG mode set is selected, the four most significant bits of the mask register become write only. When read, these four MSBs do not relay the contents of the mask, but rather, give information about the CEG hardware installed.
Mask register Bit D7 is reserved and Bits D6-D4 read back the revision code of the CEG/DAC chip. The revision number always contains at least one " 0 " to allow software to distinguish CEG/DAC chips from other DACs. An ordinary palette DAC returns the full eight bits of the mask register.
In other words, by enabling CEG, loading the mask register with 255 and then reading the mask register, the software can determine whether or not the hardware uses a CEG/DAC. Devices that return the value loaded (those which read back 255) do not have CEG. Those that return a different value use a CEG/DAC. Appendix A contains sample software which determines the version by inspecting the mask register.

\section*{APPENDIX A. CEG SAMPLE CODE}

The following code samples are available on diskette
Setting the CEG/DAC Mode
SET_CEG_MODE: ; Set the CEG/DAC mode by entering a key sequence.
; 8086/286/386/486 assembler for a CEG/DAC in a VGA
; Desired MODE is passed in AL
\begin{tabular}{lllll} 
& PUSH & DX & & ; Save DX \\
& PUSH AX & & & \begin{tabular}{l}
; Save MODE for later
\end{tabular} \\
RVRT & equ & 00001000 b & & ; Vertical retrace bit \\
& MOV & DX, & 03DAH & ; Set to Video status port \\
SYNC0: & IN & AL, & DX & ; Get from Status Port \\
& TEST & AL, & RVRT & ; Are we in vertical retrace ? \\
& JNZ & SYNC0 & & ; Yes, wait until we aren't \\
SYNC1: & IN & AL, & DX & ; Get from status port \\
& TEST & AL, & RVRT & ; Are we in vertical retrace ? \\
& JZ & SYNCl & & ; No, loop until we are
\end{tabular}

ENTER_KEY:
\begin{tabular}{llll} 
MOV & DX, & 03 C 7 H & ; Set up DAC for read from 222 \\
MOV & AL, & 222 & \\
OUT & DX, & AL & \\
MOV & DX, & 03 C 9 H & ; Put write data address in DX \\
MOV & AL, & 67 & ; Write key byte 1 \\
OUT & DX, & AL & \\
MOV & AL, & 69 & ; Write key byte 2 \\
OUT & DX, & AL & \\
MOV & AL, & 71 & ; Write key byte 3 \\
OUT & DX, & AL & \\
MOV & DX, & 03 C 7 H & ; Set up DAC for read from 222 \\
MOV & AL, & 222 & \\
OUT & DX, & AL & \\
MOV & DX, & \(03 C 9 H\) & ; Put write data address in DX \\
MOV & AL, & 69 & ; Write key byte 4 \\
OUT & DX, & AL & \\
MOV & AL, & 68 & ; Write key byte 5 \\
OUT & DX, & AL & \\
MOV & AL, & 83 & ; Write key byte 6 \\
OUT & DX, & AL & \\
MOV & DX, & \(03 C 7 H\) & ; Set up DAC for read from 222 \\
MOV & AL, & 222 & \\
OUT & DX, & AL & \\
MOV & DX, & \(03 C 9 H\) & ; Put write address in DX \\
MOV & AL, & 85 & ; Write key byte 7 \\
OUT & DX, & AL & \\
MOV & AL, & 78 & ; Write key byte 8 \\
OUT & DX, & AL & \\
POP & AX & & ; Retrieve desired MODE \\
OUT & DX, & AL & ; Write the MODE \\
POP & DX & & ; Restore DX \\
RET & & & ; return from subroutine
\end{tabular}

\section*{ADV7141/ADV7146/ADV7148}

\section*{Clearing the CEG/DAC Mode}

CLEAR_CEG_MODE:
; Clear CEG mode and return to
; power-up compatibility mode
; 8086/286/386/486 assembler code to clear the CEG/DAC mode and
; return the hardware to its initial power-up Compatibility mode
; (in a VGA system)
; To clear CEG mode:
; 1) Wait for the Beginning of a vertical retrace
; 2) Write to palette location 223d
\begin{tabular}{llll} 
& PUSH & DX & ; Save DX \\
& PUSH & AX & ; Save MODE for later \\
RVRT & equ & 00001000 b & ; Vertical retrace bit
\end{tabular}
; Trigger during vertical retrace so DPLs won't interrupt reset
\begin{tabular}{|c|c|c|c|c|}
\hline & MOV & DX, & 03DAH & ; Set to Video status port \\
\hline \multirow[t]{3}{*}{SYNC0:} & IN & AL, & DX & ; Get from Status Port \\
\hline & TEST & AL, & RVRT & ; Are we in vertical retrace ? \\
\hline & JNZ & SYNC0 & & ; Yes, wait until we aren't \\
\hline \multirow[t]{12}{*}{SYNCl:} & IN & AL, & DX & ; Get from status port \\
\hline & TEST & AL, & RVRT & ; Are we in vertical retrace ? \\
\hline & JZ & SYNC1 & & \begin{tabular}{l}
; No, loop until we are \\
; Safe to write
\end{tabular} \\
\hline & MOV & DX, & 03C8H & \\
\hline & MOV & AL, & 223 & ; Set write address \\
\hline & OUT & DX, & AL & \\
\hline & MOV & DX, & 03C9H & \\
\hline & MOV & AL, & 0 & ; Clear CEG mode \\
\hline & OUT & DX, & AL & ; Write the byte \\
\hline & POP & AX & & ; Restore AX \\
\hline & POP & DX & & ; Restore DX \\
\hline & RET & & & \\
\hline
\end{tabular}

\section*{Determining the CEG/DAC Version (Reading the Mask Register)}

GET_VERSION:
; Identify CEG version number
; 8086 \(2861386 \backslash 486\) assembler code for the VGA sequence to
; determine the version by inspecting the mask register
\begin{tabular}{lll} 
MOV & AL, 013DH & ; Any legal mode will do \\
CALL & SET_CEG_MODE & ; Set the mode \\
MOV & DX, 03C6H & ; Set DX to mask reg. address \\
MOV & AL, 255 & ; Write mask bits to all ones \\
OUT & DX, AL & \\
IN & AL, & DX \\
SHR & AL, Read contents of mask reg \\
SHR & AL, 1 & ; Shift result to lowest bits \\
SHR & AL, & 1 \\
SHR & AL, & \\
AND & AX, & 7
\end{tabular}
; The revision code is now in the low nibble of AL
; Valid revision codes are 0-6
; Revision code 7 indicates Non CEG compatible device
; This specification refers to chip revision 00

\section*{Writing the Palette}
; 8086/286/386/486 assembler code for the VGA sequence to ; write to the palette

\section*{WRITE_PAL:}
\begin{tabular}{llll} 
MOV & DX, & 03C8h & ; Set up CEG/DAC for Write \\
MOV & AL, & 0 & ; Will write location zero \\
OUT & DX, & AL & ; \\
MOV & DX, & 03C 9 h & ; Put data address into DX
\end{tabular}
\begin{tabular}{lll} 
MOV DX, & 03C9h & ; Put data address into DX \\
OUT & DX, & AL
\end{tabular}
OUT DX, AL

OUT DX, AL
; Palette Address will Auto-increment - keep writing
\begin{tabular}{lll} 
OUT & DX, & AL \\
OUT & DX, & AL \\
OUT & DX, & AL
\end{tabular}

Write Red Byte
; Write Green Byte
Location 0
; Write Blue Byte
Location 0

\section*{Reading the Palette}
; 8086/286/386/486 assembler code for the VGA sequence to ; read from the palette

\section*{READ_PAL:}
\begin{tabular}{llll} 
MOV & DX, & 03C7h & ; Set up CEG/DAC for read \\
MOV & AL, & 50 & ; Will read from location 50 \\
OUT & DX, & AL & ; \\
MOV & DX, & 03C9h & ; Put Data address into DX \\
IN & AL, & DX & ; Read Red Byte into AL \\
IN & AH, & DX & ; Read Green Byte into AH \\
IN & BL, & DX & ; Read Blue Byte into BL
\end{tabular}
; Palette Address will Auto-increment - keep reading
\begin{tabular}{lllll} 
IN & AL, & DX & ; Read Red Byte & Location 51 \\
IN & AH, & DX & ; Read Green Byte & Location 51 \\
IN & BL, & DX & ; Read Blue Byte & Location 51
\end{tabular}

\section*{Accessing the Pixel Mask Register}
; 8086/286/386/486 assembler code for the VGA sequence to access the ; Pixel Mask Register

\section*{ACCESS_REG}
\begin{tabular}{llll} 
MOV & DX, & 3C6h & ; Pixel Mask Register Port Address \\
MOV & AL, & 255 & ; Write all ones to register \\
OUT & DX, & AL & ; \\
IN & DX, & AL & ; Read back contents of register
\end{tabular}

\title{
CMOS 170 MHz True-Color Graphics 10-Bit Video RAM-DACs
}

\section*{ADV7150/ADV7152}

\section*{FEATURES}

170 MHz Pipelined Operation
Triple 10-Bit D/A Converters
Triple \(256 \times 10(256 \times 30)\) Color Palette RAM
On-Chip Clock Control Circuit
Palette Priority Select Registers
RS-343A/RS-170 Compatible Analog Outputs
TTL Compatible Digital Inputs
Standard MPU I/O Interface 10-Bit Parallel Structure
8+2 Byte Structure
Pixel Data Serializer
Multiplexed Pixel Input Ports; 1:1, 2:1, 4:1 (ADV7150)
Multiplexed Pixel Input Ports; 1:1, 2:1 (ADV7152)
+5 V CMOS Monolithic Construction
160-Pin PQFP (ADV7150)
100-Pin PQFP (ADV7152)
SPEED GRADES
170 MHz
135 MHz 110 MHz
85 MHz

MODES FOR ALL SPEED GRADES
24-Bit True Color
Three 8-Bit Pseudo-Color Modes
On Red Pixel Port
On Green Pixel Port
On Blue Pixel Port
15-Bit True Color
5 Bits Red, 5 Bits Green and 5 Bits Blue 8 Bits Red and 7 Bits Green

\section*{GENERAL DESCRIPTION}

The ADV7150/ADV7152 (ADV®) is a complete analog output, Video RAM-DAC on a single CMOS monolithic chip. The part is specifically designed for use in the graphics systems of high performance, color graphics workstations. The ADV7150/ ADV7152 integrates a number of graphic functions onto one device allowing 24 -bit direct True-Color operation at the maximum screen update rate of 170 MHz . It can also be used in other modes, including 15 -bit true color and 8-bit pseudo or indexed color. Either the RED, GREEN or BLUE input pixel ports can be used for pseudo color.


NOTE: THE ADV7152 HAS A MAXIMUM MULTIPLEX RATE OF 2:1. HENCE IT HAS 48 PIXEL INPUTS AS DISTINCT TO 96 ON THE ADV7150.
ADV is a registered trademark of Analog Devices, Inc.
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\(\left(V_{A A}{ }^{1}=+5 V ; V_{\text {REF }}=+1.235 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ;\right.\)
ADV7150/ADV7152-SPECIFICATIONS
\(R_{\text {SEt }}=280 \Omega\). All specifications \(T_{\text {MIN }}\) to \(T_{\text {MAX }}{ }^{2}\) unless
otherwise noted.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & All Versions & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \\
Resolution (Each DAC) Accuracy (Each DAC) Integral Nonlinearity Differential Nonlinearity Gray Scale Error Coding
\end{tabular} & \[
\begin{aligned}
& 10 \\
& \pm 1 \\
& \pm 1 \\
& \pm 5 \\
& \text { Binary }
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale max
\end{tabular} & Guaranteed Monotonic \\
\hline ```
DIGITAL INPUTS (Excluding CLOCK, \(\overline{\text { CLOCK }}\) )
    Input High Voltage, \(\mathrm{V}_{\text {INH }}\)
    Input Low Voltage, \(\mathrm{V}_{\text {INL }}\)
    Input Current, \(\mathrm{I}_{\mathrm{IN}}\)
    Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\)
``` & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
\(V\) max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline \begin{tabular}{l}
CLOCK INPUTS (CLOCK, \(\overline{\text { CLOCK }}\) ) \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) \\
Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) \\
Input Current, \(\mathrm{I}_{\text {IN }}\) \\
Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\)
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{AA}}-1.0 \\
& \mathrm{~V}_{\mathrm{AA}}-1.6 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) Floating-State Leakage Current Floating-State Output Capacitance
\end{tabular} & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& 20 \\
& 20
\end{aligned}
\] & V min V max \(\mu \mathrm{A}\) max pF typ & \[
\begin{aligned}
& \hline I_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SiNK }}=3,2 \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range \\
Output Current White Level Relative to Blank White Level Relative to Black Black Level Relative to Blank Blank Level on RED OUT, BLUE OUT Blank Level on GREEN OUT Sync Level on GREEN OUT
\end{tabular} &  & \begin{tabular}{l}
mA min mA max \\
mA min mA max mA min \(m A\) max mA min mA max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(m A \min\) mA max \(\mu \mathrm{A}\) min
\end{tabular} & \begin{tabular}{l}
Typically 19.05 mA \\
Typically 17.62 mA \\
Typically 1.44 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 7.62 mA \\
Typically \(5 \mu \mathrm{~A}\)
\end{tabular} \\
\hline
\end{tabular}

LSB Size
DAC-to-DAC Matching
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\)
Output Impedance, \(\mathrm{R}_{\text {Out }}\)
Output Capacitance, C \(\mathrm{C}_{\text {OUT }}\)
VOLTAGE REFERENCE
Voltage Reference Range, \(\mathrm{V}_{\text {REF }}\)
Input Current, \(\mathrm{I}_{\text {VREF }}\)
POWER REQUIREMENTS
\(\mathrm{V}_{\mathrm{AA}}\)
\(\mathrm{I}_{\mathrm{AA}}\)
Power Supply Rejection Ratio
Power Dissipation
DYNAMIC PERFORMANCE
Clock and Data Feedthrough \({ }^{3,4}\)
Glitch Impulse
DAC-to-DAC Crosstalk \({ }^{5}\)

\section*{NOTES}
\({ }^{1} \pm 5 \%\) for all versions.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ); \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.
\({ }^{4}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs.
\({ }^{5}\) DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

TIMING CHARACTERISTICS \({ }^{1} \begin{aligned} & \left(V_{\text {AA }}{ }^{2}=+5\right. \\ & \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }}{ }^{3} \text {; } \mathrm{V}_{\text {REF }}=+1.235 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{R}_{\text {SEI }}=280 \Omega \text {. All specifications }\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & 170 MHz Version & \[
\begin{aligned}
& 135 \mathrm{MHz} \\
& \text { Version }
\end{aligned}
\] & 110 MHz Version & 85 MHz Version & Units & Conditions/Comments \\
\hline \(\mathrm{f}_{\text {MAX }}\) & 170 & 135 & 110 & 85 & MHz & Clock Rate \\
\hline 1:1 MUX Mode & & & & & & \\
\hline Frequency & 68 & 68 & 68 & 68 & MHz & LOADOUT Clocking Rate \\
\hline Period & 14.71 & 14.71 & 14.71 & 14.71 & ns max & LOADOUT Period \\
\hline High Time & 6 & 6 & 6 & 6 & ns min & LOADOUT High Time \\
\hline Low Time & 6 & 6 & 6 & 6 & ns min & LOADOUT Low Time \\
\hline 2:1 MUX Mode & & & & & & \\
\hline Frequency & 68 & 68 & 55 & 42.5 & MHz & LOADOUT Clocking Rate \\
\hline Period & 14.71 & 14.81 & 18.18 & 21.25 & ns max & LOADOUT Period \\
\hline High Time & 6 & 6 & 8 & 8.5 & ns min & LOADOUT High Time \\
\hline Low Time & 6 & 6 & 8 & 8.5 & ns min & LOADOUT Low Time \\
\hline 4:1 MUX Mode & & & & & \(\mathrm{MHz}^{\text {\% }}\) & \\
\hline Frequency & 42.5 & 33.75 & 27.5 & 21.25 & MHz & LOADOUT Clocking Rate \\
\hline Period & 23.5 & 30 & 36.4 & 47 & ns max & LOADOUT Period \\
\hline High Time & 10 & 12 & 14.5 & 18.8 & ns min & LOADOUT High Time \\
\hline Low Time & 10 & 12 & 14.5 & 18.8 & ns min & LOADOUT Low Time \\
\hline \(\mathrm{t}_{1}\) & 15 & 15 & 15 & 15 \% & ns max & Pixel CLOCK to LOADOUT Delay \\
\hline \(\mathrm{t}_{2}\) & 15 & 15 & & 15. & ns max & Pixel CLOCK to PRGCKOUT Delay \\
\hline \(\mathrm{t}_{3}\) & 5 & 5 & & 5 & ns min & LOADIN to LOADOUT Setup Time \\
\hline \(\mathrm{t}_{4}\) & 0 & & & & ns min & Video and Pixel Data Setup Time \\
\hline \(\mathrm{t}_{5}\) & 5 & 5 & 5 & & ns min & Video and Pixel Data Hold Time \\
\hline \(\mathrm{t}_{6}\) & 5 & 5 ( & tos & 5 . & ns max & SCKIN to SCKOUT Delay \\
\hline \(\mathrm{t}_{7}\) & 5.88 & 7.4 & 9.09 & 11.77 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{8}\) & 2.5 & 3 & 4 - & 5 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{9}\) & 2.5 & 3 & 4 & 5 & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{10}\) & 12 & 12 & 12 & 12 & ns min & Analog Output Delay \\
\hline \(\mathrm{t}_{11}\) & 2 & 2 & 2 & 3 & ns min & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{12}{ }^{4}\) & 6 & 8 & 8 & 12 & ns min & Analog Output Settling Time \\
\hline \(\mathrm{t}_{13}\) & 0 & 0 & 0 & 0 & ns min & \(\mathrm{R} / \overline{\mathrm{W}}, \mathrm{C} 0, \mathrm{Cl}\) Setup Time \\
\hline \(\mathrm{t}_{14}\) & 15 & 15 & 15 & 15 & ns min & \(\mathrm{R} \sqrt{\mathrm{W}}, \mathrm{C} 0, \mathrm{Cl}\) Hold Time \\
\hline \(\mathrm{t}_{15}\) & 50 & 50 & 50 & 50 & ns min & \(\overline{\mathrm{CE}}\) Low Time \\
\hline \(\mathrm{t}_{16}\) & 25 & 25 & 25 & 25 & ns min & \(\overline{\overline{C E}}\) High Time \\
\hline \(\mathrm{t}_{17}{ }^{5}\) & 5 & 5 & 5 & 5 & ns min & \(\overline{\mathrm{CE}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{18}{ }^{5}\) & 50 & 50 & 50 & 50 & ns max & \(\overline{\mathrm{CE}}\) Asserted to Data Valid \\
\hline \(\mathrm{t}_{19}{ }^{6}\) & 15 & 15 & 15 & 15 & ns max & \(\overline{\text { CE }}\) Disabled to Data Bus Three Stated \\
\hline & 5 & 5 & 5 & 5 & ns min & \\
\hline \(\mathrm{t}_{20}\) & 20 & 20 & 20 & 20 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{21}\) & 5 & 5 & 5 & 5 & ns min & Write Data Hold Time \\
\hline \multirow[t]{3}{*}{tsk
\(\mathrm{t}_{\text {PD }}\)} & 2 & 2 & 2 & 2 & ns max & Analog Output Skew \\
\hline & 0 & 0 & 0 & 0 & ns typ & \\
\hline & 6 & 6 & 6 & 6 & Clocks & Pipeline Delay \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}, \mathrm{D} 0-\mathrm{D} 7\) output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 5.
\({ }^{2} \pm 5 \%\) for all versions.
\({ }^{3}\) Temperature range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ); \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{4}\) Settling time does not include clock and data feedthrough.
\({ }^{5} \mathrm{t}_{17}\) and \(\mathrm{t}_{18}\) are measured with the load circuit of Figure 1 and are defined as the time required for an output to cross 0.4 V or 2.4 V .
\({ }^{6} \mathrm{t}_{19}\) is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 1 . The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the time, \(\mathrm{t}_{19}\), quoted in the timing characteristics is the true value for the device and as such is independent of external bus loading capacitances.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7150/ADV7152}


Figure 1. Load Circuit for Bus Access and Relinquish Time


Figure 4. Video Data Serial Clock Input (SCKIN) vs. Serial Clock Output (SCKOUT)

\section*{TIMING WAVEFORMS}


Figure 2. Video Output Clock Controls vs. Pixel Clock Input


Figure 5. Analog Outputs vs. Pixel Clock


Figure 3. LOADOUT Timing vs. LOADIN and Pixel Data


Figure 6. MPU Port Read \(\bar{W}\) Wite Timing

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\title{
RECOMMENDED OPERATING CONDITIONS
}
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & 4.75 & 5.00 & 5.25 & Volts \\
Ambient Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Reference Voltage & \(\mathrm{V}_{\mathrm{REF}}\) & 1.14 & 1.235 & 1.26 & Volts \(^{\text {Output Load }}\) \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Voltage on any Digital Pin . . . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\) Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots . . .55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\) Vapor Phase Soldering (2 minutes) . . . . . . . . . . . . . . \(+220^{\circ} \mathrm{C}\) IOR, IOG, IOB to \(\mathrm{GND}^{2}\). . . . . . . . . . . . . -1.5 V to \(\mathrm{V}_{\mathrm{AA}}\) NOTES
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. \({ }^{2}\) Analog output short circuit to any power supply or common can be of an indefinite duration.

ORDERING GUIDE
\begin{tabular}{l|l|l|l|l}
\hline Model & Speed & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
No. of \\
Pins
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline ADV7150KS170 & 170 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 160 & \(\mathrm{~S}-160\) \\
ADV7150KS135 & 135 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 160 & \(\mathrm{~S}-160\) \\
ADV7150KS110 & 110 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 160 & \(\mathrm{~S}-160\) \\
ADV7150KS85 & 85 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 160 & \(\mathrm{~S}-160\) \\
ADV7152KS170 & 170 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 100 & \(\mathrm{~S}-100\) \\
ADV7152KS135 & 135 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 100 & \(\mathrm{~S}-100\) \\
ADV7152KS110 & 410 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 100 & \(\mathrm{~S}-100\) \\
ADV7152KS85 & 85 MHz & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 100 & \(\mathrm{~S}-100\) \\
\hline
\end{tabular}
*S = Plastic Quad Flatpack. For outline information see Package Information section.

\section*{CAUTION}


ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{Continued from page 2-889}

The device consists of three, high speed, 10 -bit, video D/A converters (RGB), three \(256 \times 10\) (one \(256 \times 30\) ) color look-up tables, palette priority registers, a pixel input data multiplexer/ serializer and a clock generator/divider circuit. The ADV7150 is capable of \(1: 1,2: 1\) and \(4: 1\) multiplexing while the ADV7152 implements \(1: 1\) and \(2: 1\) multiplexing. The on-board palette priority select registers enable multiple palette devices to be connected together for use in multipalette and window applications. The part is controlled (i.e., mode selection and multiplex selection) through the MPU port by the various on-board control/command registers. The part also contains a number of on-board test registers, associated with self diagnostic testing of the device.
The individual red, green and blue pixel input ports allow truecolor, image rendition. True-color image rendition, at speeds of up to 170 MHz , is achieved through the use of the on-board data multiplexer/serializer. The pixel input port's flexibility allows for direct interface to most standard frame buffer memory configurations, including general purpose DRAM and VRAM designs.
The 30 bits of resolution, associated with the color look-up table and triple 10 -bit DAC, realizes 24 -bit true color resolution, while also allowing for the on-board implementation of linearization algorithms, such as gamma correction.

The on-chip video clock controller circuit generates all the internal clocking and some additional external clocking signals. An external ECL oscillator with differential outputs is all that is required to drive the CLOCK and CLOCK inputs of the ADV7150/ADV7152. The part can also be driven by an external clock generator chip circuit.
The ADV7150/ADV7152 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.
Test diagnostic circuitry has been included to complement the user's system level debugging.
The ADV7150/ADV7152 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation.
The ADV7150 is packaged in a 160 -pin plastic quad flatpack (PQFP). The ADV7152 is packaged in a 100 -pin plastic quad flatpack (PQFP).

ADV7150 PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Pin No. & Mnemonic & Pin No. & Mnemonic & Pin No. & Mnemonic & Pin No. & Mnemonic \\
\hline 1 & G3 \({ }_{\text {A }}\) & 41 & PS1 \({ }_{\text {D }}\) & 81 & NC* & 121 & \(\mathrm{R1}_{\mathrm{A}}\) \\
\hline 2 & G3 \({ }_{\text {B }}\) & 42 & \(\mathrm{B0}_{\text {A }}\) & 82 & D2 & 122 & R1 \({ }_{\text {B }}\) \\
\hline 3 & G3 \({ }_{\text {c }}\) & 43 & \(B 0_{B}\) & 83 & NC* & 123 & R1 \({ }_{\text {c }}\) \\
\hline 4 & G3 \({ }_{\text {D }}\) & 44 & \(\mathrm{B0}_{\mathrm{C}}\) & 84 & NC* & 124 & \(\mathrm{R} 1_{\text {D }}\) \\
\hline 5 & G4 \({ }_{\text {A }}\) & 45 & \(B 0_{\text {D }}\) & 85 & GND & 125 & \(\mathrm{R} 2_{\text {A }}\) \\
\hline 6 & G4 \({ }_{\text {B }}\) & 46 & \(B 1_{\text {A }}\) & 86 & GND & . 126 & R2 \({ }_{\text {B }}\) \\
\hline 7 & \(\mathrm{G}_{4}\) & 47 & \(\mathrm{Bl}_{\text {B }}\) & 87 & D3 & 127 & R 2 C \\
\hline 8 & G4 \({ }_{\text {D }}\) & 48 & \(\mathrm{Bl}_{\mathrm{C}}\) & 88 & D4 & 128 & R2 \({ }_{\text {D }}\) \\
\hline 9 & G5 \({ }_{\text {A }}\) & 49 & \(B 1_{\text {D }}\) & 89 & D5 & 129 & R3 \({ }_{\text {A }}\) \\
\hline 10 & G5 \({ }_{\text {B }}\) & 50 & B2 \({ }_{\text {A }}\) & 90 & \(\mathrm{V}_{\text {AA }}\) & 130 & R3 \({ }_{\text {B }}\) \\
\hline 11 & G5 \({ }_{\text {c }}\) & 51 & \(\mathrm{B} 2_{\text {B }}\) & 91 & D6 & 131 & R3 \({ }_{\text {c }}\) \\
\hline 12 & G5 \({ }_{\text {D }}\) & 52 & B2 \({ }_{\text {c }}\) & 92 & D7 & 132 & R3 \({ }_{\text {D }}\) \\
\hline 13 & CLKIN & 53 & \(\mathrm{B} 2_{\text {D }}\) & 93 & D8 & 133 & R4 \({ }_{\text {A }}\) \\
\hline 14 & CLKIN & 54 & B3 \({ }_{\text {A }}\) & 94 & D9 & 134 & R4 \({ }_{\text {B }}\) \\
\hline 15 & LOADIN & 55 & \(\mathrm{B} 3{ }_{\text {B }}\) & 95 & GND & 135 & R4 \(\mathrm{C}_{\mathrm{C}}\) \\
\hline 16 & LOADOUT & 56 & \(\mathrm{B}_{3}{ }_{\text {c }}\) & 96 & GND & 136 & R4 \({ }_{\text {D }}\) \\
\hline 17 & \(\mathrm{V}_{\text {AA }}\) & 57 & \(B 3_{\text {D }}\) & . 97 & GND & 137 & R5 \({ }_{\text {A }}\) \\
\hline 18 & \(\mathrm{V}_{\text {AA }}\) & 58 & \(B 4_{A}\) & 98 & \(\overline{\text { IOB }}\) & 138 & R5 \({ }_{\text {B }}\) \\
\hline 19 & PRGCKOUT & 59 & B4 \({ }_{\text {B }}\) & 99 \% & \(\underline{\overline{I O R}}\) & 139 & \(\mathrm{R} 5_{\mathrm{C}}\) \\
\hline 20 & SCKIN & 60 & \(\mathrm{B4}_{C}\) & + 100 & \(\overline{\text { IOG }}\) & 140 & R5 \({ }_{\text {D }}\) \\
\hline 21 & SCKOUT & 61.2 & 2. \(\mathrm{B}_{\mathrm{D}}\) - & - 101 & - IOB & 141 & R6 \({ }_{\text {A }}\) \\
\hline 22 & GND & \(62=\) & \(B 5{ }^{\text {A }}\) & 102 & - IOG & 142 & \(\mathrm{R6}_{\text {B }}\) \\
\hline 23 & GND & 63 & \(\mathrm{BS}_{\mathrm{B}}\) - & 103 & - \(\mathrm{V}_{\text {AA }}\) & 143 & R6 \({ }_{\text {c }}\) \\
\hline 24 & GND & 64 & \(\mathrm{B}_{5}{ }_{\text {c }}\) & - 104 & \(\mathrm{V}_{\mathrm{AA}}\) & 144 & R6 \({ }_{\text {D }}\) \\
\hline 25 & GND & 65 & B 5 D & 105 & \(\mathrm{V}_{\text {AA }}\) & 145 & R7 \({ }_{\text {A }}\) \\
\hline 26 & G6A & 66 & \(\mathrm{B6}_{\text {A }}\) & 106 & IOR & 146 & R7 \({ }_{\text {B }}\) \\
\hline 27 & G6 \({ }_{\text {B }}\) & 67 & \(\mathrm{B6}_{\text {B }}\) & 107 & COMP & 147 & R7c \\
\hline 28 & \(\mathrm{G6}_{\mathrm{c}}\) & 68 & \(\mathrm{B6}_{\mathrm{C}}\) & 108 & \(\mathrm{V}_{\text {REF }}\) & 148 & R7 \({ }_{\text {D }}\) \\
\hline 29 & G6 \({ }_{\text {D }}\) & 69 & B6 \({ }_{\text {D }}\) & 109 & \(\mathrm{R}_{\text {SET }}\) & 149 & \(\mathrm{G} 0_{\mathrm{A}}\) \\
\hline 30 & G7 \({ }_{\text {A }}\) & 70 & \(B 7_{\text {A }}\) & 110 & \(\mathrm{I}_{\text {PLL }}\) & 150 & \(\mathrm{G} 0_{\mathrm{B}}\) \\
\hline 31 & G7 \({ }_{\text {B }}\) & 71 & B7 \({ }_{\text {B }}\) & 111 & GND & 151 & \(\mathrm{G}_{\mathrm{C}}\) \\
\hline 32 & G7 \({ }_{\text {c }}\) & 72 & \(B 7{ }_{C}\) & 112 & \(\mathrm{V}_{\text {AA }}\) & 152 & \(\mathrm{G} 0_{\mathrm{D}}\) \\
\hline 33 & G7 \({ }_{\text {D }}\) & 73 & \(B 7{ }_{\text {d }}\) & 113 & \(\mathrm{V}_{\text {AA }}\) & 153 & \(\mathrm{G1}_{\mathrm{A}}\) \\
\hline 34 & \(\mathrm{PSO}_{\mathrm{A}}\) & 74 & \(\overline{\mathrm{CE}}\) & 114 & \(\mathrm{V}_{\text {AA }}\) & 154 & \(\mathrm{Gl}_{\mathrm{B}}\) \\
\hline 35 & \(\mathrm{PSO}_{\text {B }}\) & 75 & \(\mathrm{R} / \overline{\mathrm{W}}\) & 115 & SYNC & 155 & \(\mathrm{Gl}_{\mathrm{C}}\) \\
\hline 36 & \(\mathrm{PSO}_{\mathrm{C}}\) & 76 & C0 & 116 & BLANK & 156 & \(\mathrm{Gl}_{\mathrm{D}}\) \\
\hline 37 & \(\mathrm{PSO}_{\text {D }}\) & 77 & C1 & 117 & R 0 A & 157 & G2 \({ }_{\text {A }}\) \\
\hline 38 & \(\mathrm{PS1}_{\text {A }}\) & 78 & D0 & 118 & \(\mathrm{R} 0_{\text {B }}\) & 158 & G2 \({ }_{\text {B }}\) \\
\hline 39 & \(\mathrm{PS1}_{\text {B }}\) & 79 & D1 & 119 & \(\mathrm{R}_{0}\) & 159 & G2 \({ }_{\text {c }}\) \\
\hline 40 & \(\mathrm{PS1}_{\mathrm{C}}\) & 80 & NC* & 120 & \(\mathrm{R} 0_{\mathrm{D}}\) & 160 & G2 \({ }_{\text {D }}\) \\
\hline
\end{tabular}

\footnotetext{
*NC \(=\) NO CONNECT.
}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ADV7152 PIN ASSIGNMENTS

* \(\mathrm{NC}=\mathrm{NO}\) CONNECT.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|}
\hline Pin & Function \\
\hline \begin{tabular}{l}
RED ( \(\left.\mathrm{R}_{\mathrm{A}}-\mathrm{R} \hat{0}_{\mathrm{D}} / \overline{\mathrm{R}} \overline{7}_{\mathrm{A}}-\overline{\mathrm{R}} \overline{7}_{\mathrm{D}}\right)\), \\
GREEN \(\left(G 0_{A}-G 0_{D} / G 7_{A}-G 7_{D}\right)\), \\
\(\operatorname{BLUE}\left(B 0_{A}-B 0_{D} / B 7_{A}-B 7_{D}\right)\)
\end{tabular} & Pixel Port: 96 pixel select inputs, 8 bits for red, green and blue. Each bit is multiplexed (A-D)* 4:1, 2:1 or 1:1. All inputs are TTL compatible. \\
\hline \[
\mathrm{PS}_{\mathrm{A}}-\mathrm{PSO}_{\mathrm{D}}, \mathrm{PS1}_{\mathrm{A}}-\mathrm{PS1}_{\mathrm{D}}
\] & Palette Priority Select Inputs: These inputs allow for switching between multiple palette devices at the pixel rate. The device can be preprogrammed to completely shut off the DAC analog O/Ps. If the values of PS0 and PS1 match the values programmed into bits MR16 and MR17 of the Mode Register, then the device is selected. Each bit is multiplexed (A-D) \(4: 1,2: 1\) or \(1: 1\). All inputs are TTL compatible. \\
\hline LOADIN, LOADOUT, PRGCKOUT SCKIN, SCKOUT & Video Data Control Inputs/Outputs: These inputs/outputs are used to load pixel data and, optionally, to control external video frame buffer timing and control synchronization. \\
\hline CLOCK, \(\overline{\text { CLOCK }}\) & Clock Inputs: These differential clock inputs are designed to be driven by ECL logic configured for single supply ( +5 V ) operation. The clock rate is typically the pixel clock rate of the system. \\
\hline \(\overline{\text { BLANK }}\) & Composite Blank: Drives the analog outputs to the blanking level. \\
\hline \(\overline{\text { SYNC }}\) & Composite Sync Input: Drives the IOG analog output to the sync level. It can only be asserted during the blanking period. \\
\hline D0-D9 & Data Bus: Data is written to and is read from the device over this 10 -bit, bidirectional databus. 10 -bit data or 8 -bit data can be used. The databus can be configured for either 10 -bit parallel data or byte data \((8+2)\). \\
\hline \(\overline{\mathrm{CE}}, \mathrm{R} / \overline{\mathrm{W}}, \mathrm{CO}, \mathrm{Cl}\) & Control Inputs: These inputs control the writing to and reading from the address reg, color palette, palette select registers, mode control registers, etc., of the device. \\
\hline \[
\begin{aligned}
& \text { IOR, IOG, IOB } \\
& (\overline{\text { IOR }}, \overline{\mathrm{IOG}}, \overline{\mathrm{IOB}})
\end{aligned}
\] & Analog Video Current Outputs (Differential Outputs): These RGB video outputs are capable of directly driving RS-343A and RS-170 video levels into doubly terminated \(75 \Omega\) loads. \(\overline{\mathrm{IOR}}, \overline{\mathrm{IOG}}\) and \(\overline{\mathrm{IOB}}\) can be tied to GND if it is not required to have differential outputs. \\
\hline \(\mathbf{V}_{\text {REF }}\) & Voltage Reference Input: An external 1.235 V voltage reference is required to drive this input. The use of an AD589 (2-terminal voltage reference) is recommended. \\
\hline \(\mathrm{R}_{\text {SET }}\) & Output Full-Scale Adjust Control: A resistor connected between this pin and analog ground controls the absolute amplitude of the output video signal. To maintain RS-343A video output levels, \(\mathrm{R}_{\mathrm{SET}}=280 \Omega\). \\
\hline COMP & Compensation Pin: A \(0.1 \mu \mathrm{~F}\) capacitor should be connected between this pin and \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{I}_{\text {PLL }}\) & Phase Lock Loop Output Current: This is used to enable multiple ADV7150/ADV7152s along with ADV7151s to be synchronized with pixel resolution. \\
\hline \(\mathrm{V}_{\text {AA }}\) & Power Supply ( \(+5 \mathrm{~V} \pm 5 \%\) ): The part contains multiple power supply pins; all should be connected to one common +5 V analog power supply. \\
\hline GND & Analog Ground: The part contains multiple ground pins; all should be connected to one common analog ground. \\
\hline
\end{tabular}
*The ADV7152 has only bits A-B (2:1 and 1:1 multiplexing).

\section*{COLOR VIDEO MODES (PIXEL PORT) 24-BIT TRUE COLOR}

This mode is selected by writing to Command Register 2. In this mode 24-bit true color images can be generated on screen at video rates of up to 170 MHz . A 24-bit pixel word is latched at the pixel clock rate to the RAM and out to the RGB DACs.

\section*{15-BIT TRUE COLOR}

The ADV7150/ADV7152 can be programmed to run in 15-bit true-color mode. There are two 15 -bit true-color modes; the first mode uses the red, green and blue pixel ports while the second mode uses only the red and green pixel ports. Command Register 2 sets the various 15 -bit modes. The diagrams show the various pixel port mapping schemes for 15 -bit true-color.

\section*{15-Bit True Color (Mode 1)}

When this mode is set, 15 bits of video data are latched to the device over the upper five bits of each of the RED (R7-R3), GREEN (G7-G3) and BLUE (B7-B3) pixel ports (see Figure 7). The lower 3 bits are ignored. Internally this data is shifted to the lower 5 bits of the LUT decode register, therefore addressing locations 0 to 32 of the look-up table. Each of these 32 addressed locations for the red, green and blue channels can contain an 8 - or 10 -bit color value, which is latched to each of the three DACs.

15-Bit True Color (Mode 2)
When this mode is set, 15 bits of video data are latched to the device over all 8 bits of the RED (R7-R0) and 7 bits of the

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{ADV7150/ADV7152}

GREEN (G6-G0) pixel ports (see Figure 8 ). G7 and the data on the BLUE (B7-B0) pixel port is ignored. Internally, this data is shifted to the lower 5 bits of the red, green and blue LUT decode registers, therefore addressing locations 0 to 32 of the look-up table. Each of these 32 addressed locations for the red, green and blue channels can contain an 8- or 10-bit color value which is latched to each of the three DACs.

\section*{8-BIT PSEUDO COLOR}

This mode is again selected by writing to Command Register 2. In this mode 8 -bit pseudo color images can be generated on


Figure 7. 15-Bit True-Color Mapping Using Red, Green and Blue Pixel Ports (Mode 1)
screen at video rates of up to 170 MHz .256 colors can be displayed out of a total color palette of 16.7 million addressable colors.
This mode has three further submodes. The pixel input data can be encoded onto either the RED, GREEN or BLUE input pixel stream.

> SUBMODE a: 8 -bit pseudo color on RED SUBMODE b: 8-bit pseudo color on GREEN SUBMODE c: 8 -bit pseudo color on BLUE


Figure 8. 15-Bit True-Color Mapping Using Red and Green Pixel Ports (Mode 2)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7150/ADV7152}

\section*{MPU INTERFACE \& CONTROL}

The ADV7150/ADV7152 supports a standard MPU Interface. All the functions of the part are controlled via this MPU port.
Direct access is gained to the address register, mode register and
all the control registers as well as the color palette. The following tables describe the setup for reading and writing to all of the devices registers.

Table I. Interface Truth Table (A)
\begin{tabular}{|c|c|c|c|}
\hline \(\overline{\mathbf{R} / \overline{\mathbf{W}}}\) & C1 C0 & D9-D0 & Action \({ }^{1}\) \\
\hline 0 & 00 & DB7-DB0 & Write DB7-DB0 to Address Register (A7-A0) \\
\hline 0 & \(1 \begin{array}{ll}1 & 1\end{array}\) & DB7-DB0 & Write DB7-DB0 to Mode Register (MR7-MR0) \\
\hline 0 & 0 1 & DB9-DB0 & Write DB9-DB0 to Red RAM Latch \\
\hline 0 & 0 1 & DB9-DB0 & Write DB9-DB0 to Green RAM Latch \\
\hline 0 & 01 & DB9-DB0 & Write DB9-DB0 to Blue RAM Latch \& Write RGD Data to RAM Location A7-A0 \& Address Register \(=\) Address Register +1 \\
\hline 0 & 10 & DB7-DB0 & Write to Register (A2-A0) \({ }^{2}\) \\
\hline 1 & 00 & DB7-DB0 & Read Address Register (A7-A0) \\
\hline 1 & 11 & DB7-DB0 & Read Mode Register (MR17-MR10) \\
\hline 1 & 01 & DB9-DB0 & Read Red RAM Location A7-A0 \\
\hline 1 & 01 & DB9-DB0 & Read Green RAM Location A7-A0 \\
\hline 1 & 01 & DB9-DB0 & \begin{tabular}{l}
Read Blue Ram Location A7-A0 \\
Address Register \(=\) Address Register +1
\end{tabular} \\
\hline 1 & 10 & DB7-DB0 & Read Register (A2-A0) \({ }^{2}\), \\
\hline
\end{tabular}
\({ }^{1} 10\)-bit wide databus, i.e., MR12 = " 1 " and 10 -bit RAM \& DACs, i.e., MR \(11=\) " 1 " or 10 -bit wide databus, i.e., MR12 = " 1 " and 8-Bit RAM \& DACs, i.e., MR11 = "0" or 8 -bit wide databus, i.e., MR12 \(=\) " 0 " and 8 -B"t RAM \& DACs, i.e., MR11 = " 0 ."
\({ }^{2}\) Refer to Table III.
Table II. Interface Truth Table (B)
\begin{tabular}{|c|c|c|c|}
\hline \(\overline{\mathbf{R} / \overline{\mathbf{W}}}\) & C1 C0 & D7-D0 & Action \({ }^{1}\) \\
\hline 0 & 00 & DB7-DB0 & Write DB7-DB0 to Address Register (A7-A0) \\
\hline 0 & 1 & DB7-DB0 & Write DB7-DB0 to Mode Register (MR7-MR0) \\
\hline 0 & 1 & DB9-DB2 & Write DB9-DB2 to Red RAM Latch (9-2) \\
\hline 0 & 01 & DB1-DB0 & Write DB1-DB0 to Red RAM Latch (1-0) \\
\hline 0 & 01 & DB9-DB2 & Write DB9-DB2 to Green RAM Latch (9-2) \\
\hline 0 & 01 & DB1-DB0 & Write DB1-DB0 to Green RAM Latch (1-0) \\
\hline 0 & 0 1 & DB9-DB2 & Write DB9-DB2 to Blue RAM Latch (9-2) \\
\hline 0 & 0 & DB1-DB0 & Write DB1-DB0 to Blue RAM Latch (1-0) \& Write RGB Data to RAM Location A7-A0 \& Address Register \(=\) Address Register +1 \\
\hline 0 & 10 & DB7-DB0 & Write to Register (A2-A0) \({ }^{2}\) \\
\hline 1 & 00 & DB7-DB0 & Read Address Register (A7-A0) \\
\hline 1 & 11 & DB7-DB0 & Read Mode Register (MR17-MR10) \\
\hline 1 & 0 1 & DB9-DB2 & Read Red RAM (9-2) Location A7-A0 \\
\hline 1 & 0 1 & DB1-DB0 & Read Red RAM (1-0) Location A7-A0 \\
\hline 1 & \(0 \quad 1\) & DB9-DB2 & Read Green RAM (9-2) Location A7-A0 \\
\hline 1 & 0 1 & DB1-DB0 & Read Green RAM (1-0) Location A7-A0 \\
\hline 1 & 01 & DB9-DB2 & Read Blue RAM (9-2) Location A7-A0 \\
\hline 1 & 01 & DB1-DB0 & \begin{tabular}{l}
Read Blue RAM (1-0) Location A7-A0 \\
Address Register \(=\) Address Register +1
\end{tabular} \\
\hline 1 & 10 & DB7-DB0 & Read Register (A2-A0) \({ }^{2}\) \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{REGISTER PROGRAMMING}

Direct writes and reads can be made to the address register and the mode register. The control registers, seven of which are listed in the table, are indexed addressable. The first write to the control register specifies which particular register is to be accessed.

Address Register (ADDR) A7-A0
As illustrated in the previous tables, the C 0 and Cl control inputs, in conjunction with this address register, specify which control/mode register or color palette location is accessed by the MPU port. The address register is 8 bits wide and can be read from as well as written to. When writing to or reading from the color palette on a sequential basis, only the start address needs to be written. After a red, green and blue write sequence, the address register is automatically incremented.

\section*{Mode Register 1 (MR1)}

The mode register is a 10 -bit wide register. However, for programming purposes it may be considered as an 8 -bit wide register (MR18 and MR19 are both reserved).
The diagram below shows the various operations under the control of the mode register. This register can be read from as well as written to. In read mode, MR18 and MR19 are both returned as zeros.

\section*{MODE REGISTER (MR1) BIT DESCRIPTION}

\section*{Reset Control (MR10)}

This bit is used to reset the pixel port sampling sequence. This ensures that the pixel sequence ABCD starts at A . It is reset by writing a 1 followed by a zero followed by a 1 .
RAM-DAC Resolution Control (MR11)
When this is programmed with a 1 , the RAM is 30 bits deep ( 10 bits each for red, green and blue), and each of the three DACs is configured for 10 -bit resolution.

When MR11 is programmed with a 0 , the RAM is 24 bits deep ( 8 bits each for red, green and blue), and the DACs are configured for 8 -bit resolution. The two LSBs of the 10 -bit DACs are pulled down to zero.

\section*{MPU Data Bus Width (MR12)}

This bit determines the width of the MPU port. It is configured as either a 10 -bit wide (D9-D0) or 8 -bit wide (D7-D0) bus. 10 -bit data can be written to the device when configured 8 -bit wide mode. The eight MSBs are first written on D7-D0, then the two LSBs are written over D1-D0. Bits D9-D8 are zeros in 8 -bit mode.

Operational Mode Control (Test/Normal) (MR14-MR13)
When these bits are zero, the part operates in normal mode. All other combinations are used in conjunction with the device's various test/diagnostic modes (see Test Diagnostics section).
Palette Select Match Bits Control (MR17-MR16)
These bits allow multiple palette devices to work together. When PS1-PS0 match MR17-MR16, the device is selected (see Palette Priority Select Inputs section).


Mode Register 1 (MR1)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7150/ADV7152}

\section*{CONTROL REGISTERS}

The ADV7150/ADV7152 has seven control registers. To access each register, two write operations must be performed. The first write to the address register specifies which of the seven registers is to be accessed. The second access determines the value written to that particular control register.
Table III lists the various control registers and their respective addresses.

Table III. Control Registers Descriptions
\begin{tabular}{l|l}
\hline ADDR Register & Control Registers» (A2-A0) \\
\hline 00 H & Pixel Test Register \\
01 H & DAC Test Register \\
02 H & SYNC, \(\overline{\text { BLANK and I I }}\) PLL Test Register \\
03 H & ID Register (Read Only) \\
04 H & Pixel Mask Register \\
05 H & Reserved \\
06 H & Command Register 2 \\
\(\mathbf{0 7 H}\) & Command Register 3 \\
\hline
\end{tabular}
\[
\star \mathrm{Cl}=1 ; \mathrm{C} 0=0 .
\]

\section*{Pixel Test Register}

This register is used when the device is in test/diagnostic mode It is an 8 -bit wide read-only register which allows MPU access to the pixel port (see Test Diagnostics section).

\section*{DAC Test Register}

This register is used when the device is in test/diagnostic mode. It is a 10 -bit wide read/write register which allows MPU access to the DAC port (see Test Diagnostics section).

\section*{\(\overline{\text { SYNC, }} \overline{\text { BLANK }}\) \& I \(_{\text {PLL }}\) Test Register:}

This register is used when the device is in test/diagnostic mode. It is a 3-bit wide (3 LSBs) read/write register which allows MPU access to these particular pixel control bits (see Test Diagnostics section).

\section*{ID Register}

This is an 8-bit wide read-only register. For the ADV7150, it will always return the hexadecimal value 8 EH and for the ADV7152, 8CH will be returned.

\section*{Pixel Mask Register}

The contents of the pixel read mask register are individually bitwise logically ANDed with the red, green and blue pixel input stream of data. It is an 8-bit read/write register with D0 corresponding to R0, G0 and BO.

\section*{Command Register 2 (CR2)}

This register contains a number of control bits as shown in the diagram. CR2 is a 10 -bit wide register. However, for programming purposes, it may be considered as an 8 -bit wide register (CR28 and CR29 are both reserved).
The diagram below shows the various operations under the control of CR2. This register can be read from as well written to.


Command Register 2 (CR2)
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{COMMAND REGISTER 2 (CR2) BIT DESCRIPTION}

R7 Trigger Polarity Control (CR20)
This bit is used when the device is in test/diagnostic mode. It determines whether the pixel data is latched into the test registers in the rising or falling edge of R7 (see test diagnostics section).
\(I_{\text {PLL }}\) Trigger Control (CR21)
This bit specifies whether the PLL output is triggered from \(\overline{\text { BLANK }}\) or SYNC.

\section*{SYNC Recognition Control (CR22)}

This bit specifies whether the video SYNC input is to be encoded onto the IOG analog output or ignored.
Pedestal Enable Control (CR23)
This bit specifies whether a 0 IRE or a 7.5 IRE blanking pedestal is to be generated on the video outputs.
True-Color/Pseudo-Color Mode Control (CR27-CR24)
These 4 bits specify the various color modes. These include a 24-bit true-color mode, two 15 -bit true-color modes and three 8 -bit pseudo color modes.
Command Register 3 (CR3)
This register contains a number of control bits as shown in the
diagram. CR3 is a 10 -bit wide register. However, for programming purposes, it may be considered as an 8 -bit wide register (CR38 and CR39 are both reserved).
The diagram below shows the various operations under the control of CR3. This register can be read from as well as written to. In read mode, CR38 and CR39 are both returned as zeros.

\section*{COMMAND REGISTER 3 (CR3) BIT DESCRIPTION PRGCKOUT Frequency Control (CR31-CR30)}

These bits specify the output frequency of the PRGCKOUT output. PRGCKOUT is a divided down version of the pixel CLOCK.
\(\overline{\text { BLANK }}\) Pipeline Delay Control (CR35-CR32)
These bits specify the additional pipeline delay that can be added to the BLANK function, relative to the overall device pipeline delay ( \(\mathrm{t}_{\mathrm{PD}}\) ). As the BLANK control normally enters the video DAC from a shorter pipeline than the video pixel data, this control is useful in deskewing the pipeline differential.
Pixel Multiplex Control (CR37-CR36)
These bits specify the device's multiplex mode. It, therefore, also determines the frequency of the LOADOUT signal. LOADOUT is a divided down version of the pixel CLOCK.

*ON THE ADV7152, THIS STATE IS RESERVED.

Command Register 3 (CR3)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 9. RS-343A Termination


Figure 10. RS-343 Video Waveform

Table IV. Video Output Truth Table
\begin{tabular}{l|l|l|l|l|l}
\hline Description & \begin{tabular}{l} 
GREEN OUT \\
\((\mathbf{m A})\)
\end{tabular} & \begin{tabular}{l} 
RED OUT, BLUE OUT \\
\((\mathbf{m A})\)
\end{tabular} & \(\overline{\text { SYNC }}\) & \(\overline{\text { BLANK }}\) & \begin{tabular}{l} 
DAC \\
Input
\end{tabular} \\
\hline WHITE LEVEL & 26.67 & 19.05 & 1 & 1 & 3FFH \\
VIDEO & video +9.05 & video +1.44 & 1 & 1 & data \\
VIDEO to BLANK & video +1.44 & video +1.44 & 0 & 1 & data \\
BLACK LEVEL & 9.05 & 1.44 & 1 & 1 & 000 H \\
BLACK to BLANK & 1.44 & 1.44 & 0 & 1 & 000 H \\
BLANK LEVEL & 7.62 & 0 & 1 & 0 & XXXH \\
SYNC LEVEL & 0 & 0 & 0 & 0 & XXXH \\
\hline
\end{tabular}

\section*{CLOCK CONTROLLER CIRCUIT}

The ADV7150/ADV7152 has an on-board clock controller circuit. This is driven by an external crystal oscillator which must be capable of generating differential clock inputs to drive \(\overline{\text { CLOCK }}\) and CLOCK of the ADV7150/ADV7152.

No additional external clocking devices are necessary. A sophisticated on-board clocking arrangement generates all the required internal clocking signals.

Additional functions are included to ease system design. The PRGCKOUT can be sufficiently divided down and can be used to drive the video clock of the graphics processor.
In its simplest form, the LOADOUT pin can be tied directly to the LOADIN pin, as shown. The pixel data LOADIN rate will be determined by the multiplex rate.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 11. Clock Circuitry

\section*{TEST DIAGNOSTICS}

Test diagnostic circuitry on the ADV7150/ADV7152 allows the user to debug both the device itself and its interface to other components in the system. Essentially, the video or pixel path through the device can be monitored via the MPU. Monitoring points, in the form of test registers are positioned at the PIXEL PORT, RAM and DAC PORT. Control of the test modes is determined by the Mode Register (MR1) and Command Register 2. Data is latched to the various test registers along the video path by either the pixel CLOCK or by using one bit of pixel data as a trigger bit (R7). This latter case is useful when the pixel CLOCK is connected to a free running source.


Figure 12.
Mode 0
Normal Chip Operation. In this mode, the test registers are configured as in Figure 13. Both the pixel test register and the DAC test register are triggered every clock cycle. This is transparent to the general user. It becomes useful when there is
independent control over the CLOCK. By stopping the clock in the low state, the data in the test registers can be read out and verified.


Figure 13.
Mode 1
Pixel Data-Path Trigger. In this mode, the test register trigger is activated by a transition on the R7 bit of the pixel port, Figure 13. Bit 0 of command register 2 controls whether the trigger is activated by a rising edge or a falling edge of R7. The trigger bit is piped through the chip along with the pixel data. This means that each test register captures the pixel with the transition on \(R 7\) as it is piped through the chip. Once the data has been captured, it can be read out at any time, even if the pattern is cyclical with the same pixel repeatedly activating the trigger.


Figure 14.

\section*{Mode 2}

RAM Fast-Port Test. Is this mode, the pixel test register is configured as in Figure 13, and the DAC test register configured as in Figure 14. The DAC test register is triggered every clock cycle. Data written into the pixel test register enters the fast data path, passes through the palette, and gets captured at the DAC test register.

\section*{Mode 3}

DAC Test. In this mode, the DAC test register and the \(\overline{\text { SYNC, }}\) \(\overline{\text { BLANK }} \&\) PLL test register are configured as in Figure 14. Data written to the DAC test register, and the SYNC, BLANK and PLL test register is reflected at the DAC outputs. This allows the DACs to be tested over the microport.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7150/ADV7152}

Palette Priority Select Inputs
The palette priority selection function allows up to 4 palette devices to be used with their analog \(\mathrm{O} / \mathrm{Ps}\) connected together.


Figure 15.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PC Board Considerations}

The layout should be optimized for lowest noise on the ADV7150/ADV7152 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all ADV7150/ADV7152 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7150/ADV7152, the analog output traces, and all the digital signal traces leading up to the ADV7150/ ADV7152.

\section*{Power Planes}

The ADV7150/ADV7152 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ) at a single point through a ferrite bead. This bead should be located within three inches of the ADV7150/ADV7152.
The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7150/ADV7152 power pins and voltage reference circuitry.
Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

\section*{Supply Decoupling}

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor decoupling each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) pins to GND. These capacitors should be placed as close as possible to the device.
It is important to note that while the ADV7150/ADV7152 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three terminal voltage regulator for supplying power to the analog power plane.

\section*{Digital Signal Interconnect}

The digital inputs to the ADV7150/ADV7152 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.
Due to the high clock rates involved, long clock lines to the ADV7150/ADV7152 should be avoided to reduce noise pickup.
Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not the analog power plane.

\section*{Analog Signal Interconnect}

The ADV7150/ADV7152 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.
The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.
For maximum performance, the analog outputs should each have a 75 ohm load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV7150/ADV7152 to minimize reflections.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ANALOG DEVICES

\title{
CMOS 170 MHz Pseudo-Color Graphics 10-Bit Video RAM-DAC
}

\section*{FEATURES}

\section*{170 MHz Pipelined Operation}

Triple 10-Bit D/A Converters
Triple \(256 \times 10(256 \times 30)\) Color Palette RAM
On-Chip Clock Control Circuit
Palette Priority Select Registers
RS-343A/RS-170 Compatible Analog Outputs
TTL Compatible Digital Inputs
32-Bit Pixel Input Port (8-Bit Pixel Words)
Standard MPU I/O Interface
10-Bit Parallel Structure
8+2 Byte Structure
Pixel Data Serializer
Multiplexed Pixel Input Ports; 1:1, 2:1, 4:1
+5 V CMOS Monolithic Construction
100-Pin PQFP
SPEED GRADES
170 MHz
135 MHz
110 MHz
85 MHz
GENERAL DESCRIPTION
cifically designed for use in the graphics systems of high performance, color graphics workstations. The ADV7151 integrates a number of graphic functions onto one device allowing 8 -bit indexed Pseudo-Color operation at the maximum screen update rate of 170 MHz .
The device consists of three, high speed, 10 -bit, video D/A converters (RGB), three \(256 \times 10\) (one \(256 \times 30\) ) color look-up tables, palette priority registers, a pixel input data multiplexer/ serializer and a clock generator/divider circuit. The on-board palette priority select registers enable multiple palette devices to be connected together for use in multipalette and window applications. The part is controlled (i.e., mode selection and multiplex selection) through the MPU port by the various on-board control/command registers. The part also contains a number of on-board test registers, associated with self diagnostic testing of the device.
Pseudo-color image rendition, at speeds of up to 170 MHz , is achieved through the use of the on-board data multiplexer/serializer. The pixel input port's flexibility allows for direct interface to most standard frame buffer memory configurations, including general purpose DRAM and VRAM designs.


ADV is a registered trademark of Analog Devices, Inc.
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\begin{tabular}{|c|c|c|c|}
\hline Parameter & All Versions & Units & Test Conditions/Comments \\
\hline STATIC PERFORMANCE Resolution (Each DAC) Accuracy (Each DAC) Integral Nonlinearity Differential Nonlinearity Gray Scale Error Coding & \[
\begin{aligned}
& 10 \\
& \pm 1 \\
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB max \\
LSB max \\
\% Gray Scale max \\
Binary
\end{tabular} & Guaranteed Monotonic \\
\hline \begin{tabular}{l}
DIGITAL INPUTS (Excluding CLOCK, \(\overline{\text { CLOCK }}\) ) \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) \\
Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) \\
Input Current, \(\mathrm{I}_{\text {IN }}\) \\
Input Capacitance, \(\mathrm{C}_{\text {IN }}\)
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 0.8 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline \begin{tabular}{l}
CLOCK INPUTS (CLOCK, \(\overline{\text { CLOCK }})\) \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) \\
Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) \\
Input Current, \(\mathrm{I}_{\text {IN }}\) \\
Input Capacitance, \(\mathrm{C}_{\mathrm{IN}}\)
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{AA}}-1.0 \\
& \mathrm{~V}_{\mathrm{AA}}-1.6 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) or 2.4 V \\
\hline DIGITAL OUTPUTS Output High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) Output Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\) Floating-State Leakage Current Floating-State Output Capacitance & \[
\begin{aligned}
& 2.4 \\
& 0.4 \\
& 20 \\
& 20
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF typ
\end{tabular} & \(\mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A}\) \(\mathrm{I}_{\mathrm{SINK}}=3.2 \mathrm{~mA}\) \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Gray Scale Current Range \\
Output Current \\
White Level Relative to Blank \\
White Level Relative to Black \\
Black Level Relative to Blank \\
Blank Level on RED OUT, BLUE OUT \\
Blank Level on GREEN OUT \\
Sync Level on GREEN OUT \\
LSB Size \\
DAC-to-DAC Matching \\
Output Compliance, \(\mathrm{V}_{\mathrm{OC}}\) \\
Output Impedance, \(\mathbf{R}_{\text {Out }}\) \\
Output Capacitance, \(\mathrm{C}_{\text {OUT }}\)
\end{tabular} & \begin{tabular}{l}
15 \\
22 \\
17.69 \\
20.40 \\
16.74 \\
18.50 \\
0.95 \\
1.90 \\
5 \\
50 \\
6.29 \\
8.96 \\
0 \\
50 \\
17.22 \\
5 \\
\(-1\) \\
\(+1.4\) \\
100 \\
30
\end{tabular} & \begin{tabular}{l}
\(m A\) min mA max \\
\(m A \min\) \(m A \max\) mA min mA max \(m A \min\) mA max \(\mu A\) min \(\mu \mathrm{A}\) max mA min mA max \(\mu \mathrm{A}\) min \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) typ \% max V min \\
V max \\
\(\mathrm{k} \Omega\) typ \\
pF max
\end{tabular} & \begin{tabular}{l}
Typically 19.05 mA \\
Typically 17.62 mA \\
Typically 1.44 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 7.62 mA \\
Typically \(5 \mu \mathrm{~A}\) \\
Typically 2\%
\[
\mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}
\]
\end{tabular} \\
\hline VOLTAGE REFERENCE Voltage Reference Range, \(\mathrm{V}_{\text {REF }}\) Input Current, \(\mathrm{I}_{\text {VREF }}\) & \[
\begin{aligned}
& 1.14 / 1.26 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& V \min / V \max \\
& \mu \mathrm{~A} \text { typ }
\end{aligned}
\] & \(\mathrm{V}_{\text {REF }}=1.235 \mathrm{~V}\) for Specified Performance \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS \\
\(\mathrm{V}_{\mathrm{AA}}\) \\
\(I_{A A}\) \\
Power Supply Rejection Ratio \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& 5 \\
& 500 \\
& 0.5 \\
& 2500
\end{aligned}
\] & V nom mA max \%/\% max mW max & \begin{tabular}{l}
170 MHz Parts \\
Typically \(0.12 \% / \%: f=1 \mathrm{kHz}, \mathrm{COMP}=0.1 \mu \mathrm{~F}\) \\
170 MHz parts: \(\mathrm{V}_{\mathrm{AA}}=5 \mathrm{~V}\)
\end{tabular} \\
\hline DYNAMIC PERFORMANCE Clock and Data Feedthrough \({ }^{3,4}\) Glitch Impulse DAC-to-DAC Crosstalk \({ }^{5}\) & \[
\begin{aligned}
& -30 \\
& 50 \\
& -23
\end{aligned}
\] & \begin{tabular}{l}
dB typ \\
pV secs typ \\
dB typ
\end{tabular} & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} \pm 5 \%\) for all versions.
\({ }^{2}\) Temperature range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\) ); \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{3}\) Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.
\({ }^{4}\) TTL input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs.
\({ }^{5}\) DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

TIMING CHARACTERISTICS \({ }^{1}\left(V_{\text {AA }}{ }^{2}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+1.235 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=37.5 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \mathrm{R}_{\mathrm{SET}}=280 \Omega\right.\). All specifications \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {max }}{ }^{3}\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & \begin{tabular}{l}
170 MHz \\
Version
\end{tabular} & \begin{tabular}{l}
135 MHz \\
Version
\end{tabular} & \begin{tabular}{l}
\[
110 \mathrm{MHz}
\] \\
Version
\end{tabular} & \begin{tabular}{l}
85 MHz \\
Version
\end{tabular} & Units & Conditions/Comments \\
\hline \[
\begin{aligned}
& \hline \mathrm{f}_{\text {MAX }} \\
& \text { LOADOUT }
\end{aligned}
\] & 170 & 135 & 110 & 85 & MHz & Clock Rate \\
\hline 1:1 MUX Mode & & & & & & \\
\hline Frequency & 68 & 68 & 68 & 68 & MHz & LOADOUT Clocking Rate \\
\hline Period & 14.71 & 14.71 & 14.71 & 14.71 & ns max & LOADOUT Period \\
\hline High Time & 6 & 6 & 6 & 6 & ns min & LOADOUT High Time \\
\hline Low Time & 6 & 6 & 6 & 6 & ns min & LOADOUT Low Time \\
\hline 2:1 MUX Mode & & & & & & \\
\hline Frequency & 68 & 67.5 & 55 & 42.5 & MHz & LOADOUT Clocking Rate \\
\hline Period & 14.71 & 14.81 & 18.18 & 21.25 & ns max & LOADOUT Period \\
\hline High Time & 6 & 6 & 8 & 8.5 & ns min & LOADOUT High Time \\
\hline Low Time & 6 & 6 & 8 & 8.5 & ns min & LOADOUT Low Time \\
\hline 4:1 MUX Mode & & & & & - & \\
\hline Frequency & 42.5 & 33.75 & 27.5 & 21.25 , & MHz & LOADOUT Clocking Rate \\
\hline Period & 23.5 & 30 & 36.4 & 47 & ns max & LOADOUT Period \\
\hline High Time & 10 & 12 & 14.5 & 18.8 & ns min & LOADOUT High Time \\
\hline Low Time & 10 & 12 & 14.5 & 18.8 & ns min & LOADOUT Low Time \\
\hline \(\mathrm{t}_{1}\) & 15 & 15 & 15 \% & & ns max & Pixel CLOCK to LOADOUT Delay \\
\hline \(\mathrm{t}_{2}\) & 15 & 15 & 15 ? & 15 & ns max & Pixel CLOCK to PROGCKOUT Delay \\
\hline \(\mathrm{t}_{3}\) & 5 & 5 - & & 5 & ns min & LOADIN to LOADOUT Setup Time \\
\hline \(\mathrm{t}_{4}\) & 0 & 0 & 0 & & ns min & Video and Pixel Data Setup Time \\
\hline \(\mathrm{t}_{5}\) & 5 & 5 & 5 & 5 & ns min & Video and Pixel Data Hold Time \\
\hline \(\mathrm{t}_{6}\) & 5 & 5 \% & 5 - & 5 & ns max & SCKIN to SCKOUT Delay \\
\hline \(\mathrm{t}_{7}\) & 5.88 & 7.4 - & 9.09 & 4 11.77 & ns min & Clock Cycle Time \\
\hline \(\mathrm{t}_{8}\) & 2.5 & 3 - & 4 & 5 & ns min & Clock Pulse Width High Time \\
\hline \(\mathrm{t}_{9}\) & 2.5 & 3 & 4 & 5 & ns min & Clock Pulse Width Low Time \\
\hline \(\mathrm{t}_{10}\) & 12 & 12 & 12 & 12 & ns min & Analog Output Delay \\
\hline \(\mathrm{t}_{11}\) & 2 & 2 & 2 & 3 & ns min & Analog Output Rise/Fall Time \\
\hline \(\mathrm{t}_{12}{ }^{4}\) & 6 & 8 & 8 & 12 & ns min & Analog Output Settling Time \\
\hline \(\mathrm{t}_{13}\) & 0 & 0 & 0 & 0 & ns min & \(\mathrm{R} / \overline{\mathrm{W}}\), C0, C1 Setup Time \\
\hline \(\mathrm{t}_{14}\) & 15 & 15 & 15 & 15 & ns min & R/W, C0, C1 Hold Time \\
\hline \(\mathrm{t}_{15}\) & 50 & 50 & 50 & 50 & ns min & \(\overline{C E}\) Low Time \\
\hline \(\mathrm{t}_{16}\) & 25 & 25 & 25 & 25 & ns min & \(\overline{\mathrm{CE}}\) High Time \\
\hline \(\mathrm{t}_{17}{ }_{5}{ }^{\text {5 }}\) & 5 & 5 & 5 & 5 & ns min & \(\overline{\mathrm{CE}}\) Asserted to Data Bus Driven \\
\hline \(\mathrm{t}_{18}{ }^{5}\) & 50 & 50 & 50 & 50 & ns max & \(\overline{\mathrm{CE}}\) Asserted to Data Valid \\
\hline \(\mathrm{t}_{19}{ }^{6}\) & 15 & 15 & 15 & 15 & ns max & \(\overline{\mathrm{CE}}\) Disabled to Data Bus Three Stated \\
\hline & 5 & 5 & 5 & 5 & ns min & \\
\hline \(\mathrm{t}_{20}\) & 20 & 20 & 20 & 20 & ns min & Write Data Setup Time \\
\hline \(\mathrm{t}_{21}\) & 5 & 5 & 5 & 5 & ns min & Write Data Hold Time \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{SK}}\)} & 2 & 2 & 2 & 2 & ns max & Analog Output Skew \\
\hline & 0 & 0 & 0 & 0 & ns typ & \\
\hline \(\mathrm{t}_{\text {PD }}\) & 6 & 6 & 6 & 6 & Clocks & Pipeline Delay \\
\hline
\end{tabular}

NOTES
\({ }^{1} \mathrm{TTL}\) input values are 0 to 3 volts, with input rise/fall times \(\leq 3 \mathrm{~ns}\), measured between the \(10 \%\) and \(90 \%\) points. Timing reference points at \(50 \%\) for inputs and outputs. Analog output load \(\leq 10 \mathrm{pF}\), D0-D7 output load \(\leq 50 \mathrm{pF}\). See timing notes in Figure 5.
\({ }^{2} \pm 5 \%\) for all versions.
\({ }^{3}\) Temperature range ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ); \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\({ }^{4}\) Settling time does not include clock and data feedthrough.
\({ }^{5} \mathrm{t}_{17}\) and \(\mathrm{t}_{18}\) are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.4 V or 2.4 V .
\({ }^{6} t_{19}\) is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 1 . The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the time, \(\mathrm{t}_{19}\), quoted in the timing characteristics is the true value for the device and, as such, is independent of external bus loading capacitances.
Specifications subject to change without notice.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}


Figure 1. Load Circuit for Bus Access and Relinquish Time

Figure 2. Video Output Clock Controlsvs. Pixel Clock Input
*PIXEL DATA INCLUDES THE RED, GREEN \& BLUE PIXEL PORTS (A - D)

Figure 3. LOADOUT Timing vs. LOADIN and Pixel Data



Figure 4. Video Data Serial Clock Input (SCKIN) vs. Serial Clock Output (SCKOUT)

notes:
1. OUTPUT DELAY MEASURED FROM THE 50\% POINT OF THE RISING

EDGE OF CLOCK TO THE 50\% POINT OF FULL-SCALE TRANSITION.
2. SETTLING TIME MEASURED FROM 50\% POINT FULL-SCALE

TRANSITION TO THE OUTPUT REMAINING WITHIN \(\pm 1\) LSB.
3. OUTPUT RISEEFALL TIME MEASURED BETWEEN THE 10\% AND 90\% points of full-scale transition.

Figure 5. Analog Outputs vs. Pixel Clock


Figure 6. MPU Port Read \(\bar{W}\) Write Timing

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Symbol & Min & Typ & Max & Units \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{AA}}\) & 4.75 & 5.00 & 5.25 & Volts \\
Ambient Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
Reference Voltage & \(\mathrm{V}_{\mathrm{REF}}\) & 1.14 & 1.235 & 1.26 & Volts \(^{\text {Output Load }}\) \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
\(\mathrm{V}_{\mathrm{AA}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage on any Digital Pin . . . . GND -0.5 V to \(\mathrm{V}_{\mathrm{AA}}+0.5 \mathrm{~V}\)
Ambient Operating Temperature \(\left(\mathrm{T}_{\mathrm{A}}\right) \ldots . .-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature ( \(\mathrm{T}_{\mathrm{s}}\) ) . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) . . . . . . . . . . . . . . . . . . . \(+175^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Vapor Phase Soldering (2 minutes) . . . . . . . . . . . . . . \(+220^{\circ} \mathrm{C}\)
IOR, IOG, IOB to \(\mathrm{GND}^{2} \ldots \ldots . . . . .{ }^{2}-1.5 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{AA}}\)

NOTES
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. \({ }^{2}\) Analog output short circuit to any power supply or common can be of an indefinite duration.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

(continued from page 2-907)
The 30 bits of resolution, associated with the color look-up table and triple 10 -bit DAC, realizes 8 -bit pseudo-color resolution, while also allowing for the on-board implementation of linearization algorithms, such as gamma correction.
The on-chip video clock controller circuit generates all the internal clocking and some additional external clocking signals. An external ECL oscillator with differential outputs is all that is required to drive the CLOCK and CLOCK inputs of the ADV7151. The part can also be driven by an external clock generator chip circuit.
The ADV7151 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.
Test diagnostic circuitry has been included to complement the users system level debugging.
The ADV7151 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation.
The part is packaged in an 100-lead PQFP.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { Pin } \\
& \text { No. }
\end{aligned}
\] & \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} & \[
\begin{aligned}
& \text { Pin } \\
& \text { No. }
\end{aligned}
\] & \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} & \[
\begin{aligned}
& \text { Pin } \\
& \text { No. }
\end{aligned}
\] & \begin{tabular}{l}
Pin \\
Mnemonic
\end{tabular} \\
\hline 1 & \(\mathrm{V}_{\text {AA }}\) & 41 & GND & 81 & \(\mathrm{V}_{\text {AA }}\) \\
\hline 2 & \(\overline{\text { SYNC }}\) & 42 & GND & 82 & D6 \\
\hline 3 & BLANK & 43 & NC* & 83 & D7 \\
\hline 4 & NC* & 44 & GND & 84 & D8 \\
\hline 5 & NC* & 45 & GND & 85 & D9 \\
\hline 6 & NC* & 46 & NC* & 86 & GND \\
\hline 7 & \(\mathrm{PO}_{\mathrm{A}}\) & 47 & NC* & 87 & GND \\
\hline 8 & \(\mathrm{PO}_{\text {B }}\) & 48 & \(\mathrm{PSO}_{\text {A }}\) & 88 & \(\overline{\mathrm{IOB}}\) \\
\hline 9 & \(\mathrm{PO}_{\mathrm{C}}\) & 49 & \(\mathrm{PSO}_{\text {B }}\) & 89 & \(\overline{\text { IOR }}\) \\
\hline 10 & \(\mathrm{PO}_{\text {D }}\) & 50 & \(\mathrm{PSO}_{\mathrm{C}}\) & 90 & \(\overline{\text { IOG }}\) \\
\hline 11 & \(\mathrm{Pl}_{\mathrm{A}}\) & 51 & \(\mathrm{PSO}_{\text {D }}\) & 91 & IOB \\
\hline 12 & \(\mathrm{Pl}_{\mathrm{B}}\) & 52 & \(\mathrm{PS1}_{\text {A }}\) & 92 & IOG \\
\hline 13 & \(\mathrm{Pl}_{\mathrm{C}}\) & 53 & \(\mathrm{PS1}_{\text {B }}\) & 93 & \(\mathrm{V}_{\text {AA }}\) \\
\hline 14 & \(\mathrm{Pl}_{\text {D }}\) & 54 & \(\mathrm{PS1}_{\text {C }}\) & 94 & \(\mathrm{V}_{\text {AA }}\) \\
\hline 15 & NC* & 55 & \(\mathrm{PS1}_{\text {D }}\) & 95 & IOR \\
\hline 16 & P2 \({ }_{\text {A }}\) & 56 & P5 \({ }_{\text {A }}\) & 96 & COMP \\
\hline 17 & P2 \({ }_{\text {B }}\) & 57 & \(\mathrm{P5}_{\text {B }}\) & 97 & \(\mathrm{V}_{\text {REF }}\) \\
\hline 18 & \(\mathrm{P}^{\text {C }}\) & 58 & \(\mathrm{P5}_{\mathrm{C}}\) & 98 & \(\mathbf{R}_{\text {SET }}\), \\
\hline 19 & \(\mathrm{P}^{\text {D }}\) & 59 & \(\mathrm{P5}_{\text {D }}\) & 99 & \(\mathrm{I}_{\text {PLL }}\) \\
\hline 20 & NC* & 60 & \(\mathrm{Pb}_{\text {A }}\) & 100 & GND \\
\hline 21 & NC* & 61 & P6 \({ }_{\text {B }}\) - & & - \\
\hline 22 & P3 \({ }_{\text {A }}\) & 62 & \({ }^{\text {P6 }}{ }_{\text {c }}\) & & - \\
\hline 23 & \(\mathrm{P}^{\text {B }}\) B & 63 & P6 \({ }_{\text {D }}\) & & \\
\hline 24 & \(\mathrm{P}_{3}{ }_{\text {c }}\) & 64 & NC* & & \\
\hline 25 & \(\mathrm{P}^{\text {D }}\) & 65 & \(\mathrm{P7}_{\text {A }}\) & & \\
\hline 26 & NC* & 66 & \(\mathrm{P}^{\text {B }}\) B & & \\
\hline 27 & NC* & 67 & P7C & & \\
\hline 28 & P4 \({ }_{\text {A }}\) & 68 & P7 \({ }_{\text {d }}\) & & \\
\hline 29 & P4 \({ }_{\text {B }}\) & 69 & NC* & & \\
\hline 30 & \(\mathrm{P}_{4}\) & 70 & \(\overline{\mathrm{CE}}\) & & \\
\hline 31 & P4 \({ }_{\text {D }}\) & 71 & R/W & & \\
\hline 32 & \(\overline{\text { CLOCK }}\) & 72 & C0 & & \\
\hline 33 & CLOCK & 73 & C1 & & \\
\hline 34 & LOADIN & 74 & D0 & & \\
\hline 35 & LOADOUT & 75 & D1 & & \\
\hline 36 & \(\mathrm{V}_{\text {AA }}\) & 76 & D2 & & \\
\hline 37 & \(\mathrm{V}_{\mathrm{AA}}\) & 77 & GND & & \\
\hline 38 & PRGCKOUT & 78 & D3 & & \\
\hline 39 & SCKIN & 79 & D4 & & \\
\hline 40 & SCKOUT & 80 & D5 & & \\
\hline
\end{tabular}

\footnotetext{
\({ }^{\mathrm{N} N \mathrm{C}}=\mathrm{NO}\) CONNECT.
}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|}
\hline Pin & Function \\
\hline Pixel Select Inputs
\[
\left(\mathrm{PO}_{\mathrm{A}} \ldots \mathrm{PO}_{\mathrm{D}}-\mathrm{P} 7_{\mathrm{A}} \ldots \mathrm{P} 7_{\mathrm{D}}\right)
\] & Pixel Port: 32 Pixel Select Inputs. Each 8-bit index word selects either a 24 -bit or 30-bit color value. Each bit is multiplexed (A-D) 4:1, 2:1 or 1:1. All inputs are TTL compatible. \\
\hline \(\mathrm{PSO}_{\mathrm{A}} \ldots \mathrm{PSO}_{\mathrm{D}}, \mathrm{PS1}_{\mathrm{A}} \ldots \mathrm{PS1}_{\mathrm{D}}\) & Palette Priority Select Inputs: These inputs allow for switching between multiple palette devices at the pixel rate. The device can be preprogrammed to completely shut off the DAC analog O/Ps. If the values of PS0 and PS1 match the values programmed into bits MR6 and MR7 of the Mode Register, then the device is selected. \\
\hline LOADIN, LOADOUT, PRGCKOUT, SCKIN, SCKOUT & Video Data Control Inputs/Outputs: These inputs/outputs are used to load pixel data and, optionally, to control external video frame buffer timing and control synchronization. \\
\hline CLOCK, \(\overline{\text { CLOCK }}\) & Clock Inputs: These differential clock inputs are designed to be driven by ECL logic configured for single supply ( +5 V ) operation. The clock rate is typically the pixel clock rate of the system. \\
\hline \(\overline{\text { BLANK }}\) & Composite Blank: Drives the analog outputs to the blanking level. \\
\hline \(\overline{\text { SYNC }}\) & Composite Sync Input: Drives the IOG analog output to the sync level. It can only be asserted during the blanking period. \\
\hline D0-D9 & Data Bus: Data is written to and is read from the device over this 10 -bit, bidirectional data bus. 10-bit data or 8 -bit data can be used. The data bus can be configured for either 10 -bit parallel data or byte data \((8+2)\), Byte data is right justified, i.e., 8 LSBs first, then 2 MSBs. \\
\hline \(\overline{\mathrm{CE}}, \mathrm{R} / \overline{\mathrm{W}}, \mathrm{CO}, \mathrm{Cl}\) & Control Inputs: These inputs control the writing to and reading from the address reg, color palette, palette select registers, mode control registers etc., of the device. \\
\hline \[
\begin{aligned}
& \mathrm{IOR}, \mathrm{IOG}, \mathrm{IOB} \\
& (\overline{\mathrm{IOR}}, \overline{\mathrm{IOG}}, \overline{\mathrm{IOB}})
\end{aligned}
\] & Analog Video Current Outputs (Differential Outputs): These RGB video outputs are capable of directly driving RS-343A and RS-170 video levels into doubly terminated \(75 \Omega\) loads. \(\overline{\mathrm{IOR}}, \overline{\mathrm{IOG}}\) and \(\overline{\mathrm{IOB}}\) can be tied to GND if it is not required to have differential outputs. \\
\hline \(\mathrm{V}_{\text {REF }}\) & Voltage Reference Input: An external 1.235 V voltage reference is required to drive this input. The use of an AD589 (2-terminal voltage reference) is recommended. \\
\hline \(\mathrm{R}_{\text {SET }}\) & Output Full-Scale Adjust Control: A resistor connected between this pin and analog ground controls the absolute amplitude of the output video signal. To maintain RS-343A video output levels, \(\mathrm{R}_{\mathrm{SET}}=280 \Omega\) \\
\hline COMP & Compensation Pin: A \(0.1 \mu \mathrm{~F}\) capacitor should be connected between this pin and \(\mathrm{V}_{\mathrm{AA}}\). \\
\hline \(\mathrm{I}_{\text {PLL }}\) & Phase Lock Loop Output Current: This is used to enable multiple ADV7151s and ADV7150/ADV7152s to be synchronized with pixel resolution. \\
\hline \(\mathrm{V}_{\mathrm{AA}}\) & Power Supply ( \(+5 \mathrm{~V} \pm 5 \%\) ): The part contains multiple power supply pins; all should be connected to one common +5 V analog power supply. \\
\hline GND & Analog Ground: The part contains multiple ground pins; all should be connected to one common analog ground. \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7151}

\section*{COLOR VIDEO MODES (PIXEL PORT) 8-BIT PSEUDO COLOR}

This mode is selected by writing to Command Register 2. In this mode 8 -bit pseudo color images can be generated on screen at video rates of up to 170 MHz . Two hundred fifty-six colors
can be displayed out of a total color palette of 16.7 million addressable colors. The 8 -bit pixel select or pixel index word selects a 24 -bit or 30 -bit RGB value which drives the red, green and blue DACs.


Figure 7. 8-Bit Pseudo-Color (Indexed Color) Mapping

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{MPU INTERFACE \& CONTROL}

The ADV7151 supports a standard MPU Interface. All the functions of the part are controlled via this MPU port. Direct access is gained to the address register, mode register and all the
control registers as well as the color palette. The following tables describe the setup for reading and writing to all of the devices registers.
\begin{tabular}{l|ll|l|l}
\hline \(\mathbf{R} / \overline{\mathbf{W}}\) & C1 C0 & D9-D0 & Action \({ }^{\mathbf{1}}\) \\
\hline 0 & 0 & 0 & DB7-DB0 & Write DB7-DB0 to Address Register (A7-A0) \\
0 & 1 & 1 & DB7-DB0 & Write DB7-DB0 to Mode Register (MR7-MR0) \\
0 & 0 & 1 & DB9-DB0 & Write DB9-DB0 to Red RAM Latch \\
0 & 0 & 1 & DB9-DB0 & Write DB9-DB0 to Green RAM Latch \\
0 & 0 & 1 & DB9-DB0 & \begin{tabular}{l} 
Write DB9-DB0 to Blue RAM Latch \& \\
Write RGB Data To RAM Location A7-A0 \& \\
\\
\end{tabular} \\
& & & & \begin{tabular}{l} 
Address Register = Address Register + 1
\end{tabular} \\
0 & 1 & 0 & DB7-DB0 & Write to Register (A2-A0) \\
1 & 0 & 0 & DB7-DB0 & Read Address Register (A7-A0) \\
1 & 1 & 1 & DB7-DB0 & Read Mode Register (MR17-MR10) \\
1 & 0 & 1 & DB9-DB0 & Read Red RAM Location A7-A0 \\
1 & 0 & 1 & DB9-DB0 & Read Green RAM Location A7-A0 \\
1 & 0 & 1 & DB9-DB0 & Read Blue Ram Location A7-A0 \\
& & & & Address Register = Address Register + 1 \\
1 & 1 & 0 & DB7-DB0 & Read Register (A2-A0)
\end{tabular}
\({ }^{1} 10\)-bit wide databus, i.e., MR12 \(=\) " 1 " and 10 -bit RAM \& DACs, i.e., MR11 = " 1 " or 10 -bit wide databus, i.e., MR12 = " 1 " and 8 Bit RAM \& DACs, i.e., MR11 = " 0 " or 8 -bit wide databus, i.e., MR12 = " 0 " and 8 -Bit RAM \& DACs, ie., MR11 = " 0 ." \({ }^{2}\) Refer to table entitled "Control Registers Description."
\begin{tabular}{l|l|l|l}
\hline \(\mathbf{R} / \overline{\mathrm{W}}\) & C1 C0 & D7-D0 & Action \\
\hline 0 & 0 & 0 & DB7-DB0 \\
0 & 1 & 1 & DB7-DB0
\end{tabular} Write DB7-DB0 to Address Register (A7-A0) \begin{tabular}{l} 
Write DB7-DB0 to Mode Register (MR7-MR0) \\
0
\end{tabular}
\({ }^{1} 8\)-bit wide databus, i.e., MR12 \(=\) " 0 " and 10 -Bit RAM \& DACs, i.e., MR11 = "1."
\({ }^{2}\) Refer to table entitled "Control Registers Description."

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7151}

\section*{REGISTER PROGRAMMING}

Direct writes and reads can be made to the address register and the mode register. The control registers, the 7 of which are listed in the table are indexed adressable. The first write to the control register specifies which particular register is to be accessed.

\section*{Address Register (ADDR) A7-A0}

As illustrated in the previous tables, the C 0 and C 1 control inputs, in conjunction with this address register specify which control/mode register, or color palette location is accessed by the MPU port. The address register is 8 bits wide and can be read from as well as written to. When writing to or reading from the color palette on a sequential basis, only the start address needs to be written. After a red, green and blue write sequence, the address register is automatically incremented.

\section*{Mode Register 1 (MR1)}

The mode register is a 10 -bit wide register. However, for programming purposes, it may be considered as an 8 -bit wide register (MR18 and MR19 are both reserved).
The diagram below shows the various operations under the control of the mode register. This register can be read from as well written to. In read mode, MR18 and MR19 are both returned as zeroes.

\section*{MODE REGISTER (MR1) BIT DESCRIPTION}

\section*{Reset Control (MR10)}

This bit is used to reset the pixel port sampling sequence. This ensures that the pixel sequence \(A B C D\) starts at \(A\). It is reset by writing a 1 followed by a zero followed by a 1 .

\section*{RAM-DAC Resolution Control (MR11)}

When this is programmed with a 1 , the RAM is 30 -bits deep ( 10 bits each for red, green and blue) and each of the three DACs is configured for 10 -bit resolution.
When MR11 is programmed with a 0 , the RAM is 24 -bits deep ( 8 bits each for red, green and blue) and the DACs are configured for 8 -bit resolution. The two LSBs of the 10-bit DACs are pulled down to zero.

\section*{MPU Data Bus Width (MR12)}

This bit determines the width of the MPU port. It is configured as either a 10 -bit wide (D9-D0) or 8 -bit wide (D7-D0) bus. 10 -bit data can be written to the device when configured 8 -bit wide mode. The 8 MSBs are first written on D7-D0, then the two LSBs are written over D1-D0. Bits D9-D8 are zeroes in 8 -bit mode.

\section*{Operational Mode Control (Test/Normal) (MR14-MR13)}

When these bits are zero the part operates in normal mode. All other combinations are used in conjunction with the devices various test/diagnostic modes (see Test Diagnostics section).

\section*{Palette Select Match Bits Control (MR17-MR16)}

These bits allow multiple palette devices to work together. When PS1-PS0 match MR17-MR16, the device is selected (see Palette Priority Select Inputs section).

\section*{Control Registers}

The ADV7151 has 7 control registers. To access each register, two write operations must be performed. The first write to the address register specifies which of the 7 registers is to be accessed. The second access determines the value written to that particular control register.
The table below lists the various control registers and their respective addresses.
\begin{tabular}{|c|c|}
\hline (A2-A0) & Control Registers* \\
\hline 00 H & Pixel Test Register \\
\hline 01H & DAC Test Register \\
\hline 02H & \(\overline{\text { SYNC, }}\), \(\overline{B L A N K}\) and \(\mathrm{I}_{\text {PLL }}\) Test Register \\
\hline 03H & ID Register (Read Only) \\
\hline 04H & Pixel Mask Register \\
\hline 05H & Reserved \\
\hline 06H & Command Register 2 \\
\hline 07H & Command Register 3 \\
\hline
\end{tabular}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{Pixel Test Register}

This register is used when the device is in test/diagnostic mode. It is an 8 -bit wide read-only register which allows MPU access to the pixel port (see Test Diagnostics section).

\section*{DAC Test Register}

This register is used when the device is in test/diagnostic mode. It is a 10 -bit wide read/write register which allows MPU access to the DAC port (see Test Diagnostics section).

\section*{\(\overline{\text { SYNC }}, \overline{\text { BLANK }} \&\) I \(_{\text {pLL }}\) Test Register}

This register is used when the device is in test/diagnostic mode. It is a 3-bit wide (3 LSBs) read/write register which allows MPU access to these particular pixel control bits (see Test Diagnostics section).

\section*{ID Register}

This is an 8-bit wide read-only register. For the ADV7151 it will always return the hexadecimal value 8 FH .

\section*{Pixel Mask Register}

The contents of the pixel read mask register are individually bitwise logically ANDed with the red, green and blue pixel input stream of data. It is an 8 -bit read/write register with D0 corresponding to R0, G0 and B0.

\section*{Command Register 2 (CR2)}

This register contains a number of control bits as shown in the diagram. CR2 is a 10 -bit wide register. However, for programming purposes, it may be considered as an 8 -bit wide register (CR28 and CR29 are both reserved).

The diagram below shows the various operations under the control of CR2. This register can be read from as well as written to. In read mode, CR28 and CR29 are both returned as zeroes.

\section*{COMMAND REGISTER 2 (CR2) BIT DESCRIPTION P7 Trigger Polarity Control (CR20)}

This bit is used when the device is in test/diagnostic mode. It determines whether the pixel data is latched into the test registers in the rising or falling edge of R7 (see Test Diagnostics section).
I \(_{\text {PLL }}\) Trigger Control (CR21)
This bit specifies whether the PLL output is triggered from BLANK or SYNC.
\(\overline{\text { SYNC }}\) Recognition Control (CR22)
This bit specifies whether the video SYNC input is to be encoded onto the IOG analog output or ignored.
Pedestal Enable Control (CR23)
This bit specifies whether a 0 IRE or a 7.5 IRE blanking pedestal is to be generated on the video outputs.

\section*{Pseudo-Color Mode Control (CR27-CR24)}

These 4 bits are used to set up the 8 -bit pseudo-color mode. These bits must be set as described in the figure.


Command Register 2 (CR2)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7151}

Command Register 3 (CR3)
This register contains a number of control bits as shown in the diagram. CR3 is a 10 -bit wide register. However, for programming purposes, it may be considered as an 8 -bit wide register (CR38 and CR39 are both reserved).
The diagram below shows the various operations under the control of CR3. This register can be read from as well written to. In read mode, CR38 and CR39 are both returned as zeroes.

\section*{COMMAND REGISTER 3 (CR3) BIT DESCRIPTION PRGCKOUT Frequency Control (CR31-CR30)}

These bits specify the output frequency of the PRGCKOUT output. PRGCKOUT is a divided down version of the pixel CLOCK.

\section*{BLANK Pipeline Delay Control (CR35-CR32)}

These bits specify the additional pipeline delay that can be added to the BLANK function, relative to the overall device pipeline delay ( \(\mathrm{t}_{\mathrm{PD}}\) ). As the \(\overline{\mathrm{BLANK}}\) control normally enters the video DAC from a shorter pipeline than the video pixel data, this control is useful in deskewing the pipeline differential.
Pixel Multiplex Control (CR37-CR36)
These bits specify the device's multiplex mode. It, therefore, also determines the frequency of the LOADOUT signal.
LOADOUT is a divided down version of the pixel CLOCK.


Command Register 3 (CR3)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 8. RGB Output Termination for RS-343A


Video Output Truth Table
\begin{tabular}{l|l|l|l|l|l}
\hline & \begin{tabular}{l} 
GREEN OUT \\
\((\mathbf{m A})\)
\end{tabular} & \begin{tabular}{l} 
RED OUT, \\
BLUE OUT \\
\((\mathbf{m A})\)
\end{tabular} & \(\overline{\text { SYNC }}\)
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7151}

\section*{Clock Controller Circuit}

The ADV7151 has an on-board clock controller circuit. This is driven by an external crystal oscillator which must be capable of generating differential clock inputs to drive CLOCK and \(\overline{\text { CLOCK }}\) of the ADV7151.
No additional external clocking devices are necessary. A sophisticated on-board clocking arrangement generates all the required internal clocking signals.
Additional functions are included to ease system design. The PRGCKOUT can be sufficiently divided down and can be used to drive the video clock of the graphics processor.

In its simplest form, the LOADOUT pin can be tied directly to the LOADIN pin, as shown. The pixel data LOADIN rate will be determined by the multiplex rate.


Figure 10.

\section*{TEST DIAGNOSTICS}

Test diagnostic circuitry on the ADV7151 allows the user to debug both the device itself and its interface to other components in the system. Essentially, the video or pixel path through the device can be monitored via the MPU. Monitoring points, in the form of test registers, are positioned at the PIXEL PORT, RAM and DAC PORT. Control of the test modes is determined by the Mode Register (MR1) and Command Register 2. Data is

latched to the various test registers along the video path by either the pixel CLOCK or by using one bit of pixel data as a trigger bit (P7). This latter case is useful when the pixel CLOCK is connected to a free running source.

\section*{Mode 0}

Normal chip operation. In this mode, the test registers are configured as in Figure. 12. Both the pixel test register and the DAC test register are triggered every clock cycle. This is transparent to the general user. It becomes useful when there is independent control over the CLOCK. By stopping the clock in the low state, the data in the test registers can be read out and verified.


Figure 12.
Mode 1
Pixel Data Path Trigger. In this mode, the test register trigger is activated by a transition on the P7 bit of the pixel port, Figure 12. Bit 0 of Command Register 2 controls whether the trigger is activated by a rising edge or a falling edge of P7. The trigger bit is piped through the chip along with the pixel data. This means that each test register captures the pixel with the transition on P7 as it is piped through the chip. Once the data has been captured, it can be read out at any time, even if the pattern is cyclical with the same pixel repeatedly activating the trigger.

\section*{Mode 2}

RAM Fast Port Test. In this mode, the pixel test register is configured as in Figure 12, and the DAC test register configured as in Figure 13. The DAC test register is triggered every clock cycle. Data written into the pixel test register enters the fast data path, passes through the palette, and gets captured at the DAC test register.


Figure 13.

Figure 11.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Mode 3
DAC Test. In this mode, the DAC test register and the \(\overline{\text { SYNC }}\), \(\overline{\text { BLANK }} \&\) PLL test register are configured as in Figure 13. Data written to the DAC test register, and the SYNC, \(\overline{\text { BLANK }}\) and PLL test register is reflected at the DAC outputs. This allows the DACs to be tested over the MPU port.

\section*{Palette Priority Select Inputs}

The palette priority selection function allows up to four palette devices to be used with their analog \(\mathrm{O} / \mathrm{Ps}\) connected together.

During initialization, internal registers, which prioritize each device, are programmed. PS0 and PS1 inputs will select one of the preprogrammed devices at any instant. PS0 and PS1 are multiplexed similar to the pixel data, thus allowing for subpixel resolution. This enables the user to have multiple palettes and/or windows.

Note: Only one palette device is selected at any particular instant. The analog O/Ps of the unselected devices should be at 0 mA .


Figure 14.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ADV7151}

\section*{PC Board Considerations}

The layout should be optimized for lowest noise on the ADV7151 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of \(\mathrm{V}_{\mathrm{AA}}\) and GND pins should by minimized so as to minimize inductive ringing.

\section*{Ground Planes}

The ground plane should encompass all ADV7151 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7151, the analog output traces, and all the digital signal traces leading up to the ADV7151.

\section*{Power Planes}

The ADV7151 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane \(\left(\mathrm{V}_{\mathrm{CC}}\right)\) at a single point through a ferrite bead. This bead should be located within three inches of the ADV7151.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7151 power pins and voltage reference circuitry.
Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

\section*{Supply Decoupling}

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a \(0.1 \mu \mathrm{~F}\) ceramic capacitor decoupling each of the two groups of \(\mathrm{V}_{\mathrm{AA}}\) pins to GND. These capacitors should be placed as close as possible to the device. It is important to note that while the ADV7151 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three terminal voltage regulator for supplying power to the analog power plane.

\section*{Digital Signal Interconnect}

The digital inputs to the ADV7151 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.
Due to the high clock rates involved, long clock lines to the ADV7151 should be avoided to reduce noise pickup.
Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( \(\mathrm{V}_{\mathrm{CC}}\) ), and not the analog power plane.

\section*{Analog Signal Interconnect}

The ADV7151 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.
For maximum performance, the analog outputs should each have a \(75 \Omega\) load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV7151 to minimize reflections.


\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\title{
8-Bit, High Speed, Multiplying D/A Converter (Universal Digital Logic Interface)
}

\section*{DAC-08}

\section*{FEATURES}
- Fast Settling Output Current

85ns
- Full-Scale Current Prematched to \(\pm 1\) LSB
- Direct Interface to TTL, CMOS, ECL, HTL, PMOS
- Nonlinearity to \(\mathbf{0 . 1 \%}\) Maximum Over Temperature Range
- High Output Impedance and

Compliance .............................. -10 V to \(+\mathbf{1 8 V}\)
- Complementary Current Outputs
- Wide Range Multiplying Capability ... 1MHz Bandwidth
- Low FS Current Drift . \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Wide Power Supply Range .............. \(\pm 4.5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- Low Power Consumption ................. 33mW @ \(\pm 5 \mathrm{~V}\)
- Low Cost
- Available in Die Form

\section*{GENERAL DESCRIPTION}

The DAC-08 series of 8 -bit monolithic digital-to-analog converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.
Advanced circuit design achieves 85 ns settling times with very low "glitch" energy and at low power consumption. Monotonic multiplying performance is attained over a wide 20 to 1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full-scale trimming in most applications. Direct
interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic input.
High voltage compliance complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.
All DAC-08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as \(\pm 0.1 \%\) over the entire operating temperature range are available. Device performance is essentially unchanged over the \(\pm 4.5\) to \(\pm 18 \mathrm{~V}\) power supply range, with 33 mW power consumption attainable at \(\pm 5 \mathrm{~V}\) supplies.
The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications; devices processed to MIL-STD-883, Level B are available.
DAC-08 applications include 8-bit, \(1 \mu\) A/D converters, servo motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high-speed modems and other applications where low cost, high speed and complete input/ output versatility are required.

\section*{EQUIVALENT CIRCUIT}


\section*{DAC-08}
ABSOLUTE MAXIMUM RATINGS (Note 1)


Reference Input Differential Voltage

Reference Input Current ( \(\mathrm{I}_{14}\) ) ......................................... 5.0 mA
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\boldsymbol{\theta}_{\text {IA }}\) (NOTE 2) & \(\boldsymbol{\theta}_{\text {jc }}\) & UNITS \\
\hline 16-Pin Hermetic DIP (Q) & 100 & 16 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16-Pin Plastic DIP (P) & 82 & 39 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Contact LCC (RC) & 76 & 36 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16-Pin SO \((\mathrm{S})\) & 111 & 35 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Absolute maximum ratings apply to both UICE and packaged parts, unless otherwise noted.
2. \(\Theta_{\mathrm{jA}}\) is specified for worst case mounting conditions, i.e., \(\boldsymbol{\theta}_{\mathrm{j} A}\) is specified for device in socket for CerDIP, P-DIP, and LCC packages; \(\Theta_{1 A}\) is specified for device soldered to printed circuit board for SO package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for DAC-08/08A, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for DAC-08C, E \& H, unless otherwise noted. Output characteristics refer to both IOUT and IOUT.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{DAC-08A/H} & \multicolumn{3}{|c|}{DAC-08E} & \multicolumn{3}{|c|}{DAC-08C} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & & 8 & - & - & 8 & - & - & 8 & - & - & Bits \\
\hline Monotonicity & & & 8 & - & - & 8 & - & - & 8 & - & - & Bits \\
\hline Nonlinearity & NL & & - & - & \(\pm 0.1\) & - & - & \(\pm 0.19\) & - & - & \(\pm 0.39\) & \%FS \\
\hline Settling Time & \(\mathrm{t}_{S}\) & To \(\pm 1 / 2\) LSB, all bits switched ON or OFF, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), (Note) & - & 85 & 135 & - & 85 & 150 & - & 85 & 150 & ns \\
\hline Propagation Delay Each bit All bits switched & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& \mathrm{t}_{\mathrm{PHL}}
\end{aligned}
\] & \begin{tabular}{l}
\[
T_{A}=25^{\circ} \mathrm{C}
\] \\
(Note)
\end{tabular} & - & \[
\begin{aligned}
& 35 \\
& 35
\end{aligned}
\] & 60
60 & - & 35
35 & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & - & 35
35 & 60
60 & ns \\
\hline Full-Scale Tempco (Note) & \(\mathrm{TCl}_{\text {FS }}\) & DAC-08E & - & \[
\begin{array}{r} 
\pm 10 \\
-
\end{array}
\] & \(\pm 50\)
- & - & \(\pm 10\) & \[
\begin{aligned}
& \pm 80 \\
& \pm 50
\end{aligned}
\] & - & \(\pm 10\) & \[
\begin{gathered}
\pm 80 \\
-
\end{gathered}
\] & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Output Voltage Compliance (True Compliance) & \(\mathrm{V}_{\mathrm{OC}}\) & Full-Scale current change \(<1 / 2\) LSB, R \(_{\text {OUT }}>20 \mathrm{M} \Omega\) typical & -10 & - & +18 & -10 & - & +18 & -10 & - & +18 & V \\
\hline Full Range Current & \(\mathrm{I}_{\text {FR4 }}\) & \[
\begin{aligned}
& V_{\text {REF }}=10.000 \mathrm{~V} \\
& R_{14}, R_{15}=5.000 \mathrm{k} \Omega \\
& T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & 1.984 & 1.992 & 2.000 & 1.94 & 1.99 & 2.04 & 1.94 & 1.99 & 2.04 & mA \\
\hline Full Range Symmetry & \(\mathrm{I}_{\text {FRS }}\) & \(\mathrm{I}_{\mathrm{FR} 4}{ }^{-1} \mathrm{FR} 2\) & - & \(\pm 0.5\) & \(\pm 4\) & - & \(\pm 1\) & \(\pm 8\) & - & \(\pm 2\) & \(\pm 16\) & \(\mu \mathrm{A}\) \\
\hline Zero-Scale Current & Izs & & - & 0.1 & 1 & - & 0.2 & 2 & - & 0.2 & 4 & \(\mu \mathrm{A}\) \\
\hline Output Current Range & \[
\begin{aligned}
& I O R_{1} \\
& \text { IOR }_{2}
\end{aligned}
\] & \[
\begin{aligned}
& R_{14}, R_{15}=5.000 \mathrm{k} \Omega \\
& V_{\text {REF }}=+15.0 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V} \\
& V_{\text {REF }}=+25.0 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V}
\end{aligned}
\] & \begin{tabular}{l}
2.1 \\
4.2
\end{tabular} &  & -
- & 2.1
4.2 & -
- & -
- & 2.1
4.2 & -
- & -
- & mA \\
\hline Output Current Noise & & \(t_{\text {REF }}=2 \mathrm{~mA}\) & - & 25 & - & - & 25 & - & - & 25 & - & \(n \mathrm{~A}\) \\
\hline \begin{tabular}{l}
Logic Input Levels \\
Logic "0" \\
Logic Input "1"
\end{tabular} & \[
\begin{aligned}
& \mathrm{v}_{\mathrm{IL}} \\
& \mathrm{v}_{\mathrm{IL}} \\
& \hline
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & \[
-
\] & - & 0.8 & - & - & 0.8 & 2 & - & 0.8 & V \\
\hline \begin{tabular}{l}
Logic Input Current \\
Logic "0" \\
Logic Input " 1 "
\end{tabular} & \[
\begin{aligned}
& I_{I L} \\
& I_{I H} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V} \text { to }+0.8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { to } 18 \mathrm{~V}
\end{aligned}
\] & - & -2
0.002 & -10
10 & - & -2
0.002 & \[
\begin{array}{r}
-10 \\
10
\end{array}
\] & - & -2
0.002 & -10
10 & \(\mu \mathrm{A}\) \\
\hline Logic input Swing & \(\mathrm{V}_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & -10 & - & +18 & -10 & - & +18 & -10 & - & +18 & V \\
\hline Logic Threshold Range & \(V_{\text {THR }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), (Note) & -10 & - & +13.5 & -10 & - & +13.5 & -10 & - & +13.5 & V \\
\hline Reference Bias Current & \(\mathrm{l}_{15}\) & & - & -1 & -3 & - & -1 & -3 & - & -1 & -3 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl/dt & \[
\begin{aligned}
& R_{E Q}=200 \Omega \text { See fast pulsed } \\
& R_{L}=100 \Omega \quad \text { ref. info. } \\
& C_{C}=0 p F \quad \text { following. (Note) }
\end{aligned}
\] & 4 & 8 & - & 4 & 8 & - & 4 & 8 & - & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \mathrm{PSSI}_{\mathrm{FS}}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-18 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.0003 \\
& \pm 0.002
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & & \[
\begin{aligned}
& 0.0003 \\
& \pm 0.002
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & & \[
\begin{aligned}
& 0.0003 \\
& \pm 0.002
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] &  \\
\hline
\end{tabular}

NOTE: Guaranteed by design.

\section*{DAC-08}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) for DAC-08/08A, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for DAC-08C, E \& H, unless otherwise noted. Output characteristics refer to both IOUT and IOUT. (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|r|}{DAC-08A/H} & \multicolumn{3}{|c|}{DAC-08E} & \multicolumn{3}{|c|}{DAC-08C} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow{6}{*}{Power Supply Current} & \(1+\) & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}\)} & - & 2.3 & 3.8 & - & 2.3 & 3.8 & - & 2.3 & 3.8 & \multirow{6}{*}{mA} \\
\hline & \(1-\) & & - & -4.3 & -5.8 & - & -4.3 & -5.8 & - & -4.3 & -5.8 & \\
\hline & \(1+\) & \multirow[t]{2}{*}{\(\mathrm{V}_{S}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\)} & - & 2.4 & 3.8 & - & 2.4 & 3.8 & - & 2.4 & 3.8 & \\
\hline & \(1-\) & & - & -6.4 & -7.8 & - & -6.4 & -7.8 & - & -6.4 & -7.8 & \\
\hline & \(1+\) & \multirow[t]{2}{*}{\(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\)} & - & 2.5 & 3.8 & - & 2.5 & 3.8 & - & 2.5 & 3.8 & \\
\hline & \(1-\) & & - & -6.5 & -7.8 & - & -6.5 & -7.8 & - & -6.5 & -7.8 & \\
\hline \multirow{3}{*}{Power Dissipation} & \multirow{3}{*}{\(P_{\text {d }}\)} & \(\pm 5 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}\) & - & 33 & 48 & - & 33 & 48 & - & 33 & 48 & \multirow{3}{*}{mW} \\
\hline & & \(+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\) & - & 108 & 136 & - & 103 & 136 & - & 108 & 136 & \\
\hline & & \(\pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\) & - & 135 & 174 & - & 135 & 174 & - & 135 & 174 & \\
\hline
\end{tabular}

NOTE: Guaranteed by design.

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{NL} & \multicolumn{3}{|r|}{16-PIN DUAL-IN-LINE PACKAGE} & \multirow[t]{2}{*}{\(\square\)} \\
\hline & HERMETIC & PLASTIC & LCC & \\
\hline \multirow[b]{2}{*}{0.1\%} & DAC08AQ* & - & - & MIL \\
\hline & DAC08HQ & DAC08HP & - & COM \\
\hline \multirow[t]{2}{*}{0.19\%} & DAC08Q* & - & DAC08RC/883 & MIL \\
\hline & DAC08EQ & DAC08EP & - & COM \\
\hline \multirow[t]{2}{*}{0.39\%} & DAC08CQ & DAC08CP & - & COM \\
\hline & - & DAC08CS \(\dagger \dagger\) & - & COM \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{PIN CONNECTIONS}


\section*{DAC-08}

DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)


DIE SIZE \(0.087 \times 0.063\) inch, 5,270 sq. mils ( \(2.209 \times \mathbf{1 . 6 0} \mathbf{~ m m}, 3.54\) sq. mm)
1. \(\mathrm{V}_{\mathrm{LC}}\)
9. BIT 5
2. Tout
10. BIT 6
3. V -
11. BIT 7
4. Iout
12. BIT 8 (LSB)
5. BIT 1 (MSB)
13. \(V+\)
6. BIT 2
14. \(\mathbf{V}_{\text {REF }}(+)\)
7. BIT 3
15. \(\mathrm{V}_{\text {feF }}(-)\)
16. COMP

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}, T_{A}=125^{\circ} \mathrm{C}\) for DAC-08NT, DAC-08GT devices; \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for DAC-08N, DAC-08G and DAC-08GR devices, unless otherwise noted. Output characteristics apply to both IOUT and lout.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
DAC-08NT \\
LIMIT
\end{tabular} & DAC-08N LIMIT & DAC-08GT
LIMIT & \begin{tabular}{l}
DAC-08G \\
LIMIT
\end{tabular} & \begin{tabular}{l}
DAC-08GR \\
LIMIT
\end{tabular} & UNITS \\
\hline Resolution & & & 8 & 8 & 8 & 8 & 8 & Bits MIN \\
\hline Monotonicity & & & 8 & 8 & 8 & 8 & 8 & Bits MIN \\
\hline Nonlinearity & NL & & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.19\) & \(\pm 0.19\) & \(\pm 0.39\) & \%FS MAX \\
\hline Output Voltage Compliance & \(V_{O C}\) & Full-Scale Current Change < 1/2 LSB & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \begin{tabular}{l}
\(\checkmark\) MAX \\
V MIN
\end{tabular} \\
\hline Full-Scale Current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{FS} 4} \text { or } \\
& \mathrm{I}_{\mathrm{FS} 2}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V} \\
& \mathrm{R}_{14}, \mathrm{R}_{15}=5.000 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{array}{r}
2.04 \\
1.94
\end{array}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \begin{tabular}{l}
mA MAX \\
mA MIN
\end{tabular} \\
\hline Full-Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & & \(\pm 8\) & \(\pm 8\) & \(\pm 8\) & \(\pm 8\) & \(\pm 16\) & \(\mu A\) MAX \\
\hline Zero-Scale Current & \(\mathrm{I}_{2 S}\) & & 2 & 2 & 4 & 4 & 4 & \(\mu \mathrm{A}\) MAX \\
\hline Output Current Range & \[
\mathrm{I}_{\mathrm{FS} 1} \text { or }
\]
\[
I_{\text {FS2 }}
\] & \[
\begin{aligned}
& V-=-10 \mathrm{~V}, \\
& V_{R E F}=+15 \mathrm{~V} \\
& \mathrm{~V}-=-12 \mathrm{~V}, \\
& V_{\text {REF }}=+25 \mathrm{~V} \\
& R_{14}, R_{15}=5.000 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.1 \\
& 4.2
\end{aligned}
\] & 2.1
4.2 & 2.1
4.2 & 2.1
4.2 & 2.1
4.2 & \begin{tabular}{l}
mA MIN \\
mA MIN
\end{tabular} \\
\hline Logic Input "0" & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) MAX \\
\hline Logic Input "1" & \(\mathrm{V}_{1 \mathrm{H}}\) & & 2 & 2 & 2 & 2 & 2 & \(V\) MIN \\
\hline \begin{tabular}{l}
Logic Input Current \\
Logic "0" \\
Logic "1"
\end{tabular} & \[
\begin{aligned}
& I_{\mathbb{L}} \\
& I_{\mathbb{H}}
\end{aligned}
\] & \[
\begin{aligned}
& V_{\mathrm{LC}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V} \text { to }+0.8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \hline
\end{aligned}
\] & & & & & \[
\begin{aligned}
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \(\mu \mathrm{A}\) MAX \\
\hline Logic Input Swing & \(V_{\text {is }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & & & & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline Reference Bias Current & \(\mathrm{I}_{15}\) & & -3 & -3 & -3 & -3 & -3 & \(\mu \mathrm{A}\) MAX \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \mathrm{PSSI}_{\mathrm{FS}}-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-18 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}
\end{aligned}
\] & 0.01 & 0.01 & 0.01 & 0.01 & 0.01 & \%FS/\%V MAX \\
\hline Power Supply Current & \(1+\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}} \leq 2.0 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & mA MAX \\
\hline Power Dissipation & \(P_{d}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}} \leq 2.0 \mathrm{~mA}
\end{aligned}
\] & 174 & 174 & 174 & 174 & 174 & mW MAX \\
\hline
\end{tabular}

NOTE:
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics apply to both IOUT and lout.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & ALL GRADES TYPICAL & UNITS \\
\hline Reference Input Slew Rate & \(\mathrm{dl} / \mathrm{dt}\) & & 8 & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Propagation Delay & \(\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Any Bit & 35 & ns \\
\hline Settling Time & \({ }^{\text {t }}\) & To \(\pm 1 / 2\) LSB, All Bits Switched ON or OFF, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 85 & ns \\
\hline
\end{tabular}

NOTE:
For DAC08NT \& GT \(25^{\circ} \mathrm{C}\) characteristics, see DACO8N \& G characteristics
respectively.

\section*{PULSED REFERENCE OPERATION}



BURN-IN CIRCUIT


FULL-SCALE SETTLING TIME


SETTLING TIME FIXTURE 5ONSEC/DIVISION \(\mathrm{F}_{\mathrm{FS}}=2 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\)
\(1 / 2\) LSB \(=4 \mu \mathrm{~A}\)


REFERENCE AMP COMMON-MODE RANGE



LSB PROPAGATION DELAY vs Ifs


LOGIC INPUT CURRENT vs INPUT VOLTAGE



REFERENCE INPUT FREQUENCY RESPONSE



BIT TRANSFER CHARACTERISTICS


TYPICAL PERFORMANCE CHARACTERISTICS


\section*{BASIC CONNECTIONS}

\section*{ACCOMMODATING BIPOLAR REFERENCES}


\section*{BASIC POSITIVE REFERENCE OPERATION}


BASIC UNIPOLAR NEGATIVE OPERATION


\section*{DAC-08}

\section*{BASIC CONNECTIONS}

\section*{BASIC BIPOLAR OUTPUT OPERATION}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{8}{*}{\[
\begin{gathered}
\operatorname{IREF}(t)= \\
2.000 \mathrm{~mA} \\
\hline
\end{gathered}
\]} & \multirow{8}{*}{} & & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & \(E_{0}\) & \(\overline{E_{0}}\) \\
\hline & & POS. FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & - 9.920 & +10.000 \\
\hline & & POS. FULL RANGE -LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & \(-9.840\) & \(+9.920\) \\
\hline & & ZERO-SCALE + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(-0.080\) & \(+0.160\) \\
\hline & & ZERO-SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & + 0.080 \\
\hline & & ZERO-SCALE -LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & + 0.080 & 0.000 \\
\hline & & NEG. FULL-SCALE + LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & + 9.920 & -9.840 \\
\hline & & NEG. FULL-SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & +10.000 & -9.920 \\
\hline
\end{tabular}

RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT


BASIC NEGATIVE REFERENCE OPERATION


OFFSET BINARY OPERATION

\begin{tabular}{lccccccccc}
\hline & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & E \\
\hline POS. FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +4.960 \\
\hline ZERO-SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 \\
\hline NEG. FULL-SCALE +1 LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.960 \\
\hline NEG. FULL-SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000 \\
\hline
\end{tabular}

\section*{BASIC CONNECTIONS}

POSITIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO TO (PIN 2); CONNECT IO (PIN 4) TO GROUND.

NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NONINVERTING INPUT OF OP-AMP TO IO (PIN 2); CONNECT IO (PIN 4) TO GROUND.

\section*{INTERFACING WITH VARIOUS LOGIC FAMILIES}


\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SET-UP}

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0 mA . The full-scale output current is a linear function of the reference current and is given by:
\(I_{F R}=\frac{255}{256} \times I_{\text {REF }}\), where \(I_{\text {REF }}=I_{14}\).
In positive reference applications, an external positive reference voltage forces current through \(R_{14}\) into the \(V_{R E F(+)}\) terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\mathrm{REF}(-)}\) at pin 15 ; reference current flows from ground through \(\mathrm{R}_{14}\) into \(\mathrm{V}_{\text {REF(+) }}\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin
15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. \(R_{15}\) (nominally equal to \(R_{14}\) ) is used to cancel bias current errors; \(\mathbf{R}_{15}\) may be eliminated with only a minor increase in error.
Bipolar references may be accommodated by offsetting \(V_{\text {REF }}\) or pin 15. The negative common-mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}\)-plus ( \(\mathrm{I}_{\mathrm{REF}} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V . The positive common-mode range is \(\mathrm{V}+\) less 1.5 V .
When a DC reference is used, a reference bypass capacitor is recommended. A 5.0 V TTL logic supply is not recommended as a reference. if a regulated power supply is used as a reference, \(\mathrm{R}_{14}\) should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{\text {FS }}\) will eliminate the need for trimming I REF. If required, full-scale trimming may be accomplished by adjusting the value of \(R_{14}\), or by using a potentiometer for \(R_{14}\). An improved
method of full-scale trimming which eliminates potentiometer T.C. effects is shown in the recommended fu!!-scale adjustment circuit.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common-mode range. The recommended range for operation with a DC reference current is +0.2 mA to +4.0 mA .

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V -. The value of this capacitor depends on the impedance presented to pin 14: for \(R_{14}\) values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\), minimum values of \(C_{C}\) are 15,37 , and \(75 p F\). Larger values of \(R_{14}\) require proportionately increased values of \(\mathrm{C}_{\mathrm{C}}\) for proper phase margin, such that the ratio of \(\mathrm{C}_{\mathrm{C}}(\mathrm{pF})\) to \(\mathrm{R}_{14}(\mathrm{k} \Omega)=15\).

For fastest response to a pulse, low values of \(\mathrm{R}_{14}\) enabling small \(C_{C}\) values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R_{14}=1 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{C}}=15 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu \mathrm{s}\) enabling a transition from \(\mathrm{I}_{\mathrm{REF}}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns .
Operation with pulse inputs to the reference amplifier may be accomodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(I_{\text {REF }}=0\) ) condition. Full-scale transition ( 0 to 2 mA ) occurs in 120ns when the equivalent impedance at pin 14 is \(200 \Omega\) and \(\mathrm{C}_{\mathrm{C}}=0\). This yields a reference slew rate of \(16 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{LOGIC INPUTS}

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(2 \mu \mathrm{~A}\) logic input current and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -10 V and +18 V . This enables direct interface with +15 V CMOS logic, even when the DAC-08 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V -plus ( \(\mathrm{I}_{\text {REF }} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, \(\left.V_{\mathrm{LC}}\right)\). The appropriate graph shows the relationship between \(\mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{V}_{T H}\) over the temperature range, with \(\mathrm{V}_{T H}\) nominally 1.4 above \(\mathrm{V}_{\text {Lc }}\). For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an \(I_{\text {REF }}=1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see preceding page. For general set-up of the logic control circuit, it should be noted that pin 1 will source \(100 \mu\) A typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a \(1 \mathrm{k} \Omega\) divider, for example, it should be bypassed to ground by a \(0.01 \mu \mathrm{~F}\) capacitor.

\section*{ANALOG OUTPUT CURRENTS}

Both true and compiemented output sink currents are provided where \(I_{0}+I_{0}=I_{\text {FS }}\). Current appears at the "true" (IO) output when a " 1 " (logic high) is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" \(D / A\) converter. When a " 0 " is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases \(\bar{T}_{O}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must be connected to ground or to a point capable of sourcing \(I_{F S}\); do not leave an unused output pin open.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36 V above V - and is independent of the positive supply. Negative compliance is given by V - plus ( \(\mathrm{I}_{\mathrm{REF}} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V .
The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9 V to 36 V . When operating at supplies of \(\pm 5 \mathrm{~V}\) or less, \(\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5 V with \(\mathrm{I}_{\mathrm{REF}}=\) 2 mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:
\(\mathrm{P}_{\mathrm{d}}=(\mathrm{I}+)(\mathrm{V}+)+(\mathrm{I})(\mathrm{V}-)\). A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is low, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero-scale output current and drift essentially negligible compared to \(1 / 2\) LSB.
The temperature coefficient of the reference resistor \(\mathbf{R}_{14}\) should match and track that of the output resistor for min-

\section*{DAC-08}
imum overall full-scale drift. Settling times of the DAC-08 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.
The reference amplifier must be compensated by using a capacitor from pin 16 to \(V\)-. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended For variable reference applications, see previous section entitled "Reference Amplifier Compensation for Multiplying Applications".

\section*{MULTIPLYING OPERATION}

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between \(I_{\text {FS }}\) and \(I_{\text {REF }}\) over a range of 4 mA to \(4 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(I_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 4.0 mA .

\section*{SETTLING TIME}

The DAC-08 is capable of extremely fast settling times, typically 85 ns at \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35 ns for each of the 8 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 35 ns , with each progressively larger bit taking successively longer. The MSB settles in 85 ns , thus determining the overall settling time of 85 ns . Settling to 6 -bit accuracy requires about 65 to 70 ns. The output capacitance of the DAC-08 including the package is approximately 15 pF , therefore the output RC time constant dominates settling time if \(R_{L}>500 \Omega\).
Settling time and propagation delay are relatively insensitive
to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for \(I_{\text {REF }}\) values. The principal advantage of higher \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.
Measurement of settling time requires the ability to accurately resolve \(\pm 4 \mu \mathrm{~A}\), therefore a \(1 \mathrm{k} \Omega\) load is needed to provide adequate drive for most oscilloscopes. The settling time fixture shown in schematic labelled "Settling Time Measurement" uses a cascode design to permit driving a \(1 \mathrm{k} \Omega\) load with less than 5 pF of parasitic capacitance at the measurement node. At \(I_{\text {REF }}\) values of less than 1.0 mA , excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 01111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within \(\pm 0.2 \%\) of the final value, and thus settling times may be observed at lower values of \(I_{\text {REF }}\).
DAC-08 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and \(\mathrm{V}_{\mathrm{LC}}\) terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{SETTLING TIME MEASUREMENT}


\title{
10-Bit High-Speed Multiplying D/A Converter (Universal Digital Logic Interface)
}

\section*{FEATURES}
- Fast Settling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85ns
- Low Full-Scale Drift . ............................ . 10ppm/ \({ }^{\circ} \mathrm{C}\)
- Nonlinearity to 0.05\% Max Over Temp Range
- Complementary Current Outputs ............. 0 to 4mA
- Wide Range Multiplying Capability ... 1MHz Bandwidth
- Wide Power Supply Range . . \(+5,-7.5 \mathrm{Min}\) to \(\pm 18 \mathrm{~V}\) Max
- Direct Interface to TTL, CMOS, ECL, PMOS, NMOS
- Available in Die Form

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{cc}
\hline & PACKAGE: 18-PIN CERDIP \\
\cline { 2 - 2 } NL & COMMERCIAL TEMPERATURE \\
LSB & \(\mathbf{0}^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline\(\pm 1 / 2\) & DAC10FX \\
\(\pm 1\) & DAC10GX \\
\(\pm 1\) & DAC10GS \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{GENERAL DESCRIPTION}

The DAC-10 series of 10-bit monolithic multiplying digital-to-analog converters provide high-speed performance and full-scale accuracy.
Advanced circuit design achieves \(85 n\) settling times with very low 'glitch' energy and low power consumption. Direct interface to all-popular logic families with full noise immunity is provided by the high-swing, adjustable-threshold logic inputs.

All DAC-10 series models guarantee full 10-bit monotonicity, and nonlinearities as tight as \(\pm 0.05 \%\) over the entire operating temperature range are available. Device performance is essentially unchanged over the \(\pm 18 \mathrm{~V}\) power supply range, with 85 mW power consumption attainable at lower supplies.

A highly stable, unique trim method is used, which selectively shorts zener diodes, to provide \(1 / 2\) LSB full-scale accuracy without the need for laser trimming.
Single-chip reliability coupled with low cost and outstanding flexibility make the DAC-10 device an ideal building block for A/D converters, Data Acquisition systems, CRT display, programmable test equipment, and other applications where low power consumption, input/output versatility, and longterm stability are required.

\section*{PIN CONNECTIONS}


\section*{SIMPLIFIED SCHEMATIC}


Manufactured under one or more of the following patents. 4,055,770, 4,056,740, 4,092,639.

\section*{DAC-10}
\begin{tabular}{|c|}
\hline \multirow[t]{10}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

Reference Inputs \(\left(V_{16}\right.\) to \(\left.V_{17}\right)\)....................................... \(V\) - to \(V_{+}\) Reference Input Differential Voltage ( \(V_{16}\) to \(V_{17}\) )
\(\pm 18 \mathrm{~V}\)
Reference Input Current (I \({ }_{16}\) ) ..........................................2.5mA
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\mathrm{JA}}\) (NOTE 2) & \(\Theta_{\mathrm{IC}}\) & UNITS \\
\hline 18 -Pin Hermetic DIP \((\mathrm{X})\) & 84 & 15 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
2. \(\Theta_{l A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP packages.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} ; \mathrm{I}_{\text {REF }}=2 \mathrm{~mA} ; 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) FOR DAC-10F and G , unless otherwise noted. Output characteristics apply to both \(\mathrm{I}_{\mathrm{OUT}}\) and \(\mathrm{I}_{\mathrm{OUT}}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-10F} & \multicolumn{3}{|c|}{DAC-10G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Monotonicity & & & 10 & - & - & 10 & - & - & Bits \\
\hline Nonlinearity & NL & & - & 0.3 & 0.5 & - & 0.6 & 1 & LSB \\
\hline Differential Nonlinearity & DNL & & - & 0.3 & 1 & - & 0.7 & - & LSB \\
\hline Settling Time & \(t_{s}\) & All Bits Switched ON or OFF Settle to \(0.05 \%\) of FS (See Note) & - & 85 & 135 & - & 85 & 150 & ns \\
\hline Output Capacitance & \(\mathrm{C}_{\mathrm{O}}\) & & - & 18 & - & - & 18 & - & pF \\
\hline Propagation Delay & \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\(t_{\text {PHL }}\)
\end{tabular} &  & - & \[
\begin{aligned}
& 50 \\
& 50
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 50 \\
& 50
\end{aligned}
\] & - & ns \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\mathrm{OC}}\) & Full-Scale Current \(<1\) LSB
Change & - & \[
\begin{array}{r}
-5.5 \\
+10
\end{array}
\] & & - & \[
\begin{array}{r}
-5.5 \\
+10
\end{array}
\] & \[
-
\] & V \\
\hline Gain Tempco & \(\mathrm{TCl}_{\text {FS }}\) & (See Note) & - & \(\pm 10\) & \(\pm 25\) & - & \(\pm 10\) & \(\pm 50\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Full-Scale Symmetry & \(\mathrm{I}_{\text {fSS }}\) & \(I_{F R}-\overline{I_{F R}}\) & - & 0.1 & 4 & - & 0.1 & 4 & \(\mu \mathrm{A}\) \\
\hline Zero-Scale Current & \(\mathrm{I}_{\mathrm{zs}}\) & & - & 0.01 & 0.5 & - & 0.01 & 0.5 & \(\mu \mathrm{A}\) \\
\hline Full-Scale Current & \(\mathrm{I}_{\text {FR }}\) & (See Note) & 3.960 & 3.996 & 4.032 & 3.920 & 3.996 & 4.072 & mA \\
\hline Reference Input Slew Rate & DI/dt & & - & 6 & - & - & 6 & - & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Reference Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & -1 & -3 & - & -1 & -3 & \(\mu \mathrm{A}\) \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}^{+}} \\
& \mathrm{PSSI}_{\mathrm{FS}}
\end{aligned}
\] & \[
\begin{aligned}
& 4.5 \mathrm{~V} \leq \mathrm{V}+\leq 18 \mathrm{~V} \\
& -18 \mathrm{~V} \leq \mathrm{V}-\leq-10 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{array}{r}
0.001 \\
0.0012 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.01 \\
& 0.01 \\
& \hline
\end{aligned}
\] & - & \[
\begin{array}{r}
0.001 \\
0.0012 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.01 \\
& 0.01 \\
& \hline
\end{aligned}
\] & \% \(\mathrm{II}_{\text {FS }} / \% \Delta \mathrm{~V}\) \\
\hline Power Supply Current & \[
\begin{aligned}
& 1+ \\
& 1- \\
& 1+ \\
& 1-
\end{aligned}
\] & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} ; \mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V},-7.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}
\end{aligned}
\] & - & \[
\begin{array}{r}
2.3 \\
-9 \\
1.8 \\
-5.9
\end{array}
\] & \[
\begin{array}{r}
4 \\
-15 \\
4 \\
-9
\end{array}
\] & - & \[
\begin{array}{r}
2.3 \\
-9 \\
1.8 \\
-5.9
\end{array}
\] & \[
\begin{array}{r}
4 \\
-15 \\
4 \\
-9
\end{array}
\] & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} ; \mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V},-7.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}
\end{aligned}
\] & - & \[
\begin{array}{r}
231 \\
85
\end{array}
\] & \[
\begin{array}{r}
285 \\
88 \\
\hline
\end{array}
\] & - & \[
\begin{array}{r}
231 \\
85
\end{array}
\] & \[
\begin{array}{r}
285 \\
88
\end{array}
\] & mW \\
\hline Logic Input Levels & \[
\begin{aligned}
& \mathrm{v}_{\mathrm{IL}} \\
& \mathrm{~V}_{\mathrm{IH}}
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{LC}}=0\) & 2 & - & 0.8 & - & - & 0.8 & V \\
\hline Logic Input Currents & \[
\begin{aligned}
& I_{\mathrm{IL}} \\
& I_{\mathrm{IH}}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LC}}=0 ; \mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}
\end{aligned}
\] & -10 & \[
\begin{array}{r}
-5 \\
0.001
\end{array}
\] & \(\overline{10}\) & -10 & \[
\begin{array}{r}
-5 \\
0.001
\end{array}
\] & \(\overline{10}\) & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V} ; I_{\text {REF }}=2 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. Output characteristics apply to both I OUT and IOUT.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-10F} & \multicolumn{3}{|c|}{DAC-10G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Monotonicity & & & 10 & - & - & 10 & - & - & Bits \\
\hline Nonlinearity & NL & & - & 0.3 & 0.5 & - & 0.6 & 1 & LSB \\
\hline Differential Nonlinearity & DNL & & - & 0.3 & 1 & - & 0.7 & - & LSB \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {OC }}\) & Full-Scale Current <1 LSB
Change & -5 & -6/+18 & +10 & -5 & -6/+15 & +10 & V \\
\hline Full-Scale Current & \(I_{\text {FS }}\) & \[
\begin{aligned}
& V_{R E F}=10.000 \mathrm{~V} \\
& R_{14}=R_{15}=5.000 \mathrm{k} \Omega
\end{aligned}
\] & 3.978 & 3.996 & 4.014 & 3.956 & 3.996 & 4.036 & mA \\
\hline Full-Scale Symmetry & \(I_{\text {FSS }}\) & \(I_{\text {FR }}-\overline{I_{F R}}\) & - & 0.1 & 4 & - & 0.1 & 4 & \(\mu \mathrm{A}\) \\
\hline Zero-Scale Current & \(\mathrm{I}_{\mathrm{zS}}\) & & - & 0.01 & 0.5 & - & 0.01 & 0.5 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

NOTE: Guaranteed by design.

\section*{DICE CHARACTERISTICS}

\begin{tabular}{|c|c|}
\hline 1. \(\mathrm{V}_{\mathrm{LC}}\) (LOGIC) & 10. B6 \\
\hline THRESHOLD CONTROL & 11. \(B 7\) \\
\hline 2. \(\bar{T}_{0}\) & 12. 88 \\
\hline 3. \(\mathrm{V}-\) & 13. B9 \\
\hline 4. Io & 14. B10 (LSB) \\
\hline 5. B1 (MSB) & 15. V+ \\
\hline 6. B2 & 16. \(\mathrm{V}_{\text {REF }}(+)\) \\
\hline 7. B3 & 17. VREF ( - ) \\
\hline 8. B4 & 18. COMPENSATION \\
\hline 9. B5 & \\
\hline
\end{tabular}

DIE SIZE \(0.091 \times 0.087\) inch, 7917 sq. mils \((2.311 \times 2.210 \mathrm{~mm}, 5.107 \mathrm{sq} . \mathrm{mm})\)

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. Output characteristics refer to both lout and \(\overline{\mathrm{l} \text { OUT }}\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{array}{r}
\text { DAC-10N } \\
\text { LIMIT }
\end{array}
\] & DAC-10G LIMIT & UNITS \\
\hline Resolution & & & 10 & 10 & Bits MIN \\
\hline Monotonicity & & & 10 & 10 & Bits MIN \\
\hline Nonlinearity & NL & & \(\pm 0.5\) & \(\pm 1\) & LSB MAX \\
\hline Output Voltage Compliance & \(V_{0 c}\) & True 1 LSB & \[
\begin{array}{r}
+10 \\
-5
\end{array}
\] & \[
\begin{array}{r}
+10 \\
-5
\end{array}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline Output Current Range & & \(\mathrm{I}_{\mathrm{FS}} \pm 3.996 \mathrm{MA}\) & \(\pm 18\) & \(\pm 40\) & \(\mu \mathrm{A}\) MAX \\
\hline Zero-Scale Current & \(\mathrm{I}_{\text {zs }}\) & All Bits OFF & 0.5 & 0.5 & \(\mu A\) MAX \\
\hline Logic Input "1" & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{I}_{\text {IN }}=100 \mathrm{nA}\) & 2 & 2 & \(V\) MIN \\
\hline Logic Input "0" & \(V_{\text {IL }}\) & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{LC}}\) @ Ground \\
\(\mathrm{I}_{\mathrm{IN}}=-100 \mu \mathrm{~A}\)
\end{tabular} & 0.8 & 0.8 & V MAX \\
\hline Positive Supply Current & \(1+\) & \(\mathrm{V}+=15 \mathrm{~V}\) & 4 & 4 & mA MAX \\
\hline Negative Supply Current & 1- & \(\mathrm{V}-=-15 \mathrm{~V}\) & -15 & -15 & mA MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\mathrm{I}_{\text {REF }}=2 \mathrm{~mA}\), unless otherwise noted. Output characteristics refer to both IOUT and IOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-10N TYPICAL & DAC-10G TYPICAL & UNITS \\
\hline Settling Time & \(\mathrm{t}_{5}\) & To \(\pm 1 / 2\) LSB When Output is Switched from 0 to FS & 85 & 85 & ns \\
\hline Gain Temperature Coefficient (TC) & & \(V_{\text {REF }}\) Tempco Excluded & \(\pm 10\) & \(\pm 10\) & ppm FS \(/{ }^{\circ} \mathrm{C}\) \\
\hline Output Capacitance & & & 18 & 18 & pF \\
\hline Output Resistance & & & 10 & 10 & M \(\Omega\) \\
\hline
\end{tabular}

\section*{DAC-10}

TYPICAL PERFORMANCE CHARACTERISTICS


POWER SUPPLY CURRENT vs V-


OUTPUT VOLTAGE COMPLIANCE vs TEMPERATURE


POWER SUPPLY CURRENT vs TEMPERATURE


\section*{bASIC NEGATIVE REFERENCE OPERATION}


RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT


\section*{BASIC UNIPOLAR NEGATIVE OPERATION}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B9 & B10 & IomA & \(\overline{10 m A}\) & \(\mathrm{E}_{0}\) & \(\mathrm{E}_{0}\) \\
\hline 999999990 & FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.996 & 0.000 & -4.995 & -0.000 \\
\hline \multirow{5}{*}{-10} & HALF-SCALE + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 2.004 & 1.992 & -2.505 & \(-2.490\) \\
\hline & HALF-SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2.000 & 1.996 & -2.500 & \(-2.495\) \\
\hline & HALF-SCALE-LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1.996 & 2.000 & -2.495 & 2.500 \\
\hline & ZERO-SCALE + LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.004 & 3.992 & -0.005 & \(-4.990\) \\
\hline & ZERO-SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.996 & -0.000 & \(-4.995\) \\
\hline
\end{tabular}

\section*{BASIC BIPOLAR OUTPUT OPERATION}


OFFSET BINARY OPERATION



POSITIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO TO (PIN 2); CONNECT IO (PIN 4) TO GROUND.

NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


INTERFACING WITH VARIOUS LOGIC FAMILIES


\section*{PULSED REFERENCE OPERATION}


\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC-10 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to 2 mA . The full-scale output current is a linear function of the reference current and is given by:
\[
I_{F R}=\frac{1023}{1024} \times 2 \times\left(I_{R E F}\right) \text { where } I_{R E F}=I_{16}
\]

In positive reference applications, an external positive reference voltage forces current through R16 into the \(\mathrm{V}_{\text {REF }}(+)\) terminal (pin 16) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\text {REF }}(-)\) at pin 17; reference current flows from ground through \(R 16\) into \(V(+)\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 17. R17 (nominally equal to R16) is used to cancel bias current errors; R17 may be eliminated with only a minor increase in error.

Bipolar references may be accomodated by offsetting \(\mathrm{V}_{\text {REF }}\) or pin 17. The negative common-mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}}{ }^{-}=\mathrm{V}\)-plus ( \(\mathrm{I}_{\mathrm{REF}} \times 2 \mathrm{k} \Omega\) ) plus 2 V . The positive common-mode range is \(\mathrm{V}+\) less 1.8 V .
When a DC reference is used, a reference bypass capacitor is recommended. A 5V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R16 should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{F S}\) will eliminate the need for trimming \(I_{\text {REF }}\). If required, full-scale trimming may be accomplished by adjusting the value of R16, or by using a potentiometer for R16. An improved method effects is shown in the Recommended FullScale Adjustment circuit.
The reference amplifier must be compensated by using a capacitor from pin 18 to V -. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

\section*{MULTIPLYING OPERATION}

The DAC-10 provides excellent multiplying performance with an extremely linear relationship between \(I_{F S}\) and \(I_{\text {REF }}\) over a range of 4 mA to \(4 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(\mathrm{I}_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 2 mA .

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 18 to \(V-\). The value of this capacitor depends on the impedance presented to pin 16 for R16 values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\), minimum values of \(C_{C}\) are 15,37 , and 75 pF . Larger values of R16 require proportionately increased values of \(\mathrm{C}_{\mathrm{C}}\) for proper phase margin.
For fastest response to a pulse, low values of R16 enabling small \(C_{C}\) values should be used. If pin 16 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R 16=1 \mathrm{k} \Omega\) and \(C_{C}=15 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu\) s enabling a transition from \(I_{\text {REF }}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns .
Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(I_{\text {REF }}=0\) ) condition. Full-scale transition ( 0 to 2 mA ) occurs in 120ns when the equivalent impedance at pin 16 is \(200 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(16 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{LOGIC INPUTS}

The DAC-10 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(2 \mu \mathrm{~A}\) logic input current and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -5 and +18 V . This enables direct interface with +15 V CMOS logic, even when the DAC-10 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V -plus ( \(\mathrm{I}_{\mathrm{REF}} \times 2 \mathrm{k} \Omega\) ) plus 3 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin ( \(\mathrm{pin} 1, \mathrm{~V}_{\mathrm{LC}}\) ). The appropriate graph shows the relationship between \(\mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{V}_{\mathrm{TH}}\) over the temperature range, with \(\mathrm{V}_{\mathrm{TH}}\) nominally 1.4 V above \(\mathrm{V}_{\mathrm{Lc}}\). For TTL interface, simply ground pin 1. When interfacing ECL, an \(\mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see previous page. For general setup of the logic control circuit, it should be noted that pin 1 will sink 1.1 mA typical; external circuitry should be designed to accommodate this current.
Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a \(1 \mathrm{k} \Omega\) divider, for example, it should be bypassed to ground by a \(0.01 \mu \mathrm{~F}\) capacitor.

\section*{DAC-10}

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided where \(I_{O}+\bar{I}_{\mathrm{O}}=I_{\text {FS }}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases \(\bar{I}_{0}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(I_{F S}\); DO NOT LEAVE AN UNUSED OUTPUT PIN OPEN.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36 V above V - and is independent of the positive supply. Negative compliance is +10 V above \(\mathrm{V}-\).
The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-10 operates over a wide range of power supply voltages from a total supply of 9 V to 36 V . When operating with V -supplies of -10 V or less, \(\mathrm{I}_{\mathrm{REF}} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with \(I_{\text {REF }}=2 \mathrm{~mA}\) is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.
Symmetrical supplies are not required, as the DAC-10 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain within acceptable limits.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-10 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero-scale output current and drift essentially negligible compared to \(1 / 2\) LSB.

The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for minimum overall full-scale drift. Settling times of the DAC-10 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

\section*{SETTLING TIME}

The DAC-10 is capable of extremely fast settling times; typically 85 ns at \(I_{\text {REF }}=2 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35 ns for each of the 10 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 35 ns , with each progressively larger bit taking successively longer. The MSB settles in 85 ns , thus determining the overall settling time of 130 ns . Settling to 8 -bit accuracy requires about 60 to 78 ns . The output capacitance of the DAC-10 including the package is approximately 18 pF ; therefore the output RC time constant dominates settling time if \(R_{L}>500 \Omega\).
Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for \(I_{\text {REF }}\) values down to 1 mA , with gradual increases for lower \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.
Measurement of settling time requires the ability to accurately resolve \(\pm 2 \mu \mathrm{~A}\), therefore \(a \mathrm{k} \Omega\) load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of schematic titled "Settling Time Measurement" uses a cascode design to permit driving a \(4 \mathrm{k} \Omega\) load with less than 5 pF of parasitic capacitance at the measurement node. At \(I_{\text {REF }}\) values of less than 1 mA , excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 0111111111 to 1000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within \(\pm 0.2 \%\) of the final value, and thus settling times may be observed at lower values of \(I_{\text {REF }}\).
DAC-10 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and \(V_{\text {LC }}\) terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

FEATURES
\(\pm 1\) LSB Differential Linearity
\(\pm 2\) LSB Integral Linearity
500 ns Settling Time
4 mA Full-Scale Output
2 MHz Multiplying Bandwidth
TTL/CMOS Compatible
10:1 Reference Input Range
Monotonic over Full Temperature Range
Available in Die Form

\section*{APPLICATIONS}

Communications
Process Control
Digital Attenuators

\section*{Servos}

\section*{GENERAL DESCRIPTION}

The DAC-16 is a 16 -bit high speed, multiplying, current output digital-to-analog converter with a settling time of 500 ns max and a multiplying bandwidth of 2 MHz . A unique combination of low distortion, high signal-to-noise ratio, and high speed make the DAC-16 ideally suited to performing waveform synthesis and modulation in communications, instrumentation, and ATE systems. Input reference current is buffered with a gain of eight, resulting in a full-scale output current of 4 mA from a reference current of only \(500 \mu \mathrm{~A}\). The 16-bit parallel digital input bus is TTL/CMOS compatible. Operating from +5 V and


Figure 1. Full-Scale Transient Response

FUNCTIONAL BLOCK DIAGRAM

-15 V supplies, the DAC-16 consumes 190 mW typ and is available in a 24 -pin plastic skinny-DIP package and in die form.
For applications conforming to MIL-STD-883B, contact your local ADI sales office for DAC-16 specifications for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range.


Figure 2. Multiplying Bandwidth

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ELECTRICAL CHARACTERISTICS \\ (@ \(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15.0 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=0.5 \mathrm{~mA},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) unless otherwise specified. See Note 1 for supply variations.)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & & Condition & Min & Typ & Max & Units \\
\hline Integral Linearity "E" & INL & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & -2 & \(\pm 1.2\) & +2 & LSB \\
\hline Integral Linearity "E" & INL & & -4 & \(\pm 1.6\) & +4 & LSB \\
\hline Differential Linearity " \(E\) " & DNL & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & -1 & \(\pm .5\) & +1 & LSB \\
\hline Differential Linearity "E" & DNL & & -1 & \(\pm .7\) & +1.5 & LSB \\
\hline Integral Linearity "F" & INL & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & -4 & \(\pm 1.4\) & +4 & LSB \\
\hline Integral Linearity "F" & INL & & -6 & \(\pm 2\) & +6 & LSB \\
\hline Differential Linearity "F" & DNL & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & -1 & \(\pm .5\) & +1.5 & LSB \\
\hline Differential Linearity "F" & DNL & & -1 & \(\pm .6\) & +2 & LSB \\
\hline Zero Scale Error & \(\mathrm{I}_{\text {ZSE }}\) & & & & \(\pm 2\) & LSB \\
\hline Gain Error & \(\mathrm{I}_{\text {FSE }}\) & & & & 0.3 & \% FS \\
\hline Zero Scale Tempco & \(\mathrm{TCI}_{\text {ZE }}\) & & & 0.025 & & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline Gain Tempco & \(\mathrm{TCI}_{\mathrm{FS}}\) & & & 5 & & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline REFERENCE \({ }^{2}\) & & & & & & \\
\hline Reference Input Current & \(\mathrm{I}_{\text {REF }}\) & & & & 500 & \(\mu \mathrm{A}\) \\
\hline Multiplying Bandwidth & & \(-3 \mathrm{~dB}\) & & 2 & & MHz \\
\hline OUTPUT CHARACTERISTICS & & & & & & \\
\hline Output Current & \(\mathrm{I}_{\text {Out }}\) & & & +4 & & mA \\
\hline Output Capacitance & \(\mathrm{C}_{\text {Out }}\) & & & 10 & & pF \\
\hline Settling Time & & to 1 LSB & & 500 & & ns \\
\hline LOGIC CHARACTERISTICS & & - & & & & \\
\hline Logic Input High Voltage & \(\mathrm{V}_{\text {INH }}\) & \(\mathrm{A}^{\prime}=25^{\circ} \mathrm{C}\) & 2.4 & & & V \\
\hline Logic Input Low Voltage & \(V_{\text {nnu }}\) & \(25^{\circ} \mathrm{C}\) & & & 0.8 & V \\
\hline Logic Input Current & 1 ta & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\), & & & 5 & \(\mu \mathrm{A}\) \\
\hline Logic Input Current & \(\mathrm{I}_{\text {IN }}\) & \(V_{\text {IN }}=5.0 \mathrm{~V}\) & & & 75 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance & \(\mathrm{C}_{\mathrm{IN}}\) & & & 8 & & pF \\
\hline SUPPLY CHARACTERISTICS & & & & & & \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {ss }}\) & & & & 10 & ppm/V \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{CC}}\) & & & 15 & 20 & mA \\
\hline Negative Supply Current & \(\mathrm{I}_{\mathrm{EE}}\) & & & 7.5 & 10 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\text {DISS }}\) & & & 190 & 250 & mW \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) All supplies can be varied \(\pm 5 \%\) and operation is guaranteed. Device is tested with nominal supplies.
\({ }^{2}\) Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.
\({ }^{3}\) These proposed specifications are prior to complete electrical characterization and are not guaranteed. Contact your local sales office for complete information.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}

Operating Temperature Range . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Junction Temperature . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec ) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
\(\mathrm{V}_{\mathrm{CC}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
V \(_{\text {EE }}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 18 V
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}
- Fast Settling ........ 225nsec (8 Bits), 375nsec (10 Bits)
- Stable .................... Tempcos to \(\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) Max
- Commercial, Industrial and Military Models Available
- TTL Compatible Logic Inputs
- Wide Supply Range
\(\pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- Available in Die Form

\section*{GENERAL DESCRIPTION}

The DAC-100 is a complete 10-bit resolution digital-to-analog converter constructed on two monolithic chips in a single 16 -pin DIP. Featuring excellent linearity vs. temperature performance, the DAC-100 includes a low tempco voltage reference, ten current source/switches and a high stability thin-film R-2R ladder network. Maximum application flexibility is provided by the fast current output, matched bipolar offset and feedback resistors. Resistors are included for use with an external op amp for voltage output applications.

Although all units have 10-bit resolution, a wide choice of linearity and temperature coefficient options are provided to allow price/performance optimization.

The small size, wide operating temperature range, and high reliability construction make the DAC-100 ideal for aerospace applications. Other applications include use in servopositioning systems, \(\mathrm{X}-\mathrm{Y}\) plotters, CRT displays, programmable power supplies, analog meter movement drivers, waveform generators and high speed analog-to-digital converters.

\section*{PIN CONNECTIONS}


\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { N.L.** } \\
& \text { \%FS } \\
& \text { MAX }
\end{aligned}
\]} & \multirow[t]{2}{*}{TEMPCO* ppm \(/{ }^{\circ} \mathrm{C}\) MAX} & \multicolumn{2}{|l|}{MILITARY TEMPERATURE} & \multicolumn{2}{|l|}{INDUSTRIAL TEMPERATURE} & \multicolumn{2}{|l|}{COMMERCIAL TEMPERATURE} \\
\hline & & \(\mathrm{V}_{0}= \pm 5 \mathrm{~V} / 10 \mathrm{~V}\) & \(\mathrm{V}_{0}= \pm 2.5 \mathrm{~V} / 5 \mathrm{~V}\) & \(\mathrm{V}_{0}= \pm 5 \mathrm{~V} / 10 \mathrm{~V}\) & \(\mathrm{V}_{0}= \pm \mathbf{2 . 5 V / 5 V}\) & \(\mathrm{V}_{0}= \pm 5 \mathrm{~V} / 10 \mathrm{~V}\) & \(\mathrm{V}_{0}= \pm \mathbf{2 . 5 V / 5 V}\) \\
\hline \(\pm 0.05\) & \(\pm 60\) & DAC100ACQ5/883 & DAC100ACQ6/883 & DAC100ACQ7 & DAC100ACQ8 & DAC100ACQ3 & DAC100ACQ4 \\
\hline \(\pm 0.10\) & \(\pm 30\) & - & - & DAC100BBQ7 & DAC100BBQ8 & - & - \\
\hline \(\pm 0.10\) & \(\pm 60\) & DAC100BCQ5/883 & - & - & - & DAC100BCQ3 & DAC100BCQ4 \\
\hline \(\pm 0.20\) & \(\pm 60\) & DAC100CCQ5/883 & DAC100CCQ6/883 & DAC100CCQ7 & - & DAC100CCQ3 & DAC100CCQ4 \\
\hline \(\pm 0.30\) & \(\pm 120\) & - & - & - & - & DAC100DDQ3 & - \\
\hline
\end{tabular}
* Part number construction: The 1st letter following DAC-100 (A-D) refers to the nonlinearity specification; the 2nd letter (A-D) refers to the full-scale tempco; the letter \(Q\) refers to the package; and the end numeral indicates the output voltage and temperature.

\footnotetext{
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
}

\section*{SIMPLIFIED SCHEMATIC}


ABSOLUTE MAXIMUM RATINGS (Note 1)

\(\mathrm{V}+\) Supply to Output ............................................. 0 to +18 V
V-Supply to Output ............................................. 0 to -18 V
Logic Inputs to Output......................................... -1 V to +6 V
Operating Temperature Range Q3, Q4 \(\ldots . . . . . . . . . . .0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature ..................................................... \(-25^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Storage Temperature Range ....................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 60 sec ) ....................... \(+300^{\circ} \mathrm{C}\)
\begin{tabular}{lccc} 
PACKAGE TYPE & \(\Theta_{\mathrm{jA}}\) (Note 2) & \(\Theta_{\mathrm{IC}}\) & UNITS \\
\hline 16-Pin Hermetic DIP (Q) & 94 & 12 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline NOTES: \\
1. Ratings apply to DICE and packaged parts, unless otherise noted. \\
2. \(\Theta_{\mathrm{jA}}\) is specified for worst case mounting conditions, i.e., \(\Theta_{\mathrm{jA}}\) is specified for device \\
in socket for CerDIP package.
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for Q 7 and Q 8 devices; \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\) for Q 3 and Q4; \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for Q 5 and Q 6 devices, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-100 & MIN & TYP & MAX & UNITS \\
\hline Resolution & & & & 10 & - & - & Bits \\
\hline Nonlinearity & & ( \(\pm 1 / 2 \mathrm{LSB}-10\) bits) & A- & - & - & \(\pm 0.05\) & \\
\hline (For nonlinearity/tempco & NL & ( \(\pm 1 / 2 \mathrm{LSB}-9\) bits) & B- & - & - & \(\pm 0.1\) & \\
\hline combinations, see Ordering & NL & ( \(\pm 1 / 2\) LSB -8 bits) & C- & - & - & \(\pm 0.2\) & \%FS \\
\hline Information) & & ( \(\pm 3 / 4\) LSB -8 bits) & D- & - & - & \(\pm 0.3\) & \\
\hline \multirow[b]{3}{*}{Full-Scale Tempco (See Full-Scale Test Circuit)} & \multirow{3}{*}{\(\mathrm{T}_{\mathrm{C}}\)} & & -B & - & - & \(\pm 30\) & \multirow{3}{*}{\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)} \\
\hline & & & -C & - & - & \(\pm 60\) & \\
\hline & & & -D & - & - & \(\pm 120\) & \\
\hline \multirow{5}{*}{Settling Time \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & \multirow{5}{*}{\(t_{s}\)} & to \(\pm 0.05 \%\) FS & ALL & - & - & 375 & \multirow{5}{*}{ns} \\
\hline & & to \(\pm 0.1 \%\) FS & ALL & - & - & 300 & \\
\hline & & to \(\pm 0.2 \% \mathrm{FS}\) & ALL & - & - & 225 & \\
\hline & & to \(\pm 0.4 \%\) FS & ALL & - & - & 150 & \\
\hline & & to \(\pm 0.8 \%\) FS & ALL & - & - & 100 & \\
\hline \multirow[t]{6}{*}{Full-Range Output Voltage (Limits guarantee adjustability to exact \(10.0(5.0) \mathrm{V}\) with a \(200 \Omega\) Trimpot \({ }^{\oplus}\) between Adjust and V -)} & \multirow{6}{*}{\(V_{\text {FR }}\)} & \multicolumn{2}{|l|}{\multirow[t]{6}{*}{\begin{tabular}{l}
Connect FS Adjust to V 10 V Models (Q3, Q5, Q7) \\
(See Full-Scale Test Circuit) \\
5V Models (Q4, Q6, Q8)
\[
V_{I N}=0.7 \mathrm{~V}
\] \\
(See Basic Unipolar Voltage Output Circuit)
\end{tabular}}} & \multirow{6}{*}{10} & \multirow{6}{*}{-} & \multirow{6}{*}{11.1
5.55} & \multirow{6}{*}{V} \\
\hline & & & & & & & \\
\hline & & & & & & & \\
\hline & & & & & & & \\
\hline & & & & & & & \\
\hline & & & & & & & \\
\hline Zero-Scale Output Voltage & \(\mathrm{v}_{\mathrm{zs}}\) & \(\mathrm{V}_{\text {IN }}=2.1 \mathrm{~V}\) & ALL & - & - & 0.013 & \%FS \\
\hline Logic Inputs: High & \(\mathrm{V}_{\text {INH }}\) & Measured with respect to output pin & ALL & 2.1 & - & - & V \\
\hline Logic Inputs: Low & \(\mathrm{V}_{\text {INL }}\) & Measured with respect to output pin & ALL & - & - & 0.7 & V \\
\hline Logic Input Current, Each Input & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\mathrm{IN}}=0\) to +6 V & ALL & - & - & 5 & \(\mu \mathrm{A}\) \\
\hline Logic Input Resistance & \(\mathrm{R}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=0\) to +6 V & ALL & - & 3 & - & \(\mathrm{m} \Omega\) \\
\hline Logic Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & ALL & - & 2 & - & pF \\
\hline Output Resistance & \(\mathrm{R}_{\mathrm{O}}\) & & ALL & - & 500 & - & \(\mathrm{k} \Omega\) \\
\hline Output Capacitance & \(\mathrm{C}_{0}\) & & ALL & - & 13 & - & pF \\
\hline Applied Power Supplies: V+ & & & ALL & +6 & - & +18 & V \\
\hline Applied Power Supplies: V- & & & ALL & -6 & - & -18 & \(v\) \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {SS }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & ALL & - & - & \(\pm 0.10\) & \% per Volt \\
\hline \multirow{3}{*}{Power Consumption} & \multirow{3}{*}{\(P_{\text {D }}\)} & \(V_{S}= \pm 15 \mathrm{~V}\) & Q3, Q4 & - & 200 & 300 & \multirow{3}{*}{mW} \\
\hline & & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) & Q3, Q4 & - & 80 & - & \\
\hline & & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & Q5, Q6, Q7, Q8 & - & 200 & 250 & \\
\hline \multirow[t]{2}{*}{Positive Supply Current} & \multirow[t]{2}{*}{\(1+\)} & \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) & Q3, Q4 & - & - & 10 & \multirow[t]{2}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) & Q5, Q6, Q7, Q8 & - & - & 8.33 & \\
\hline \multirow[t]{2}{*}{Negative Supply Current} & \multirow[t]{2}{*}{\(1-\)} & \(V_{S}=-15 \mathrm{~V}\) & Q3, Q4 & - & - & -10 & \multirow[t]{2}{*}{mA} \\
\hline & & \(\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}\) & Q5, Q6, Q7, Q8 & - & - & -8.33 & \\
\hline
\end{tabular}

\section*{NOTE:}

For applications where long-term stability is critical, an external voltage reference
is recommended (see PMI REF-01/02).

\section*{dice Characteristics}


DIE SIZE \(.090 \times .064\) inch, 5760 sq. mils ( \(2.286 \times 1.701 \mathrm{~mm}, 3.888 \mathrm{sq} . \mathrm{mm}\) )
1. \(R_{B}\)
2. \(v-\)
3. OUTPUT
15. FULL-SCALE ADJ
16. \(R_{s}\)

R - Pads are connected to similarly marked pads on DAI-01

Note: Pads 4 - 14, See DAI-01


DIE SIZE \(0.080 \times 0.067\) inch, \(5,360 \mathrm{sq}\). mils ( \(2.032 \times 1.702 \mathrm{~mm}, 3.458 \mathrm{sq} . \mathrm{mm}\) )
2. \(V-\)
10. BIT 4
3. OUTPUT
11. BIT 3
4. BIT 10 (LSB)
5. BIT 9
12. BIT 2
5. BTr
13. BIT 1 (MSB)
6. BIT 8
7. BIT 7
8. BIT 6
9. BIT 5

These die versions are available on special order; contact your PMI sales office.

WAFER TEST LIMITS at \(T_{A}=25^{\circ} \mathrm{C}\) for the R-2R Ladder Network comprised of R1-R8, R12, R23, R34, R45 and R56 when connected to an ideal DAI-01, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{3}{|c|}{DAR-01-N} & \multicolumn{3}{|c|}{DAR-01-G} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Nonlinearity & \(\mathrm{VR1}=3.2 \mathrm{~V}\) & - & - & \(\pm 0.035\) & - & - & \(\pm 0.05\) & \% \\
\hline
\end{tabular}

WAFER TEST LIMITS at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VR} 1=3.2 \mathrm{~V}\), unless otherwise noted.
\begin{tabular}{llllll}
\hline & CONDITIONS & & DAR-01 & \\
PARAMETER & Absolute Measurement & MIN & TYP & MAX & \\
\hline Resistance R1 & Ideal \(=1.00503\) to 1 & 2.56 & - & 3.84 & \\
\hline Ratio RC1 to R1 & Ideal \(=1.29959\) to 1 & -1 & - & +1 & \\
\hline Ratio R1 to RS1 & Ideal \(=1.29959\) to 1 & -1 & - & +1 & \\
\hline Ratio R1 to RS2 & Ideal \(=1.92211\) to 1 & -1 & - & +1 & \\
\hline Ratio RB to R1 & & -1 & - & +1 & \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

\section*{DAC-100}

TYPICAL ELECTRICAL CHARACTERISTICS in common to all grades.
\begin{tabular}{llllll}
\hline & & & DAR-01 & \\
PARAMETER & CONDITIONS & MIN & TYP & MAX & \\
\hline Absolute Temperature Coefficient & All Resistors & - & \(\pm 180\) & - & 0 \\
\hline Tracking Temperature Coefficient & All Resistors with Respect to R1 & - & 3 & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

WAFER TEST LIMITS at \(T_{A}=25^{\circ} \mathrm{C}\) when connected to an ideal DAR-01, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{DAI-01-N} & \multicolumn{3}{|c|}{DAI-01-G} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Nonlinearity & NL & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & - & - & \(\pm 0.05\) & - & - & \(\pm 0.1\) & \% \\
\hline Internal Reference Voltage & \(V_{\text {MCR }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & 6.6 & - & 6.900 & 6.6 & - & 6.900 & V \\
\hline
\end{tabular}

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) when connected to an ideal DAR-01, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & \multicolumn{3}{|l|}{DAI-01} & UNITS \\
\hline Resolution & & 10 & - & 10 & Bits \\
\hline Analog Output Current & All Bits Low, V-Connected to FS Adjust & 1840 & - & 2274 & \(\mu \mathrm{A}\) \\
\hline Zero-Scale Output Current & All Bits High, V-Connected to FS Adjust & - & - & \(\pm 0.011\) & \(\% 1_{\text {FS }}\) \\
\hline Logic Input "0" & Measured with Respect to Output & - & - & 0.7 & V \\
\hline Logic Input "1" & Measured with Respect to Output & 2.1 & - & - & V \\
\hline Supply Current & All Bits High, V-Connected to FS Adjust & - & - & 8.33 & mA \\
\hline Power Supply Rejection & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & - & - & 0.1 & \(\% \mathrm{I}_{\mathrm{FS}} / \mathrm{V}\) \\
\hline
\end{tabular}

NOTE:
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and when connected to an ideal DAR-01, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{DAI-01-N} & \multicolumn{3}{|c|}{DAI-01-G} & \\
\hline PARAMETER CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & UNITS \\
\hline Full-Scale Temperature Coefficient (Note) & - & \(\pm 60\) & - & - & \(\pm 60\) & - & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTE:}

Full-Scale Temperature Coefficient is defined as the change in output voltage measured in the basic unipolar voltage output test circuit shown on the DAC-100 data sheet and is expressed in ppm between \(25^{\circ} \mathrm{C}\) and either temperature extreme divided by the corresponding temperature change.

BASIC CONNECTIONS
BASIC UNIPOLAR VOLTAGE OUTPUT CIRCUIT


BASIC BIPOLAR VOLTAGE OUTPUT CIRCUIT


\section*{APPLICATIONS INFORMATION}

FULL RANGE OUTPUT ADJUSTMENT - The output current of the DAC-100 may be reduced to produce an exact 10.000 (5.000) volt output by connecting a \(200 \Omega\) adjustable resistance between the full-scale adjust pin and V -. Adjustment should be made with an input of all "zeroes."

LOWER RESOLUTION APPLICATIONS - The DAC-100 may be used in applications requiring less than 10 bits of resolution. All unused logic inputs must be tied to logic high for proper operation. "Floating" logic inputs can cause improper operation.

REDUCED RESOLUTION APPLICATION


LOGIC CODING - The DAC-100 uses complementary or inverted binary logic coding, i.e., an all "zeroes" input produces a full range output, while an all "ones" input produces a zero-scale output. Each lesser significant bit's weight is onehalf the previous more significant bit's value. High logic input turns the bit "OFF," low logic input level turns the bit "ON".

LOGIC COMPATIBILITY - The input logic levels are directly compatible with TTL logic and may also be used with CMOS logic powered from a single +5 volt supply.

NONLINEARITY (NL) - The maximum deviation from an ideal straight line drawn between the end points, expressed as a percent of full-scale range (FSR) or given in terms of LSB value. The end points are zero-scale output to full-scale output for unipolar operation and minus full-scale to positive full-scale for bipolar operation.

BIPOLAR OPERATION - The DAC-100 may be converted to bipolar operation by injecting a half-scale current into the output; this is accomplished by connecting the internal bipolar resistor to \(a+6.4\) volt reference. Trimming of the zero output may be facilitated by placing a \(500 \Omega\) adjustable resistance in series with the +6.4 volts.

VOLTAGE AT OUTPUT PIN - The DAC-100 is designed to be operated with the voltage at the output pin held very close to zero volts. Input logic threshold levels are directly affected by output pin voltage changes; voltage swings at the output may cause loss of linearity due to improper switching of bits. Large voltage swings may cause permanent damage and should be avoided. Proper operation can be obtained with output voltages held within \(\pm 0.7\) volts; a pair of back-to-back silicon diodes tied from the output to ground is a convenient way of clamping the output to this limit.

TYPICAL APPLICATIONS
EXTERNAL REFERENCE CONNECTION


ANALOG SUM OF TWO DIGITAL NUMBERS


DIGITALLY PROGRAMMED LEVEL DETECTOR


BINARY-CODED-DECIMAL D/A CONVERSION

*CAN BE EXPANDED TO 3 DIGITS BY ADDITION OF A THIRD DAC AND 99 TO 1 CURRENT DIVIDER.

\section*{INTERFACING WITH CMOS LOGIC}

The DAC-100 requires only about \(1 \mu \mathrm{~A}\) of input current into each logic stage. This enables use with CMOS inputs as long as one rule is observed; logic input voltages should not exceed 6.5 volts or \(V+\), whichever is smaller. To provide an understanding of this rule, it is necessary to discuss the logic input stage design.

\section*{LOGIC INPUT STAGE DESIGN}

For simplicity, only one of the ten identical input circuits is shown below. The DAC-100 uses a fast current-steering technique that switches a bit-weighted current between the positive supply ( \(\mathrm{V}+\) ) and the analog output, which is usually constrained to be at zero volts (virtual ground) by an external summing amplifier.

DAC-100 - LOGIC INPUT STAGE


Switching is accomplished by forward biasing Q4, diodeconnected transistor, for the bit "ON" condition and back biasing Q4 in the "OFF" condition. For the "ON" condition ( \(\mathrm{V}_{\text {IN }} \leq 0.7\) volts), Q3 is "OFF" - all of the bit-weighted current, \(I_{1}\), flows from the analog output through Q4 and ultimately to \(V\)-. In the "OFF" condition ( \(V_{I N} \geq 2.1\) volts), Q3 is "ON", Q4 is back biased, and the bit-weighted current is sourced from the positive power supply instead of the analog output.
If \(\mathrm{V}_{\text {IN }}\) is too high, Q4's emitter-base junction will experience reverse breakdown and a fault condition will occur. Equation 1 describes this condition:
1) \(B V_{I H}=V_{B E 1}+V_{B E 2}+V_{B E 3}+B V_{E B 4} \cong 7.7\) volts

Using this relationship, it can be seen that a conservative input voltage limit would be around 6.5 volts. When the 6.5 V input limit is observed, DAC-100 operation with CMOS inputs is easily achieved.

\section*{\(\pm 6\) VOLT POWER SUPPLY OPERATION}

This is the most convenient method of interfacing the DAC-100 with CMOS logic. At \(\pm 6\) volts the DAC-100 power dissipation is only 80 mW , which is very small considering the inclusion of a complete internal reference. No interfacing components are required with \(\pm 5 \%\) power supplies, and the CMOS logic and DAC-100 can use the same +6 volt power supply. In this application the device is directly CMOS compatible.

\section*{BLOCK DIAGRAM - CMOS TO DAC-100 INTERFACE}


\section*{HIGH LEVEL CMOS INTERFACING}

The block diagram below illustrates a convenient method for interfacing CMOS input levels between 6.5 volts and 15 volts with the DAC-100. Inexpensive and readily available CMOS hex buffer/converters step down the high-level inputs to TTL levels that cannot exceed 5 volts - clearly satisfying the input stage voltage rule.
In addition to level shifting, buffer/converters provide input coding flexibility since they are available as inverting (CD4049A) or non-inverting (CD4050A) devices. This gives the user a choice between negative-true and positive-true binary coding and allows the same basic DAC-100 to CMOS interfacing method to be used in either type of application.
Since buffer/converter power consumption is very low, the required +5 volts can be provided by a simple regulator or even a resistive divider in some applications. In a multi-DAC system, one central, inexpensive three-terminal IC regulator can supply several level shifting devices.

\section*{NOTE:}

For a more complete explanation and detailed circuit connections, refer to AN-14, "Interfacing PMI D/A's with CMOS Logic."

\section*{BURN-IN CIRCUIT}


SUCCESSIVE APPROXIMATION A/D CONVERTER (8-BIT)


TRACKING (SERVO-TYPE) A/D CONVERTER


\section*{FEATURES}
- Differential Nonlinearity ......................... \(\pm\) 1/2LSB
- Nonlinearity .............................................. . . \(0.05 \%\)
- Fast Settling Time ..................................... . . 250ns
- High Compliance ............................. \(\mathbf{- 5 V}\) to +10 V
- Differential Outputs ................................ 0 to 4mA
- Guaranteed Monotonicity . . . . . . . . . . . . . . . . . . . . . . 12 Bits
- Low Full-Scale Tempco . \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Circuit Interface to TTL, CMOS, ECL, PMOS/NMOS
- Low Power Consumption ......................... 225mW
- Industry Standard AM6012 Pinout
- Available in Die Form

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{cccc}
\hline & \multicolumn{2}{c}{ PACKAGE } & \begin{tabular}{c} 
OPERATING \\
DEMPERATURE
\end{tabular} \\
\cline { 2 - 4 } DNL & CERDIP & PLASTIC & 20-PIN
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{GENERAL DESCRIPTION}

The DAC-312 series of 12-bit multiplying digital-to-analog converters provide high speed with guaranteed performance to \(0.012 \%\) differential nonlinearity over the full commercial operating temperature range.

Based on the segmented design approach pioneered by PMI with the COMDAC® line of data converters, the DAC-312 combines a 9-bit master D/A converter with a 3-bit (MSB's) segment generator to form an accurate 12-bit D/A converter at low cost. This technique guarantees a very uniform step size (up to \(\pm 1 / 2\) LSB from the ideal), monotonicity to 12 bits and integral nonlinearity to \(0.05 \%\) at its differential current outputs. In order to provide the same performance with a 12-bit R-2R ladder design, an integral nonlinearity over temperature of \(1 / 2\) LSB \((0.012 \%)\) would be required.
The 250 ns settling time with low glitch energy and low power consumption are achieved by careful attention to the circuit design and stringent process controls. Direct interface with all popular logic families is achieved through the logic threshold terminal.

\section*{PIN CONNECTIONS}
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
MSB B1 \(\qquad\) \\
82 \(\square\) \\
вз \\
B4
\(\square\) 4 \\
85 \(\square\) \\
B6 \(\square\) \\
87 7 \\
88 8 \\
B10 10
\end{tabular} &  & \begin{tabular}{l}
20-PIN HERMETIC DIP (R-Suffix) \\
20-PIN PLASTIC DIP (P-Suffix) \\
20-PIN SOL (S-Suffix)
\end{tabular} \\
\hline
\end{tabular}

\section*{FUNCTIONAL DIAGRAM}


\footnotetext{
Manufactured under one or more of the following patents: 4,055,773; 4,056,740; 4,092,639
}

\section*{DAC-312}

High compliance and low drift characteristics (as low as \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) are also features of the DAC-312 along with an excellent power supply rejection ratio of \(\pm .001 \% \mathrm{FS} / \% \Delta \mathrm{~V}\). Operating over a power supply range of \(+5 /-11 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) the device consumes 225 mW at the lower supply voltages with an absolute maximum dissipation of 375 mW at the higher supply levels.
With their guaranteed specifications, single chip reliability and low cost, the DAC-312 device makes excellent building blocks for A/D converters, data acquisition systems, video display drivers, programmable test equipment and other applications where low power consumption and complete input/output versatility are required.

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}

Operating Temperature
DAC-312E ................................................................. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
DAC-312F, DAC-312H .......................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Junction Temperature .................................... \(65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec ) ..... \(300^{\circ} \mathrm{C}\)
Power Supply Voltage ..... \(\pm 18 \mathrm{~V}\)
Logic Inputs ..... \(-5 V\) to \(+18 V\)
Analog Current Outputs. ..... -8 V to +12 V
Reference Inputs \(\mathrm{V}_{14}, \mathrm{~V}_{1}\) ..... V - to \(\mathrm{V}+\)
Reference Input Differential Voltage \(\left(V_{14}, V_{15}\right)\) ..... \(\pm 18 \mathrm{~V}\)
Reference Input Current ( \(\mathrm{I}_{14}\) ) ..... 1.25 mA
\begin{tabular}{|c|c|c|c|}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}(\) (Note 2) & \(\theta_{\text {Jc }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C}\) / \\
\hline 20-Pin Plastic DIP (P) & 69 & 27 & \({ }^{\circ} \mathrm{C}\) W \\
\hline 20-Pin SOL (S) & 88 & 25 & \({ }^{\circ} \mathrm{C}\) W \\
\hline
\end{tabular}

\section*{NOTES:}
1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
2. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) for DAC-312E and \(-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for DAC312 F , DAC-312H, unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\text {OUT }}\) and \(\overline{\mathrm{I}_{\text {OuT }}}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-312E} & \multicolumn{3}{|c|}{DAC-312F} & \multicolumn{3}{|r|}{DAC-312H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & & 12 & - & - & 12 & - & - & 12 & - & - & Bits \\
\hline Monotonicity & & & 12 & - & - & 12 & - & - & 12 & - & - & Bits \\
\hline Differential Nonlinearity & DNL & Deviation from ideal step size (Note 2) & - & - & \[
\begin{array}{r} 
\pm 0.0125 \\
\pm 0.5 \\
\hline
\end{array}
\] & - & - & \[
\begin{array}{r} 
\pm 0.0250 \\
\pm 1 \\
\hline
\end{array}
\] & - & - & \[
\begin{array}{r} 
\pm 0.0250 \\
\pm 1 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \text { \%FS } \\
& \text { LSB }
\end{aligned}
\] \\
\hline Nonlinearity & INL & Deviation from ideal straight line (Note 2) & - & - & \(\pm 0.05\) & - & - & \(\pm 0.05\) & - & - & \(\pm 0.05\) & \%FS \\
\hline \begin{tabular}{l}
Full-Scale \\
Current
\end{tabular} & \(I_{\text {fS }}\) & \begin{tabular}{l}
\[
\begin{aligned}
& V_{R E F}=10.000 \mathrm{~V} \\
& R_{14}=R_{15}=10.000 \mathrm{k} \Omega
\end{aligned}
\] \\
(Note 2)
\end{tabular} & 3.967 & 3.999 & 4.031 & 3.935 & 3.999 & 4.063 & 3.935 & 3.999 & 4.063 & mA \\
\hline Full-Scale Tempco & \(\mathrm{TCl}_{\mathrm{FS}}\) & & & \[
\begin{array}{r} 
\pm 5 \\
\pm 0.005
\end{array}
\] & \[
\begin{array}{r} 
\pm 20 \\
\pm 0.002
\end{array}
\] & - & \[
\begin{array}{r} 
\pm 10 \\
\pm 0.001
\end{array}
\] & \[
\begin{array}{r} 
\pm 40 \\
\pm 0.004
\end{array}
\] & - & \[
\begin{array}{r} 
\pm 80 \\
\pm 0.008
\end{array}
\] & - & \[
\begin{aligned}
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
& \% \mathrm{FS} /{ }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Output Voltage Compliance & \(V_{O C}\) & DNL Specification guaranteed over compliance range & -5 & - & +10 & -5 & - & +10 & -5 & - & +10 & V \\
\hline Full-Scale Symmetry & \(t_{\text {FSS }}\) & \(\left|I_{F S}\right|-\left|I_{F S}\right|\) & - & \(\pm 0.4\) & \(\pm 1\) & - & \(\pm 0.4\) & \(\pm 2\) & - & \(\pm 0.4\) & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline Zero-Scale Current & Izs & & - & - & 0.10 & - & - & 0.10 & - & - & 0.10 & \(\mu \mathrm{A}\) \\
\hline Settling Time & \(t_{s}\) & To \(\pm 1 / 2\) LSB, all bits switched ON or OFF (Note 1) & - & 250 & 500 & - & 250 & 500 & - & 250 & 500 & ns \\
\hline Propagation Delay all bits & \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\(t_{\text {PHL }}\)
\end{tabular} & All bits switched 50\% point logic swing to \(50 \%\) point output (Note 1) & - & 25 & 50 & - & 25 & 50 & - & 25 & 50 & ns \\
\hline Output Resistance & \(\mathrm{R}_{0}\) & & - & > 10 & - & - & > 10 & - & - & >10 & - & M \(\Omega\) \\
\hline Output Capacitance & \(\mathrm{C}_{\text {OUT }}\) & & - & 20 & - & - & 20 & - & - & 20 & - & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) for DAC -312 E and \(-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for DAC312 F , DAC-312H, unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\text {OUT }}\) and \(\mathrm{I}_{\mathrm{OUT}}\). Continued
\begin{tabular}{llllllllllll}
\hline
\end{tabular}

\section*{NOTES:}
1. Guaranteed by design.
2. \(T_{A}=25^{\circ} \mathrm{C}\) for DAC- 312 H grade only.

\section*{DICE CHARACTERISTICS}

\begin{tabular}{|c|c|}
\hline 1. \(\mathrm{B1}\) (MSB) & 11. B11 \\
\hline 2. B2 & 12. B12 (LSB) \\
\hline 3. B3 & 13. VLC/AGND \\
\hline 4. B4 & 14. \(\mathrm{V}_{\text {REF }}\left({ }^{+}\right)\) \\
\hline 5. B5 & 15. Vref (-) \\
\hline 6. B6 & 16. COMP \\
\hline 7. B7 & 17. V- \\
\hline 8. B8 & 18. \(\mathrm{I}_{0}\) \\
\hline 9. B9 & 19. \({ }_{0}\) \\
\hline 10. B10 & 20. V+ \\
\hline
\end{tabular}

DIE SIZE \(0.141 \times 0.096\) inch, \(\mathbf{1 3 , 5 3 6 ~ s q . ~ m i l s ~ ( ~} \mathbf{3 . 5 8} \times \mathbf{2 . 4 4} \mathbf{~ m m}, 8.74 \mathrm{sq} . \mathrm{mm}\) )

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\text {OUT }}\) and IOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-312N LIMIT & DAC-312G LIMIT & UNITS \\
\hline Resolution & & & 12 & 12 & Bits MIN \\
\hline Monotonicity & & & 12 & 12 & Bits MIN \\
\hline Nonlinearity & & & \(\pm 0.05\) & \(\pm 0.05\) & \%FS MAX \\
\hline Output Voltage Compliance & \(v_{\text {oc }}\) & Full-Scale Current Change <1/2 LSB & \[
\begin{array}{r}
+10 \\
+5
\end{array}
\] & \[
\begin{array}{r}
+10 \\
-5
\end{array}
\] & \begin{tabular}{l}
\(V\) MAX \\
V MIN
\end{tabular} \\
\hline Full-Scale Current & & \[
\begin{aligned}
& V_{\mathrm{REF}}=10.000 \mathrm{~V} \\
& \mathrm{R}_{14}, \mathrm{R}_{15}=10.000 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& 4.031 \\
& 3.967
\end{aligned}
\] & \[
\begin{aligned}
& 4.063 \\
& 3.935
\end{aligned}
\] & mA MAX mA MIN \\
\hline Full-Scale Symmetry & \(\mathrm{I}_{\text {fSS }}\) & & \(\pm 1\) & \(\pm 2\) & \(\mu \mathrm{A}\) MAX \\
\hline Zero-Scale Current & \(\mathrm{Izs}^{\text {s }}\) & & 0.1 & 0.1 & \(\mu \mathrm{A}\) MAX \\
\hline Differential Nonlinearity & DNL & Deviation from ideal step size & \[
\begin{array}{r} 
\pm 0.012 \\
\pm 1 / 2
\end{array}
\] & \[
\begin{array}{r} 
\pm 0.025 \\
\pm 1 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
\text { \%FS MAX } \\
\text { Bits (LSB) MAX } \\
\hline
\end{array}
\] \\
\hline Logic Input Levels "0" & \(\mathrm{V}_{\mathrm{IL}}\) & \(\mathrm{V}_{\mathrm{LC}}=\mathrm{GND}\) & 0.8 & 0.8 & V MAX \\
\hline Logic Input Levels "1" & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{LC}}=\mathrm{GND}\) & 2 & 2 & V MIN \\
\hline Logic Input Swing & \(\mathrm{v}_{\text {IS }}\) & & +18
-5 & \[
\begin{array}{r}
+18 \\
-5
\end{array}
\] & v max V MIN \\
\hline Reference Bias Current & \(\mathrm{l}_{15}\) & & -2 & -2 & \(\mu \mathrm{A}\) MAX \\
\hline \begin{tabular}{l}
Power Supply \\
Sensitivity
\end{tabular} & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \mathrm{PSSI}_{\mathrm{FS}-} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=+13.5 \mathrm{~V} \text { to }+16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\
& \mathrm{~V}-=-13.5 \mathrm{~V} \text { to }-16.5 \mathrm{~V}, \mathrm{~V}+=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.001 \\
& \pm 0.001 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.001 \\
& \pm 0.001 \\
& \hline
\end{aligned}
\] & \%/\% MAX \\
\hline \[
\begin{aligned}
& \text { Power Supply } \\
& \text { Current } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I}+ \\
& \mathrm{I} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }} \leq 1.0 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & 7
-18 & 7
-18 & mA MAX \\
\hline Power Dissipation & \(P_{\text {D }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }} \leq 1.0 \mathrm{~mA}
\end{aligned}
\] & 375 & 375 & mW MAX \\
\hline
\end{tabular}

NOTE:
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics refer to both IOUT and IOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-312N TYPICAL & DAC-312G TYPICAL & UNITS \\
\hline Reference input Slew Rate & \(\mathrm{dl} / \mathrm{dt}\) & & 8 & 8 & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Propagation Delay & \(\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}\) & Any Bit & 25 & 25 & ns \\
\hline Settling Time & \(\mathrm{t}_{\text {s }}\) & To \(\pm 1 / 2\) LSB, All Bits Switched ON or OFF. & 250 & 250 & ns \\
\hline Full-Scale & TC IFS & & \(\pm 10\) & \(\pm 10\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

TYPICAL PERFORMANCE CHARACTERISTICS



POWER SUPPLY CURRENT vs POWER SUPPLY VOLTAGE


REFERENCE AMPLIFIER
SMALL-SIGNAL FREQUENCY RESPONSE



REFERENCE AMPLIFIER LARGE-SIGNAL FREQUENCY RESPONSE


OUTPUT COMPLIANCE vs TEMPERATURE


TRUE AND COMPLEMENTARY OUTPUT OPERATION
 (0000 0000 0000) \(\quad I_{\text {REF }}=1.0 \mathrm{~mA} \quad(111111111111)\)

GAIN ACCURACY vs REFERENCE CURRENT


\section*{NEGATIVE LOW IMPEDANCE OUTPUT OPERATION}


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO \(\bar{I}_{0}\) (PIN 19); CONNECT \(I_{0}\) (PIN 18) TO GROUND.

ACCOMMODATING BIPOLAR REFERENCES


\section*{BASIC POSITIVE REFERENCE OPERATION}


POSITIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO TO (PIN 19); CONNECT \(\mathrm{I}_{\mathrm{O}}\) (PIN 18) TO GROUND.

\section*{BASIC NEGATIVE REFERENCE OPERATION}


\section*{RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT}


PULSED REFERENCE OPERATION


\section*{BASIC CONNECTIONS}

\section*{INTERFACING WITH VARIOUS LOGIC FAMILIES}


\section*{BIPOLAR OFFSET (TRUE ZERO)}


\section*{BASIC CONNECTIONS}

\section*{BASIC UNIPOLAR OPERATION}


NOTE:
CODE MAY BE COMPLEMENTED BY REVERSING \(I_{O} \& \Gamma_{0}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline CODE FORMAT & OUTPUT SCALE & \[
\begin{gathered}
\text { MSB } \\
\text { B1 }
\end{gathered}
\] & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B9 & B10 & B11 & \[
\begin{aligned}
& \text { LSB } \\
& \text { B12 }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{I}_{0} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{gathered}
\overline{I_{0}} \\
(\mathrm{~mA})
\end{gathered}
\] & Vout \\
\hline \multirow[t]{4}{*}{Straight Binary; unipolar with true input code, true zero output.} & Positive full-scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 9.9976 \\
\hline & Positive full-Scale - LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & & 0 & 3.998 & 0.001 & 9.9951 \\
\hline & LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & 0.0024 \\
\hline & Zero-scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & 0.0000 \\
\hline \multirow[t]{4}{*}{Complementary binary; unipolar with complementary input code, true zero output.} & Positive full-scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & 9.9976 \\
\hline & Positive full-scale -LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & 9.9951 \\
\hline & LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 0.0024 \\
\hline & Zero-scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 0.0000 \\
\hline
\end{tabular}

\section*{SYMMETRICAL OFFSET OPERATION}


\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC-312 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full range output current is a linear function of the reference current and is given by:
\[
\begin{gathered}
\mathrm{I}_{\mathrm{FR}}=\frac{4095}{4096} \times 4 \times\left(\mathrm{I}_{\mathrm{REF}}\right)=3.999 \mathrm{I}_{\mathrm{REF}}, \\
\text { where } \mathrm{I}_{\mathrm{REF}}=\mathrm{I}_{14}
\end{gathered}
\]

In positive reference applications, an external positive reference voltage forces current through R14 into the \(\mathrm{V}_{\text {REF ( }+ \text { ) }}\) terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\text {REF(-) }}\) at pin 15 . Reference current flows from ground through R14 into \(\mathrm{V}_{\mathrm{REF}(+)}\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R15 (nominally equal to R14) is used to cancel bias current errors.

Bipolar references may be accomodated by offsetting \(V_{\text {REF }}\) or pin 15. The negative common-mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}^{-}}=\mathrm{V}\) - plus ( \(\mathrm{I}_{\mathrm{REF}} \mathrm{X} 3 \mathrm{k} \Omega\) ) plus 1.23 V . The positive common-mode range is \(\mathrm{V}+\) less 1.8 V .

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0 V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{F S}\) will eliminate the need for trimming \(I_{\text {REF }}\). If required, full scale trimming may be accomplished by adjusting the value of R14, or by using a potentiometer for R14. An improved method of full-scale trimming which eliminates potentiometer T.C. effects is shown in the Recommended Full-Scale Adjustment circuit.
The reference amplifier must be compensated by using a capacitor from pin 16 to V -. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

\section*{MULTIPLYING OPERATION}

The DAC-312 provides excellent multiplying performance with an extremely linear relationship between \(I_{\text {FS }}\) and \(I_{\text {REF }}\) over a range of 1 mA to \(1 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(I_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 1.0 mA . Although some degradation of gain accuracy will be realized
at reduced values of \(I_{\text {REF. }}\) (See Gain Accuracy vs Reference Current).

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to \(V\)-. The value of this capacitor depends on the impedance presented to pin 14 for R14 values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\), minimum values of \(C_{C}\) are 5,10 , and 25 pF . Larger values of \(R 14\) require proportionately increased values of \(\mathrm{C}_{\mathrm{C}}\) for proper phase margin.

For fastest response to a pulse, low values of R14 enabling small \(C_{C}\) values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R 14=1 \mathrm{k} \Omega\) and \(\mathrm{C}_{C}=5 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu \mathrm{s}\) enabling a transition from \(\mathrm{I}_{\mathrm{REF}}=0\) to \(\mathrm{I}_{\mathrm{REF}}=\) 1 mA in 250 ns .

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(I_{\text {REF }}=0\) ) condition. Full-scale transition ( 0 to 1 mA ) occurs in 62.5 ns when the equivalent impedance at pin 14 is \(800 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(8 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{LOGIC INPUTS}

The DAC-312 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(40 \mu \mathrm{~A}\) logic input current, and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -5 and +10 V . This enables direct interface with +15 V CMOS logic, even when the DAC-312 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V - plus ( \(\mathrm{I}_{\mathrm{REF}} \mathrm{X} 3 \mathrm{k} \Omega\) ) plus 1.8 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, \(V_{\text {LC }}\) ). The appropriate graph shows the relationship between \(\mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{V}_{T H}\) over the temperature range, with \(\mathrm{V}_{\mathrm{TH}}\) nominally 1.4 above \(V_{\text {LC }}\). For TTL interface, simply ground pin 13 . When interfacing ECL, an \(\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see block titled "Interfacing With Various Logic Families". For general setup of the logic control circuit, it should be noted that pin 13 will sink 7 mA typical; external circuitry should be designed to accommodate this current.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided where \(I_{O}+\bar{I}_{O}=I_{F R}\). Current appears at the "true" output when a " 1 " is applied to each iogic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increases \(\bar{T}_{O}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(I_{F R}\); do not leave an unused output pin open.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25 V above V - and is independent of the positive supply. Negative compliance is +10 V above \(\mathrm{V}-\).
The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-312 operates over a wide range of power supply voltages from a total supply of 20 V to 36 V . When operating with \(V\)-supplies of -10 V or less, \(\mathrm{I}_{\mathrm{REF}} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with \(\mathrm{I}_{\mathrm{REF}}=\) 1 mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.
Symmetrical supplies are not required, as the DAC-312 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-312 are guaranteed to apply over the entire rated operating temperature range. Full-Scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero-scale output current and drift essentially negligible compared to \(1 / 2\) LSB.
The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for min-
imum overall full-scale drift. Settling times of the DAC-312 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

\section*{SETTLING TIME}

The DAC-312 is capable of extremely fast settling times, typically 250 ns at \(I_{\mathrm{REF}}=1.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25 ns for each of the 12 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 25 ns , with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250 ns . Settling to 10 -bit accuracy requires about 90 to 130 ns . The output capacitance of the DAC-312 including the package is approximately 20 pF ; therefore, the output RC time constant dominates settling time if \(R_{L}>500 \Omega\)
Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for \(I_{\text {REF }}\) values down to 0.5 mA , with gradual increases for lower \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of the settling time requires the ability to accurately resolve \(\pm 1 / 2\) LSB of current, which is \(\pm 500 \mathrm{nA}\) for 4 mA FSR. In order to assure the measurement is of the actual settling time and not the R.C. time of the output network, the resistive termination on the output of the DAC must be 500 ohms or less. This does, however, place certain limitations on the testing apparatus. At \(I_{\text {REF }}\) values of less than 0.5 mA , it is difficult to prevent RC damping of the output and maintain adequate sensitivity. Because the DAC- 312 has 8 equal current sources for the 3 most significant bits, the major carry occurs at the code change of 000111111111 to 111000000000 . The worst case settling time occurs at the zero to full-scale transition and it requires 9.2 time constants for the DAC output to settle to within \(\pm 1 / 2\) LSB \((0.0125 \%)\) of its final value.
The DAC-312 switching transients or "glitches" are on the order of 500 mV -ns. This is most evident when switching through the major carry and may be further reduced by adding small capacitive loads at the output with a minor sacrifice in transition speeds.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and \(V_{\text {LC }}\) terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{DIFFERENTIAL vs INTEGRAL NONLINEARITY}

Integral nonlinearity, for the purposes of the discussion, refers to the "straightness" of the line drawn through the individual response points of a data converter. Differential nonlinearity, on the other hand, refers to the deviation of the spacing of the adjacent points from a 1 LSB ideal spacing. Both may be expressed as either a percentage of full-scale output or as fractional LSBs or both. The following figures define the manner in which these parameters are specified. The left figure shows a portion of the transfer curve of a DAC with \(1 / 2\) LSB INL and the (implied) DNL spec of 1 LSB. Below this is a graphic representation of the way this would appear on a CRT, for example, if the D/A converter output were to be applied to the Y input of a CRT as shown in the application schematic titled "CRT Display Drive." On the right is a portion of the transfer curve of a DAC specified for 2 LSB INL with \(1 / 2\) LSB DNL specified and the graphic display below it.

One of the characteristics of an R-2R DAC in standard form is that any transition which causes a zero LSB change (i.e., the same output for two different codes) will exhibit the same output each time that transition occurs. The same holds true for transitions causing a 2 LSB change. These two problem transitions are allowable for the standard definition of monotonicity and also allow the device to be specified very tightly for INL. The major problem arising from this error type is in A/D converter implementations. Inputs producing the same output are now represented by ambiguous output codes for an identical input. Also, 2 LSB gaps can cause large errors at those input levels (assuming \(1 / 2\) LSB quantizing levels). It can be seen from the two figures that the DNL specified D/A converter will yield much finer grained data than the INL specified part, thus improving the ability of the A/D to resolve changes in the analog input.

\section*{DIFFERENTIAL LINEARITY COMPARISON}

D/A CONVERTER WITH \(\pm \mathbf{1 / 2}\) LSB INL, \(\pm 1\) LSB DNL


VIDEO DEFLECTION BY DACS


ENLARGED "POSITIONAL" OUTPUTS

D/A CONVERTER WITH \(\pm 2\) LSB INL, \(\pm \mathbf{1 / 2}\) LSB DNL


VIDEO DEFLECTION BY DACs


ENLARGED "POSITIONAL" OUTPUTS

\section*{DAC-312}

\section*{DESCRIPTION OF OPERATION}

The DAC-312 is divided into two major sections, an 8segment generator and a 9-bit master/slave D/A Converter. In operation the device performs as follows (See Simplified Schematic):

The three most significant bits (MSB's) are inputs to a 3-to-8 line decoder. The selected resistor (R5 in the figure) is connected to the master/slave 9-bit D/A Converter. All lower order resistors (R1 through R4) are summed into the Io line, while all higher order resistors (R6 through R8) are summed into the Toline. The R5 current supplies 512 steps of current ( 0 to 0.499 mA for a 1 mA reference current) which are also summed into the \(I_{0}\) or \(\bar{T}_{0}\) lines depending on the bits selected. In the figure, the code selected is: 100110000000 . Therefore, \(2 \mathrm{~mA}(4 \times 0.5 \mathrm{~mA} /\) segment \()+0.375 \mathrm{~mA}\) (from master/slave D/A Converter) are summed into \(\mathrm{I}_{\mathrm{O}}\) giving an \(\mathrm{I}_{\mathrm{O}}\) of 2.375 mA . \(\Gamma_{\mathrm{O}}\) has a current of 1.625 mA with this code. As the three MSB's are incremented, each successively higher code adds 0.5 mA to \(I_{\mathrm{O}}\) and subtracts 0.5 mA from \(\overline{\mathrm{I}_{\mathrm{O}}}\), with the selected resistor feeding its current to the master/slave D/A Converter; thus each increment of the 3 MSB's allows the current in the 9-bit D/A Converter to be added to a pedestal consisting of the sum of all lower order currents from the segment generator. This configuration guarantees monotonicity.

EXPANDED TRANSFER CHARACTERISTIC SEGMENT (001 010011 )


\section*{SIMPLIFIED SCHEMATIC}


\section*{12-BIT FAST A/D CONVERTER}
 CMOS 12-Bit Multiplying D/A Converter "With Memory"

\section*{FEATURES}
- Data Readback Capability for System Self Check
- Fast TTL/CMOS Compatible Data Register
- \(\pm \mathbf{1 / 2}\) LSB Max Linearity Error Over the Full Operating Temperature Range
- \(\pm 1\) LSB Max Gain Error - No User Adjustment Required
- Less Than 0.04 LSB Max Zero Scale Error (10nA)
- Single +5 V to +15 V Supply
- Small 20-Pin 0.3" Wide DIP
- Improved ESD Resistance
- Latch-Up Resistant
- Adds Data Readback Feature to PM-7545 Pinout
- Available in Die Form

\section*{GENERAL DESCRIPTION}

The DAC-8012 is a monolithic 12-bit CMOS multiplying DAC with internal data latches and three-state data readback buffers. The latches and readback buffers perform like a "memory" location. Data loads into the latches as a single 12-bit wide word allowing direct connection to 12 -bit and 16 -bit busses.
Four-quadrant multiplying capability and 12-bit linearity simplifies wide-bandwidth, low-distortion, digitally-controlled precision attenuator and filter applications.

The powerful data readback function allows users to perform data path verification between the controlling processor and the DAC-8012. System self check results after writing a data word to the DAC-8012, then reading it back to the processor, verifying no change in data takes place. The readback function simplifies the design of automatic test equipment, industrial automation, robotics, and processor-controlled instrumentation. Reduction of software coding results with processors using direct memory execution instructions. In remote systems, data set-points are held in the DAC register which can be interrogated upon system fault recovery.

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{RELATIVE ACCURACY} & \multicolumn{4}{|c|}{PACKAGE: 20-PIN} \\
\hline & MAXIMUM GAIN ERROR & MILITARY* TEMPERATURE & EXTENDED INDUSTRIAL & COMMERCIAL TEMPERATURE \\
\hline & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to & TEMPERATURE & \(0^{\circ} \mathrm{C}\) to \\
\hline & \(V_{\text {DD }}=+5 \mathrm{~V}\) & \(+125^{\circ} \mathrm{C}\) & \(\underline{-40}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & +70 \({ }^{\circ} \mathrm{C}\) \\
\hline \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & DAC8012AR & DAC8012ER & DAC8012GP \\
\hline \(\pm 1\) LSB & \(\pm 3\) LSB & DAC8012BR & DAC8012FR & DAC8012HP \\
\hline \(\pm 1\) LSB & \(\pm 3 \mathrm{LSB}\) & - & DAC8012FP & - \\
\hline \(\pm 1\) LSB & \(\pm 3\) LSB & - & DAC8012FPC & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
t† For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{PIN CONNECTIONS}


FUNCTIONAL DIAGRAM


\section*{DAC-8012}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)} \\
\hline \(\mathrm{V}_{\text {DS }}\) to DGN & -0.3V, +17\} \\
\hline \multicolumn{2}{|l|}{Digital Input Voltage to DGND ............................ -0.3V, \(\mathrm{V}_{\mathrm{DD}}\)} \\
\hline \multicolumn{2}{|l|}{AGND to DGND} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {PIN } 1}\) to DGND ............................................... \(-0.3 \mathrm{~V}, \mathrm{~V}_{\text {D }}\)} \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{2}{|l|}{Military (AR, BR) Grades ......................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Industrial (ER, FR, FP, FPC) Grades .......... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Commercial (GP, HP) Grades ....................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Junction Temperature ............................................. \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Storage Temperature................................ \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline ead Temperature (Soldering, 60 s & \(+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}\) (Note 1) & \(\Theta_{\text {IC }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP \((P)\) & 69 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20 -Contact PLCC (PC) & 73 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{\mid A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\boldsymbol{\theta}_{\mathrm{iA}}\) is specified for device soldered to printed circuit board for SO package.

\section*{CAUTION:}
1. Stresses above those listed under "Absolute Maximum Ratings " may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
2. Do not apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than GND potential on any terminal except \(\mathrm{V}_{\text {REF }}\).
3. The digital inputs are zener protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. Use proper antistatic handling procedures.
4. Remove power before inserting or removing units from their sockets.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\text {DD }}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=0 \mathrm{~V}\), AGND \(=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for DAC-8012AR/BR, \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC-8012ER/FR/FP/FPC, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for DAC-8012GP/HP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{DAC-8012A/E/G} & \multicolumn{3}{|r|}{DAC-8012B/F/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{STATIC ACCURACY} \\
\hline Resolution & & & 12 & - & - & 12 & - & - & Bits \\
\hline Relative Accuracy & INL & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & LSB \\
\hline Differential Nonlinearity (Note 1) & DNL & \(\mathrm{T}_{A}=\) Full Temp. Range & - & - & \(\pm 1\) & - & - & \(\pm 1\) & LSB \\
\hline Gain Error (Notes 2, 3) & \(\mathrm{G}_{\text {fSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
-
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 2
\end{aligned}
\] & - & - & \(\pm 3\)
\(\pm 4\) & LSB \\
\hline \begin{tabular}{l}
Gain Temperature \\
Coefficient \(\Delta\) Gain/ \(\Delta\) Temperature (Notes 4, 5)
\end{tabular} & TCG \({ }_{\text {FS }}\) & & - & - & \(\pm 5\) & - & - & \(\pm 5\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline DC Supply Rejection \(\Delta\) Gain/ \(\Delta V_{D D}\) (Note 4) & PSR & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }\left(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\right)
\end{aligned}
\] & & - & \[
\begin{aligned}
& 0.002 \\
& 0.004
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.002 \\
& 0.004
\end{aligned}
\] & \%/\% \\
\hline \multirow[b]{2}{*}{Output Leakage Current at OUT 1} & \multirow[b]{2}{*}{\(I_{\text {LKG }}\)} & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{RD} / \overline{\mathrm{WR}}=\overline{\mathrm{DS}}=0 \mathrm{~V},
\] \\
All Digital Inputs \(=0 \mathrm{~V}\)
\end{tabular} & - & - & 10 & - & - & 10 & \\
\hline & & \begin{tabular}{l}
\(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range \\
A/B Versions \\
E/F/G/H Versions
\end{tabular} & \[
-
\] & - & \[
\begin{array}{r}
200 \\
25
\end{array}
\] & - & - & 200
25 & \\
\hline \multicolumn{10}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Propagation Delay (Notes 4, 6, \& 7) & \(\mathrm{t}_{\mathrm{pD}}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& \left(O U T 1 \text { Load }=100 \Omega, C_{E X T}=13 \mathrm{pF}\right)
\end{aligned}
\] & - & - & 300 & - & - & 300 & ns \\
\hline Current Settling Time (Notes 4, 7) & \(\mathrm{t}_{\text {s }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range (To \(1 / 2\) LSB) \(l_{\text {OUT }}{ }^{\text {Load }}=100 \Omega\) & - & - & 1 & - & - & 1 & \(\mu \mathrm{S}\) \\
\hline Glitch Energy (Note 4) & Q & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \\
& V_{R E F}=A G N D
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 400 \\
& 500
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 400 \\
& 500
\end{aligned}
\] & \(n \mathrm{n}\) s \\
\hline AC Feedthrough at I OUT 1 (Note 4) & FT & \(T_{A}=\) Full Temp. Range
\[
V_{R E F}= \pm 10 \mathrm{~V}, \mathrm{f}=10 \mathrm{kHz}
\] & - & - & 5 & - & - & 5 & \(m V_{p-p}\) \\
\hline \multicolumn{10}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance (Pin 19 to GND) & \(\mathrm{R}_{\text {REF }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range Input Resistance & 7 & 11 & 15 & 7 & 11 & 15 & k \(\Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for DAC-8012AR/BR, \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC-8012ER/FR/FP/FPC, \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for DAC-8012GP/HP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{DAC-8012A/E/G} & \multicolumn{3}{|r|}{DAC-8012B/F/H} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{ANALOG OUTPUTS} \\
\hline \begin{tabular}{l}
Output Capacitance \\
(Note 4) \\
Cout 1
\end{tabular} & \(\mathrm{C}_{\text {OUT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \text { or }+15 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range } \\
& \text { DBO-DB11 }=0 \mathrm{~V}, \mathrm{RD} / \overline{\mathrm{WR}}=\overline{\mathrm{DS}}=0 \mathrm{~V} \\
& \text { DB0-DB11 }=\mathrm{V}_{\mathrm{DD}}, \text { RD } / \overline{\mathrm{WR}}=\overline{\mathrm{DS}}=0 \mathrm{~V}
\end{aligned}
\] & & - & \[
\begin{array}{r}
70 \\
150
\end{array}
\] & - & - & \[
\begin{array}{r}
70 \\
150
\end{array}
\] & pF \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage Input Low Voltage & \[
\mathrm{V}_{\mathrm{INH}}
\]
\[
\mathrm{V}_{\mathrm{INL}}
\] & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 2.4 & - & - 0.8 & 2.4 & - & - 0.8 & V \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & 1
10 & - & - & \(\begin{array}{r}1 \\ 10 \\ \hline\end{array}\) & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance \\
DB0-DB11 \\
RD/WR, \(\overline{\mathrm{DS}}\) \\
(Note 4)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & - & - & 12
6 & - & - & 12
6 & pF \\
\hline
\end{tabular}

DIGITAL OUTPUTS
\begin{tabular}{lllllllll}
\hline Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{O}}=400 \mu \mathrm{~A}\) & 4.0 & - & - & 4.0 & - & - \\
\hline Output Low Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\mathrm{O}}=-1.6 \mathrm{~mA}\) & - & - & 0.4 & - & - \\
\hline \begin{tabular}{c} 
Three-State Output \\
Leakage Current
\end{tabular} & & & - & - & 10 & - & - & 10 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
SWITCHING CHARACT \\
(Note 8)
\end{tabular} & & See Timing Diagram & & & & & & & \\
\hline Write to Data Strobe Setup Time & \(t_{\text {wsu }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & & & - & 0 & - & - & ns \\
\hline Data Strobe to Write Hold Time & \(t_{\text {WH }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & 0 & - & - & 0 & - & - & ns \\
\hline Read to Data Strobe Setup Time & \(t_{\text {RSU }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & 0 & - & - & 0 & - & - & ns \\
\hline Data Strobe to Read Hold Time & \(\mathrm{t}_{\mathrm{RH}}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & 0 & - & - & 0 & - & - & ns \\
\hline Write Mode Data Strobe Width & \({ }^{\text {twRS }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 180 \\
& 250
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 180 \\
& 250
\end{aligned}
\] & - & - & ns \\
\hline Read Mode Data Strobe Width & \(t_{\text {RDS }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 220 \\
& 290
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 220 \\
& 290
\end{aligned}
\] & - & - & ns \\
\hline Data Setup Time & \(t_{\text {DSU }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 210 \\
& 250
\end{aligned}
\] & - & - & \[
\begin{array}{r}
210 \\
250
\end{array}
\] & - & - & ns \\
\hline Data Hold Time & \({ }^{\text {t }}\) DH & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & 0 & - & - & 0 & - & - & ns \\
\hline Data Strobe to Data Valid Time (Notes 4, 9) & \({ }^{\text {t }} \mathrm{Co}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & & - & - & & ns \\
\hline Output Active Time from Deselection (Notes 4, 9) & \({ }^{\text {OTD }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & & - & & - & - & & ns \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|l|}{POWER SUPPLY} \\
\hline \multirow{2}{*}{Supply Current} & \(I_{\text {D }}\) & \begin{tabular}{l}
\(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range \\
(All Digital Inputs \(\mathrm{V}_{\text {iNL }}\) or \(\mathrm{V}_{\mathrm{INH}}\) )
\end{tabular} & - & - & 2 & - & - & 2 & mA \\
\hline & \(I_{\text {DD }}\) & \begin{tabular}{l}
\(T_{A}=\) Full Temp. Range \\
(All Digital Inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) )
\end{tabular} & - & 10 & 100 & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{DAC-8012}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}, 1}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for DAC-8012AR/BR, \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC-8012ER/FR/FP/FPC, \(\mathrm{T}_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for DAC-8012GP/HP, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{DAC-8012A/E/G} & \multicolumn{3}{|r|}{DAC-8012B/F/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS} \\
\hline Input High Voltage Input Low Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{INH}} \\
& \mathrm{~V}_{\mathrm{INL}}
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range & 13.5
- & - & 1.5 & 13.5
- & - & 1.5 & V \\
\hline Input Current & \(\mathcal{I}_{1}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r}
1 \\
10
\end{array}
\] & - & - & 1
10 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance DB0-DB11 RD/ \(\overline{W R}, \overline{D S}\) (Note 4) & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{T}_{\text {A }}=\) Full Temp. Range & - & - & \[
\begin{aligned}
& 12 \\
& 10
\end{aligned}
\] & - & - & 12
10 & pF \\
\hline \multicolumn{10}{|l|}{DIGITAL OUTPUTS} \\
\hline Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{0}=3 \mathrm{~mA}\) & 13.5 & - & - & 13.5 & - & - & v \\
\hline Output Low Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(1_{0}=-3 \mathrm{~mA}\) & - & - & 1.5 & - & - & 1.5 & V \\
\hline Three-State Output Leakage Current & & & - & - & 10 & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
SWITCHING CHARACTERISTICS \\
(Note 8)
\end{tabular}} & See Timing Diagram & & & & & & & \\
\hline Write to Data Strobe Setup Time & \({ }^{\text {twsu }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & - & - & 0
0 & - & - & ns \\
\hline Data Strobe to Write Hold Time & \(t_{\text {WH }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & - & - & 0
0 & - & - & ns \\
\hline Read to Data Strobe Setup Time & \(t_{\text {RSU }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & - & - & 0 & - & - & ns \\
\hline Data Strobe to Read Hold Time & \(t_{\text {RH }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & - & - & 0
0 & - & - & ns \\
\hline Write Mode Data Strobe Width & \(t_{\text {WRS }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 120
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 100 \\
& 120
\end{aligned}
\] & - & - & ns \\
\hline Read Mode Data Strobe Width & \(t_{\text {RDS }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{gathered}
110 \\
150
\end{gathered}
\] & - & - & \[
\begin{aligned}
& 110 \\
& 150
\end{aligned}
\] & - & - & ns \\
\hline Data Setup Time & \(t_{\text {DSU }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{array}{r}
90 \\
120
\end{array}
\] & - & - & \[
\begin{array}{r}
90 \\
120
\end{array}
\] & - & - & ns \\
\hline Data Hold Time & \({ }^{\text {DH }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & - & - & 0
0 & - & - & ns \\
\hline Data Strobe to Output Valid Time (Note 9) & \({ }^{\text {t }} \mathrm{CO}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 180 \\
& 220
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 180 \\
& 220
\end{aligned}
\] & ns \\
\hline Output Active Time for Deselection (Note 9) & \({ }_{\text {OTD }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & \[
-
\] & - & \[
\begin{aligned}
& 180 \\
& 250
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 180 \\
& 250
\end{aligned}
\] & ns \\
\hline \multicolumn{10}{|l|}{POWER SUPPLY} \\
\hline \multirow[t]{2}{*}{Supply Current} & \(I_{\text {D }}\) & \begin{tabular}{l}
\(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range \\
(All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) )
\end{tabular} & - & - & 2 & - & - & 2 & mA \\
\hline & \(I_{\text {DD }}\) & \begin{tabular}{l}
\(\mathrm{T}_{\mathrm{A}}=\) Full Temp. Range \\
(All Digital Inputs 0 V or \(\mathrm{V}_{\mathrm{DD}}\) )
\end{tabular} & - & 10 & 100 & - & 10 & 100 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. 12-bit monotonic over full temperature range.
6. From digital input change to \(90 \%\) of final analog output.
2. Includes the effects of 5 ppm max. gain T.C.
3. Using internal \(R_{F B}\). DAC register loaded with 11111111 1111. Gain error is adjustable using the circuits of Figures 4 and 5.
7. All digital inputs \(=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\); or \(\mathrm{V}_{\mathrm{DD}}\) to 0 V .
8. Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance.
9. See load circuits for switching tests.
4. GUARANTEED but NOT TESTED.
5. Typical value is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\).

\section*{DICE CHARACTERISTICS}

1. OUT 1
11. DB4
2. AGND
12. DB3
3. DGND
13. DB2
4. DB11 (MSB)
14. DB1
5. DB10
15. DB0 (LSB)
6. DB9
16. \(\overline{\mathrm{DS}}\)
7. DB8
17. RD/WR
8. DB7
18. \(V_{D D}\)
9. DB6
19. \(\mathrm{V}_{\text {REF }}\)
10. DB5
20. \(\mathrm{R}_{\mathrm{FB}}\)

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
DAC-8012G \\
LIMIT
\end{tabular} & UNITS \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & DAC Latches Loaded with 111111111111 & \(\pm 3\) & LSB MAX \\
\hline Output Leakage & \({ }_{\text {ILKG }}\) & DAC Latches Loaded with 000000000000 Pad 1 & \(\pm 10\) & nA MAX \\
\hline Input Resistance & \(\mathrm{R}_{\text {REF }}\) & Pad 19 & 6/15 & \(\mathrm{k} \Omega \mathrm{MIN} /\) \(k \Omega\) MAX \\
\hline Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(V_{D D}=5 \mathrm{~V}, \mathrm{I}_{0}=400 \mu \mathrm{~A}\) & 4.0 & \(\checkmark\) MIN \\
\hline Output Low Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-1.6 \mathrm{~mA}\) & 0.4 & \(V\) MAX \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=5 \mathrm{~V} \\
& V_{D D}=15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & V MIN \\
\hline Digital Input Low & \(V_{\text {INL }}\) & \[
\begin{aligned}
& V_{D D}=5 \mathrm{~V} \\
& V_{D D}=15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.5
\end{aligned}
\] & \(\checkmark\) MAX \\
\hline Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A} \mathrm{MAX}\) \\
\hline Supply Current & \(I_{D D}\) & All Digital Inputs \(\mathrm{V}_{\mathrm{tNL}}\) or \(\mathrm{V}_{\text {INH }}\) All Digital Inputs OV or \(\mathrm{V}_{\mathrm{DD}}\) & \[
\begin{array}{r}
2 \\
0.1
\end{array}
\] & mA MAX \\
\hline DC Supply Rejection ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSRR & \(V_{\text {DD }}= \pm 5 \%\) & 0.004 & \%/\% MAX \\
\hline
\end{tabular}

NOTE:
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-8012G TYPICAL & UNITS \\
\hline Digital Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & 12 & pF \\
\hline \multirow[b]{2}{*}{Output Capacitance} & Cout 1 & DAC Latches Loaded with 000000000000 & 70 & pF \\
\hline & Cout 1 & DAC Latches Loaded with 111111111111 & 150 & pF \\
\hline Propagation Delay & \(t_{\text {p }}\) & \[
\begin{aligned}
& V_{D D}=15 \mathrm{~V} \\
& V_{D D}=5 \mathrm{~V}
\end{aligned}
\] & 300 & ns \\
\hline
\end{tabular}

\section*{LOAD CIRCUITS FOR SWITCHING TESTS}
FOR DATA GOING HIGH

\section*{PARAMETER DEFINITIONS}

\section*{RELATIVE ACCURACY}

Sometimes referred to as endpoint nonlinearity, and is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. Relative Accuracy is measured after the zero and full-scale points have been adjusted, and is normally expressed in LSB or as a percentage of full scale.

\section*{LOGIC INFORMATION}

\section*{D/A CONVERTER SECTION}

Figure 1 shows a simpiified circuit of the D/A Converter section of the DAC-8012, and Figure 2 gives an approximate equivalent switch circuit. R is typically \(11 \mathrm{k} \Omega\).

The binary-weighted currents are switched between OUT 1 and AGND by N -channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT 1 terminal, C Cut 1 , is code dependent and varies from 70 pF (all switches to AGND) to 150 pF (all switches to OUT 1). One of the current switches is shown in Figure 2.
The input resistance at \(V_{\text {REF }}\) (Figure 1) is always equal to \(R_{\text {LDR }}\) ( \(R_{\text {LDR }}\) is the \(R / 2 R\) ladder characteristics resistance and is equal to value " \(R\) "). Since the input resistance at the \(V_{\text {REF }}\) pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low-temperaturecoefficient external \(R_{F B}\) is recommended to define scale factor.)

The internal feedback resistor ( \(\mathrm{R}_{\mathrm{FB}}\) ) has a normally closed switch in series as shown in Figure 1. This switch improves performance over temperature and power supply rejection; however, when the circuit is not powered up the switch assumes an open state.

\section*{DIFFERENTIAL NONLINEARITY}

This is the difference between the measured change and the ideal change between any two adjacent codes. A differential nonlinearity of \(\pm 1\) LSB maximum over the full operating temperature range will ensure that a device is monotonic (the output will not decrease for an increase in digital code applied).

\section*{GAIN ERROR}

Gain or full scale error is the amount of output error between the ideal output and the actual output. The ideal output is \(V_{\text {REF }}\) minus 1 LSB. The gain error is adjustable to zero using external resistance.

\section*{OUTPUT CAPACITANCE}

The capacitance from OUT1 to AGND.

\section*{PROPAGATION DELAY}

This is measured from the digital input change to the analog output current reaching \(90 \%\) of its final value.

\section*{FEEDTHROUGH GLITCH ENERGY}

This is a measure of the amount of charge injected to the analog output from the digital inputs, when the digital inputs change states. It is the area of the glitch and is specified in nVsec ; it is measured with \(\mathrm{V}_{\mathrm{REF}}=\mathrm{AGND}\).

\section*{BURN-IN CIRCUIT}


TIMING DIAGRAM


NOTES:
\(\mathbf{V}_{\text {DD }}=+5 V ; t_{r}=t_{F}=20 \mathrm{~ns}\)
\(V_{D D}=+5 V ; t_{r}=t_{F}=20 \mathrm{~ns}\)
\(V_{D D}=+15 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{t}}=40 \mathrm{~ns}\)
\(V_{D D}=+15 V ; t_{r}=t_{t}=40 \mathrm{~ns}\)
ALL INPUT SIGNAL RISE AND
FALL TIMES MEASURED FROM
\(10 \%\) TO \(90 \%\) OF VDD
TIMING MEASUREMENT REFERENCE LEVEL
\(15 \frac{V_{\mathrm{IH}}+V_{\mathrm{IL}}}{2}\)

FIGURE 1: Simplified D/A Circuit of DAC-8012


FIGURE 2: N-Channel Current Steering Switch


\section*{DIGITAL SECTION}

Figure 3 shows the digital I/O structure for one bit. When the data strobe ( \(\overline{\mathrm{DS}}\) ) and the RD/WR lines are held low, data at the digital input is fed through the input buffers and the data latches which control the DAC current output switches are transparent. Data is latched when either \(\overline{D S}\) or RD/WR go high. When the data strobe \(\overline{D S}\) is held low and the RD/ \(\overline{W R}\) line is held high, the three-state buffer becomes active and the data from the latches is

FIGURE 3: Digital Input/Output Structure

fed through the three-state buffers to the digital input/output lines. This is known as the Read Cycle, or data readback.
The input buffers are simple CMOS inverters designed such that when the DAC-8012 is operated with \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\), the buffers convert TTL input levels ( 2.4 V and 0.8 V ) into CMOS logic levels. When the digital input is in the region of 1.0 V to 3.0 V , the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents, it is recommended that the digital input voltages be as close to the supply rails ( \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{D}_{\mathrm{GND}}\) ) as is practically possible. The DAC-8012 may be operated with any supply voltage in the range \(5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 15 \mathrm{~V}\). With \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\), the input logic levels are CMOS compatible only, i.e., 1.5 V and 13.5 V .
The three-state output buffers, in the active mode, provide TTLcompatible digital outputs with a fan-out of one TTL load when the DAC-8012 is operated with +5 V power supply. When powered from +15 V , the output buffers provide output logic levels of 1.5 V and 13.5 V . Three-state output leakage is typically \(10 n A\).

FIGURE 4: Unipolar Binary Operation


\section*{BASIC APPLICATIONS}

Figures 4 and 5 show simple unipolar and bipolar circuits using the DAC-8012. Resistor R1 is used to trim for full scale. The following versions: DAC-8012AR, DAC-8012ER, DAC-8012GP, have a guaranteed maximum gain error of \(\pm 1 \mathrm{LSB}\) at \(+25^{\circ} \mathrm{C}\) and \(V_{D D}=+5 \mathrm{~V}\), and in many applications the gain trim resistors are not required. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. The circuits of Figures 4 and 5 have constant input impedance at the \(\mathrm{V}_{\text {REF }}\) terminal.
The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to \(-\mathrm{V}_{\mathrm{IN}}\) (the inversion is introduced by the op amp); or \(V_{I N}\) can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). \(\mathrm{V}_{\mathrm{IN}}\) can be any voltage in the range \(-20 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+20 \mathrm{~V}\) (provided the op amp can handle such voltages) since \(\mathrm{V}_{\text {REF }}\) is permitted to exceed \(\mathrm{V}_{\mathrm{DD}}\). Table II shows the code relationship for the circuit of Figure 4.
Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter \(U_{1}\) on the MSB line, converts 2's-complement input code to offset binary code. The inverter \(U_{1}\) may be omitted if the inversion is done in software, using an exclusive OR instruction.
R3, R4 and R5 must match within \(0.01 \%\) and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

TABLE I: Recommended Trim Resistor Value vs. Grades
\begin{tabular}{ccc}
\hline \begin{tabular}{c} 
TRIM \\
RESISTOR
\end{tabular} & HP/FR/BR & GP/ER/AR \\
\hline R1 & \(100 \Omega\) & \(20 \Omega\) \\
\hline R2 & \(33 \Omega\) & \(6.8 \Omega\) \\
\hline
\end{tabular}

TABLE II: Unipolar Binary Code Table for Circuit of Figure 4
BINARY NUMBER IN DAC REGISTER

ANALOG OUTPUT
\begin{tabular}{cccc}
\hline 1111 & 1111 & 1111 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{4095}{4096}\right)\) \\
\hline 1000 & 0000 & 0000 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\mathrm{IN}}\) \\
\hline 0000 & 0000 & 0001 & \(-\mathrm{V}_{\mathrm{IN}} \cdot\left(\frac{1}{4096}\right)\) \\
\hline 0000 & 0000 & 0000 & 0 Volts \\
\hline
\end{tabular}

TABLE III: 2's Complement Code Table for Circuit of Figure 5
\begin{tabular}{ccc}
\hline \multicolumn{3}{c}{ DATA INPUT } \\
\hline 0111 & 1111 & 1111 \\
\hline 0000 & 0000 & 0001 \\
\hline 0000 & 0000 & 0000 \\
\hline 1111 & 1111 & 1111 \\
\hline 1000 & 0000 & 0000
\end{tabular}

FIGURE 5: Bipolar Operation (2's Complement Code)


\section*{APPLICATIONS HINTS}

Output Offset: CMOS D/A converters exhibit a code-dependent output resistance that causes a code-dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is \(0.67 \mathrm{~V}_{\mathrm{OS}}\) where \(V_{O S}\) is the amplifier input-offset voltage. To maintain monotonic operation, it is recommended that \(\mathrm{V}_{\text {OS }}\) be no greater than \(10 \%\) of 1 LSB over the temperature range of operation.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the DAC-8012. It is recommended that two diodes (1N914 or equivalent) be connected in inverse parallel between AGND and DGND pins in complex systems where AGND and DGND tie on the backplane.

Digital Glitches: When RD/WR and \(\overline{\mathrm{DS}}\) are both low, the latches are transparent and the D/A converter inputs follow the data inputs. Some bus systems do not always have data valid for the whole period during which RD/WR is low. This will allow invalid data to briefly appear at the DAC inputs during the write cycle. This can cause unwanted glitches at the DAC output. Retiming the write pulse RD/ \(\overline{W R}\), so that it only occurs when data is valid, will eliminate the problem.

\section*{INTERFACING THE DAC-8012 TO MICROPROCESSORS}

Figure 6 shows the interface configuration for the 68000 16-bit microprocessor. No external logic is required to write data into the DAC or to readback data from the DAC-8012 latches. Analog circuitry has been removed for clarity.

FIGURE 6: 68000 16-Bit Microprocessor to DAC-8012 Interface


FIGURE 7: 8-Bit Processor to DAC-8012 Interface


\section*{FEATURES}
- 12-Bit Accuracy in an 8-Pin Mini-Dip
- Fast Serial Data Input
- Double Data Buffers
- Low \(\pm 1 / 2\) LSB Max INL and DNL
- Max Gain Error: \(\pm 1\) LSB
- Low 5ppm/ \({ }^{\circ} \mathrm{C}\) Max Tempco
- ESD Resistant
- Low Cost
- Available in Die Form

\section*{APPLICATIONS}
- Auto-Calibration Systems
- Process Control and Industrial Automation
- Programmable Amplifiers and Attenuators
- Digitally-Controlled Filters

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{cccc}
\hline & \multicolumn{3}{c}{ PACKAGE } \\
\cline { 2 - 4 } & MILITARY* & \begin{tabular}{c} 
EXTENDED \\
INDUSTRIAL
\end{tabular} & COMMERCIAL \\
RELATIVE & \begin{tabular}{c} 
TEMPERATURE \\
TEMPERATURE
\end{tabular} & \begin{tabular}{c} 
TEMPERATURE \\
\(0^{\circ} \mathrm{C}\) TO \(+70^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline\(\pm 1 / 2 \mathrm{LSB}\) & DAC8043AZ & DAC8043EZ & DAC8043GP \\
\(\pm 1 / 2 \mathrm{LSB}\) & DAC8043AZ/883 & - & - \\
\(\pm 1 \mathrm{LSB}\) & - & DAC8043FZ & - \\
\(\pm 1 \mathrm{LSB}\) & - & DAC8043FP & - \\
\hline
\end{tabular}
- For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) All commercial and industrial temperature range parts are available with burnin.

\section*{PIN CONNECTIONS}

```

8-PIN EPOXY DIP
(P-Suffix)
8-PIN CERDIP (Z-Suffix)

```

\section*{BURN-IN CIRCUIT}


\section*{GENERAL DESCRIPTION}

The DAC-8043 is a high accuracy 12-bit CMOS multiplying DAC in a space-saving 8 -pin mini-DIP package. Featuring serial data input, double buffering, and excellent analog performance, the DAC-8043 is ideal for applications where PC board space is at a premium. Also, improved linearity and gain
elimination of trimming components. Separate input clock and load-DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in, parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial data is clocked into the input register on the rising edge of the CLOCK pulse. When the new data word has been clocked in, it is loaded into the DAC register with the \(\overline{L D}\) input pin. Data in the DAC register is converted to an output current by the D/A converter.

The DAC-8043's fast interface timing may reduce timing design considerations while minimizing microprocessor wait states. For applications requiring an asynchronous CLEAR function or more versatile microprocessor interface logic, refer to the PM7543.

Operating from a single +5 V power supply, the DAC- 8043 is the ideal low power, small size, high performance solution to many application problems. It is available in plastic and cerdip packages that are compatible with auto-insertion equipment.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{ABSOLUTE MAXIMUM RATINGS}
( \(T_{A}=+25^{\circ} \mathrm{C}\) unless otherwise noted.)

\(V_{\text {RFB }}\) to GND ..................................................................... \(\pm 25 \mathrm{~V}\)
Digital Input Voltage Range ................................. -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\)
Output Voltage (Pin 3) .......................................... - 0.3 V to \(\mathrm{V}_{\mathrm{DD}}\)
Operating Temperature Range

\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {JA }}\) (NOTE 1) & \(\boldsymbol{\Theta}_{\mathbf{1 c}}\) & UNITS \\
\hline 8-Pin Hermetic DIP \((Z)\) & 134 & 12 & \({ }^{\circ} \mathrm{C} / \mathbf{W}\) \\
\hline O-Pin Plastic DIP \((\mathbf{P})\) & 96 & 37 & \({ }^{\circ} \mathrm{C} / \mathbf{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{\mathrm{jA}}\) is specified for worst case mounting conditions, i.e., \(\Theta_{\mathrm{j} A}\) is specified for device in socket for CerDIP and P-DIP packages.

\section*{CAUTION:}
1. Do not apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than GND potential on any terminal except \(\mathrm{V}_{\text {REF }}\) (Pin 1) and \(\mathrm{R}_{\mathrm{FB}}\) (Pin 2).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper anti-static handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}}=\mathrm{GND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-80 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline STATIC ACCURACY & & & & & & \\
\hline Resolution & N & & 12 & - & - & Bits \\
\hline Nonlinearity (Note 1) & INL & DAC-8043A/E/G DAC-8043F & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
1
\end{array}
\] & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & DAC-8043A/E DAC-8043F/G & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Gain Error (Note 3) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& \text { DAC-8043A/E } \\
& \text { DAC-8043F/G } \\
& T_{A}=\text { Full Temperature Range } \\
& \text { All Grades }
\end{aligned}
\] & - & - & 1
2
2 & LSB \\
\hline Gain Tempco ( \(\Delta\) Gain/ \(\Delta\) Temp) (Note 5) & TC GFS & & - & - & \(\pm 5\) & ppm/ \(/{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & - & \(\pm 0.0006\) & \(\pm 0.002\) & \%\% \\
\hline Output Leakage Current (Note 4) & \({ }_{\text {LKG }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temperature Range } \\
& \text { DAC-8043A } \\
& \text { DAC-8043E/F/G }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 5 \\
\\
\pm 100 \\
\pm 25
\end{array}
\] & nA \\
\hline Zero Scale Error (Notes 7, 12) & Izse & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temperature Range } \\
& \text { DAC-8043A } \\
& \text { DAC-8043E/F/G }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.03 \\
& 0.61 \\
& 0.15
\end{aligned}
\] & LSB \\
\hline Input Resistance (Note 8) & \(\mathrm{R}_{\text {IN }}\) & & 7 & 11 & 15 & k \(\Omega\) \\
\hline AC PERFORMANCE & & & & & & \\
\hline Output Current Settling Time (Notes 5, 6) & \({ }^{\text {s }}\) s & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 0.25 & 1 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}}=\mathrm{GND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-8043} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline Digital to Analog Glitch Energy (Note 5,10) & Q & \begin{tabular}{l}
\[
V_{\mathrm{REF}}=0 \mathrm{~V}
\] \\
\(I_{\text {OUT }}\) Load \(=100 \Omega\)
\[
C_{E X T}=13 \mathrm{pF}
\] \\
DAC register loaded alternately with all os and all is
\end{tabular} & - & 2 & 20 & \(n \mathrm{n}\) s \\
\hline Feedthrough Error ( \(V_{\text {REF }}\) to I IOUT \()\) (Note 5, 11) & FT & \begin{tabular}{l}
\[
V_{\text {REF }}=20 V_{p-p} @ f=10 \mathrm{kHz}
\] \\
Digital Input \(=000000000000\)
\[
T_{A}=+25^{\circ} \mathrm{C}
\]
\end{tabular} & - & 0.7 & 1 & \(m V_{p-p}\) \\
\hline Total Harmonic Distortion (Note 5) & THD & \begin{tabular}{l}
\(V_{\text {REF }}=6 \mathrm{~V}\) RMS @ 1 kHz \\
DAC register loaded with all is
\end{tabular} & - & -85 & - & dB \\
\hline Output Noise Voltage Density (Notes 5, 13) & \(e_{n}\) & 10 Hz to 100 kHz between \(\mathrm{R}_{\text {FB }}\) and \(\mathrm{I}_{\text {OUT }}\) & - & - & 17 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline \begin{tabular}{l}
Digital Input \\
HIGH
\end{tabular} & \(V_{1 H}\) & & 2.4 & - & - & V \\
\hline Digital Input LOW & \(V_{\text {IL }}\) & & - & - & 0.8 & V \\
\hline Input Leakage Current (Note 9) & \(I_{\text {IL }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) to +5 V & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 5, 11) & \(C_{\text {IN }}\) & \(V_{1 N}=0 \mathrm{~V}\) & - & - & 8 & pF \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline \multirow[t]{2}{*}{Output Capacitance (Note 5)} & \multirow[b]{2}{*}{\(\mathrm{C}_{\text {OUT }}\)} & Digital Inputs \(=\mathrm{V}_{\mathrm{IH}}\) & - & - & 110 & \multirow{2}{*}{pF} \\
\hline & & Digital Inputs \(=V_{1 L}\) & - & - & 80 & \\
\hline \multicolumn{7}{|l|}{TIMING CHARACTERISTICS (NOTES 5, 14)} \\
\hline Data Setup Time & \(t_{\text {DS }}\) & \(T_{A}\) = Full Temperature Range & 40 & - & - & ns \\
\hline Data Hold Time & \(t_{\text {DH }}\) & \(\mathrm{T}_{A}\) = Full Temperature Range & 80 & - & - & ns \\
\hline Clock Pulse Width High & \({ }^{\mathrm{t}_{\mathrm{CH}}}\) & \(\mathrm{T}_{A}=\) Full Temperature Range & 90 & - & - & ns \\
\hline Clock Pulse Width Low & \({ }^{\text {CLL }}\) & \(\mathrm{T}_{A}\) = Full Temperature Range & 120 & - & - & ns \\
\hline Load Pulse Width & \({ }_{\text {LD }}\) & \(\mathrm{T}_{A}=\) Full Temperature Range & 120 & - & - & ns \\
\hline LSB Clock Into Input Register to Load DAC Register Time & \(t_{\text {ASB }}\) & \(\mathrm{T}_{\mathbf{A}}=\) Full Temperature Range & 0 & - & - & ns \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline Supply Voltage & \(V_{D D}\) & & 4.75 & 5 & 5.25 & v \\
\hline Supply Current & \(I_{\text {D }}\) & \[
\begin{aligned}
& \text { Digital Inputs }=V_{1 H} \text { or } V_{1 L} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } V_{D D}
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 500 \\
& 100
\end{aligned}
\] & \(\mu \mathrm{A}\) MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\pm 1 / 2 \mathrm{LSB}= \pm 0.012 \%\) of Full Scale.
2. All grades are monotonic to 12 -bits over temperature.
3. Using internal feedback resistor.
4. Applies to \(\mathrm{I}_{\mathrm{OUT}}\); All digital inputs \(=0 \mathrm{~V}\).
5. Guaranteed by design and not tested.
6. \(\mathrm{I}_{\text {OUT }}\) Load \(=100 \Omega, C_{E X T}=13 \mathrm{pF}\), digital input \(=0 \mathrm{~V}\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\).

Extrapolated to \(1 / 2\) LSB: \(t_{S}=\) propagation delay ( \(t_{P D}\) ) \(+9 \tau\) where \(\tau=\) meas -
ured time constant of the final RC decay.
7. \(V_{\text {REF }}=+10 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\).
8. Absolute temperature coefficient is less than \(+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
9. Digital inputs are CMOS gates; \(I_{I N}\) is typically \(1 n A\) at \(+25^{\circ} \mathrm{C}\)
10. \(\mathrm{V}_{\mathrm{AEF}}=0 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to \(O \mathrm{~V}\).
11. All digital inputs \(=0 \mathrm{~V}\).
12. Calculated from worst case \(R_{\text {REF }}\) : \(I_{\text {ZSE }}\) (in LSBS) \(=\left(R_{\text {REF }} \times I_{\text {LKG }} \times 4096\right) N_{\text {REF }}\).
13. Calculations from en \(=\sqrt{4 K}\) TRB where:
\(\mathrm{K}=\) Boltzmann constant, \(\mathrm{J} /{ }^{\circ} \mathrm{K}, \mathrm{R}=\) resistance, \(\Omega\) \(\mathrm{T}=\) resistor temperature, \({ }^{\circ} \mathrm{K}, \mathrm{B}=\) bandwidth, Hz
14. Tested at \(\mathrm{V}_{\mathrm{IN}}=O \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\).

\section*{DICE CHARACTERISTICS}

1. \(V_{\text {REF }}\)
2. \(\mathrm{R}_{\mathrm{FB}}\)
3. I OUT
4. GND
5. \(\overline{L D}\)
6. SRI
7. CLK
8. \(V_{D D}\)

Substrate (die backside) is internally connected to \(\mathbf{V}_{\mathrm{DD}}\).

DIE SIZE \(0.116 \times 0.109\) inch, 12,644 sq. mils ( \(2.95 \times 2.77 \mathrm{~mm}, 8.17 \mathrm{sq} . \mathrm{mm}\) )

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OUT}}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
DAC-8043GBC \\
LIMIT
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{StATIC ACCURACY} \\
\hline Resolution & N & & 12 & Bits MIN \\
\hline Integral Nonlinearity & INL & & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & Using internal feedback resistor & \(\pm 2\) & LSB max \\
\hline Power Supply Rejection Ratio & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & \(\pm 0.002\) & \%/\% MAX \\
\hline Output Leakage Current (lout) & \({ }_{\text {LLKG }}\) & Digital Inputs \(=\mathrm{V}_{\mathrm{IL}}\) & \(\pm 5\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{F}_{\text {IN }}\) & & 7/15 & K 8 MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input HIGH & \(\mathrm{V}_{\mathrm{iH}}\) & & 2.4 & V MIN \\
\hline Digital Input LOW & \(\mathrm{V}_{\mathrm{IL}}\) & & 0.8 & v MAX \\
\hline Input Leakage Current & ILL & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline Supply Current & \({ }^{\text {D }}\) D & \[
\begin{aligned}
& \text { Digital Inputs }=V_{1 H} \text { or } V_{1 L} \\
& \text { Digital Inputs }=0 V \text { or } V_{D D}
\end{aligned}
\] & \[
\begin{aligned}
& 500 \\
& 100
\end{aligned}
\] & \(\mu \mathrm{A}\) M \({ }^{\text {P }}\) \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss; yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


TOTAL HARMONIC DISTORTION vs FREQUENCY (MULTIPLYING MODE)



SUPPLY CURRENT vs LOGIC INPUT VOLTAGE

LINEARITY ERROR vs DIGITAL CODE


LINEARITY ERROR vs REFERENCE VOLTAGE


LOGIC THRESHOLD VOLTAGE vs SUPPLY VOLTAGE


DNL ERROR vs REFERENCE VOLTAGE


\section*{PARAMETER DEFINITIONS}

\section*{INTEGRAL NONLINEARITY (INL)}

This is the single most important DAC specification. PMI measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs.
Refer to PMI 1988 Data Book section 11 for additional digital-toanalog converter definitions.

\section*{INTERFACE LOGIC INFORMATION}

The DAC-8043 has been designed for ease of operation. The timing diagram illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first.
Once the input register is full, the data is transferred to the DAC register by taking LD momentarily low.

\section*{DIGITAL SECTION}

The DAC-8043's digital inputs, SRI, \(\overline{L D}\), and CLK, are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input ( \(\mathrm{V}_{\mathrm{IN}}\) ) passes through the transition region. See the Supply Current vs. Logic Input Voltage graph located under the typical performance characteristics curves. Maintaining the digital input voltage levels as close as possible to the supplies, \(V_{D D}\) and GND, minimizes supply current consumption.
The DAC-8043's digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 1 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.

\section*{GENERAL CIRCUIT INFORMATION}

The DAC-8043 is a 12 -bit multiplying D/A converter with a very low temperature coefficient. It contains an R-2R resistor ladder network, data input and control logic, and two data registers.


FIGURE 1: Digital Input Protection
The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.
A simplified circuit of the DAC-8043 is shown in Figure 2. An inverted R-2R ladder network consisting of silicon-chrome, highly-stable ( \(+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) thin-film resistors, and twelve pairs of NMOS current-steering switches.
These switches steer binarily weighted currents into either \(I_{\text {OUT }}\) or GND; this yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at \(V_{\text {REF }}\) equal to \(R\). The \(V_{\text {REF }}\) input may be driven by any reference voltage or current, AC or DC that is within the limits stated in the Absolute Maximum Ratings.
The twelve output current-steering NMOS FET switches are in series with each R-2R resistor, they can introduce bit errors if all are of the same \(R_{\text {ON }}\) resistance value. They were designed such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 2 was designed with an "ON" resistance of \(10 \Omega\), switch 2 for \(20 \Omega\), etc., a constant 5 mV drop will then be maintained across each switch.

\section*{WRITE CYCLE TIMING DIAGRAM}


To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit," Figure 2, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or \(\mathrm{R}_{\text {FEEDBACK }}\) (such as incoming inspection), \(\mathrm{V}_{\text {DD }}\) must be present to turn "ON" these series switches.

* these switches permanently "ON"

FIGURE 2: Simplified DAC Circuit

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figure 3 shows an equivalent analog circuit for the DAC-8043. The ( \(\mathrm{D} \times \mathrm{V}_{\mathrm{REF}}\) )/R current source is code dependent and is the current generated by the DAC. The current source likg consists of surface and junction leakages and doubles approximately every \(10^{\circ} \mathrm{C}\). Cout is the output capacitance; it is the result of the N -channel MOS switches and varies from 80 to 110 pF depending on the digital input code. \(\mathrm{R}_{\mathrm{O}}\) is the equivalent output resistance that also varies with digital input code. \(R\) is the nominal R-2R resistor ladder resistance.


FIGURE 3: Equivalent Analog Circuit

\section*{DYNAMIC PERFORMANCE}

\section*{OUTPUT IMPEDANCE}

The DAC-8043's output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the \(\mathrm{I}_{\text {OUT }}\) terminal, may be between \(10 \mathrm{k} \Omega\) (the feedback resistor alone when all digital inputs are LOW) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximate \(30 \mathrm{k} \Omega\) of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.
This variation is best illustrated by using the circuit of Figure 4 and the equation:
\(V_{E R R O R}=V_{O S}\left(1+\frac{R_{F B}}{R_{O}}\right)\)
where \(R_{0}\) is a function of the digital code, and :
\(R_{\mathrm{O}}=10 \mathrm{k} \Omega\) for more than four bits of logic 1 .
\(R_{O}=30 \mathrm{k} \Omega\) for any single bit of logic 1 .
Therefore, the offset gain varies as follows:
at code 00111111 1111,
\(\operatorname{VERROR}_{1}=\operatorname{Vos}\left(1+\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}\right)=2 \operatorname{VOS}_{\mathrm{OS}}\)
at code 010000000000 ,
\(V_{E R R R O R_{2}}=\operatorname{VOS}\left(1+\frac{10 \mathrm{k} \Omega}{30 \mathrm{k} \Omega}\right)=4 / 3 \mathrm{~V}_{\mathrm{OS}}\)
The error difference is \(2 / 3 \mathrm{~V}_{\mathrm{OS}}\).
Since one LSB has a weight (for \(V_{\text {REF }}=+10 \mathrm{~V}\) ) of 2.4 mV for the DAC-8043, it is clearly important that VOS be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low \(\mathrm{V}_{\mathrm{OS}}\). Amplifiers with sufficiently low \(\mathrm{V}_{\mathrm{Os}}\) include PMI's OP-77, OP-07, OP-27, and OP-42.


FIGURE 4: Simplified Circuit

\section*{DAC-8043}

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically damp the output. The DAC-8043's output capacitance and the R \(\mathrm{R}_{\mathrm{FB}}\) resistor form a pole that must be outside the amplifier's unity gain crossover frequency.

The considerations when using high-speed amplifiers are:
1. Phase compensation (see Figures 5 and 6).
2. Power supply decoupling at the device socket and use of proper grounding techniques.

\section*{APPLICATIONS INFORMATION APPLICATION TIPS}

In most applications, linearity depends upon the potential of \(\mathrm{I}_{\mathrm{OUT}}\) and GND (pins 3 and 4) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 5 and 6). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than \(+200 \mu \mathrm{~V}\) (less than \(10 \%\) of 1 LSB).
The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The \(\mathrm{V}_{\mathrm{DD}}\) power supply should have a low noise level with no transients greater than +17 V .

\section*{UNIPOLAR OPERATION (2-QUADRANT)}

The circuit shown in Figures 5 and 6 may be used with an AC or DC reference voltage. The circuit's output will range between OV and approximately \(-V_{\text {REF }}\) (4095/4096) depending upon the digital input code. The relationship between the digital input and


FIGURE 5: Unipolar Operation with High Accuracy Op Amp (2-Quadrant)


FIGURE 6: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)
the analog output is shown in Table 1. The limiting parameters for the \(\mathrm{V}_{\text {REF }}\) range are the maximum input voltage range of the op amp or \(\pm 25 \mathrm{~V}\), whichever is lowest.
Gain error may be trimmed by adjusting \(R_{1}\) as shown in Figure 6. The DAC register must first be loaded with all 1 s . \(R_{1}\) may then be adjusted until \(V_{O U T}=-V_{\text {REF }}(4095 / 4096)\). In the case of an adjustable \(V_{\text {REF }}, R_{1}\) and \(R_{2}\) may be omitted, with \(V_{\text {REF }}\) adjusted to yield the desired full-scale output.

In most applications the DAC-8043's negligible zero scale error and very low gain error permit the elimination of the trimming components ( \(\mathrm{R}_{1}\) and the external \(\mathrm{R}_{2}\) ) without adverse effects on circuit performance.

TABLE 1: Unipolar Code Table


TABLE 2: Bipolar (Offset Binary) Code Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{DIGITAL INPUT} & \multirow[t]{2}{*}{NOMINAL ANALOG OUTPUT ( \(\mathrm{V}_{\text {out }}\) as shown in Figure 7)} \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 0000 & 0001 & \(+V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 0000 & 0000 & 0 \\
\hline 0111 & 1111 & 1111 & \(-V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 0000 & 0000 & 0001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 0000 & 0000 & 0000 & - \(\mathrm{V}_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuit of Figure 7 is given by \(F S=V_{\text {REF }}\left(\frac{2047}{2048}\right)\).
2. Nominal LSB magnitude for the circuit of Figure 7 is given by \(L S B=V_{\text {REF }}\left(\frac{1}{2048}\right)\).

\section*{BIPOLAR OPERATION (4-QUADRANT)}

Figure 7 details a suggested circuit for bipolar, or offset binary operation. Table 2 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistors \(R_{3}, R_{4}\), and \(R_{5}\) must be selected to match within \(0.01 \%\) and must all be of the same (preferably metal foil) type to
assure temperature coefficient matching. Mismatching between \(R_{3}\) and \(R_{4}\) causes offset and full scale errors while an \(R_{5}\) to \(R_{4}\) and \(R_{3}\) mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 1000 00000000 and adjusting \(R_{1}\) until \(V_{\text {OUT }}=0 V\). \(R_{1}\) and \(R_{2}\) may be omitted, adjusting the ratio of \(R_{3}\) to \(R_{4}\) to yield \(V_{\text {OUT }}=0 \mathrm{~V}\). Full scale can be adjusted by loading the DAC register with 1111 11111111 and either adjusting the amplitude of \(\mathrm{V}_{\text {REF }}\) or the value of \(R_{5}\) until the desired \(V_{\text {OUT }}\) is achieved.

\section*{ANALOG/DIGITAL DIVISION}

The transfer function for the DAC-8043 connected in the multiplying mode as shown in Figures 5, 6, and 7 is:
\(V_{O}=-V_{\text {IN }}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}\right)\)
where \(\mathrm{A}_{\mathrm{x}}\) assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 8 and becomes:
\(V_{O}=\left(\frac{-V_{I N}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}}\right)\)
The above transfer function is the division of an analog voltage ( \(V_{\text {REF }}\) ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is 1 ( \(\pm 1\) LSB). The gain becomes 4096 with the LSB, bit 12 "ON."


FIGURE 7: Bipolar Operation (4-Quadrant, Offset Binary)


FIGURE 8: Analog/Digital Divider

\section*{INTERFACING TO THE MC6800}

As shown in Figure 9, the DAC-8043 may be interfaced to the 6800 by successively executing memory WRITE instructions while manipulating the data between WRITEs, so that each WRITE presents the next bit.

In this example the most significant bits are found in memory location 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the \(\mathrm{DB}_{7}\) line.
The serial data loading is triggered by the CLK pulse which is asserted by a decoded memory WRITE to memory location 2000, R/ \(\bar{W}\), and \(\phi 2\). A WRITE to address 4000 transfers data from input register to DAC register.


FIGURE 9: DAC-8043-MC6800 Interface

\section*{DAC-8043 INTERFACE TO THE 8085}

The DAC-8043's interface to the 8085 microprocessor is shown in Figure 10 . Note that the microprocessor's SOD line is used to present data serially to the DAC.
Data is clocked into the DAC-8043 by executing memory write instructions. The clock input is generated by decoding address 8000 and WR. Data is loaded into the DAC register with a memory write instruction to address A000.

Serial data supplied to the DAC-8043 must be present in the right-justified format in registers H and L of the microprocessor.


FIGURE 10: DAC-8043-8085 Interface

\section*{DAC-8043 TO 68000 INTERFACING}

The DAC-8043 interfacing to the 68000 microprocessor is shown in Figure 11. Again, serial data to the DAC is taken from one of the microprocessor's data bus lines.


FIGURE 11: DAC-8043-68000 \(\mu\) P Interface

\section*{FEATURES}
- Fast, Flexible, Microprocessor Interfacing in SeriallyControlled Systems
- Buffered Digital Output-Pin for Daisy-Chaining Multiple DACs
- Minimizes Address-Decoding in Multiple DAC Systems Three Wire Interface for Any Number of DACs

One Data Line
One CLK Line
One Load Line
- Improved Resistance to ESD
- \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the Extended Industrial Temperature Range
- Available in Die Form

\section*{APPLICATIONS}
- Multiple-Channel Data Acquisition Systems
- Process Control and Industrial Automation
- Test Equipment
- Remote Microprocessor-Controlled Systems

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{cccc}
\hline & & \multicolumn{2}{c}{ PACKAGE: 16-PIN } \\
\cline { 3 - 4 } \begin{tabular}{c} 
NON-
\end{tabular} & \begin{tabular}{c} 
MILITARY*
\end{tabular} & \begin{tabular}{c} 
EXTENDED \\
INDUSTRIAL
\end{tabular} \\
LINEARITY & ERROR & \begin{tabular}{c} 
TEMPERATURE \\
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{c} 
TEMPERATURE \\
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline\(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & DAC8143AQ & DAC8143EQ \\
\(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & DAC8143AQ/883 & - \\
\(\pm 1 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & - & DAC8143FP \\
\(\pm 1 \mathrm{LSB}\) & \(\pm 2 \mathrm{LSB}\) & - & DAC8143FS \(^{\dagger \dagger}\) \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP.
t† For availability and burn-in information on SO and PLCC packages, contact your local sales office.

FUNCTIONAL BLOCK DIAGRAM


\section*{GENERAL INFORMATION}

The DAC-8143 is a 12-bit serial-input daisy-chain CMOS D/A converter, which features serial data input and buffered serial data output. It was designed for multiple serial DAC systems, where serially daisy-chaining one DAC after another is greatly simplified.
The DAC-8143 also minimizes address decoding lines enabling simpler logic interfacing. It allows 3 -wire interface for any number of DACs: one data line, one CLK line, and one load line.
Serial data in the input register (MSB first) is sequentially clocked out to the SRO pin as the new data word (MSB first) is simultaneously clocked in from the SRI pin. The strobe inputs are used to clock in/out data on the rising or falling (user selected) strobe edges ( \(\mathrm{STB}_{1}, \mathrm{STB}_{2}, \mathrm{STB}_{3}, \mathrm{STB}_{4}\) ).
When the shift register's data has been updated, the new data word is transferred to the DAC register with use of \(\overline{\overline{L D}_{1}}\) and \(\overline{\overline{L D}_{2}}\) inputs.

Continued

\section*{PIN CONNECTIONS}
\begin{tabular}{|cccc}
\hline & & \\
\hline
\end{tabular}

MULTIPLE DAC-8143s WITH 3-WIRE INTERFACE


\section*{GENERAL INFORMATION Continued}

Separate LOAD control inputs allow simultaneous output updating of multiple DACs. An asynchronous CLEAR input resets the DAC register without altering data in the input register.

Improved linearity and gain error performance permits reduced circuit parts count through the elimination of trimming components. Also, fast interface timing reduces timing design consideration while minimizing microprocessor wait states.
The DAC-8143 is available in standard cerdip and plastic packages that are compatible with auto-insertion equipment.
Cerdip and plastic packages devices come in the extended industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)
\(V_{D D}^{A}\) to DGND .................................................................. +17 V
\(V_{\text {REF }}\) to DGND .................................................................. \(\pm 25 \mathrm{~V}\)
\(\mathrm{V}_{\text {RFB }}\) to DGND ................................................................. \(\pm 25 \mathrm{~V}\)
AGND to DGND ..................................................... \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
DGND to AGND ..................................................... \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Input Voltage Range ................................ -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\)
Output Voltage (Pin 1, Pin 2) ............................... -0.3 V to \(\mathrm{V}_{\mathrm{DD}}\) Operating Temperature Range
AQ Version .......................................................................... \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
EQ/FP/FS Versions ................ \(85^{\circ} \mathrm{C}\)

Junction Temperature ................................................... +150C
Storage Temperature .................................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec ) ........................ \(+300^{\circ} \mathrm{C}\)
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}\) (NOTE 1) & \(\boldsymbol{\Theta}_{\text {JC }}\) & UNITS \\
\hline 16-Pin Hermetic DIP (Q) & 94 & 12 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16-Pin Plastic DIP (P) & 76 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(16-\) Pin SOL (S) & 92 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

NOTE:
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\boldsymbol{\Theta}_{\mathrm{jA}}\) is specified for device soldered to printed circuit board for SOL package.

\section*{CAUTION:}
1. Do not apply voltage higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than DGND potential on any terminal except \(\mathrm{V}_{\text {fEF }}\) (Pin 15) and \(\mathrm{R}_{\mathrm{FB}}\) (Pin 16).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Use proper anti-static handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-8143 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline STATIC ACCURACY & & & & & & \\
\hline Resolution & \(N\) & & 12 & - & - & Bits \\
\hline Nonlinearity (Note 1) & INL & DAC-8143A/E DAC-8143F & - & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & DAC-8143A/E DAC-8143F & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Gain Error (Note 3) & \(\mathrm{G}_{\text {FSE }}\) & \begin{tabular}{l}
\[
\mathrm{T}_{A}=+25^{\circ} \mathrm{C}
\] \\
DAC-8143A/E \\
DAC-8143F \\
\(T_{A}=\) Full Temp. Range \\
All Grades
\end{tabular} & - & -
-
- & \[
\begin{aligned}
& \pm 1 \\
& \pm 2 \\
& \pm 2
\end{aligned}
\] & LSB \\
\hline Gain Tempco ( \(\Delta\) Gain/ \(\Delta\) Temp) (Note 5) & TC \({ }_{\text {GFS }}\) & & - & - & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
Power Supply \\
Rejection Ratio ( \(\Delta\) Gain \(/ \Delta V_{D D}\) )
\end{tabular} & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & - & \(\pm 0.0006\) & \(\pm 0.002\) & \%/\% \\
\hline Output Leakage Current (Note 4) & \(\mathbf{I L K G}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \\
& \text { DAC-8143A } \\
& \text { DAC- } 8143 \mathrm{E} / \mathrm{F}
\end{aligned}
\] & -
-
- & -
-
- & \[
\begin{array}{r} 
\pm 5 \\
\pm 100 \\
\pm 25
\end{array}
\] & nA \\
\hline Zero Scale Error (Note 7, 12) & \(\mathrm{I}_{\text {zSE }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range } \\
& \text { DAC-8143A } \\
& \text { DAC-8143E/F }
\end{aligned}
\] & - & \[
\begin{aligned}
& \pm 0.002 \\
& \\
& \pm 0.05 \\
& \pm 0.01
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.03 \\
& \pm 0.61 \\
& \pm 0.15
\end{aligned}
\] & LSB \\
\hline Input Resistance (Note 8) & \(\mathrm{R}_{\mathrm{IN}}\) & \(V_{\text {REF }} \mathrm{pin}\) & 7 & 11 & 15 & k \(\boldsymbol{\Omega}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT1}}=\mathrm{V}_{\mathrm{OUT2}}=\mathrm{V}_{A G N D}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\mathrm{AC}-81 \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE} \\
\hline Output Current Settling Time (Notes 5, 6) & \(\mathrm{t}_{\mathrm{s}}\) & & - & 0.380 & 1 & \(\mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
AC Feedthrough Error
\[
\left(V_{\text {REF }} \text { to } I_{\text {OUT } 1}\right)
\] \\
(Notes 5, 11)
\end{tabular} & FT & \[
\begin{aligned}
& V_{R E F}=20 V_{p-p} @ f=10 \mathrm{kHz} \\
& T_{\Delta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & - & - & 2.0 & \(m V_{p-p}\) \\
\hline Digital to Analog Glitch Energy (Notes 5, 10) & Q & \[
\begin{aligned}
& V_{\text {REF }}=0 \mathrm{~V} \\
& \mathrm{I}_{\text {OUT }} \text { Load }=100 \Omega \\
& C_{\text {EXT }}=13 \mathrm{pF}
\end{aligned}
\] & - & - & 20 & \(n \mathrm{~V}\) \\
\hline Total Harmonic Distortion (Note 5) & THD & \begin{tabular}{l}
\[
V_{\text {REF }}=6 \mathrm{~V} \text { RMS @ } 1 \mathrm{kHz}
\] \\
DAC register loaded with all is
\end{tabular} & - & - & -92 & dB \\
\hline Output Noise Voltage Density (Notes 5, 13) & \(\mathrm{e}_{\mathrm{n}}\) & 10 Hz to 100 kHz between \(R_{F B}\) and \(I_{O U T}\) & - & - & 13 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS/OUTPUT} \\
\hline Digital Input HIGH & \(\mathrm{V}_{\text {IH }}\) & & 2.4 & - & - & V \\
\hline Digital Input LOW & \(\mathrm{V}_{\text {IL }}\) & & - & - & 0.8 & V \\
\hline Input Leakage Current (Note 9) & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) to +5 V & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance \\
(Note 5)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & \(V_{1 N}=0 \mathrm{~V}\) & - & - & 8 & pF \\
\hline Digital Output High & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}\) & 4 & - & - & V \\
\hline Digital Output Low & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & - & - & 0.4 & V \\
\hline \multicolumn{7}{|l|}{ANALOG OUTPUTS} \\
\hline Output Capacitance (Note 5) & \begin{tabular}{l}
\(\mathrm{C}_{\text {OUT1 }}\) \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & \[
\begin{aligned}
& \text { Digital Inputs = all 1s } \\
& \text { Digital Inputs }=\text { all } 0 \mathrm{~s}
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 90 \\
& 90
\end{aligned}
\] & pF \\
\hline Output Capacitance (Note 5) & \begin{tabular}{l}
\(\mathrm{C}_{\text {OUT1 }}\) \\
\(\mathrm{C}_{\text {OUT2 }}\)
\end{tabular} & \[
\begin{aligned}
& \text { Digital Inputs }=\text { all } 0 \mathrm{~s} \\
& \text { Digital Inputs }=\text { all } 1 \mathrm{~s}
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & pF \\
\hline \multicolumn{7}{|l|}{TIMING CHARACTERISTICS (Note 5)} \\
\hline \multirow{4}{*}{Serial Input to Strobe Setup Times \(\left(\mathrm{t}_{\text {STB }}=80 \mathrm{~ns}\right)\)} & \(\mathrm{t}_{\mathrm{DS} 1}\) & STB \({ }_{1}\) used as the strobe & 50 & - & - & \multirow{4}{*}{ns} \\
\hline & \(\mathrm{t}_{\mathrm{DS} 2}\) & \(\mathrm{STB}_{2}\) used as the strobe & 20 & - & - & \\
\hline & \(\mathrm{t}_{\mathrm{DS} 3}\) & \begin{tabular}{l}
\(\mathrm{STB}_{3}\) used \(\quad \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
as the strobe \(\quad T_{A}=\) Full Temp. Range
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 20
\end{aligned}
\] & - & - & \\
\hline & \({ }^{\text {DS }} 4\) & \(\mathrm{STB}_{4}\) used as the strobe & 20 & - & - & \\
\hline \multirow{4}{*}{Serial Input to Strobe Hold Times
\[
\left(\mathrm{t}_{\text {STB }}=80 \mathrm{~ns}\right)
\]} & \({ }^{\text {D }}{ }^{\text {H } 1}\) & \(\begin{array}{ll}\text { STB }_{1} \text { used } & T_{A}=+25^{\circ} \mathrm{C} \\ \text { as the strobe } & T_{A}=\text { Full Temp. Range }\end{array}\) & 40
50 & - & - & \multirow{4}{*}{ns} \\
\hline & \({ }^{\text {t }}\) H2 & \[
\begin{array}{ll}
\hline \mathrm{STB}_{2} \text { used } & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
\text { as the strobe } & \mathrm{T}_{\mathrm{A}}=\text { Full Temp. Range } \\
\hline
\end{array}
\] & 50 & - & - & \\
\hline & \({ }^{\text {D }}\) H3 & \(\mathrm{STB}_{3}\) used as the strobe & 80 & - & - & \\
\hline & \({ }^{\text {DH4 }}\) & \(\mathrm{STB}_{4}\) used as the strobe & 80 & - & - & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{D D}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=\mathrm{V}_{\text {AGND }}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued


\section*{NOTES:}
1. \(\pm 1 / 2\) LSB \(= \pm 0.012 \%\) of Full Scale.
2. All grades are monotonic to 12-bits over temperature.
3. Using internal feedback resistor.
4. Applies to \(\mathrm{I}_{\mathrm{OUT} 1}\); all digital inputs \(=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\);

Specification also applies for \(\mathrm{I}_{\text {OUT2 }}\) when all digital inputs \(=\mathrm{V}_{1 \mathrm{H}}\)
5. Guaranteed by design and not tested.
6. \(\mathrm{I}_{\mathrm{OUT}, 1}\) Load \(=100 \Omega, C_{E X T}=13 \mathrm{pF}\), digital input \(=0 \mathrm{~V}\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\). Extrapolated to \(1 / 2\) LSB: ts = propagation delay ( \(\mathrm{t}_{\mathrm{PD}}\) ) +9 , where \(\tau\) equals measured time constant of the final RC decay.
7. \(V_{\text {REF }}=+10 \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\).
8. Absolute temperature coefficient is less than \(+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
9. Digital inputs are CMOS gates; \(I_{\mathbb{N}}\) is typically 1 nA at \(+25^{\circ} \mathrm{C}\).
10. \(\mathrm{V}_{\mathrm{PEF}}=O \mathrm{~V}\), all digital inputs \(=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) or \(\mathrm{V}_{\mathrm{DD}}\) to OV .
11. All digital inputs \(=0 \mathrm{~V}\).
12. Calculated from worst case \(R_{\text {REF }}\) :
\(\mathrm{I}_{\text {ZSE }}\) (in LSBs) \(=\left(\mathrm{R}_{\text {REF }} \times \mathrm{I}_{\text {LKG }} \times 4096\right) N_{\text {REF }}\).
13. Calculations from \(\theta_{n}=\sqrt{4 K T R B}\) where:
\(\mathrm{K}=\) Boltzmann constant, \(\mathrm{J} /{ }^{\circ} \mathrm{KR}=\) resistance \(\Omega\)
\(\mathrm{T}=\) resistor temperature, \({ }^{\circ} \mathrm{K} \quad \mathrm{B}=\) bandwidth, Hz
14. Minimum low time pulse width for STB \(_{1}\), STB \(_{2}\), and \(\mathrm{STB}_{4}\), and minimum high time pulse width for \(\mathrm{STB}_{3}\).
15. Measured from active strobe edge (STB) to new data output at SRO; \(C_{L}\) \(=50 \mathrm{pF}\).

DICE CHARACTERISTICS


DIE SIZE \(0.099 \times 0.107\) inch, \(10,543 \mathrm{sq}\). mils ( \(2.51 \times 2.72 \mathrm{~mm}, 6.83 \mathrm{sq} . \mathrm{mm}\) )
1. Iouti
9. \(\overline{L_{0}}\)
2. Iout2
10. \(\overline{\mathrm{STB}}_{3}\)
3. AGND
11. \(\mathrm{STB}_{4}\)
4. STB \(_{1}\)
12. DGND
5. \(\overline{L D}_{1}\)
13. \(\overline{C L R}\)
6. SRO
14. \(V_{D D}\) (Substrate)
7. SRI
15. \(\mathrm{V}_{\text {REF }}\)
8. \(\overline{\mathrm{STB}_{2}}\)
16. \(\mathrm{R}_{\mathrm{FB}}\)

Substrate (die backside) is internally connected to \(V_{D D}\).

For additional DICE Information, refer to 1990/91 Data Book, Section 2.

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT} 1}=\mathrm{V}_{\mathrm{OUT} 2}=\mathrm{V}_{\mathrm{AGND}}=\mathrm{V}_{\mathrm{DGND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{array}{r}
\text { DAC-8143G } \\
\text { LIMITS }
\end{array}
\] & UNITS \\
\hline \multicolumn{5}{|l|}{StATIC ACCURACY} \\
\hline Resolution & N & & 12 & Bits MIN \\
\hline Integral Nonlinearity & INL & & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & Using internal feedback resistor & \(\pm 2\) & LSB MAX \\
\hline Power Supply Rejection Ratio & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & \(\pm 0.002\) & \%/\% MAX \\
\hline Output Leakage Current (IOUT1) & \({ }_{\text {LKG }}\) & Digital Inputs \(=\mathbf{V}_{\mathbf{I L}}\) & \(\pm 5\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Input Resistance & \(\mathrm{R}_{1 \text { IN }}\) & \(V_{\text {feF }}\) pad & 7/15 & k \(\Omega\) MIN/MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS/OUTPUT} \\
\hline Digital Input HIGH & \(\mathrm{V}_{\text {IH }}\) & & 2.4 & V MIN \\
\hline Digital Input LOW & \(\mathrm{V}_{1 L}\) & & 0.8 & v max \\
\hline Input Leakage Current & \(\mathrm{I}_{\mathrm{IL}}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Digital Output HIGH & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}\) & 4 & V MIN \\
\hline Digital Output LOW & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & 0.4 & V max \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY} \\
\hline Supply Current & \(I_{\text {D }}\) & \[
\begin{aligned}
& \text { Digital Inputs }=V_{1 H} \text { or } V_{1 L} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } V_{D D}
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.1
\end{aligned}
\] & mA MAX \\
\hline
\end{tabular}

NOTE:
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}



SUPPLY CURRENT vs LOGIC INPUT VOLTAGE


LOGIC THRESHOLD VOLTAGE vs SUPPLY VOLTAGE


LINEARITY ERROR vs DIGITAL CODE


DNL ERROR vs REFERENCE VOLTAGE


LINEARITY ERROR vs REFERENCE VOLTAGE


DIGITAL OUTPUT VOLTAGE vs OUTPUT CURRENT


\section*{SPECIFICATION DEFINITIONS}

\section*{RESOLUTION}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the fullscale range (FSR) is divided (or resolved) into, where " \(n\) " is equal to the number of bits.

\section*{SETTLING TIME}

Time required for the analog output of the DAC to settle to within \(1 / 2\) LSB of its final value for a given digital input stimulus; i.e., zero to full-scale.

\section*{GAIN}

Ratio of the DAC's external operational amplifier output voltage to the \(\mathrm{V}_{\text {REF }}\) input voltage when all digital inputs are HIGH.

\section*{FEEDTHROUGH ERROR}

Error caused by capacitive coupling from \(\mathrm{V}_{\text {REF }}\) to output. Feedthrough error limits are specified with all switches off.

\section*{OUTPUT CAPACITANCE}

Capacitance from \(\mathrm{I}_{\text {OUT } 1}\) to ground.

\section*{OUTPUT LEAKAGE CURRENT}

Current appearing at \(I_{\text {OUT } 1}\), when all digital inputs are LOW, or at \(\mathrm{I}_{\text {OUT2 }}\) terminal when all inputs are HIGH.
Refer to PMI 1988 Data Book, Section 11, for additional digital-to-analog converter definitions.

\section*{GENERAL CIRCUIT INFORMATION}

The DAC-8143 is a 12-bit serial-input, buffered serial-output, multiplying CMOS D/A converter. It has an R-2R resistor ladder network, a 12-bit input shift register, 12-bit DAC register, control logic circuitry, and a buffered digital output stage.
The control logic forms an interface in which serial data is loaded, under microprocessor control, into the input shift register and then transferred, in parallel, to the DAC register. In addition, buffered serial output data is present at the SRO pin when input data is loaded into the input register. This buffered data follows the digital input data (SRI) by 12 clock cycles and is available for daisy-chaining additional DACs.
An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.
A simplified circuit of the DAC-8143 is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thinfilm resistors, and twelve pairs of NMOS current-steering switches. These switches steer binarily weighted currents into
either \(\mathrm{I}_{\text {OUT1 }}\) or \(\mathrm{I}_{\mathrm{OUT2} 2}\). Switching current to \(\mathrm{I}_{\mathrm{OUT1} 1}\) or \(\mathrm{I}_{\mathrm{OUT} 2}\) yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at \(\mathrm{V}_{\text {REF }}\) equal to \(R\) (typically \(11 \mathrm{k} \Omega\) ). The \(\mathrm{V}_{\text {REF }}\) input may be driven by any reference voltage or current, AC or DC, that is within the limits stated in the Absolute Maximum Ratings chart.
The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It was essential to design these switches such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of \(10 \Omega\), switch 2 for \(20 \Omega\), etc., a constant 5 mV drop would then be maintained across each switch.
To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The Simplified DAC Circuit, Figure 1, shows the location of these switches. These series switches are equivalently scaled to two times switch 1 (MSB) and top switch 12 (LSB) to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or \(\mathrm{R}_{\text {FEEDBACK }}\) (such as incoming inspection), \(\mathrm{V}_{\mathrm{DD}}\) must be present to turn "ON" these series switches.


FIGURE 1: Simplified DAC Circuit

\section*{DAC-8143}

\section*{ESD PROTECTION}

The DAC-8143 digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.
Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.
These protection diodes were designed to clamp the inputs well below dangerous levels during static discharge conditions.


FIGURE 2: Digital Input Protection

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 3 and 4 show equivalent circuits for the DAC-8143's internal DAC with all bits LOW and HIGH, respectively. The reference current is switched to \(\mathrm{I}_{\mathrm{OUT}_{2}}\) when all data bits are LOW, and to \(\mathrm{I}_{\text {OUT1 }}\) when all bits are HIGH. The \(\mathrm{I}_{\text {LEAKAGE }}\) current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain through the ladder's terminating resistor.
Output capacitance is dependent upon the digital input code. This is because the capacitance of a MOS transistor changes with applied gate voltage. This output capacitance varies between the low and high values.

\section*{DYNAMIC PERFORMANCE}

\section*{ANALOG OUTPUT IMPEDANCE}

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the \(\mathrm{I}_{\text {OUT } 1}\) terminal, varies between \(11 \mathrm{k} \Omega\) (the feedback resistor alone when all digital input are LOW) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximately \(30 \mathrm{k} \Omega\) of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.


FIGURE 3: DAC-8143 Equivalent Circuit (All Inputs LOW)


FIGURE 4: DAC-8143 Equivalent Circuit (All Inputs HIGH)

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the DAC-8143. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:
1. Phase compensation (see Figures 7 and 8 ).
2. Power supply decoupling at the device socket and use of proper grounding techniques.

\section*{OUTPUT AMPLIFIER CONSIDERATIONS}

When using high speed op amps, a small feedback capacitor (typically \(5-30 \mathrm{pF}\) ) should be used across the amplifiers to minimize overshoot and ringing. For low speed or static applications,

AC specifications of the amplifier are not very critical. In highspeed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.
Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:
\(V_{E R R O R}=V_{O S}\left(1+\frac{R_{F B}}{R_{O}}\right)\)


FIGURE 5: Simplified Circuit

Where RO is a function of the digital code, and :
\(R_{o}=10 \mathrm{k} \Omega\) for more than four bits of logic 1 ,
\(R_{0}=30 \mathrm{k} \Omega\) for any single bit of logic 1 .
Therefore, the offset gain varies as follows:
at code 00111111 1111,
\(V_{E R R O R_{1}}=\operatorname{VOS}\left(1+\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}\right)=2 \operatorname{VOS}_{O S}\)
at code 010000000000 ,
\(\mathrm{V}_{\mathrm{ERROR}_{2}}=\operatorname{VOS}\left(1+\frac{10 \mathrm{k} \Omega}{30 \mathrm{k} \Omega}\right)=4 / 3 \mathrm{~V}_{\mathrm{OS}}\)
The error difference is \(2 / 3 \mathrm{~V}_{\mathrm{OS}}\).
Since one LSB has a weight (for \(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\) ) of 2.4 mV for the DAC-8143, it is clearly important that \(\mathrm{V}_{\mathrm{OS}}\) be minimized, using either the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low \(\mathrm{V}_{\mathrm{Os}}\). Amplifiers with sufficiently low \(\mathrm{V}_{\text {Os }}\) include PMI's OP-77, OP-97, OP-07, OP-27, and OP-42.

\section*{INTERFACE LOGIC OPERATION}

The microprocessor interface of the DAC-8143 has been designed with multiple STROBE and LOAD inputs to maximize interfacing options. Control signals decoding may be done onchip or with the use of external decoding circuitry (see Figure 12).


NOTES:
* STROBE WAVEFORM IS INVERTED IF
\(\overline{S T B}_{3}\) IS USED TO STROBE SERIAL DATA
BITS INTO INPUT REGISTER.
*DATA IS STROBED INTO AND OUT OF

FIGURE 6: Timing Diagram

Serial data is clocked into the input register and buffered output stage with STB \(_{1}\), STB \(_{2}\), or STB \(_{4}\). The strobe inputs are active on the rising edge. \(\mathrm{STB}_{3}\) may be used with a falling edge clock data.
Serial data output (SRO) follows the serial data input (SRI) by 12 clocked bits.
Holding any STROBE input at its selected state (i.e., STB \(_{1}\), \(\mathrm{STB}_{2}\) or \(\mathrm{STB}_{4}\) at logic HIGH or STB \({ }_{3}\) at logic LOW) will act to prevent any further data input.
When a new data word has been entered into the input register, it is transferred to the DAC register by asserting both LOAD inputs.
The \(\overline{C L R}\) input allows asynchronous resetting of the DAC register to 000000000000 . This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to 0 V . In bipolar mode, the output will go to \(-V_{\text {REF }}\).

\section*{INTERFACE INPUT DESCRIPTION}

STB \(_{1}\) (Pin 4), STB \(_{2}\) (Pin 8), STB \(_{4}\) (Pin 11) - Input Register and Buffered Output Strobe. Inputs Active on Rising Edge. Selected to load serial data into input register and buffered output stage. See Table 1 for details.
\(\overline{\text { STB }}_{3}\) (Pin 10) - Input Register and Buffered Output Strobe Input. Active on Falling Edge. Selected to load serial data into input register and buffered output stage. See Table 1 for details.
\(\overline{L D}_{1}\) (Pin 5), \(\overline{L D}_{2}\) (Pin9) - Load DAC Register Inputs. Active Low. Selected together to load contents of input register into DAC register.
\(\overline{\mathrm{CLR}}\) (Pin 13) - Clear Input. Active Low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.

TABLE 1: DAC-8143 Truth Table

\section*{DAC-8143 Logic Inputs}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Input Register/ Digital Output} & \multicolumn{2}{|l|}{Control Inputs} & DAC Register & \multicolumn{2}{|l|}{Control Inputs} & \multirow[t]{2}{*}{DAC-8143 Operation} & \multirow[t]{2}{*}{Notes} \\
\hline STB \(_{4}\) & \(\overline{\text { STB }_{3}}\) & STB \(_{2}\) & STB \(_{1}\) & \(\overline{\text { CLR }}\) & \(\overline{L D}_{2}\) & \(\overline{L_{1}}\) & & \\
\hline 0 & 1 & 0 & \(\stackrel{5}{5}\) & X & X & X & \multirow{4}{*}{Serial Data Bit Loaded from SRI into Input Register and Digital Output (SRO pin) after 12 clocked bits.} & \multirow{4}{*}{2,3} \\
\hline 0 & 1 & 5 & 0 & X & X & X & & \\
\hline 0 & Z & 0 & 0 & X & X & X & & \\
\hline 5 & 1 & 0 & 0 & X & X & X & & \\
\hline 1 & X & X & X & & & & \multirow{4}{*}{No Operation (Input Register and SRO)} & \multirow{4}{*}{3} \\
\hline X & 0 & X & X & & & & & \\
\hline X & X & 1 & X & & & & & \\
\hline X & X & X & 1 & & & & & \\
\hline & & & & 0 & X & X & \begin{tabular}{l}
Reset DAC Register to Zero Code (Code: 00000000 0000) \\
(Asynchronous Operation)
\end{tabular} & 1,3 \\
\hline & & & & 1 & 1 & X & \multirow[t]{2}{*}{No Operation (DAC Register and SRO)} & \multirow[t]{2}{*}{3} \\
\hline & & & & 1 & X & 1 & & \\
\hline & & & & 1 & 0 & 0 & Load DAC Register with the Contents of Input Register & 3 \\
\hline
\end{tabular}

\footnotetext{
1. \(\overline{C L R}=0\) asynchronously resets DAC Register to 000000000000 , but has no effect on Input Register.
2. Serial data is loaded into Input Register MSB first, on edges shown. \(f\) is positive edge, \(Z\) is negative edge.
3. \(0=\) Logic LOW, \(1=\) Logic HIGH, \(X=\) Don't Care.
}

\section*{APPLICATIONS INFORMATION}

\section*{UNIPOLAR OPERATON (2-QUADRANT)}

The circuit shown in Figures 7 and 8 may be used with an AC or DC reference voltage. The circuit's output will range between 0 V and \(+10(4095 / 4096) \mathrm{V}\) depending upon the digital input code. The relationship between the digital input and the analog output is shown in Table 2. The \(\mathrm{V}_{\text {REF }}\) voltage range is the maximum input voltage range of the op amp or \(\pm 25 \mathrm{~V}\), whichever is lowest.


FIGURE 7: Unipolar Operation with High Accuracy Op Amp (2-Quadrant)


FIGURE 8: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

In many applications, the DAC-8143's zero scale error and low gain error, permit the elimination of external trimming components without adverse effects on circuit performance.
For applications requiring a tighter gain error than \(0.024 \%\) at \(25^{\circ} \mathrm{C}\) for the top grade part, or \(0.048 \%\) for the lower grade part, the circuit in Figure 8 may be used. Gain error may be trimmed by adjusting \(\mathrm{R}_{1}\).
The DAC register must first be loaded with all 1 s . \(\mathrm{R}_{1}\) is then adjusted until \(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}\) (4095/4096). In the case of an adjustable \(\mathrm{V}_{\text {REF }}\), \(\mathrm{R}_{1}\) and \(\mathrm{R}_{\text {FEEDBACK }}\) may be omitted, with \(\mathrm{V}_{\text {REF }}\) adjusted to yield the desired full-scale output.

TABLE 2: Unipolar Code Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{DIGITAL INPUT} & NOMINAL ANALOG OUTPUT \\
\hline MSB & & LSB & \begin{tabular}{l}
( \(\mathrm{V}_{\text {out }}\) as shown \\
in Figures 7 and 8)
\end{tabular} \\
\hline 1111 & 1111 & 1111 & \(-V_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 1000 & 0000 & 0001 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2049}{4096}\right)\) \\
\hline 1000 & 0000 & 0000 & \(-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{V_{\text {REF }}}{2}\) \\
\hline 0111 & 1111 & 1111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2047}{4096}\right)\) \\
\hline 0000 & 0000 & 0001 & \(-V_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 0000 & 0000 & 0000 & \(-V_{\text {REF }}\left(\frac{0}{4096}\right)=0\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuits of Figures 7 and 8 is given by
\[
\mathrm{FS}=-\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right) .
\]
2. Nominal LSB magnitude for the circuits of Figures 7 and 8 is given by
\(\operatorname{LSB}=V_{\text {REF }}\left(\frac{1}{4096}\right)\) or \(V_{\text {REF }}\left(2^{-n}\right)\)

\section*{DAC-8143}


FIGURE 9: Bipolar Operation (4-Quadrant, Offset Binary)

\section*{BIPOLAR OPERATION (4-QUADRANT)}

Figure 9 details a suggested circuit for bipolar, or offset binary operation. Table 3 shows the digital input-to-analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB intput.
Resistor \(R_{3}, R_{4}\), and \(R_{5}\) must be selected to match within \(0.01 \%\) and must all be of the same (preferably metal foil) type to assure temperature coefficient match. Mismatching between \(\mathrm{R}_{3}\) and \(\mathrm{R}_{4}\) causes offset and full-scale error.

Calibration is performed by loading the DAC register with 1000 00000000 and adjusting \(R_{1}\) until \(\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}\). \(\mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) may be omitted by adjusting the ratio of \(R_{3}\) to \(R_{4}\) to yield \(V_{\text {OUT }}=0 V\). Full scale can be adjusted by loading the DAC register with 1111 11111111 and adjusting either the amplitude of \(\mathrm{V}_{\text {REF }}\) or the value of \(\mathrm{R}_{5}\) until the desired \(\mathrm{V}_{\text {OUT }}\) is achieved.

\section*{DAISY-CHAINING DAC-8143s}

Many applications use multiple serial-input DACs that use numerous inter-connecting lines for address decoding and data

TABLE 3: Bipolar (Offset Binary) Code Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{DIGITAL INPUT} & \multirow[t]{2}{*}{NOMINAL ANALOG OUTPUT ( \(\mathrm{V}_{\text {OUT }}\) as shown in Figure 9 )} \\
\hline MSB & & LSB & \\
\hline 1111 & 1111 & 1111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 1000 & 0000 & 0001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 1000 & 0000 & 0000 & 0 \\
\hline 0111 & 1111 & 1111 & \(-V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 0000 & 0000 & 0001 & \(-V_{\text {Ref }}\left(\frac{2047}{2048}\right)\) \\
\hline 0000 & 0000 & 0000 & \(-V_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Nominal full scale for the circuits of Figure 9 is given by
\(F S=\operatorname{VREF}\left(\frac{2047}{2048}\right)\).
2. Nominal LSB magnitude for the circuits of Figure 9 is given by \(L S B=\operatorname{VREF}\left(\frac{1}{2048}\right)\)
lines. In addition, they use some type of buffering to reduce loading on the bus. The DAC-8143 is ideal for just such an application. It not only reduces the number of inter-connecting lines, but also reduces bus loading. The DAC-8143 can be daisychained with only three lines: one data line, one CLK line, and one Load line, see Figure 10.

\section*{ANALOG/DIGITAL DIVISION}

The transfer function for the DAC-8143 connect in the multiplying mode as shown in Figures 7 and 8 is:
\(V_{O}=-V_{\text {IN }}\left(\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}\right)\)
where \(A_{x}\) assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.
The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 11 and is:
\(V_{O}=\left(\frac{-V_{\text {IN }}}{\frac{A_{1}}{2^{1}}+\frac{A_{2}}{2^{2}}+\frac{A_{3}}{2^{3}}+\ldots \frac{A_{12}}{2^{12}}}\right)\)
The above transfer function is the division of an analog voltage \(\left(\mathrm{V}_{\text {REF }}\right)\) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON" the gain is 1 ( \(\pm 1\) LSB). The gain becomes 4096 with the LSB, bit 12, "ON".

\section*{APPLICATION TIPS}

In most applications, linearity depends upon the potential of \(I_{\text {OUT1 }}, I_{\text {OUT2 }}\), and AGND (pins 1, 2 and 3)being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 7 and 8). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than \(\pm 200 \mu \mathrm{~V}\) (less than \(10 \%\) of 1 LSB).
The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The \(\mathrm{V}_{\text {DD }}\) power supply should have a low noise level with no transients greater than +17 V .
It is recommended that the digital inputs be taken to ground or \(V_{D D}\) via a high value ( \(1 \mathrm{M} \Omega\) ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital input pass through the transition region (see the Supply Current vs. Logic Input Voltage graph under the Typical Performance Characteristics). The supply current decreases as the input voltage approaches the supply rails ( \(\mathrm{V}_{\mathrm{DD}}\) or DGND), i.e., rapidly slewing logic signals that settle very near the supply rails will minimize supply current.


FIGURE 10: Multiple DAC-8143s with 3-Wire Interface

FIGURE 11: Analog/Digital Divider


\section*{DAC-8143}

\section*{INTERFACING TO THE MC6800}

As shown in Figure 12, the DAC-8143 may be interfaced to the 6800 by successively executing memory WRITE instruction while manipulating the data between WRITEs, so that each WRITE presents the next bit.
In this example, the most significant bits are found in memory locations 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the \(\mathrm{DB}_{7}\) line.
The serial data loading is triggered by \(\mathrm{STB}_{4}\) which is asserted by a decoded memory WRITE to a memory location, R/W, and \(\Phi 2\). A WRITE to another address location transfers data from input register to DAC register.


FIGURE 12: DAC-8143-MC6800 Interface

\section*{DAC-8143 INTERFACE TO THE 8085}

The DAC-8143's interface to the 8085 microprocessor is shown in Figure 13. Note that the microprocessor's SOD line is used to present data serially to the DAC.
Data is strobed into the DAC-8143 by executing memory write instructions. The strobe 2 input is generated by decoding an address location and \(\overline{W R}\). Data is loaded into the DAC register with a memory write instruction to another address location.
Serial data supplied to the DAC-8143 must be present in the right-justified format in registers H and L of the microprocessor.


FIGURE 13: DAC-8143-8085 Interface

\section*{DAC-8143 INTERFACE TO THE 68000}

Figure 14 shows the DAC-8143 configured to the 68000 microprocessor. Serial data input is similar to that of the 6800 in Figure 12.


FIGURE 14: DAC-8143 to \(68000 \mu \mathrm{P}\) Interface

\section*{FEATURES}
- Two Matched 12-Bit DACs on One Chip
- Packaged in a Narrow 0.3" 24-Pin DIP
- Direct Parallel Load of All 12 Bits for High DataThroughput
- On-Chip Latches for Both DACs
- 12-Bit Endpont Linearity ( \(\pm 1 / 2\) LSB) Over Temperature
- +5 V to +15 V Single Supply Operation
- DACs Matched to 0.2\% Typically
- Four-Quadrant Multiplication
- Improved ESD Resistance
- Available in Die Form

\section*{APPLICATIONS}
- Automatic Test Equipment
- Industrial Automation
- Robotics/Process Control
- Programmable Instrumentation Equipment
- Digital Gain/Attenuation Control
- Ideal for Battery-Operated Equipment

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{RELATIVE ACCURACY \(1+5 \mathrm{~V}\) or} & \multirow[b]{2}{*}{GAIN ERROR 15V)} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & COMMERCIAL TEMPERATURE \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & DAC8221AW & DAC8221EW & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & - & DAC8221GP \\
\hline \(\pm 1\) LSB & \(\pm 4\) LSB & - & DAC8221FW & DAC8221HP \\
\hline \(\pm 1\) LSB & \(\pm 4\) LSB & - & DAC8221FP & DAC8221HSH \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-SDT-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
\(\dagger \dagger\) For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{GENERAL DESCRIPTION}

The DAC-8221 combines two identical 12-bit, multiplying, digital-to-analog converters into a single CMOS chip. This device is electrically similar to DAC-8212 with improved microprocessor interface timing and is packaged in a narrow 0.300" DIP. Monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The DAC8221 consists of two thin-film R-2R resistor-ladder networks, two 12-bit data latches, one 12-bit input buffer, and control logic. The DAC-8221 operates on a single supply from +5 V to +15 V . Maximum power dissipation with 0 V and +5 V logic levels
and \(\mathrm{a}+5 \mathrm{~V}\) supply is less than 0.5 mW . The DAC-8221 is manufactured using PMI's highly-stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS process. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.
A common 12-bit (TTL/CMOS compatible) input port is used to whose data loading is similar to that of a RAM's write cycle, interfaces directly with most 12 -bit or wider bus systems. With \(\overline{W R}\) and \(\overline{\mathrm{CS}}\) lines at logic LOW, the input data registers are transparent. This allows direct unbuffered data to flow directly to the DAC output selected by DAC A/DAC B control input. For applications requiring double-buffering, see the DAC-8222.

\section*{PIN CONNECTIONS}


FUNCTIONAL DIAGRAM


\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.

AGND to DGND ............................................. \(0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Input Voltage to DGND ......................-0.3V, \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(I_{\text {OUT A }}, I_{\text {OUT B }}\) to AGND \(\ldots\)............................... \(-0.3 \mathrm{~V}, \mathrm{~V}_{\text {DD }}+0.3 \mathrm{~V}\)
\(V_{\text {REF A }}, V_{\text {REF }}\) to AGND .................................................... \(\pm 25 \mathrm{~V}\)
\(V_{\text {RFB } A}, V_{\text {RFB }}\) to AGND ...................................................... 25 V
Operating Temperature Range
AW Version ................................................................ \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
EW, \(+85^{\circ} \mathrm{C}\)
GP, HP, HS Versions .............................. \(-0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Tempersions ................................................................................................... \(+300^{\circ} \mathrm{C}\)
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}\) (NOTE 1) & \(\Theta_{\mathrm{IC}}\) & UNITS \\
\hline 24-Pin Hermetic DIP (W) & 69 & 10 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 24-Pin Plastic DIP (P) & 62 & 32 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 24-Pin SOL (S) & 72 & 24 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, and P-DIP packages; \(\Theta_{\mid A}\) is specified for device soldered to printed circuit board for SOL package.

\section*{CAUTION:}
1. Do no apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than GND potential on any terminal except \(\mathrm{V}_{\text {REF }}\) and \(\mathrm{R}_{\mathrm{FB}}\).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Use proper anti-static handling procedures.
5. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF } A}=\mathrm{V}_{\text {REF } B}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } A}=\mathrm{V}_{\text {OUT } B}=0 \mathrm{~V} ;\) AGND \(=\mathrm{DGND}=0 \mathrm{~V}\); \(T_{A}=\) Full Temp. Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & & \multicolumn{3}{|c|}{DAC-8221} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & & 12 & - & - & Bits \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & DAC-8221A/E/G DAC-8221B/F/H & - & \[
\begin{aligned}
& \pm 0.2 \\
& \pm 0.4
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Differential Nonlinearity & DNL & All Grades are Monotonic & & - & \(\pm 0.2\) & \(\pm 1\) & LSB \\
\hline Full Scale Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & \[
\begin{aligned}
& \text { DAC- } 8221 \text { A/E } \\
& \text { DAC-8221G } \\
& \text { DAC-8221B/F/H }
\end{aligned}
\] & & - & \[
\begin{aligned}
& \pm 0.1 \\
& \pm 0.4 \\
& \pm 0.6
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 2 \\
& \pm 4
\end{aligned}
\] & LSB \\
\hline \begin{tabular}{l}
Gain Temperature \\
Coefficient \(\Delta\) Gain/ \(\Delta\) Temperature
\end{tabular} & TCG FS & (Notes 2, 7) & & - & \(\pm 2\) & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Output Leakage Current \(I_{\text {Out A }}\) (Pin 2), lout b \(^{\text {(Pin 24) }}\) & \({ }_{\text {LKGG }}\) & All Digital Inputs \(=\) 000000000000 & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \(\pm 1\)
\(\pm 2\) & \[
\begin{aligned}
& \pm 10 \\
& \pm 50
\end{aligned}
\] & nA \\
\hline Input Resistance
\[
\left(R_{\text {REF } A}, R_{\text {REF B }}\right)
\] & \(\mathrm{R}_{\text {REF }}\) & (Note 9) & & 8 & 22 & 15 & k \(\boldsymbol{\Omega}\) \\
\hline Input Resistance Match ( \(\mathrm{R}_{\text {REF A }} \mathrm{R}_{\text {REF B }}\) ) & \[
\frac{\Delta R_{\text {REF }}}{\mathbf{R}_{\text {REF }}}
\] & & & - & \(\pm 0.2\) & \(\pm 1\) & \% \\
\hline \multicolumn{8}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & - & - & V \\
\hline Digital Input Low & \(V_{\text {INL }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & & - & - & \[
\begin{aligned}
& 0.8 \\
& 1.5
\end{aligned}
\] & V \\
\hline Input Current & \(I_{\text {IN }}\) & \[
\begin{aligned}
& V_{I N}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\
& \text { and } \mathrm{V}_{\mathrm{INL}} \text { or } \mathrm{V}_{\mathrm{INH}}
\end{aligned}
\] & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{array}{r} 
\pm 0.006 \\
\pm 0.1
\end{array}
\] & \[
\begin{array}{r} 
\pm 1 \\
\pm 10
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 2) & \(C_{\text {IN }}\) & \[
\frac{\mathrm{DBO}-\mathrm{DB} 11}{\mathrm{WR}, \overline{\mathrm{CS}}, \overline{\mathrm{DACA}} / \mathrm{DAC} \mathrm{~B}}
\] & & - & - & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REFA }}=\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUTA }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\); \(T_{A}=\) Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC \(A\) and DAC \(B\). Continued
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{6}{|c|}{DAC-8221} \\
\hline & & & & & MIN & TYP & MAX & UNITS \\
\hline \multicolumn{9}{|l|}{POWER SUPPLY} \\
\hline \multirow{2}{*}{Supply Current} & \multirow[b]{2}{*}{\(I_{D D}\)} & All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) & & & - & 1 & 2 & mA \\
\hline & & All Digital Inputs OV or \(\mathrm{V}_{\mathrm{DD}}\) & & & - & 2 & 100 & \(\mu \mathrm{A}\) \\
\hline DC Power Supply Rejection Ratio ( \(\Delta\) Gain \(/ \Delta V_{D D}\) ) & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & & & - & - & 0.002 & \%/\% \\
\hline \multicolumn{9}{|l|}{AC PERFORMANCE CHARACTERISTICS (Note 2)} \\
\hline \begin{tabular}{l}
Propagation Delay \\
(Notes 4, 5)
\end{tabular} & \(t_{p d}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & - & - & 350 & ns \\
\hline Current Settling Time (Notes 5, 6) & \(t_{s}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & - & 0.45 & 1 & \(\mu \mathrm{S}\) \\
\hline \multirow[b]{2}{*}{Output Capacitance} & \begin{tabular}{l}
Cout a \\
Cout B
\end{tabular} & DAC Latches Loaded with 000000000000 & & & - & 30
60 & 90
120 & \multirow[b]{2}{*}{pF} \\
\hline & \begin{tabular}{l}
Couta \\
Cout B
\end{tabular} & DAC Latches Loaded with 111111111111 & & & - & 60
30 & 120
90 & \\
\hline \multirow[b]{2}{*}{AC Feedthrough at Iout A or Iout B} & \(\mathrm{FT}_{\mathrm{A}}\) & \[
\begin{aligned}
& V_{\text {REF A }} \text { to } I_{O U T A} ; V_{\text {REFA }}=20 \mathrm{~V}_{p-p} ; \\
& f=100 \mathrm{kHz} ; T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & & & - & - & -70 & \multirow[b]{2}{*}{dB} \\
\hline & \(\mathrm{FT}_{\mathrm{B}}\) & \[
\begin{aligned}
& V_{\text {REF B }} \text { to } I_{\text {OUT } B} ; V_{\text {REF B }}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} ; \\
& \mathrm{f}=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & & & - & - & -70 & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
SWITCHING CHARACTERISTICS \\
(Notes 2, 3)
\end{tabular}}} & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\)
\(+25^{\circ} \mathrm{C} \quad-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\)} & & & \[
V_{D D}=+15 \mathrm{~V}
\] & \\
\hline & & & \(+25^{\circ} \mathrm{C}\) & \[
\begin{gathered}
-40^{\circ} \mathrm{C} \text { TO }+85^{\circ} \mathrm{C} \\
\text { (Note 8) } \\
\hline
\end{gathered}
\] & \(-55^{\circ} \mathrm{C}\) & \(25^{\circ} \mathrm{C}\) & \begin{tabular}{l}
ALL TEM \\
(Note
\end{tabular} & \\
\hline Chip Select to Write Set-Up Time & \(t_{\text {cs }}\) & & 130 & 160 & & & 70 & ns MIN \\
\hline Chip Select to Write Hold Time & \({ }^{t_{C H}}\) & & 0 & 0 & \multicolumn{2}{|c|}{0} & 0 & ns MIN \\
\hline DAC Select to Write Set-Up Time & \(t_{\text {AS }}\) & & 120 & 140 & & & 70 & ns MIN \\
\hline DAC Select to Write Hold Time & \(\mathrm{t}_{\text {AH }}\) & & 0 & 0 & \multicolumn{2}{|c|}{0} & 0 & ns MIN \\
\hline Data Valid to Write Set-Up Time & \(t_{\text {DS }}\) & & 190 & 210 & & & 90 & ns MIN \\
\hline Data Valid to Write Hold Time & \(t_{\text {DH }}\) & & 0 & 0 & \multicolumn{2}{|c|}{0} & 10 & ns MIN \\
\hline Write Pulse Width & \(t_{\text {WR }}\) & & 140 & 180 & \multicolumn{2}{|c|}{170} & 90 & ns MIN \\
\hline \multicolumn{9}{|l|}{NOTES:} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
1. Measured using internal \(R_{F B A}\) and \(R_{F B}\). Both DAC digital inputs \(=\) 111111111111. \\
2. Guaranteed and not tested. \\
3. See timing diagram. \\
4. From \(50 \%\) of digital input to \(90 \%\) of final analog output current. \(\mathrm{V}_{\text {REF } A}=\) \(V_{\text {REF }}=+10 \mathrm{~V}\); OUT A, OUT B load \(=100 \Omega, C_{E X T}=13 \mathrm{pF}\). \\
5. \(\overline{W R}, \overline{C S}=0 V ; D B O-D B 11=O V\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\).
\end{tabular}} &  & ing time is measured ut voltage settles with TC is measured from e limits apply for the olute temperature co e limits also apply a levels and \(T_{A}=+25\) & \begin{tabular}{l}
from 50\% \\
in \(1 / 2\) L \\
\(+25^{\circ} \mathrm{C}\) \\
commerc \\
efficient i \\
typical \\
\({ }^{\circ} \mathrm{C}\).
\end{tabular} & the digit full sca \({ }^{n}\) or fro nd indu roxima for \(V_{D}\) & \begin{tabular}{l}
input cha \\
\(+25^{\circ} \mathrm{C}\) to \\
trial grade \\
ly +50 ppm \\
\(=+12 \mathrm{~V}\)
\end{tabular} & \begin{tabular}{l}
here the \\
MOS
\end{tabular} \\
\hline
\end{tabular}

DICE CHARACTERISTICS

\begin{tabular}{rlll} 
1. & AGND & 13. & DB4 \\
2. & IOUT A & 14. & DB3 \\
3. & \(R_{\text {FB }}\) & 15. & DB2 \\
4. & \(V_{\text {REF }}\) & 16. & DB1 \\
5. DGND & 17. & DB0 (LSB) \\
6. & DB11 (MSB) & 18. & \(\overline{\text { DAC A/DAC B }}\) \\
7. DB10 & 19. & \(\overline{C S}\) \\
8. & DB9 & 20. & \(\overline{W R}\) \\
9. & DB8 & 21. & \(V_{\text {DD }}\) \\
10. & DB7 & 22. & \(V_{\text {REF B }}\) \\
11. & DB6 & 23. & \(R_{\text {FB B }}\) \\
12. & DB5 & 24. & \(I_{\text {OUT }}\)
\end{tabular}

Substrate (die backside) is internally connected to \(V_{D D}\).

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF } A}=\mathrm{V}_{\text {REF } B}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {OUT } B}=0 \mathrm{~V} ; A G N D=D G N D=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{array}{r}
\text { DAC-8221GBC } \\
\text { LIMIT }
\end{array}
\] & UNITS \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & All Grades are Guaranteed Monotonic & \(\pm 1\) & LSB MAX \\
\hline Full Scale Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & Digital Inputs = 111111111111 & \(\pm 4\) & LSB MAX \\
\hline Output Leakage (I out A, I out B) & ILKG & Digital Inputs \(=000000000000\) Pads 2 and 24 & \(\pm 10\) & nA MAX \\
\hline Input Resistance ( ReF A,\(R_{\text {REF B }}\) ) & \(\mathrm{R}_{\text {REF }}\) & Pads 4 and 22 & 8/15 & k \(\Omega\) MIN/ k \(\Omega\) MAX \\
\hline \(\mathrm{R}_{\text {REF } A}, \mathrm{R}_{\text {REF }}\) Input Resistance Match & \[
\frac{\Delta \mathrm{R}_{\text {REF }}}{\mathrm{R}_{\mathrm{REF}}}
\] & & \(\pm 1\) & \% MAX \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & V MIN \\
\hline Digital Input Low & \(\mathrm{V}_{\text {INL }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.5
\end{aligned}
\] & V MAX \\
\hline Digital Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Supply Current & \(I_{D D}\) & All Digital Inputs \(V_{\text {INL }}\) or \(V_{\text {INH }}\) All Digital Inputs OV or \(\mathrm{V}_{\mathrm{DD}}\) & \[
\begin{array}{r}
2 \\
0.1
\end{array}
\] & mA MAX \\
\hline DC Supply Rejection ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSRR & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) & 0.002 & \%/\% MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. Measured using internal \(R_{F B A}\) and \(R_{F B B}\).

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL PERFORMANCE CHARACTERISTICS


CHANNEL-TO-CHANNEL MATCHING (DAC A \& B ARE SUPERIMPOSED)


NONLINEARITY vs \(V_{\text {REF }}\)


NONLINEARITY vs CODE
(DAC A \& B ARE SUPERIMPOSED)


DIFFERENTIAL NONLINEARITY vs VREF


NONLINEARITY vs \(V_{\text {REF }}\)


NONLINEARITY vs CODE AT
\(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\),
\(+125^{\circ}\) C FOR DAC A \& B (ALL SUPERIMPOSED)



BURN-IN CIRCUIT


\section*{WRITE CYCLE TIMING DIAGRAM}


\section*{PARAMETER DEFINITIONS}

\section*{RESOLUTION (n)}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into; where \(n\) is equal to the number of bits.

\section*{RELATIVE ACCURACY (INL)}

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight
line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

\section*{DIFFERENTIAL NONLINEARITY (DNL)}

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than \(\pm 1\) LSB may be nonmonotonic. \(\pm 1 / 2\) LSB INL guarantees monotonicity and \(\pm 1\) LSB maximum DNL.

\section*{GAIN ERROR ( \(\mathbf{G}_{\text {FSE }}\) )}

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

Refer to PMI 1990/91 Data Book, Section 11, for additional digi-tal-to-analog converter definitions.

\section*{GENERAL CIRCUIT DESCRIPTION}

\section*{CONVERTER SECTION}

The DAC-8221 incorporates two multiplying 12-bit current output CMOS digital-to-analog converters on one monolithic chip. It contains two highly-stable thin-film R-2R resistorladder networks, two 12-bit DAC registers, and one 12-bit input buffer. It also contains the DAC control logic circuitry and 24 single-pole, double-throw NMOS transistor current switches.

Figure 1 shows a simplified circuit for the R-2R ladder and transistor switches for a single DAC. R is typically \(11 \mathrm{k} \Omega\). The transister switches are binarily scaled in size to maintain a constant voltage drop across each switch. This presents a constant current load to \(\mathrm{V}_{\text {REF }}\) so that it can be driven by a reference voltage or current, AC or DC (positive or negative). It is recommended that a low temperature-coefficient external \(R_{F B}\) resistor be used if a current source is employed. Figure 2 shows a single NMOS transistor switch.

FIGURE 1: Simplified D/A Circuit


FIGURE 2: N-Channel Current Steering Switch


The binary-weighted currents are switched between IOUT and AGND by the transistor switches. Selection between lout and AGND is determined by the digital input code. It is important to keep the voltage difference between Iout and AGND terminals as close to zero as practical to preserve data sheet limits. It is easily accomplished by connecting the DAC's AGND to the noninverting input of an operational amplifier and IOUT to the inverting input. The amplifier's feedback resistor can be eliminated by connecting the op amp's output directly to the DAC's \(\mathrm{R}_{\mathrm{FB}}\) terminal (by using the DAC's internal feedback resistor, \(\mathrm{R}_{\mathrm{FB}}\) ), see Figure 6. The amplifier also provides the current-to-voltage conversion for the DAC's output current.

The output voltage is dependent on \(V_{\text {REF }}\) and the digital input code and is given by:
\[
V_{\text {OUT }}=-V_{\text {REF }} \times D / 4096
\]
where \(D\) is the digital input code integer number that is between 0 and 4095.

The DAC's output capacitance ( \(\mathrm{C}_{\text {OUT }}\) ) is code dependent and varies from 90pF (all digital inputs low) to 120 pF (all digital inputs high).
To ensure accuracy over the full operating temperature range, a permanently turned "ON" MOS transistor switch was included in series with the feedback resistor ( \(R_{F B}\) ) and the R-2R ladder's terminating resistor (see Figure 1). The gates of these NMOS transistors are internally connected to \(V_{D D}\) and will be turned "OFF" (open) when \(V_{D D}\) is not applied. If an op amp uses the DAC's \(R_{F B}\) resistor to close its feedback loop, then \(V_{D D}\) must be applied before or at the same time as the op amp's supply; this will ensure that the op amp's feedback loop will not be "open-circuited" and swing to either rail. In addition, some applications require the DAC's ladder resistance to fall within a certain range and are measured at incoming inspection; \(V_{D D}\) must be applied before these measurements can be made.

\section*{DIGITAL SECTION}

The DAC-8221's digital inputs are TTL compatible at \(\mathrm{V}_{\mathrm{DD}}=\) +5 V and CMOS compatible at \(\mathrm{V}_{D D}=+15 \mathrm{~V}\). They were designed to convert TTL and CMOS input logic levels into voltage levels that will drive the internal circuitry. The DAC8221 can use +5 V CMOS logic levels with \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}\); however, supply current will rise to approximately \(5-6 \mathrm{~mA}\).
Figure 3 shows the digital input structure for one bit. This circuit drives the DAC register. Digital controls \(\phi\) and \(\bar{\phi}\) shown are generated from the DAC's input control logic circuitry.
The digital inputs are electrostatic-discharge (ESD) protected with two internal distributed diodes as shown in Figure 3; they are connected between VDD and DGND. Each input has a typical input current of less than 1nA.

The digital inputs are CMOS inverters and draw supply current when operating in their linear region. Using a +5 V supply, the linear region is between +1.2 V to +2.8 V with current peaking at +1.8 V . Using a +15 V supply, the linear region is between +1.8 V to +12 V (current peaking at +3.9 V ). It is recommended that the digital inputs be operated as close to the power supply voltage and DGND as is practically possible; this will keep supply currents to a minimum. The DAC-8221 may be operated with any supply voltage between the range of +5 V to +15 V and still perform to data sheet limits.

FIGURE 3: Digital Input Structure For One Bit


\section*{INTERFACE CONTROL LOGIC INFORMATION}

\section*{DAC SELECTION}

Both DAC registers share a common 12-bit input port. The control input (DACA/DAC B) selects which DAC can accept data from the input port.

\section*{MODE SELECTION}

Inputs \(\overline{C S}\) and \(\overline{W R}\) control the operating mode of the selected DAC. See Mode Selection Table below.

\section*{WRITE MODE}

When \(\overline{C S}\) and \(\overline{W R}\) are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to activity on DB0-DB11 pins.

\section*{HOLD MODE}

The selected DAC register retains the data which was present on DB0-DB11 pins just prior to \(\overline{\mathrm{CS}}\) or \(\overline{W R}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

\section*{MODE SELECTION TABLE}
\begin{tabular}{ccccc}
\hline\(\overline{\overline{D A C ~ A}} /\) & & & & \\
\(\overline{\text { DAC B }}\) & \(\overline{\mathbf{C S}}\) & \(\overline{\text { WR }}\) & DAC A & DAC B \\
\hline L & L & L & WRITE & HOLD \\
H & L & L & HOLD & WRITE \\
X & H & \(X\) & HOLD & HOLD \\
X & \(X\) & \(H\) & HOLD & HOLD \\
\hline
\end{tabular}
\(L=\) Low State \(H=\) High State \(X=\) Don't Care

\section*{APPLICATIONS INFORMATION}

\section*{UNIPOLAR OPERATION}

Figure 4 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC-8221 and OP-270 dual op amp (use two OP-42s for applications requiring higher speeds). Table 1 shows the corresponding code table. Table 3 shows the recommended values for R1, R2, R3, and R4. Low temper-ature-coefficient (approximately \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) resistors or trimmers should be used. Resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Maximum full-scale error without these resistors for the top grade device where \(\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\) is \(0.048 \%\), and \(0.097 \%\) for the low grade. Capacitors C1 and C2 provide phase compensation to reduce overshoot and ringing when high-speed op amps are used.

TABLE 1: Unipolar Binary Code Table (Refer to Figure 4)
\begin{tabular}{cc}
\hline \begin{tabular}{c} 
BINARY NUMBER IN \\
DAC REGISTER \\
MSB \\
LSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT, V OUT \\
(DAC A Or DAC B)
\end{tabular} \\
\hline 111111111111 & \(-V_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000000 & \(-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{1}{2} V_{\text {REF }}\) \\
\hline 000000000001 & \(-V_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 000000000000 & \(0 V\)
\end{tabular}

NOTE:
1 LSB \(=\left(2^{-12}\right)\left(V_{\text {REF }}\right)=\frac{1}{4096}\left(V_{\text {REF }}\right)\)

FIGURE 4: Dual DAC Unipolar Operation (2-Quadrant Multiplication)


FIGURE 5: Dual DAC Bipolar Operation (4-Quadrant Operation)


TABLE 2: Bipolar (Offset Binary) Code Table (Refer to Figure 5)
\begin{tabular}{cc}
\begin{tabular}{c} 
BINARY NUMBER IN \\
DAC REGISTER \\
MSB \\
LSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT, V OUT \\
(DAC A Or DAC B)
\end{tabular} \\
\hline 111111111111 & \(+V_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 100000000001 & \(+V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 100000000000 & \(-V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 011111111111 & \(-V_{\text {REF }}\left(\frac{2048}{2048}\right)\)
\end{tabular}

NOTE:
1 LSB \(=\left(2^{-11}\right)\left(V_{\text {REF }}\right)=\frac{1}{2048}\left(V_{\text {REF }}\right)\)

TABLE 3: Recommended Trim Resistor Values vs Grade for Figures 4 and 5
\begin{tabular}{ccc}
\hline TRIM & & \\
RESISTOR & FW/HP & AW/EW/GP \\
\hline R1, R3 & \(500 \Omega\) & \(200 \Omega\) \\
R2, R4 & \(150 \Omega\) & \(82 \Omega\) \\
\hline
\end{tabular}

Full-scale adjustment is achieved by loading the appropriate DAC's digital input with 111111111111 code and adjusting R1 (or R3 for DAC B) so that:
\[
V_{\text {OUT }}=V_{\text {REF }} \times(4095 / 4096)
\]

If R1, R2, R3, and R4 are not used, then full-scale is adjusted by varying \(\mathrm{V}_{\text {REF }}\) voltage. Zero adjustment is performed by loading the DAC's digital input with 000000000000 code and adjusting the op amp's offset voltage to 0 V . It is recommended that the op amp offset voltage be less than \(10 \%\) of 1 LSB \((244 \mu \mathrm{~V})\), over the operating temperature range of interest. This will ensure the DAC's monotonicity and minimize gain and linearity errors.

\section*{DAC-8221}

\section*{BIPOLAR OPERATION}

The bipolar (offset binary) 4-quadrant configuration using the DAC-8221 is shown in Figure 5, and the corresponding code is shown in Table 2. The circuit makes use of the OP470, a quad op amp (use four OP-42s for applications requiring higher speeds).
Again, resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Maximum full-scale error without these resistors for the top grade device and \(\mathrm{V}_{\mathrm{REF}}=\) \(\pm 10 \mathrm{~V}\) is \(0.048 \%\), and \(0.097 \%\) for the low grade. See Table 3 for the recommended values. If they are used, then low temper-ature-coefficient (approximately \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) resistors or trimmers should be used.

If resistors R1 thru R4 are omitted, then R5, R6, R7 (R8, R9, and R10 for DAC B) should be ratio-matched to \(0.01 \%\) to keep gain error within data sheet limits. They should also have matching temperature-coefficient characteristics if operating over the full temperature range.
Zero-output is adjusted by loading the appropriate DAC's digital input with 100000000000 code and varying R1 (R3 for

DAC B) so that \(\mathrm{V}_{\text {OUTA }}\) (or \(\mathrm{V}_{\text {OUt }}\) ) equals 0 V . If R1, R2 (R3, R4 for DAC B) are omitted, then zero output is adjusted by varying R6, \(R 7\) ratios (R9, R10 for DAC B). Full-scale is set by loading the appropriate DAC's digital inputs with 11111111 1111 code and varying R5 (R8 for DAC B) or VREF.

\section*{SINGLE SUPPLY OPERATION}

\section*{CURRENT SWITCHING MODE}

Because the DAC-8221's R-2R resistor-ladder terminating resistor is internally connected to AGND, it lends itself well for single supply operation in the current steering mode configuration. This means that AGND can be raised above system ground as shown in Figure 6. The output voltage will swing between +5 V and +10 V depending on the digital input code.
The output expression is given by:
\[
V_{\text {OUT }}=V_{\text {OS }}+(D / 4096)\left(V_{O S}\right)
\]
where \(\mathrm{V}_{\mathrm{OS}}=\) Offset Reference Voltage ( +5 V in Figure 6)
D = Decimal Equivalent of the Digital Input Word

FIGURE 6: Single Supply Operation (Current Switching Mode)


FIGURE 7: Single Supply Operation (Voltage Switching Mode)

*REGISTERS AND DIGITAL CIRCUITRY OMITTED FOR SIMPLICITY.

\section*{VOLTAGE SWITCHING MODE}

Figure 7 shows the DAC-8221 in another single supply configuration. The R-2R ladder is used in the voltage switching mode and functions as a voltage divider. The output voltage (at the \(\mathrm{V}_{\text {REF }} \mathrm{pin}\) ) exhibits a constant impedance \(R\) (typically \(11 \mathrm{k} \Omega\) ) and must be buffered by an op amp. The \(R_{F B}\) pins are not used and are left open. The reference input voltage must be maintained within +1.25 V of AGND, and \(\mathrm{V}_{\mathrm{DD}}\) between +12 V and +15 V ; this ensures that device accuracy is preserved.
The output voltage expression is given by:
\[
V_{\text {OUT }}=V_{\text {REF }}(D / 4096)
\]
where \(D=\) Decimal Equivalent of the Digital Input Word

\section*{APPLICATIONS TIPS}

\section*{GENERAL GROUND MANAGEMENT}

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have low impedance.
To reduce digital transients from appearing at the analog output, the DAC-8221's AGND and DGND pins should be tied together at the device socket. This common point then becomes the single ground point connection. AGND and DGND is then brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

The PC board ground plane can be used for the single point ground if the device socket connection is not practical. If neither of these connections are practical or allowed, then the DAC-8221 should be placed as close as possible to the system's single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

\section*{POWER SUPPLY DECOUPLING}

Power supplies used with the DAC-8221 should be well filtered and regulated. Local supply decoupling consisting of a 1 to \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a \(0.1 \mu \mathrm{~F}\) ceramic is highly recommended. The capacitors should be connected between \(\mathrm{V}_{\mathrm{DD}}\) and DGND and at the device socket.

FIGURE 8: Digitally-Programmable Window Detector (Upper/Lower Limit Detector)

*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

FIGURE 9: DAC-8221 To 8086 Interface

*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

FIGURE 10: DAC-8221 To 68000 Interface

*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

\title{
Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter
} DAC-8222

\section*{FEATURES}
- Two Matched 12-Bit DACs on One Chip
- Direct Parallel Load of All 12 Bits for High Data Throughput
- Double-Buffered Digital Inputs
- 12-Bit Endpont Linearity ( \(\mathbf{~ 1 / 2}\) LSB) Over Temperature
- +5 V to +15 V Single Supply Operation
- DACs Matched to 1\% Max
- Four-Quadrant Multiplication
- Improved ESD Resistance
- Packaged in a Narrow 0.3" 24-Pin DIP and 0.3" 24-Pin SOL package
- Available in Die Form

\section*{APPLICATIONS}
- Automatic Test Equipment
- Robotics/Process Control/Automation
- Digital Gain/Attenuation Control
- Ideal for Battery-Operated Equipment

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{RELATIVE ACCURACY (+5V or} & \multirow[b]{2}{*}{\begin{tabular}{l}
GAIN \\
ERROR \\
15V)
\end{tabular}} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & & MILITARY* TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& \text { COMMERCIAL } \\
& \text { TEMPERATURE } \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & DAC8222AW & DAC8222EW & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & - & DAC8222GP \\
\hline \(\pm 1\) LSB & \(\pm 4\) LSB & - & DAC8222FW & DAC8222HP \\
\hline \(\pm 1\) LSB & \(\pm 4 \mathrm{LSB}\) & - & DAC8222FP & DAC8222HSHt \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-SDT-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic dip, and TO-can packages.
\(\dagger \dagger\) For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{GENERAL DESCRIPTION}

The DAC-8222 is a dual 12-bit, double-buffered, CMOS digital-to-analog converter. It has a 12-bit wide data port that allows a 12 -bit word to be loaded directly. This achieves faster throughput time in stand-alone systems or when interfacing to a 16-bit processor. A common 12-bit input T'FL/CMOS compatible data port is used to load the 12-bit word into either of the two DACs. This port, whose data loading is similar to that of a RAM's write cycle, interfaces directly with most 12 -bit and 16 -bit bus systems. (See PMI's DAC-8248 for a complete 8-bit data bus interface product.) A common bus allows the DAC-8222 to be packaged in a narrow 24-pin 0.3" DIP and save PCB space.

\section*{PIN CONNECTIONS}


FUNCTIONAL DIAGRAM


\section*{DAC-8222}

The DAC is controlled with two signals, \(\overline{\mathrm{WR}}\) and \(\overline{\text { LDAC. With }}\) logic low at these inputs, the DAC registers become transparent. This allows direct unbuffered data to flow directly to either DAC output selected by \(\overline{\mathrm{DAC} \mathrm{A}} / D A C\) B. Also, the DAC's doublebuffered digital inputs will allow both DACs to be updated simultaneously.
DAC-8222's monolithic construction offers excellent DAC-toDAC matching and tracking over the full operating temperature range. The chip consists of two thin-film R-2R resistor ladder networks, four 12-bit registers, and DAC control logic circuitry. The device has separate reference-input and feedback resistors for each DAC and operates on a single supply from +5 V to +15 V . Maximum power dissipation at +5 V using zero or \(\mathrm{V}_{\mathrm{DD}}\) logic levels is less than 0.5 mW .

The DAC-8222 is manufactured with PMI's highly stable thinfilm resistors on an advanced oxide-isolated, silicon-gate, CMOS technology. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)
\(V_{D D}^{A}\) to AGND
OV, +17V
\(V_{D D}\) to DGND \(0 \mathrm{~V},+17 \mathrm{~V}\)
AGND to DGND ................................................................................. \(-0.3 V, V_{D D}+0.3 V\)
Digital Input Voltage to DGND ..................... \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(I_{\text {OUT A }}, I_{\text {OUT B }}\) to AGND ................................. \(-0.3 \mathrm{~V}, \mathrm{~V}_{\text {DD }}+0.3 \mathrm{~V}\)
\(V_{\text {REF A }}, V_{\text {REF } B}\) to AGND ......................................................... \(\pm 25 \mathrm{~V}\)
\(V_{\text {RFB A }}, V_{\text {RFB B }}\) to AGND ................................................... \(\pm 25 \mathrm{~V}\)
Operating Tamperature Pange
AW Version
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
EW, FW, FP Versions................................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
GP, HP, HS Versions ..................................... \(-0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Junction Temperature .................................................. \(+150^{\circ} \mathrm{C}\)
Storage Temperature .................................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec.) ....................... \(+300^{\circ} \mathrm{C}\)
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\mathrm{JA}}\) (NOTE 1) & \(\Theta_{\mathrm{Jc}}\) & UNITS \\
\hline 24-Pin Hermetic DIP \((W)\) & 69 & 10 & \({ }^{\circ} \mathrm{C} / \mathrm{N}\) \\
\hline 24-Pin Plastic DIP \((P)\) & 62 & 32 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 24-Pin SOL \((\mathrm{S})\) & 72 & 24 & \({ }^{\circ} \mathrm{C} N\) \\
\hline
\end{tabular}

NOTES:
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.
CAUTION:
1. Do no apply voltages higher than \(\mathrm{V}_{D D}\) or less than GND potential on any terminal except \(V_{\text {REF }}\) and \(R_{F B}\).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Use proper anti-static handling procedures.
5. Devices can suffer permanent damage and/or reliability degradation if stressed above the limits listed under Absolute Maximum Ratings for extended periods.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF } A}=\mathrm{V}_{\text {REF } B}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} ;\) AGND \(=\mathrm{DGND}=0 \mathrm{~V}\); \(T_{A}=\) Full Temp Range Specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & & MIN & \[
\begin{gathered}
\text { DAC-822 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{8}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & & 12 & - & - & Bits \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & DAC-8222A/E/G DAC-8222F/H & - & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Differential Nonlinearity & DNL & All Grades are Guarantee & otonic & - & - & \(\pm 1\) & LSB \\
\hline Full Scale Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & \begin{tabular}{l}
DAC-8222A/E \\
DAC-8222G \\
DAC-8222F/H
\end{tabular} & & - & - & \[
\begin{aligned}
& \pm 1 \\
& \pm 2 \\
& \pm 4 \\
& \hline
\end{aligned}
\] & LSB \\
\hline Gain Temperature Coefficient \(\Delta\) Gain/ \(\Delta\) Temperature & TCG \({ }_{\text {FS }}\) & (Notes 2, 7) & & - & \(\pm 2\) & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Output Leakage Current Iout A (Pin 2), IoUT B (Pin 24) & \(I_{\text {LKG }}\) & All Digital Inputs = 000000000000 & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\pm 5
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 50
\end{aligned}
\] & nA \\
\hline Input Resistance ( \(\mathrm{V}_{\text {REF A }}, \mathrm{V}_{\text {REF }}\) ) & \(\mathrm{R}_{\text {REF }}\) & (Note 9) & & 8 & 11 & 15 & k \(\Omega\) \\
\hline Input Resistance Match & \[
\frac{\Delta \mathrm{R}_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{REF}}}
\] & & & - & \(\pm 0.2\) & \(\pm 1\) & \% \\
\hline \multicolumn{8}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & - & - & V \\
\hline Digital Input Low & \(\mathrm{V}_{\text {INL }}\) & \[
\begin{aligned}
& V_{D D}=+5 V \\
& V_{D D}=+15 \mathrm{~V} \\
& \hline
\end{aligned}
\] & & - & - & \[
\begin{aligned}
& 0.8 \\
& 1.5 \\
& \hline
\end{aligned}
\] & V \\
\hline Input Current & IIN & \[
\begin{aligned}
& V_{I N}=0 V \text { or } V_{D D} \\
& \text { and } V_{I N L} \text { or } V_{I N H}
\end{aligned}
\] & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\pm 0.001
\] & \[
\begin{array}{r} 
\pm 1 \\
\pm 10 \\
\hline
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 2) & \(\mathrm{C}_{\text {IN }}\) & \[
\frac{\mathrm{DB} 0-\mathrm{DB} 11}{\overline{\mathrm{WR}}, \overline{\mathrm{LDAC}}, \overline{\mathrm{DAC} \mathrm{~A}} / \mathrm{DAC}}
\] & & - & - & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & pF \\
\hline
\end{tabular}

\section*{DAC-8222}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REFA }}=\mathrm{V}_{\text {REF } B}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUTA}}=\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\); \(\mathrm{T}_{\mathrm{A}}=\) Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B. Continued


\begin{tabular}{|c|c|}
\hline 1. AGND & 13. DB4 \\
\hline 2. Iout A & 14. DB3 \\
\hline 3. \(\mathrm{R}_{\mathrm{FBA}}\) & 15. DB2 \\
\hline 4. \(\mathrm{V}_{\text {REF }}\) & 16. DB1 \\
\hline 5. DGND & 17. DBO(LSB) \\
\hline 6. DB11(MSB) & 18. DAC A/DAC B \\
\hline 7. DB10 & 19. LDAC \\
\hline 8. DB9 & 20. WR \\
\hline 9. DB8 & 21. \(V_{D D}\) \\
\hline 10. DB7 & 22. \(\mathrm{V}_{\text {REF }} \mathrm{B}\) \\
\hline 11. DB6 & 23. \(\mathrm{R}_{\mathrm{FB}} \mathrm{B}\) \\
\hline 12. DB5 & 24. Iout b \\
\hline
\end{tabular}

Substrate (die backside) is internally connected to \(V_{\text {DD }}\).

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF } A}=\mathrm{V}_{\text {REF } B}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } A}=\mathrm{V}_{\text {OUT } B}=0 \mathrm{~V} ; A G N D=D G N D=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & \multicolumn{3}{|c|}{DAC-8222G} \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & All Grades are Guaranteed Monotonic & \(\pm 1\) & LSB MAX \\
\hline Full Scale Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & Digital Inputs = 111111111111 & \(\pm 4\) & LSB MAX \\
\hline Output Leakage (I out A, I Out B) & ILKG & \begin{tabular}{l}
Digital Inputs \(=000000000000\) \\
Pad 2 and 24
\end{tabular} & \(\pm 50\) & nA MAX \\
\hline Input Resistance
\[
\left(V_{\text {REF A }}, V_{\text {REF B }}\right)
\] & \(\mathrm{R}_{\text {REF }}\) & Pad 4 and 22 & 8/15 & k \(\Omega\) MIN/ \(k \Omega\) MAX \\
\hline Input Resistance Match & \[
\frac{\Delta R_{\text {REF }}}{R_{\text {REF }}}
\] & & \(\pm 1\) & \% MAX \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5 \\
\hline
\end{array}
\] & V MIN \\
\hline Digital Input Low & \(V_{\text {INL }}\) & \[
\begin{aligned}
& V_{D D}=+5 V \\
& V_{D D}=+15 V
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.5
\end{aligned}
\] & V MAX \\
\hline Digital Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\text {IN }}=O \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Supply Current & \(I_{D D}\) & All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) All Digital Inputs OV or \(V_{D D}\) & \[
\begin{array}{r}
2 \\
0.1
\end{array}
\] & mA MAX \\
\hline DC Supply Rejection ( \(\Delta\) Gain/ \(\Delta \mathrm{V}_{\mathrm{DD}}\) ) & PSR & \(\Delta V_{D D}= \pm 5 \%\) & 0.002 & \%/\% MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. Measured using internal \(R_{F B A}\) and \(R_{F B B}\).

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL PERFORMANCE CHARACTERISTICS



\section*{BURN-IN CIRCUIT}


\section*{PARAMETER DEFINITIONS}

RESOLUTION ( \(n\) )
The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

\section*{RELATIVE ACCURACY (INL)}

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

\section*{DIFFERENTIAL NONLINEARITY (DNL)}

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than \(\pm 1\) LSB may be nonmonotonic. \(\pm 1 / 2\) LSB INL guarantees monotonicity and \(\pm 1\) LSB maximum DNL.

\section*{GAIN ERROR ( \(\mathrm{G}_{\text {FSE }}\) )}

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

\section*{GENERAL CIRCUIT DESCRIPTION}

\section*{CONVERTER SECTION}

The DAC-8222 contains four 12-bit registers (two input registers and two DAC registers), two highly-stable thin-film R-2R resistor ladder networks, and interface control logic circuitry. Also included are 24 single-pole, double-throw, NMOS transistor current switches.

FIGURE 1: Simplified Single DAC Circuit Configuration. (Switches Are Shown For All Digital Inputs At Zero)


FIGURE 2: N-Channel Current Steering Switch


Figure 1 shows a simplified circuit for the R-2R ladder network and transistor switches for one DAC. R is typically \(11 \mathrm{k} \Omega\). The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. Figure 2 shows a single NMOS transistor switch.
The binary-weighted currents are switched between I IUT and AGND by the N -channel MOS transistor switches. The selection between \(I_{\text {OUT }}\) and AGND is determined by the digital input code. It is important to note here that the voltage difference
between I OUT and AGND terminals be as close to zero as practical in order to keep DAC errors to a minimum. This is normally done by connecting AGND to the noninverting input of an op amp and I OUT to the inverting input. The DAC's internal resistor ( \(R_{F B}\) ) can be used for the feedback resistor by connecting the op amp's output directly to the DAC's R \(\mathrm{R}_{\mathrm{FB}}\) terminal. The op amp also provides the current-to-voltage conversion for the DAC's output current. The output voltage is dependent on the DAC's digital input code and \(V_{\text {REF }}\), and is given by:
\[
V_{\text {OUT }}=-V_{\text {REF }} \times D / 4096
\]
where \(D\) is the digital input code integer number that is between 0 and 4095.

The DAC's input resistance, \(\mathrm{V}_{\text {REF }}\) (Figure 1), is always equal to a constant value, R. This means that \(\mathrm{V}_{\text {REF }}\) can be driven by a reference voltage or current, AC or DC (positive or negative). It is recommended that a low-temperature-coefficient external \(\mathrm{R}_{\mathrm{FB}}\) resistor be used if a current source is employed.
The DAC's output capacitance ( \(\mathrm{C}_{\text {OUT }}\) ) is code dependent and varies from 90 pF (all digital inputs low) to 120 pF (all digital inputs high).

Figure 1 shows a transistor switch in series with the R-2R ladder terminating resistor and \(\mathrm{R}_{\mathrm{FB}}\) resistor. They were designed into the DAC to binarily match the ladder leg switches and improve power supply rejection and gain error temperature coefficient. The gates of these transistor switches are connected to \(V_{D D}\), so that an "open-circuit" exists when \(V_{D D}\) is not applied. This means that an op amp's output voltage will go to either "rail" if powered up before the DAC. Also, \(\mathrm{R}_{\mathrm{FB}}\) resistance cannot be measured without \(\mathrm{V}_{\mathrm{DD}}\) being applied.

FIGURE 3: Digital Input Structure For One Bit


\section*{DIGITAL SECTION}

The DAC-8222's digital inputs are CMOS inverters. They were designed to convert TTL and CMOS input logic levels into voltage levels to drive the internal circuitry. The digital inputs are TTL compatible at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and CMOS compatible at \(V_{D D}=+15 \mathrm{~V}\). The DAC-8222 can use +5 V CMOS logic levels with \(V_{D D}=+12 \mathrm{~V}\); however, supply current will rise to approximately \(5-6 \mathrm{~mA}\).
Figure 3 shows the DAC's digital input register structure for one bit. This circuit drives the DAC register. Digital controls \(\phi\) and \(\bar{\phi}\) shown are generated from \(\overline{D A C ~ A} / D A C B\) and \(\overline{W R}\) control signals.

As shown in Figure 3, these inputs are electrostatic-discharge protected with two internal distributed diodes; they are connected between \(V_{D D}\) and DGND. Each digital input has a typical input current of less than 1 nA .
When the digital inputs are in the region of +1.2 V to +2.8 V (peaking at +1.8 V ) using a +5 V power supply, or in the region of +1.7 V to +12 V (peaking at +3.9 V ) with a +15 V power supply, the input register transistors are operating in their linear region and draw current from the power supply. It is, therefore, recommended that the digital input voltages be as close to the supply rails ( \(\mathrm{V}_{\text {DD }}\) and DGND) as is practically possible to keep supply currents at a minimum. The DAC-8222 may be operated with any supply voltage between the range of +5 V to +15 V .

\section*{INTERFACE CONTROL LOGIC}

The DAC-8222's input control logic circuitry is shown in Figure 4. Note how the WR signal is used in conjunction with DAC A/ DAC \(B\) to load data into either input register. \(\overline{\text { LDAC }}\) loads data from the input registers to the DAC register; the DAC's analog output voltage is determined by the data contained in each DAC register.
The truth table for the DAC registers is shown in the Mode Selection Table. Note how the input register is transparent when \(\overline{W R}\) is low and \(\overline{\text { LDAC }}\) is high, and that the DAC register is transparent when \(\overline{W R}\) is high and \(\overline{\text { LDAC }}\) is low ( \(\overline{\mathrm{LDAC}}\) updates the DAC's analog output voltage). The DAC is transparent from input to output when \(\overline{W R}\) and \(\overline{\text { LDAC }}\) are both low, and the DAC is latched (input and output is not being updated) when \(\overline{W R}\) and \(\overline{\text { LDAC }}\) are both high.

FIGURE 4: Input Control Logic


MODE SELECTION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{DIGITAL INPUTS} & \multicolumn{4}{|c|}{REGISTER STATUS} \\
\hline \multirow[b]{2}{*}{DAC \(\bar{A} / \mathbf{B}\)} & \multirow[b]{2}{*}{WR} & \multirow[b]{2}{*}{LDAC} & \multicolumn{2}{|c|}{DAC A} & \multicolumn{2}{|c|}{DAC B} \\
\hline & & & INPUT REGISTER & DAC REGISTER & INPUT REGISTER & DAC REGISTER \\
\hline L & L & L & WRITE & WRITE & LATCHED & WRITE \\
\hline H & L & L & LATCHED & WRITE & WRITE & WRITE \\
\hline L & L & H & WRITE & LATCHED & LATCHED & LATCHED \\
\hline H & L & H & LATCHED & LATCHED & WRITE & LATCHED \\
\hline X & H & L & LATCHED & WRITE & LATCHED & WRITE \\
\hline X & H & H & LATCHED & LATCHED & LATCHED & LATCHED \\
\hline
\end{tabular}
\(L=\) Low \(\quad H=\) High \(\quad X=\) Don't Care

\section*{INTERFACE CONTROL LOGIC}
\(\overline{\text { DAC A/DAC B (Pin 18)-DAC Selection. Active low for DAC A }}\) and active high for DAC \(B\).
\(\overline{\text { WR }}\) (Pin 20)-- \(\overline{\text { WRITE. Active Low. Used to write data into either }}\) DAC A or DAC B input registers, or active high latches data into the input registers.

LDAC(Pin 19)-LOAD DAC. Active Low. Used to simultaneously transfer data from DAC A and DAC B input registers to both DAC outputs. The DAC becomes transparent (activity on the digital inputs appear at the analog output) when both WR and \(\overline{\text { LDAC }}\) are low. Data is latched into the output registers on the rising edge of LDAC.

\section*{WRITE TIMING CYCLES}

Two timing diagrams are shown and are at the user's discretion which to use.
The TWO CYCLE UPDATE, as the name implies, allows both DAC registers to be loaded and the outputs updated in two cycles. Data is first loaded into one DAC's input register on the first write cycle, and then new data loaded into the other DAC's input register while simultaneously updating both DAC outputs on the second cycle.
The THREE CYCLE UPDATE allows DAC A and DAC B registers to be loaded and analog output to be updated at a later time. The first two cycles load both DACs as above, and the third cycle updates the outputs.
The \(\overline{\text { LDAC }}\) and \(\overline{\text { DAC A }} / D A C B\) control pins can be tied together and controlled with a single strobe. When using the DAC in this configuration, DAC B must be loaded first.

\section*{WRITE CYCLE TIMING DIAGRAM}


FIGURE 5: Unipolar Configuration (2-Quadrant Multiplication)


\section*{APPLICATIONS INFORMATION}

\section*{UNIPOLAR OPERATION}

Figure 5 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC-8222 and OP-270 dual op amp (use two OP-42s for higher speeds), and Table 1 the corresponding code table. Resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Low-temperature coefficient (approximately \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) resistors or trimmers should be used. Maximum full-scale error without these resistors for the top grade device and \(\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\) is \(0.024 \%\) and \(0.097 \%\) for the low grade. C1 and C2 provide phase compensation to help reduce overshoot and ringing when high-speed op amps are used.
Full-scale adjustment is accomplished by loading the digital inputs with all 1s and adjusting R1 (or R3) so that
\[
V_{\text {OUT }}=V_{\text {REF }} \times\left(\frac{4095}{4096}\right)
\]

Full-scale can also be adjusted by varying \(\mathrm{V}_{\text {REF }}\) voltage, thus eliminating R1, R2, R3 and R4. Zero adjustment is performed by setting the DAC's digital inputs to all Os and adjusting the op amp's offset adjust so that \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\). To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than \(10 \%\) of 1 LSB \((244 \mu \mathrm{~V})\) over the operating temperature range of interest.

TABLE 1: Unipolar Binary Code Table (Refer to Figure 5)
\begin{tabular}{cc}
\hline \begin{tabular}{c} 
BINARY NUMBER IN \\
DAC REGISTER \\
MSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT, \\
LSB
\end{tabular} \\
\hline 111111111111 & \(-V_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000000 & \(-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-1 / 2 V_{\text {REF }}\) \\
\hline 000000000001 & \(-V_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 000000000000 & \(0 V\) \\
\hline
\end{tabular}

NOTE:
1 LSB \(=\left(2^{-12}\right)\left(V_{\text {REF }}\right)=\frac{1}{4096}\left(V_{\text {REF }}\right)\)

\section*{BIPOLAR OPERATON}

The bipolar (offset binary) 4-quadrant operation configuration using the DAC-8222 is shown in Figure 6 and the corresponding code in Table 2. The circuit makes use of the OP-470, a quad op amp (use four OP-42s for higher speeds).

Resistors R1, R2, R3, and R4 may be omitted and full-scale output voltage may be adjusted by varying \(\mathrm{V}_{\text {REF }}\) or the value of R5 and R8. If resistors R1, R2, R3, and R4 are omitted, then

FIGURE 6: Bipolar Configuration (4-Quadrant Multiplication)


TABLE 2: Bipolar (Offset Binary) Code Table (Refer to Figure 6)
\(\left.\begin{array}{cc}\hline \begin{array}{c}\text { BINARY NUMBER IN } \\
\text { DAC REGISTER } \\
\text { MSB }\end{array} \quad \text { LSB }\end{array} \quad \begin{array}{c}\text { ANALOG OUTPUT, V OUT } \\
\text { (DAC A or DAC B) }\end{array}\right]\)\begin{tabular}{cc}
111111111111 & \(+V_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 100000000001 & \(+V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 100000000000 & \(0 V\) \\
\hline 011111111111 & \(-V_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 000000000000 & \(-V_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

NOTE:
1 LSB \(=\left(2^{-11}\right)\left(V_{\text {REF }}\right)=\frac{1}{2048}\left(V_{\text {REF }}\right)\)
resistors R5, R6, R7, should be ratio-matched to \(0.01 \%\) so that gain error meets data sheet specifications. (Corresponding resistors, R8, R9, and R10 for DAC B should also be matched to \(0.01 \%\) ). The resistors should have identical temperature coefficients if operating over the full temperature range.
Zero and full-scale are adjusted one of two ways and are at the users discretion. Zero-output can be adjusted by first setting the digital inputs to 100000000000 and adjusting R1 (R3 for DAC B) so that \(V_{\text {OUTA }}\) (or \(V_{\text {OUt }}\) ) equals 0 V . If R1, R2 (R3, R4 for DAC B) are omitted, then \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) can be adjusted by varying R6, R7 (R9, R10 for DAC B) ratios. Full-scale is adjusted by setting the digital inputs to 111111111111 and varying R5 (R8 for DAC B). Full-scale can also be adjusted by varying \(\mathrm{V}_{\text {REF }}\) Full-scale output is equal to \(V_{\text {REF }}\) minus one LSB.

FIGURE 7: Single Supply Operation (Current Switching Mode)


\section*{SINGLE SUPPLY OPERATION}

\section*{CURRENT STEERING MODE}

Because the DAC-8222's R-2R resistor ladder terminating resistor is internally connected to AGND, it lends itself well to single supply operation in the current steering mode. This means that AGND can be raised above system ground as shown in Figure 7. The output voltage range will be from +5 V to +10 V depending on the digital input code and is given by:
\(V_{\text {OUT }}=V_{\text {OS }}+(n / 4096)\left(V_{\text {OS }}\right)\)
where \(\mathrm{V}_{\text {OS }}=\) Offset Reference Voltage ( +5 V in Figure 7)
\(\mathrm{n}=\) Decimal Equivalent of the Digital Input Word

\section*{VOLTAGE SWITCHING MODE}

Figure 8 shows the DAC-8222 in a single supply voltage switching mode of operation. In this configuration, the DAC's R-2R ladder acts as a voltage divider. The output voltage at the \(\mathrm{V}_{\text {REF }}\) pin exhibits a constant impedance R (typically \(11 \mathrm{k} \Omega\) ) and must be buffered by an op amp. R FB pins are not used in this circuit configuration. The reference input voltage must be maintained within +1.25 V of \(A G N D\) and \(V_{D D}\) from +12 V to +15 V to preserve device accuracy.
The output voltage expression is given by:
\(V_{\text {OUT }}=V_{\text {REF }}(n / 4096)\)
where \(\mathrm{n}=\) Decimal Equivalent of the Digital Input Word

\section*{APPLICATIONS TIPS}

\section*{GENERAL GROUND MANAGEMENT}

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have a low impedance.

The DAC-8222's AGND and DGND pins should be tied together at the device socket to prevent digital transients from appearing at the analog output. This common point then becomes the single ground point connection. AGND and DGND should then be brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.
A PC board ground plane can be used for the single point ground connection should the connections not be practical at the device socket. If neither of these connections is practical or allowed, then the device should be placed as close as possible to the system's single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

\section*{POWER SUPPLY DECOUPLING}

Power supplies used with the DAC-8222 should be well filtered and regulated. Local supply decoupling consisting of a 1 to \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a \(0.1 \mu \mathrm{~F}\) ceramic is highly recommended. The capacitors should be connected between the \(V_{D D}\) and DGND pins and at the device socket.

FIGURE 8: Single Supply Operation (Voltage Switching Mode)


FIGURE 9: Digitally-Programmable Window Detector (Upper/Lower Limit Detector)

*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

\section*{BASIC APPLICATIONS}

\section*{PROGRAMMING WINDOW DETECTOR}

Figure 9 shows the DAC-8222 used in a programmable window detector configuration. The required upper and lower limits for the test are loaded into DAC A and DAC B. If a signal at the test input is not within the programmed limits, the output will indicate a logic zero.

\section*{MICROPROCESSOR INTERFACE CIRCUITS}

The DAC-8222's versatile loading structure greatly simplifies interfacing to 16 -bit bus systems; it also reduces the number of "glue" logic components. Data loading into its 12 -bit wide data input is achieved by use of only two control signals, \(\overline{W R}\) and \(\overline{\text { LDAC. }}\) DAC selection is controlled with a single \(\overline{\mathrm{DACA}} / \mathrm{DACB}\) line.

Figures 10 and 11 show how easily the DAC-8222 interfaces with the 8086 and 68000 16-bit microprocessors.

FIGURE 10: DAC-8222 To 8086 Interface

*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

FIGURE 11: DAC-8222 To 68000 Interface


\section*{FEATURES}
- Two 8-Bit Voltage Out DACs in a Single Chip
- Fits 7528/7628 Sockets
- Adjustment Free Internal CMOS Op Amps
- Single +12 V to +15 V Operation
- TTL Compatible Over Full \(V_{D D}\) Range
- Fast Interface Timing \(\qquad\) \(T_{W R}=50 \mathrm{~ns}\)
- Improved Resistance to ESD
- Available in Small Outline Package
- CerDIP and Epoxy Packages Come in the Extended Industrial Temperature Range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
- Available in Die Form

\section*{APPLICATIONS}
- Disk Drive Systems
- Automatic Test Equipment
- Process/Industrial Controls
- Energy Controls
- Programmable Instrumentation
- Multi-Channel Microprocessor-Controlled Systems
- Servo Control Systems

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{ccc}
\hline & & \multicolumn{2}{c}{ PACKAGE: 20-PIN DIP/SOL } \\
\cline { 2 - 3 } & & \begin{tabular}{c} 
EXTENDED \\
INDUSTRIAL
\end{tabular} \\
RELATIVE & GAIN & TEMPERATURE \\
ACCURACY & ERROR & \(-40^{\circ} \mathrm{C}\) to +85 \\
\hline\(\pm 1 / 2 \mathrm{CSB}\) & \(\pm 2 \mathrm{LSB}\) & DAC8228FR \\
\(\pm 1 / 2\) LSB & \(\pm 2\) LSB & DAC8228FP \\
\(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 2\) LSB & DAC8228FS \\
\hline
\end{tabular}
\(\dagger\) All commercial and industrial temperature range parts are available with burnin.

\section*{GENERAL DESCRIPTION}

The DAC-8228 is a dual 8 -bit, voltage output, CMOS, D/A converter in a single chip. It was designed to drop into AD7528/7628 sockets eliminating two external op amps in applications such as hard disk drives. These applications generally operate the AD7528/7628 with zero volts applied to \(\mathrm{V}_{\text {REF }}\) and offset AGND to +2.5 or +5 volts. The DAC-8228 is tested under both these conditions.
The DAC-8228 can also be used in those applications requiring a unipolar output voltage. It can deliver an output voltage between 0 V and +10 V with \(\mathrm{V}_{\mathrm{DD}}=+14 \mathrm{~V}\) (maximum output voltage is \(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\) ). The DAC-8228's reference input can accept a negative voltage from 0 V to -10V (the DAC's internal unity-gain inverting amplifier inverts the input signal). Choose the DAC8229 for bipolar operation.

Continued

\section*{PIN CONNECTIONS}


\section*{FUNCTIONAL DIAGRAM}


\section*{GENERAL DESCRIPTION Continued}

The DAC-8228 offers CerDIP and plastic packaged devices in the extended industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Applications requiring the military temperature range should use the DAC-8229. To make the DAC-8229 pin and functionally compatible with the DAC-8228, AGND A and AGND B should be tied together to function as \(V_{Z}\), and \(V_{S S}\) connected to GND.
The DAC-8228 consists of two CMOS voltage output amplifiers, two high-accuracy R-2R resistor ladder networks, interface control logic, and two 8-bit registers. An internal regulator maintains TTL logic compatibility and fast microprocessor interface timing over the full \(\mathrm{V}_{D D}\) range.
The DAC-8228 dissipates only 90 mW in the space saving 20pin 0.3" DIP or the 20 -lead SO surface mount package. Its compact size, low power, and economical cost per channel, makes it attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. Reduced parts count also improves system reliability.
Using PMI's advanced oxide-isolated, silicon-gate CMOS process, coupled with its highly-stable thin-film resistor ladder, allows the DAC-8228 to offer superior matching and temperature tracking between DACs.

\section*{ABSOLUTE MAXIMUM RATINGS}

\begin{tabular}{|c|c|c|c|}
\hline PACKAGE TYPE & \(\theta_{\text {JA }}\) (NOTE 3) & \(\theta_{\text {Ic }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP (P) & 69 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\mathrm{Pin} \mathrm{SOL}\) (S) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to GND is 50 mA .
2. Use proper anti-static handling procedures when handling these devices.
3. \(\boldsymbol{\Theta}_{j A}\) is specified for worst case mounting conditions, i.e., \(\boldsymbol{\theta}_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+2.5 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+5 \mathrm{~V}\). \(\mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & DAC-8228 TYP & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY (Note 1)} \\
\hline Resolution & N & & 8 & - & - & Bits \\
\hline Relative Accuracy (Note 2) & INL & & - & - & \(\pm 1\) & LSB \\
\hline Differential Nonlinearity (Note 3) & DNL & & - & - & \(\pm 1\) & LSB \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & DAC Latches Loaded with 11111111 & - & - & \(\pm 2\) & LSB \\
\hline Gain Error Temperature Coefficient (Note 4) & TCG FS & & - & \(\pm 0.0003\) & \(\pm 0.002\) & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Zero Code Error & \(\mathrm{v}_{\text {ZSE }}\) & & - & - & \(\pm 15\) & mV \\
\hline \begin{tabular}{l}
Zero Code Error \\
Temperature Coefficient (Note 4)
\end{tabular} & \(\mathrm{TCV}_{\text {zS }}\) & & - & \(\pm 10\) & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUT (Note 8)} \\
\hline Input Resistance (Note 5) & \(\mathrm{R}_{\text {IN }}\) & Pin 4 and Pin 18 & 7 & - & 15 & k \(\boldsymbol{\Omega}\) \\
\hline Input Resistance Match
\(\qquad\) & \[
\frac{\Delta R_{I N}}{R_{I N}}
\] & & - & \(\pm 0.1\) & \(\pm 1\) & \% \\
\hline Input Capacitance (Note 4) & \(C_{\text {IN }}\) & & - & 9 & 20 & pF \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{Z}}\) Input Resistance \\
(Note 10)
\end{tabular} & \(\mathrm{R}_{\mathrm{vz}}\) & Digital Inputs \(=0 \mathrm{~V}\) & 2 & - & - & k \(\Omega\) \\
\hline
\end{tabular}

\section*{DAC-8228}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+2.5 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+5 \mathrm{~V}\). \(\mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-8228 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & V \\
\hline Digital Input Low & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & V \\
\hline Input Current & \(\mathrm{I}_{\text {IN }}\) & \(V_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance \\
(Note 4)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & & - & 4 & 8 & pF \\
\hline \multicolumn{7}{|l|}{POWER SUPPLIES} \\
\hline Supply Current (Note 6) & \(I_{\text {D }}\) & & - & - & 7 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{D}}\) & \[
\begin{gathered}
\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \\
12 \times 7 \mathrm{~mA} \\
\mathrm{~V}_{\mathrm{DD}}=+15 \mathrm{~V} \\
15 \times 7 \mathrm{~mA}
\end{gathered}
\] & - & - & 84
105 & mW \\
\hline DC Power Supply Rejection Ratio ( \(\Delta\) Gain/ \(\Delta V_{D D}\) ) & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & - & - & 0.01 & \%/\% \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Slew Rate (V \({ }_{\text {OUT }}\) ) (Note 4) & SR & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { to }+5 \mathrm{~V}
\end{aligned}
\] & - & 2.5 & - & \(\mathrm{V} / \mathrm{\mu s}\) \\
\hline Settling Time (V \(\mathrm{V}_{\text {OUT }}\) ) Positive or Negative (Note 4, 7) & \(\mathrm{t}_{\text {s }}\) & Digital Inputs \(=0 \mathrm{~V}\) to +5 V & - & 2 & 5 & \(\mu \mathrm{s}\) \\
\hline Channel-to-Channel Isolation (Note 4) & CCl & \[
\begin{aligned}
& T_{A}=+25^{\circ} C \\
& V_{R E F} \text { to } V_{\text {OUT }} A \text { or } V_{R E F} A \text { to } V_{O U T} B \\
& V_{\text {REF }} B=V_{\text {REF }} A=20 V_{p-p} @ f=10 k H z
\end{aligned}
\] & - & -80 & - & dB \\
\hline \begin{tabular}{l}
Digital Crosstalk \\
(Notes 4, 9)
\end{tabular} & Q & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
For Code Transition 00000000 to 11111111
\end{tabular} & - & 4 & 10 & \(n \vee s\) \\
\hline Digital Charge Injection & Q & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
For Code Transition 00000000 to 11111111
\end{tabular} & - & 100 & - & \(n \mathrm{~s}\) \\
\hline AC Feedthrough (Notes 4, 11) & FT & & - & - & -70 & dB \\
\hline Harmonic Distortion & THD & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=6 \mathrm{~V}_{\mathrm{RMS}} @ \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\] & - & -85 & - & dB \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+2.5 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+5 \mathrm{~V}\). \(\mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-8228 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS (Note 4)} \\
\hline Chip Select to Write Set-Up Time & \({ }^{t} \mathrm{CS}\) & & 60 & - & - & ns \\
\hline Chip Select to Write Hold Time & \({ }^{\text {t }} \mathrm{CH}\) & & 10 & - & - & ns \\
\hline DAC Select to Write Set-Up Time & \({ }^{\text {A }}\) S & & 60 & - & - & ns \\
\hline DAC Select to Write Hold Time & \(t_{\text {AH }}\) & & 10 & - & - & ns \\
\hline Data Valid to Write Set-Up Time & \(t_{D S}\) & & 60 & - & - & ns \\
\hline Data Valid to Write Hold Time & \({ }^{\text {t }}\) DH & & 10 & - & - & ns \\
\hline Write Pulse Width & \({ }^{\text {W }}\) WR & & 50 & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. Specifications apply to both DAC A and DAC B.
2. This is an endpoint linearity specification.
3. All devices are guaranteed to be monotonic over the full operating temperature range.
4. These characteristics are for design guidance only and not subject to production test.
5. Input resistance temperature coefficient \(=+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
6. \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{INL}}\) or \(\mathrm{V}_{\text {INH }}\); outputs unloaded.
7. \(V_{\text {REF }}= \pm 2.5 \mathrm{~V}\); to where output settles to \(\pm 1 / 2\) LSB.
8. \(\mathrm{V}_{\mathrm{REF}}\) voltage range is 0 V to -10 V ; the absolute maximum negative value is: \(\left|V_{\text {REF }}\right|=V_{D D}-4 \mathrm{~V}\).
9. Digital crosstalk is a measure of the amount of digital input pulse appearing at the analog output of the unselected DAC while applying it to the digital inputs of the other DAC.
10. Resistance looking into the \(V_{Z}\) terminal.
11. \(V_{\text {REF }} A, V_{\text {REF }} B=20 V_{p-p}\) Sinewave \(@ f=10 \mathrm{kHz} ; V_{\text {REF }} A\) to \(V_{O U T} A\) or \(V_{R E F} B\) to \(V_{\text {OUT }} \mathrm{B}\), both DAC latches loaded with 00000000 .

\section*{BURN-IN CIRCUIT}


DICE CHARACTERISTICS


WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=2.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Z}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
DAC-8228GBC \\
LIMITS
\end{tabular} & UNITS \\
\hline Relative Accuracy (Note 3) & INL & Endpoint Linearity Error & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity (Notes 1, 3) & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & DAC Latches Loaded with 11111111 & \(\pm 2\) & LSB MAX \\
\hline Zero Code Error & \(\mathrm{V}_{\text {ZSE }}\) & & \(\pm 15\) & mV MAX \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & Pad 4 and 18 & 7/15 & k \(\Omega\) MIN/k \(\Omega\) MAX \\
\hline \[
\begin{gathered}
\mathrm{V}_{\text {REF }} \mathrm{A} / \mathrm{V}_{\text {REF }} \mathrm{B} \text { Input } \\
\text { Resistance Match }
\end{gathered}
\] & \[
\frac{\Delta R_{I N}}{R_{I N}}
\] & & 1 & \% MAX \\
\hline \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{Z}}\) Input Resistance \\
(Note 3)
\end{tabular} & \(\mathrm{R}_{\mathrm{vz}}\) & Digital Inputs \(=0 \mathrm{~V}\) & 2 & \(\mathrm{k} \Omega\) MIN \\
\hline Digital Input High & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & V MIN \\
\hline Digital Input Low & \(\mathrm{V}_{1 \mathrm{~L}}\) & & 0.8 & \(V\) MAX \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline \[
\begin{aligned}
& \text { DC Supply Rejection } \\
& \left(\Delta \text { Gain } / \Delta \mathrm{V}_{\mathrm{DD}}\right) \\
& \hline
\end{aligned}
\] & PSRR & \(V_{D D}= \pm 5 \%\) & 0.01 & \%/\% MAX \\
\hline Positive Supply Current (Note 2) & \(I_{D D}\) & & 7 & mA MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. All dice guaranteed monotonic over the full operating temperature range.
2. \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\); output unloaded.
3. Resistance looking into the \(\mathrm{V}_{\mathrm{Z}}\) terminal.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing


\section*{TYPICAL PERFORMANCE CHARACTERISTICS Continued}


ZERO CODE ERROR


WRITE CYCLE TIMING DIAGRAM


\section*{DAC-8228}

\section*{PARAMETER DEFINITIONS}

\section*{RESOLUTION (N)}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the fullscate range (FSR) is divided (or resoived) into; where \(n\) is equal to the number of bits.

\section*{RELATIVE ACCURACY (INL)}

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bits (LSB), or as a percent of full-scale.

\section*{DIFFERENTIAL NONLINEARITY (DNL)}

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than \(\pm 1\) may be non-monotonic. \(\pm 1 / 2\) LSB INL guarantees monotonicity and \(\pm 1\) LSB maximum DNL.
GAIN ERROR ( \(\mathrm{G}_{\mathrm{FSE}}\) )
Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal. Zero code error is not included in this measurement.

\section*{ZERO CODE ERROR ( \(\mathrm{V}_{\text {zsE }}\) )}

Zero Code Error means, for the DAC-8228 specification table, the amount of offset voltage referenced to \(\mathrm{V}_{\mathrm{z}}\), i.e., \(\mathrm{V}_{\mathrm{Z}}=+2.5 \mathrm{~V}\), \(\pm 10 \mathrm{mV}\) offset is equal to +2.490 V to +2.510 V referenced to ground.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

\section*{GENERAL CIRCUIT DESCRIPTION}

The DAC-8228 consists of two voltage output amplifiers, two high accuracy R-2R resistor ladder networks, an 8-bit input buffer, two 8 -bit DAC registers, and interface control logic circuitry.

Also included are 16 single-pole, double-throw NMOS transistor switches. These switches, which are controlled by the digital
input code, were designed to switch each 2R resistor leg between the amplifier inverting input and \(V_{z}\), see Figure 1. This configuration inverts the reference input voltage, and also allows biasing \(\vee_{Z}\) above digital ground simpliitying many applications.

\section*{REFERENCE INPUT}

The DAC-8228's reference input voltage range is limited by the internal amplifier voltage swing. The amplifier output can swing from 0 V to +10 V when \(\mathrm{V}_{\mathrm{DD}}=+14 \mathrm{~V}\); note that the output voltage is 4 volts less than \(V_{D D} . V_{D D}-4 \mathrm{~V}\) sets the maximum voltage that the reference input can accept (but in the negative direction due to the inverting amplifier, see Figure 1). \(V_{\text {REF }}\) voltage range is 0 V to \(-\left|\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right|\); in equation form: \(-\mathrm{V}_{\mathrm{REF}}(\mathrm{max})=\left|\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right|\).

\section*{BUFFER AMPLIFIER SECTION}

The DAC-8228 internal amplifier's output stage is an NPN bipolar transistor connected to a \(450 \mu \mathrm{~A}\) current source, see Figure 2. This transistor provides a low output impedance that can drive 5 mA across a \(2 k\) load. In fact, it can drive up to 65 mA , but with a reduced output amplitude. See the Output Voltage vs. Output Source Current graph under the typical electrical characteristics curves. The user must use caution that the package power dissipation is not exceeded when driving low impedances and high currents.


FIGURE 2: Amplifier Output Stage


FIGURE 1: Simplified single DAC configuration (switches shown for all digital inputs at logic "0").

\section*{DAC-8228}

Figure 3 depicts a typical output current-sink versus voltage graph for the amplifier's output stage. It shows the output coming out of its saturation region and starting to appear resistive as the output approaches zero volts.

The amplifier's internal gain stages were designed to maintain sufficient gain over its common mode range. This results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during manufacturing. This eliminates user offset trimming.


FIGURE 3: DAC Output Current Sink

\section*{DIGITAL SECTION}

Figure 4 shows one digital input structure of the DAC-8228. A built-in 5 V regulator and level shifter converts TTL digital input signals into CMOS levels to drive the internal circuitry. This provides full TTL compatibility over a \(\mathrm{V}_{\mathrm{DD}}\) range of 5 to 15 V .

As shown in Figure 4, each digital input is protected from elec-trostatic-discharge with two internal diodes connected between \(V_{D D}\) and GND. Each input has a typical input current of less than 1nA.

\section*{INTERFACE CONTROL INFORMATION}

\section*{DAC SELECTION}

DAC A and DAC B both share a common 8-bit input port. The control input, \(\overline{D A C A} / D A C B\), selects which DAC can accept data from the input port. A logic low selects DAC A and a logic high selects DAC B.

\section*{DAC OPERATION}

Inputs \(\overline{C S}\) and \(\overline{W R}\) control the operation of the selected DAC. See Mode Selection Table below.

\section*{WRITE MODE}

When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to the codes on the digital input pins.

\section*{HOLD MODE}

The selected DAC register latches the data present on the digital input pins just prior to \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

\section*{MODE SELECTION TABLE}
\begin{tabular}{ccccc}
\hline\(\overline{\text { DAC A/ }}\) \\
DAC B
\end{tabular}\(\quad \overline{\mathbf{C S}} \quad \overline{\text { WR }} \quad\) DAC A \(\quad\) DAC B
\(\mathrm{L}=\) Low State \(\mathrm{H}=\) High State \(\mathrm{X}=\) Don't Care


FIGURE 4: Simplified Digital Input Structure

\section*{APPLICATIONS INFORMATION}

Figure 5 shows the DAC-8228 configured to operate with \(\mathrm{V}_{\mathrm{z}}\) biased above ground. Note how the reterence source is connected between \(\mathrm{V}_{\mathrm{Z}}\) and ground; also note how the DAC's \(\mathrm{V}_{\text {REF }}\) pin is connected directly to ground. Not shown but equally important is that the reference voltage source at \(\mathrm{V}_{\mathrm{z}}\) is common to both DAC A and DAC B.


FIGURE 5: Single Supply Configuration \(\left(+2.5 V \leq V_{\text {OUT }} \leq+5 V\right)\)

The +2.5 V reference voltage is obtained from PMI's REF-03; if greater accuracy is desired, use the REF-43. The REF-02 or REF-05, depending on accuracy required, can be used for +5 V applications.
The transfer equation for the circuit of Figure 5 is:
\(V_{\text {OUT }}=V_{Z}(1+D / 256)\)
where
\(\mathrm{V}_{\mathrm{Z}}=\) Reference voltage applied to \(\mathrm{V}_{\mathrm{Z}}\)
\(\mathrm{D}=\) whole number binary digital input
With all 1 s on the digital inputs for the circuit of Figure \(5, \mathrm{~V}_{\text {OUT }}\) results in:
\(\mathrm{V}_{\text {OUT }}=2.5(1+255 / 256)\)
\[
=+5 \mathrm{~V}
\]

And with all 0 s on all digital inputs:
\(\mathrm{V}_{\text {OUT }}=+2.5 \mathrm{~V}\)
Note that this configuration's output voltage range is determined by the input reference voltage and \(\mathrm{V}_{\mathrm{Z}}\). A digital zero input provides an output voltage equal to \(\mathrm{V}_{\mathrm{Z}}\). An all ones digital input provides an output voltage equal to: \(2\left(\mathrm{~V}_{\mathrm{Z}}-\mathrm{V}_{\mathrm{REF}}\right)\).
Figure 6 shows a plot of Relative Accuracy versus \(\mathrm{V}_{\mathrm{z}}\) voltage.
Figure 7 shows the DAC-8228 in another single supply configuration. In this circuit, a PMI REF-08 is used for the reference voltage source and \(\mathrm{V}_{\mathrm{z}}\) is grounded. The output swings from OV to +10 V , see Figure 8.


FIGURE 6: Relative Accuracy vs. AGND


FIGURE 7: Single Supply Configuration \(\left(V_{O} \leq V_{O U T} \leq+10 \mathrm{~V}\right)\)


FIGURE 8: Relative Accuracy vs. \(V_{\text {REF }}\left(V_{z}=O V\right)\)

\section*{MICROPROCESSOR INTERFACE CIRCUITS}

The DAC-8228's versatile input structure allows direct interface to 8 - or 16 -bit microprocessors. Its simplicity reduces the number of required glue logic components. Figures 9 and 10 show the DAC-8228 interface configurations with the 6800 and 8085 microprocessors.


FIGURE 9: DAC-8228 Interface to 6800 Microprocessor


FIGURE 10: DAC-8228 Interface to 8085 Microprocessor

\section*{Dual 8-Bit CMOS} D/A Converter with Voltage Output DAC-8229

\section*{FEATURES}
- Two 8-Bit DACs In A Single Chip
- Adjustment-Free Internal CMOS Amplifiers
- Single or Dual Supply Operation
- TTL Compatible Over Full \(V_{D D}\) Range
- 5 Microsecond Settling Time
- Fast Interface Timing \(\qquad\) \(t_{W R}=50 n s\)
- Improved Resistance to ESD
- Fits AD/PM-7528 And AD/PM-7628 Sockets
- Available In Small Outline Package
- \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the Extended Industrial Temperature Range
- Available In Die Form

\section*{APPLICATIONS}
- Automatic Test Equipment
- Process/Industrial Controls
- Energy Controls
- Programmable Instrumentation
- Disk Drive Systems
- Multi-Channel Microprocessor-Controlled Systems

\section*{GENERAL DESCRIPTION}

The DAC-8229 is a dual 8 -bit, voltage output, multiplying CMOS D/A converter. Its reference input accepts a \(\pm 2.5 \mathrm{~V}\) signal, inverts and delivers it to the output with an internal amplifier. It can also accept -10 V at \(\mathrm{V}_{\text {REF }}\) with a corresponding +10 V output (the maximum positive input signal that it can accept is +2.5 V ).
The DAC-8229 was designed to operate with dual supplies; however, it can be operated with a single supply by connecting Continued

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{cccc}
\hline & \multicolumn{3}{c}{ PACKAGE: 20-PIN DIP/SOL } \\
\cline { 2 - 4 } & & \begin{tabular}{c} 
MILITARY*
\end{tabular} & \begin{tabular}{c} 
EXTENDED \({ }^{\prime \prime}\) \\
INDUSTRIAL
\end{tabular} \\
RELATIVE & GAIN & TEMPERATURE & TEMPERATURE \\
ACCURACY & ERROR & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline\(\pm 1 / 2\) LSB & \(\pm 2\) LSB & DAC8229AR & DAC8229ER \\
\(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & DAC8229FP \\
\(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & DAC8229FS \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) All commercial and industrial temperature range parts are available with burnin.
tt Cerdip and epoxy packaged devices available in the extended industrial temperature range.

\section*{PIN CONNECTIONS}


FUNCTIONAL DIAGRAM


\section*{GENERAL DESCRIPTION Continued}
\(V_{S S^{\prime}}\) AGND A, and AGND \(B\) to ground. Its operating characteristics will then be similar to that of the DAC-8226 (whose pin-out allows it to drop into the AD/PM-7528 and AD/PM-7628 sockets).
An internal regulator provides TTL logic compatibility and fast microprocessor interface timing over the full \(\mathrm{V}_{\mathrm{DD}}\) range. Also, each DAC input latch is addressable for easy microprocessor interfacing.
The DAC-8229 dissipates less than 109 mW in the space-saving \(20-\) pin 0.3" DIP or the 20 -lead SO surface-mount package. Its compact size, low power, and economical cost per channel, make it attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. Reduced parts count also improves system reliability.
PMI's advanced oxide-isolated, silicon-gate CMOS process, coupled with PMI's highly-stable thin-film R-2R resistor ladder, offers superior matching and temperature tracking between DACs.

The DAC-8229 offers cerdip or epoxy packaged devices in the extended industrial temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

ABSOLUTE MAXIMUM RATINGS \(\left(T_{A}=+25^{\circ} \mathrm{C}\right.\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{\(\mathrm{V}_{\text {DD }}\) to AGND or DGND ........................................-0.3V, +17} \\
\hline \multicolumn{4}{|l|}{\(\mathrm{V}_{\text {ss }}\)} \\
\hline \multicolumn{4}{|l|}{} \\
\hline \multicolumn{4}{|l|}{AGND to DGND} \\
\hline \multicolumn{4}{|l|}{Digital Input Voltage to GND .................................-0.3V, V \(\mathrm{V}_{\text {D }}\)} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {REF }}\) to AGND} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {OUT }}\) to AGND (Note 1)} \\
\hline \multicolumn{4}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{DAC-8229AR Version ................................ \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) DAC-8229ER/FP/FS Versions ..................... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)}} \\
\hline & & & \\
\hline \multicolumn{4}{|l|}{Junction Temperature .............................................. \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{Storage Temperature \(\qquad\) \(.65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 60 sec ) \(\qquad\) \(+300^{\circ} \mathrm{C}\)}} \\
\hline & & & \\
\hline chckage typ & \(\theta_{\text {IA }}\) ( \({ }^{\text {(NOTE 3) }}\) & \(\theta_{\text {Jc }}\) & UNI \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} /\) \\
\hline 20-Pin Plastic DIP (P) & 69 & 27 & \({ }^{\circ} \mathrm{C} /\) \\
\hline 20-Pin SOL (S) & 88 & 25 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50 mA .
2. Use proper antistatic handling procedures when handling these devices.
3. \(\Theta_{I A}\) is specified for worst case mounting conditions, i.e., \(\boldsymbol{\Theta}_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\boldsymbol{\theta}_{j A}\) is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) or \(+15.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{REF}}= \pm 2.5 \mathrm{~V} ; \mathrm{AGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-8229 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline STATIC ACCURACY (Note 1) & & & & & & \\
\hline Resolution & N & & 8 & - & - & Bits \\
\hline Relative Accuracy (Note 2,10) & INL & & - & - & \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity (Note 3, 10) & DNL & & - & - & \(\pm 1\) & LSB \\
\hline Gain Error (Note 10) & \(\mathrm{G}_{\text {FSE }}\) & & - & - & \(\pm 2\) & LSB \\
\hline \begin{tabular}{l}
Gain Error \\
Temperature Coefficient (Note 4, 10)
\end{tabular} & TCG \({ }_{\text {FS }}\) & & - & \(\pm 0.0008\) & \(\pm 0.002\) & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Zero Gain Error (Note 10) & \(\mathrm{V}_{\text {ZSE }}\) & & - & - & \(\pm 10\) & mV \\
\hline \begin{tabular}{l}
Zero Code Error \\
Temperature Coefficient (Note 4, 10)
\end{tabular} & \(\mathrm{TCV}_{\text {zs }}\) & & - & \(\pm 5\) & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline REFERENCE INPUT (Note 8) & & & & & & \\
\hline Input Resistance (Note 5) & \(\mathrm{R}_{\mathrm{IN}}\) & & 7 & - & 15 & k \(\Omega\) \\
\hline Input Resistance Match
\[
\left(V_{\text {REF }} A N_{\text {REF }} B\right)
\] & \[
\begin{aligned}
& \Delta R_{\mathrm{IN}} \\
& \mathrm{R}_{\mathrm{IN}}
\end{aligned}
\] & & - & \(\pm 0.1\) & \(\pm 1\) & \% \\
\hline Input Capacitance (Note 4) & \(C_{\text {IN }}\) & & - & 9 & 20 & pF \\
\hline
\end{tabular}

\section*{DAC-8229}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) or \(+15.75 \mathrm{~V} ; \mathrm{V}_{S S}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{REF}}= \pm 2.5 \mathrm{~V} ; \mathrm{AGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\) Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-8229 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & - & - & V \\
\hline Digital Input Low & \(V_{\text {INL }}\) & & - & - & 0.8 & V \\
\hline Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 4) & \(C_{1 N}\) & & - & 4 & 8 & pF \\
\hline \multicolumn{7}{|l|}{POWER SUPPLIES} \\
\hline Positive Supply Current (Note 6) & IDD & & - & - & 6 & mA \\
\hline Negative Supply Current (Note 6) & Iss & & - & - & 5 & mA \\
\hline \multicolumn{7}{|l|}{\begin{tabular}{lll}
\hline DC Power Supply \\
\begin{tabular}{l} 
Rejection Ratio \\
\(\left(\Delta\right.\) Gain \(\left./ \Delta V_{D D}\right)(\) Note 10 \()\)
\end{tabular} & PSRR & \(\Delta V_{D D}= \pm 5 \%\)
\end{tabular}\(\quad-\quad\)\begin{tabular}{c}
0.01 \\
\hline
\end{tabular}} \\
\hline \multicolumn{7}{|l|}{DYNAMIC PERFORMANCE} \\
\hline Slew Rate \(\left(V_{\text {OUT }}\right)\) (Note 4) & SR & \[
\begin{aligned}
& T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{REF}}=-2.5 \mathrm{~V} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { to }+5 \mathrm{~V}
\end{aligned}
\] & - & 2.5 & - & V/ \(/ \mathrm{s}\) \\
\hline \begin{tabular}{l}
Settling Time \(\left(V_{\text {OUT }}\right)\) \\
Positive or Negative \\
(Notes 4,7)
\end{tabular} & \(\mathrm{t}_{\mathrm{s}}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=-2.5 \mathrm{~V} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { to }+5 \mathrm{~V}
\end{aligned}
\] & - & 2 & 5 & \(\mu \mathrm{s}\) \\
\hline Channel-to-Channel Isolation (Note 4) & CCI & \begin{tabular}{l}
\(\mathrm{V}_{\text {REF }} B\) to \(\mathrm{V}_{\text {OUT }}\) A or \(\mathrm{V}_{\text {REF }}\) \\
\(V_{\text {REF }} B=V_{\text {REF }} A=20 V_{p-p}\)
\end{tabular} & - & -80 & - & dB \\
\hline Digital Crosstalk (Notes 4, 9) & Q & For Code Transition 00000000 to 11111111 & - & 4 & 10 & nVs \\
\hline AC Feedthrough (Notes 4, 11) & \(F_{T}\) & \[
\begin{aligned}
& \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& -70 \\
& -65
\end{aligned}
\] & dB \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS (Note 4)} \\
\hline Chip Select to Write Set-Up Time & \(\mathrm{t}_{\mathrm{cs}}\) & & 60 & - & - & ns \\
\hline Chip Select to Write Hold Time & \({ }^{\text {c }} \mathrm{CH}\) & & 10 & - & - & ns \\
\hline DAC Select to Write Set-Up Time & \(t_{\text {AS }}\) & & 60 & - & - & ns \\
\hline DAC Select to Write Hold Time & \(t_{\text {AH }}\) & & 10 & - & - & ns \\
\hline Data Valid to Write Set-Up Time & \({ }^{\text {b }}\) S & & 60 & - & - & ns \\
\hline Data Valid to Write Hold Time & \({ }^{\text {b }}\) ( & & 10 & - & - & ns \\
\hline Write Pulse Width & \(t_{\text {WR }}\) & & 50 & - & - & ns \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
NOTES: \\
1. Specifications apply to both DAC A and DAC B. \\
2. This is an endpoint linearity specification. \\
3. Alldevices are guaranteed to be monotonic over the full operating temperature range. \\
4. These characteristics are for design guidance only and are not subject to production test. \\
5. Input resistance temperature coefficient \(=+300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
\end{tabular}} & \multicolumn{4}{|l|}{\begin{tabular}{l}
8. \(\mathrm{V}_{\mathrm{REF}}\) voltage range is +3 V to -10 V ; the absolute maximum negative value is:
\[
\left|V_{\text {REF }}\right|=V_{D D}-4 V
\] \\
9. Digital crosstalk is a measure of the amount of digital input pulse appearing at the analog output of the unselected DAC while applying it to the digital inputs of the other DAC. \\
10. \(\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{R}_{\text {PULLDOWN }}=20 \mathrm{k} \Omega\) (a pulldown resistor to \(\mathrm{V}_{\mathrm{Ss}}\) is used for these tests).
\end{tabular}} \\
\hline
\end{tabular}

DICE CHARACTERISTICS


WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+11.4 \mathrm{~V}\) or \(+15.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{REF}}= \pm 2.5 \mathrm{~V} ; \mathrm{AGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\).
\(\left.\begin{array}{lllll}\hline \begin{array}{llll}\text { PARAMETER }\end{array} & \text { SYMBOL } & \text { CONDITIONS } & \text { DAC-8229GBC } \\ \text { LIMIT }\end{array}\right]\)

\section*{TYPICAL PERFORMANCE CHARACTERTISTICS}


\section*{TYPICAL PERFORMANCE CHARACTERISTICS Continued}


MULTIPLYING MODE, FREQUENCY RESPONSE vs DIGITAL CODE


TOTAL HARMONIC DISTORTION vs FREQUENCY


OUTPUT VOLTAGE vs OUTPUT SOURCE CURRENT


\section*{WRITE CYCLE TIMING DIAGRAM}


\section*{BURN-IN CIRCUIT}


\section*{PARAMETER DEFINITIONS}

\section*{RESOLUTION (N)}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the fullscale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

\section*{RELATIVE ACCURACY (INL)}

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

\section*{DIFFERENTIAL NONLINEARITY (DNL)}

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation
of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than \(\pm 1\) LSB may be non-monotonic. \(\pm 1 / 2\) LSB INL guarantees monotonicity and \(\pm 1\) LSB maximum DNL.

\section*{GAIN ERROR ( \(\mathbf{G}_{\text {FSE }}\) )}

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal. Zero code error is not included in this measurement.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

\section*{GENERAL CIRCUIT DESCRIPTION}

The DAC-8229 consists of two voltage output amplifiers, two high accuracy R-2R resistor ladder networks, an 8 -bit input buffer, two 8 -bit DAC registers, and interface control logic circuitry.
Also included are 16 single-pole, double-throw NMOS transistor switches. These switches, which are controlled by the digital input code, were designed to switch each R-2R resistor leg between the amplifier inverting input and AGND.
A simplified circuit of the R-2R resistor ladder and output amplifier is illustrated in Figure 1. The signal is inverted from the \(V_{\text {REF }}\) input to the output. Note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the applications section under Single Supply Operation.

\section*{REFERENCE INPUT}

The DAC-8229's internal output amplifier has a maximum voltage swing in the negative direction of -2.5 V (limited by \(\mathrm{V}_{\mathrm{SS}}\) ). In


FIGURE 1: Simplified single DAC configuration (switches shown for all digital inputs at logic " 0 ").
the positive direction, the voltage swing is limited to 4 V less than \(V_{D D}\). These limitations set the maximum levels that the reference input ( \(V_{R E F}\) ) can accept. Note that the positive \(V_{\text {REF }}\) limit is set by the negative supply voltage, \(\mathrm{V}_{\mathrm{SS}}\), and the negative \(\mathrm{V}_{\text {REF }}\) limit is set by \(\left(V_{D D}-4 \mathrm{~V}\right)\).
For example, maximum \(V_{\text {REF }}\) input in the positive direction is +2.5 V and -11 V with \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\). The equation for the absolute value in the negative direction takes the form of:
\(\left|-V_{\text {REF }} \max \right|=V_{D D}-4 V\).
The equation shows that -8 V is the maximum voltage that can be applied in the negative direction at \(V_{R E F}\) with \(V_{D D}=+12 \mathrm{~V}\).
The DAC-8229's output voltage equation is:
\(-\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF }} \times \mathrm{D} / 256\)
where \(D\) is the digital input code number that is between 0 and 255.

\section*{BUFFER AMPLIFIER SECTION}

The DAC-8229's amplifier output stage is an NPN bipolar transistor. This transistor provides a low-impedance high-output current capability. The emitter of the NPN transistor is loaded with a \(450 \mu \mathrm{~A}\) NMOS current source that is connected to \(\mathrm{V}_{\mathrm{Ss}}\); (see Figure 2). This current is sunk into the negative supply allowing the amplifier's output to go to -2.5 V .
Figure 3 depicts a typical output current-sink versus voltage graph for the DAC-8229. It shows the output amplifier's current sink capability with \(\mathrm{V}_{\mathrm{ss}}=-5 \mathrm{~V}\) and 0 V . With \(\mathrm{V}_{\mathrm{ss}}=-5 \mathrm{~V}\), the amplifier still operates in the saturation region as the output goes to zero; however, with \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\), the amplifier comes out of its saturation region and starts appearing resistive as the output approaches zero.
The DAC-8229's internal amplifiers can each drive +10 volts across a \(2 \mathrm{k} \Omega\) load, sourcing 5 mA . In fact, they can drive up to 65 mA , but with a reduced output amplitude. See the Output Source Current graph under the typical electrical characteristic


FIGURE 2: Amplifier Output Stage
curves. The user must use caution that the package power dissipation is not exeeded when driving low impedances and high currenis. However, as seen in Figure 3, the amplifier has limited current sink capability. Signal waveforms can be improved considerably by adding a pull-down resistor at each amplifier output. For example, pulling a \(2 \mathrm{k} \Omega\) load down to -2.5 V requires a \(1 \mathrm{k} \Omega\) pull-down resister (connected to -5 V ) The accompanying scope photographs show the effects of operating


FIGURE 3: DAC Output Current Sink


PHOTO A: Multiplying Mode ( \(f=1 \mathrm{kHZ}\), No Pull-down)


PHOTO B: Multiplying Mode ( \(f=1 \mathrm{kHZ}\), with \(1 \mathrm{k} \Omega\) Pull-down)
the DAC-8229 with and without a \(1 \mathrm{k} \Omega\) pull-down resistor. Photo \(A\) is that without the pull-down resistor, and \(B\) with the \(1 \mathrm{k} \Omega\) pulldown resistor. Note signal improvement using the pull-down resistor. Figure 4 shows this circuit configuration and the table lists other resistor values.
\begin{tabular}{cc} 
PULL-DOWN RESISTOR vs LOAD RESISTOR VALUES \\
\hline\(\left(V_{D D}=+15 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}\right)\) \\
LOAD \\
\hline \(2 \mathrm{kU} \Omega\) & \(1 \mathrm{~kL} \Omega\) \\
\(5 \mathrm{k} \Omega\) & \(4 \mathrm{k} \Omega\) \\
\(10 \mathrm{k} \Omega\) & \(10 \mathrm{k} \Omega\) \\
\(15 \mathrm{k} \Omega\) & \(12 \mathrm{k} \Omega\) \\
\(20 \mathrm{k} \Omega\) & \(16 \mathrm{k} \Omega\) \\
\(25 \mathrm{k} \Omega\) & \(400 \mathrm{k} \Omega\) \\
\(>30 \mathrm{k} \Omega\) & None Required \\
\hline
\end{tabular}


FIGURE 4: \(R_{\text {LOAD }}\) and \(R_{\text {PULL-DOWN }}\) Circuit Configuration with the DAC-8229

The DAC-8229 can also operate with \(\pm 5 \mathrm{~V}\) supplies, \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and \(V_{s s}=-5 \mathrm{~V}\). See the Relative Accuracy vs. Reference Voltage graphs under the typical characteristics curves. The graphs are shown with and without a \(2 k \Omega\) pull-down resistor. Note how the DAC stays within the specified limit except when \(\mathrm{V}_{\text {REF }}=-2 \mathrm{~V}\) and without the pull-down resistor.
The amplifier's internal gain stages were designed to maintain sufficient gain over its common mode range. This results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during manufacturing. This eliminates user offset trimming in many applications.

\section*{DIGITAL SECTION}

Figure 5 shows one digital input structure of the DAC-8229. A built-in 5 V regulator and level shifter converts TTL digital input signals into CMOS levels to drive the internal circuitry. This provides full TTL compatibility over a \(\mathrm{V}_{\mathrm{DD}}\) range of 5 to 15 V .
As shown in Figure 5, each digital input is protected from elec-trostatic-discharge with two internal diodes connected between \(V_{D D}\) and DGND. Each input has a typical input current of less than 1nA.

\section*{INTERFACE CONTROL INFORMATION}

\section*{DAC SELECTION}

DAC A and DAC B both share a common 8-bit input port. The control input, \(\overline{D A C A} / D A C B\), selects which DAC can accept data from the input port. A logic low selects DAC A and a logic high selects DAC B.

\section*{DAC OPERATION}

Inputs \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) control the operation of the selected DAC. See Mode Selection Table below.

\section*{WRITE MODE}

When \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to the codes on the digital input pins.

\section*{HOLD MODE}

The selected DAC register latches the data present on the digital input pins just prior to \(\overline{C S}\) and \(\overline{W R}\) assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

\section*{MODE SELECTION TABLE}
\begin{tabular}{ccccc}
\hline\(\overline{\overline{D A C A} /}\) & & & & \\
\(\mathbf{D A C} \mathbf{B}\) & \(\overline{\mathbf{C S}}\) & \(\overline{\text { WR }}\) & DAC A & DAC B \\
\hline L & L & L & WRITE & HOLD \\
H & L & L & HOLD & WRITE \\
X & H & X & HOLD & HOLD \\
X & X & H & HOLD & HOLD \\
\hline L \(=\) Low State & \(\mathrm{H}=\) High State & \(\mathrm{X}=\) Don't Care &
\end{tabular}

\section*{APPLICATIONS INFORMATION}

\section*{UNIPOLAR OPERATION}

Figure 6 shows the DAC-8229 configured to operate in the unipolar mode, and Table 1 shows the corresponding code table. The equation for 1 LSB and the analog output voltage is:
\(1 \mathrm{LSB}=\mathrm{V}_{\text {REF }} \times 2^{-8}\), or \(\mathrm{V}_{\text {REF }} \times 1 / 256\)
and
\(-\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF }} \times \mathrm{D} / 256\)
where \(D\) is the digital input number between 0 and 255 .


FIGURE 6: Unipolar Operation

TABLE 1: Unipolar Code Table (Refer to Figure 6)


\section*{BIPOLAR OPERATION}

Figure 7 shows the DAC-8229 configured in the bipolar mode of operation. This configuration requires an external amplifier and four resistors. To keep gain and offset errors at a minimum, the external resistors should be matched to \(\pm 0.1 \%\) and track over the operating temperature range of interest.
Table 2 shows the corresponding code table.
TABLE 2: Bipolar (Offset Binary) Code Table (Refer to Figure 7)



FIGURE 7: Bipolar Operation

\section*{SINGLE SUPPLY OPERATION}

Some applications require the AGND pin to be biased above ground for single supply operation. A popular scheme is shown in Figure 8. It consists of connecting a +2.5 volt reference (such as PMI's REF-03) to the AGND pin, \(\mathrm{V}_{\text {REF }}\) and \(\mathrm{V}_{\mathrm{SS}}\) pins grounded, and +12 V to \(\mathrm{V}_{\mathrm{DD}}\). Both DAC A and DAC B AGND pins are separate and can be independently biased.
The resulting transfer equation is:
\(\mathrm{V}_{\text {OUT }}(\mathrm{D})=2.5(1+\mathrm{D} / 256)\)
where \(D\) is the whole number binary digital input.
\(\mathrm{V}_{\text {OUT }}\) for the circuit of Figure 8 results in:
\(\mathrm{V}_{\text {OUT }}(255)=2.5(1+255 / 256)=+5 \mathrm{~V}\)
\(\mathrm{V}_{\text {OUT }}(0)=+2.5 \mathrm{~V}\).


Figure 9 shows a typical plot of the DAC-8229 in the singlesupply configuration of Figure 8. It is plotted for various values of AGND voltage biased above ground. It shows relative accuracy degrading as AGND is taken above +4 V ; however, it contributes only 1 LSB error at +5 V .


FIGURE 9: Relative Accuracy vs. AGND

FIGURE 8: Single Supply Configuration

\section*{MICROPROCESSOR INTERFACE CIRCUITS}

The DAC-8229's versatile input structure allows direct interface to 8 - or 16-bit microprocessors. Its simplicity reduces the number of required glue logic components. Figures 10 and 11 show the DAC-8229 interface configurations with the 6800 and 8085 microprocessors.


FIGURE 10: DAC-8229 Interface to 6800 Microprocessor


FIGURE 11: DAC-8229 Interface to 8085 Microprocessor

\section*{FEATURES}
- Two Matched 12-Bit DACs on One Chip
- 12-Bit Resolution with an 8-Bit Data Bus
- Direct Interface with 8-Bit Microprocessors
- Double-Buffered Digital Inputs
- RESET to Zero Pin
- 12-Bit Endpont Linearity ( \(\pm 1 / 2\) LSB) Over Temperature
- +5 V to +15 V Single Supply Operation
- Latch-Up Resistant
- Improved ESD Resistance
- Packaged in a Narrow 0.3" 24-Pin DIP and 0.3" 24-Pin SOL package
- Available in Die Form

\section*{APPLICATIONS}
- Multi-Channel Microprocessor-Controlled Systems
- Robotics/Process Control/Automation
- Automatic Test Equipment
- Programmable Attenuator, Power Supplies, Window Comparators
- Instrumentation Equipment
- Battery Operated Equipment

\section*{GENERAL DESCRIPTION}

The DAC-8248 is a dual 12-bit, double-buffered, CMOS digital-to-analog converter. It has an 8-bit wide input data port that
interfaces directly with 8-bit microprocessors. It loads a 12-bit word in two bytes using a single control; it can accept either a least significant byte or most significant byte first. For designs with a 12-bit or 16-bit wide data path, choose the DAC-8222 or DAC-8221.
The DAC-8248's double-buffered digital inputs allow both DAC's analog output to be updated simultaneously. This is particularly useful in multiple DAC systems where a common \(\overline{\text { LDAC }}\) signal updates all DACs at the same time. A single \(\overline{\text { RESET }}\) pin resets both outputs to zero.

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(\qquad\)}} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & & \begin{tabular}{l}
MILITARY* \\
TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular} & INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & COMMERCIAL TEMPERATURE \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \(\pm 1 / 2\) LSB & \(\pm 1\) LSB & DAC8248AW & DAC8248EW & - \\
\hline \(\pm 1 / 2\) LSB & \(\pm 2\) LSB & - & - & DAC8248GP \\
\hline \(\pm 1\) LSB & \(\pm 4 \mathrm{LSB}\) & - & DAC8248FW & DAC8248HP \\
\hline \(\pm 1\) LSB & \(\pm 4\) LSB & - & DAC8248FP & DAC8248HS \(\dagger \dagger\) \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

FUNCTIONAL DIAGRAM


The DAC-8248's monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The DAC consists of two thin-film R-2R resistor ladder networks, two 12 -bit, two 8 -bit, and two 4 -bit data registers, and control logic circuitry. Separate reference input and feedback resistors are provided for each DAC. The DAC8248 operates on a single supply from +5 V to +15 V , and it dissipates less than 0.5 mW at +5 V (using zero or \(\mathrm{V}_{\mathrm{DD}}\) logic levels). The device is packaged in a space-saving \(0.3^{\prime \prime}, 24-\) pin DIP.

The DAC-8248 is manufactured with PMI's highly-stable thinfilm resistors on an advanced oxide-isolated, silicon-gate, CMOS technology. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

\section*{PIN CONNECTIONS}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {DD }}\) to DGND ...................................................... OV, +17V} \\
\hline \multicolumn{4}{|l|}{AGND to DGND ....................................... -0.3V, \(\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{Digital Input Voltage to DGND ................... -0.3V, \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{\(I_{\text {Out A }}, \mathrm{I}_{\text {Out B }}\) to AGND ............................. \(-0.3 \mathrm{~V}, \mathrm{~V}_{\text {DD }}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{\(V_{\text {REF A }}, V_{\text {REF B }}\) to AGND ............................................ \(\pm 25 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{\(\mathrm{V}_{\text {RFB A }}, \mathrm{V}_{\text {RFB B }}\) to AGND ............................................. \(\pm 25 \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{4}{|l|}{AW Version ........................................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{EW, FW, FP Versions \(\qquad\) \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) GP, HP, HS Versions \(\qquad\) \(-0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)}} \\
\hline & & & \\
\hline \multicolumn{4}{|l|}{Junction Temperature ............................................... +150C} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Storage Temperature .................................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 60 sec ) ........................ \(+300^{\circ} \mathrm{C}\)
\end{tabular}}} \\
\hline & & & \\
\hline PACKAGE TYPE & \(\theta_{\text {1A }}\) ( Note 1) & \(\theta_{\text {Jc }}\) & UNITS \\
\hline 24-Pin Hermetic DIP (W) & 69 & 10 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 24-Pin Plastic DIP (P) & 62 & 32 & \({ }^{\circ} \mathrm{C} / \mathrm{w}\) \\
\hline 24-Pin SOL (S) & 72 & 24 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\Theta_{\mathrm{j} A}\) is specified for device soldered to printed circuit board for SOL package.
CAUTION:
1. Do no apply voltages higher than \(\mathrm{V}_{D D}\) or less than GND potential on any terminal except \(V_{\text {REF }}\) and \(R_{F B}\).
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Use proper anti-static handling procedures.
5. Devices can suffer permanent damage and/or reliability degradation if stressed above the limits listed under Absolute Maximum Ratings for extended periods. This is a stress rating only and functional operation at or above this specification is not implied.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\); \(T_{A}=\) Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \multicolumn{3}{|c|}{DAC-8248} & UNITS \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 12 & - & - & Bits \\
\hline \multirow[b]{2}{*}{Relative Accuracy} & \multirow[t]{2}{*}{INL} & DAC-8248A/E/G & - & - & \(\pm 1 / 2\) & ISB \\
\hline & & DAC-8248F/H & - & - & \(\pm 1\) & LSB \\
\hline Differential Nonlinearity & DNL & All Grades are Guaranteed Monotonic & - & - & \(\pm 1\) & LSB \\
\hline \multirow[b]{3}{*}{Full Scale Gain Error (Note 1)} & \multirow{3}{*}{\(\mathrm{G}_{\text {FSE }}\)} & DAC-8248A/E & - & - & \(\pm 1\) & \\
\hline & & DAC-8248G & - & - & \(\pm 2\) & LSB \\
\hline & & DAC-8248F/H & - & - & \(\pm 4\) & \\
\hline Gain Temperature Coefficient ( \(\Delta\) Gain/ \(\Delta\) Temperature) & TCG \({ }_{\text {FS }}\) & (Notes 2, 6) & - & \(\pm 2\) & \(\pm 5\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}\); \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V} ; A G N D=\mathrm{DGND}=0 \mathrm{~V}\); \(T_{A}=\) Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B. (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { DAC-82 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline Output Leakage Current Iout A (Pin 2), Iout b (Pin 24) & ILKG & All Digital Inputs \(=0 \mathrm{~s}\)
\[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \(\pm 5\) & \[
\begin{aligned}
& \pm 10 \\
& \pm 50
\end{aligned}
\] & nA \\
\hline Input Resistance ( \(\mathrm{V}_{\text {REF A, REF }}\) ) & \(\mathrm{R}_{\text {REF }}\) & (Note 9) & 8 & 11 & 15 & k \(\Omega\) ) \\
\hline Input Resistance Match & \[
\frac{\Delta R_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{REF}}}
\] & & - & \(\pm 0.2\) & \(\pm 1\) & \% \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5 \\
\hline
\end{array}
\] & - & - & V \\
\hline Digital Input Low & \(V_{\text {INL }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V} \\
& \hline
\end{aligned}
\] & - & - & 0.8
1.5 & V \\
\hline Input Current \(\left(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\right.\) or \(V_{D D}\) and \(V_{I N L}\) or \(V_{I N H}\) ) & \(\mathrm{I}_{\mathbf{N}}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{array}{r} 
\pm 0.001 \\
- \\
\hline
\end{array}
\] & \[
\begin{array}{r} 
\pm 1 \\
\pm 10
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 2) & \(\mathrm{C}_{\text {IN }}\) &  & - & - & 10
15 & pF \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY} \\
\hline Supply Current & \(I_{\text {DD }}\) & \[
\begin{aligned}
& \text { Digital Inputs }=V_{\text {INL }} \text { or } V_{\text {INH }} \\
& \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}}
\end{aligned}
\] & - & \(\overline{10}\) & 2
100 & \[
\begin{array}{r}
m A \\
\mu \mathrm{~A}
\end{array}
\] \\
\hline \[
\begin{aligned}
& \text { DC Power Supply } \\
& \text { Rejection Ratio } \\
& \left(\Delta \text { Gain } / \Delta V_{D D}\right) \\
& \hline
\end{aligned}
\] & PSRR & \(\Delta V_{D D}= \pm 5 \%\) & - & - & 0.002 & \%/\% \\
\hline \multicolumn{7}{|l|}{AC PERFORMANCE CHARACTERISTICS (Note 2)} \\
\hline Propagation Delay (Notes 3, 4) & \(t_{\text {PD }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 350 & ns \\
\hline Output Current Settling Time (Notes 4, 5) & \(\mathrm{t}_{\mathrm{s}}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & 1 & \(\mu \mathrm{S}\) \\
\hline \multirow[t]{2}{*}{Output Capacitance} & \multirow[t]{2}{*}{\(\mathrm{C}_{0}\)} & Digital Inputs \(=\) all 0 s \(\mathrm{C}_{\text {OUT A }}, \mathrm{C}_{\text {OUT B }}\) & - & - & 90 & \multirow[t]{2}{*}{pF} \\
\hline & & Digital Inputs \(=\) all 1 s \(C_{\text {OUT A }}, C_{\text {OUT B }}\) & - & - & 120 & \\
\hline \multirow[b]{2}{*}{AC Feedthrough at I OUt a or I Out b} & \(\mathrm{FT}_{\mathrm{A}}\) & \[
\begin{aligned}
& V_{\text {REF A }} \text { to } I_{\text {OUT A } A} ; V_{\text {REF A }}=20 \mathrm{~V}_{\text {D-p }} \\
& f=100 \mathrm{kHz} ; T_{A}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & - & -70 & \multirow[t]{2}{*}{dB} \\
\hline & \(\mathrm{FT}_{\mathrm{B}}\) & \(V_{\text {REF } B}\) to \(I_{\text {OUT } B ;} V_{\text {REF } B}=20 V_{p-p}\) \(\mathrm{f}=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & - & -70 & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{D D}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REFA }}=\mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=V_{\text {OUT }}=0 \mathrm{~V}\); AGND \(=\mathrm{DGND}=0 \mathrm{~V}\); \(T_{A}=\) Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B. Continued
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & & & \multicolumn{2}{|l|}{DAC-8248} & UNITS \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWITCHING CHARACTERISTICS (Notes 2, 7)}} & & \multicolumn{2}{|r|}{\(V_{\text {DD }}=+5 \mathrm{~V}\)} & & \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) & \\
\hline & & & \(+25^{\circ} \mathrm{C}\) & \(-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}\) (Note 8) & \(-55^{\circ} \mathrm{C}\) TO \(+125^{\circ} \mathrm{C}\) & \begin{tabular}{l}
ALLTEMPS \\
(Note 10)
\end{tabular} & \\
\hline \(\overline{\text { LSB }} /\) MSB Select to Write Set-Up Time & \({ }^{\text {ches }}\) & & 130 & 170 & 180 & 80 & ns MIN \\
\hline \(\overline{\text { LSB }} /\) MSB Select to Write Hold Time & \({ }^{\mathrm{t}} \mathrm{CBH}\) & & 0 & 0 & 0 & 0 & ns MIN \\
\hline DAC Select to Write Set-Up Time & \(t_{\text {AS }}\) & & 180 & 210 & 220 & 80 & ns MIN \\
\hline DAC Select to Write Hold Time & \(t_{\text {AH }}\) & & 0 & 0 & 0 & 0 & ns MIN \\
\hline \[
\begin{aligned}
& \text { LDAC to } \\
& \text { Write Set-Up Time }
\end{aligned}
\] & \({ }^{\text {t }}\) S & & 120 & 150 & 160 & 80 & ns MIN \\
\hline LDAC to Write Hold Time & \({ }^{\text {L }}\) LH & & 0 & 0 & 0 & 0 & ns MIN \\
\hline Data Valid to Write Set-Up Time & \(t_{\text {DS }}\) & & 160 & 210 & 220 & 70 & ns MIN \\
\hline Data Valid to Write Hold Time & \({ }^{\text {dH }}\) & & 0 & 0 & 0 & 10 & ns MIN \\
\hline Write Pulse Width & \({ }_{\text {t }}\) W & & 130 & 150 & 170 & 90 & ns MIN \\
\hline LDAC Pulse Width & \({ }_{\text {L LWD }}\) & & 100 & 110 & 130 & 60 & ns MIN \\
\hline Reset Pulse Width & \(t_{\text {RWD }}\) & & 80 & 90 & 90 & 60 & ns MIN \\
\hline
\end{tabular}

\section*{NOTES:}
1. Measured using internal \(R_{F B A}\) and \(R_{\text {FB } B}\). Both DAC digital inputs \(=\) 111111111111.
2. Guaranteed and not tested.
3. From \(50 \%\) of digital input to \(90 \%\) of final analog output current. \(\mathrm{V}_{\text {REFA }}=\) \(V_{\text {REF }}=+10 \mathrm{~V}\); OUT \(A\), OUT \(B\) load \(=100 \Omega, C_{E X T}=13 \mathrm{pF}\).
6. Gain TC is measured from \(+25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\text {MIN }}\) or from \(+25^{\circ} \mathrm{C}\) to \(\mathrm{T}_{\text {MAX }}\).
7. See Timing Diagram.
8. These limits apply for the commercial and industrial grade products.
9. Absolute Temperature Coefficient is approximately \(+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
10. These limits also apply as typical values for \(V_{D D}=+12 \mathrm{~V}\) with +5 V CMOS logic levels and \(T_{A}=+25^{\circ} \mathrm{C}\).
4. \(\overline{W R}, \overline{L D A C}=0 V ; D B 0-D B 7=O V\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\).
5. Settling time is measured from \(50 \%\) of the digital input change to where the output settles within \(1 / 2\) LSB of full scale.

\section*{BURN-IN CIRCUIT}


1. AGND
13. N.C.
2. Iout A
14. DB1
3. \(\mathrm{R}_{\mathrm{FB}} \mathrm{A}\)
15. DBO(LSB)
4. \(V_{\text {fef }}\)
16. RESET
5. DGND
17. LSB/MSB
6. DB7(MSB)
18. DAC A/DAC B
7. DB6
19. LDAC
8. DB5
20. \(\overline{W R}\)
9. DB4
21. \(V_{D D}\)
10. DB3
22. \(V_{\text {fef }} B\)
11. DB2
23. \(\mathrm{R}_{\mathrm{FB}} \mathrm{B}\)
12. N.C.
24. Iout b

Substrate (die backside) is internally connected to \(\mathbf{V}_{\text {DD }}\).

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\text {REF } A}=\mathrm{V}_{\text {REF } B}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT } A}=\mathrm{V}_{\text {OUT } B}=0 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline & & & DAC-8248G & \\
\hline PARAMETER & SYMBOL & CONDITIONS & LIMIT & UNITS \\
\hline Relative Accuracy & INL & Endpoint Linearity Error & \(\pm 1\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & All Grades are Guaranteed Monotonic & \(\pm 1\) & LSB MAX \\
\hline Full Scale Gain Error (Note 1) & \(\mathrm{G}_{\text {FSE }}\) & Digital Inputs = 111111111111 & \(\pm 4\) & LSB MAX \\
\hline Output Leakage (I out A, I out b) & \(I_{\text {LKG }}\) & \begin{tabular}{l}
Digital Inputs \(=000000000000\) \\
Pad 2 and 24
\end{tabular} & \(\pm 50\) & nA MAX \\
\hline Input Resistance ( \(\mathrm{V}_{\text {REF A }}, \mathrm{V}_{\text {REF }}\) ) & \(\mathrm{R}_{\text {REF }}\) & Pad 4 and 22 & 8/15 & k \(\Omega\) MIN/ k \(\Omega\) MAX \\
\hline \(\mathrm{V}_{\text {REF A }}, \mathrm{V}_{\text {REF }}\) Input Resistance Match & \[
\frac{\Delta \mathrm{R}_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{REF}}}
\] & & \(\pm 1\) & \%MAX \\
\hline Digital Input High & \(\mathrm{V}_{\text {INH }}\) & \[
\begin{aligned}
& V_{D D}=+5 \mathrm{~V} \\
& V_{D D}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
2.4 \\
13.5
\end{array}
\] & V MIN \\
\hline Digital Input Low & \(\mathrm{V}_{\text {INL }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{DD}}=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.5 \\
& \hline
\end{aligned}
\] & \(V\) MAX \\
\hline Digital Input Current & IIN & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or \(\mathrm{V}_{\text {DD }} ; \mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) & \(\pm 1\) & \(\mu \mathrm{A}\) MAX \\
\hline Supply Current & \(I_{\text {DD }}\) & All Digital Inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) All Digital Inputs OV or \(V_{D D}\) & 2
0.1 & mA MAX \\
\hline DC Supply Rejection ( \(\Delta\) Gain/ \(\Delta V_{\text {DD }}\) ) & PSR & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) & 0.002 & \%/\% MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. Measured using internal \(R_{F B A}\) and \(R_{F B B}\).

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL PERFORMANCE CHARACTERISTICS



\section*{PARAMETER DEFINITIONS}

\section*{RESOLUTION (N)}

The resolution of a DAC is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

\section*{RELATIVE ACCURACY (INL)}

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

\section*{DIFFERENTIAL NONLINEARITY (DNL)}

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than \(\pm 1\) LSB may be nonmonotonic. \(\pm 1 / 2\) LSB INL guarantees monotonicity and \(\pm 1\) LSB maximum DNL.

\section*{GAIN ERROR ( \(\mathbf{G}_{\text {FSE }}\) )}

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.
Refer to PMI 1990/91 Data Book, Section 11, for additional digi-tal-to-analog converter definitions.

\section*{GENERAL CIRCUIT DESCRIPTION}

\section*{CONVERTER SECTION}

The DAC-8248 incorporates two multiplying 12-bit current output CMOS digital-to-analog converters on one monolithic chip. It contains two highly-stable thin-film R-2R resistor ladder networks, two 12-bit DAC registers, two 8-bit input registers, and two 4-bit input registers. It also contains the DAC control logic circuitry and 24 single-pole, double-throw NMOS transistor current switches.

Figure 1 shows a simplified circuit for the R-2R ladder and transistor switches for a single DAC. R is typically \(11 \mathrm{k} \Omega\). The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. Figure 2 shows a single NMOS transistor switch.

FIGURE 1: Simplified Single DAC Circuit Configuration. (Switches Are Shown For All Digital Inputs At Zero)


FIGURE 2: N-Channel Current Steering Switch


The binary-weighted currents are switched between IOUT and AGND by the transistor switches. Selection between I OUT and AGND is determined by the digital input code. It is important to keep the voltage difference between I OUT and AGND terminals as close to zero as practical to preserve data sheet limits. It is easily accomplished by connecting the DAC's AGND to the noninverting input of an operational amplifier and IOUT to the inverting input. The amplifier's feedback resistor can be eliminated by connecting the op amp's output directly to the DAC's \(\mathrm{R}_{\mathrm{FB}}\) terminal (by using the DAC's internal feedback resistor, \(\mathrm{R}_{\mathrm{FB}}\) ). The amplifier also provides the current-to-voltage conversion for the DAC's output current.
The output voltage is dependent on the DAC's digital input code and \(V_{\text {REF }}\), and is given by:
\[
V_{\text {OUT }}=V_{\text {REF }} \times D / 4096
\]
where \(D\) is the digital input code integer number that is between 0 and 4095.
The DAC's input resistance, \(R_{\text {REF }}\), is always equal to a constant value, \(R\). This means that \(V_{\text {REF }}\) can be driven by a reference voltage or current, AC or DC (positive or negative). It is recommended that a low-temperature-coefficient external \(\mathrm{R}_{\mathrm{FB}}\) resistor be used if a current source is employed.
The DAC's output capacitance ( \(\mathrm{C}_{\text {OUT }}\) ) is code dependent and varies from 90 pF (all digital inputs low) to 120 pF (all digital inputs high).
To ensure accuracy over the full operating temperature range, permanently turned "ON" MOS transistor switches were included in series with the feedback resistor ( \(\mathrm{R}_{\mathrm{FB}}\) ) and the R-2R ladder's terminating resistor (see Figure 1). The gates of these NMOS transistors are internally connected to \(\mathrm{V}_{D D}\) and will be turned "OFF" (open) if \(V_{D D}\) is not applied. If an op amp is using the DAC's \(R_{F B}\) resistor to close its feedback loop, then \(V_{D D}\) must be applied before or at the same time as the op amp's supply; this will prevent the op amp's output from becoming "opencircuited" and swinging to either rail. In addition, some applications require the DAC's ladder resistance to fall within a certain range and are measured at incoming inspection; \(V_{D D}\) must be applied before these measurements can be made.

\section*{DIGITAL SECTION}

The DAC-8248's digital inputs are TTL compatible at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) and CMOS compatible at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\). They were designed to convert TTL and CMOS input logic levels into voltage levels that will drive the internal circuitry. The DAC-8248 can use +5 V CMOS logic levels with \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}\); however, supply current will increase to approximately \(5-6 \mathrm{~mA}\).
Figure 3 shows the DAC's digital input structure for one bit. This circuitry drives the DAC registers. Digital controls, \(\phi\) and \(\bar{\phi}\), shown are generated from the DAC's input control logic circuitry.

FIGURE 3: Digital Input Structure For One Bit


The digital inputs are electrostatic-discharge (ESD) protected with two internal distributed diodes as shown in Figure 3; they are connected between \(V_{D D}\) and DGND. Each input has a typical input current of less than 1 nA .
The digital inputs are CMOS inverters and draw supply current when operating in their linear region. Using a +5 V supply, the linear region is between +1.2 V to +2.8 V with current peaking at +1.8 V . Using a +15 V supply, the linear region is from +1.2 V to +12 V (current peaking at +3.9 V ). It is recommended that the digital inputs be operated as close to the power supply voltage and DGND as is practically possible; this will keep supply currents to a minimum. The DAC-8248 may be operated with any supply voltage between the range of +5 V to +15 V and still perform to data sheet limits.
The DAC-8248's 8-bit wide data port loads a 12-bit word in two bytes: 8-bits then 4-bits (or 4-bits first then 8-bits, at users discretion) in a right justified data format. This data is loaded into the input registers with the \(\overline{\mathrm{LSB}} / \mathrm{MSB}\) and \(\overline{\mathrm{WR}}\) control pins.
Data transfer from the input registers to the DAC registers can be automatic. It can occur upon loading of the second data byte into the input register, or can occur at a later time through a strobed transfer using the \(\overline{\text { LDAC }}\) control pin.

FIGURE 4: Four Cycle Update Timing Diagram
(

FIGURE 5: Five Cycle Update Timing Diagram


\section*{AUTOMATIC DATA TRANSFER MODE}

Data may be transferred automatically from the input register to the DAC register. The first cycle loads the first data byte into the input register; the second cycle loads the second data byte and simultaneously transfers the full 12-bit data word to the DAC register. It takes four cycles to load and transfer two complete digital words for both DAC's, see Figure 4 (Four Cycle Update Timing Diagram) and the Mode Selection Table.

\section*{STROBED DATA TRANSFER MODE}

Strobed data transfer allows the full 12-bit digital word to be loaded into the input registers and transferred to the DAC registers at a later time. This transfer mode requires five cycles: four to load two new data words into both DACs, and the fifth to transfer all data into the DAC registers. See Figure 5 (Five Cycle Update Timing Diagram) and the Mode Selection Table.

Strobed data transfer separating data loading and transfer operations serves two functions: the DAC output updating may be more precisely controlled, and multiple DACs in a multiple DAC system can be updated simultaneously.

\section*{RESET}

The DAC-8248 comes with a \(\overline{\text { RESET }}\) pin that is useful in system calibration cycles and/or during system power-up. All registers are reset to zero when RESET is low, and latched at zero on the rising edge of the \(\overline{\text { RESET }}\) signal when WRITE is high.

\section*{INTERFACE CONTROL LOGIC}

The DAC-8248's control logic is shown in Figure 6. This circuitry interfaces with the system bus and controls the DAC functions.

FIGURE 6: Input Control Logic


\section*{MODE SELECTION TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{DIGITAL INPUTS} & \multicolumn{7}{|c|}{REGISTER STATUS} \\
\hline \multirow[b]{3}{*}{DAC \(\bar{A} / \mathbf{B}\)} & \multirow[b]{3}{*}{WR} & \multirow[b]{3}{*}{\(\overline{\text { LSB/MSB }}\)} & \multirow[b]{3}{*}{RESET} & \multirow[b]{3}{*}{\(\overline{\text { LDAC }}\)} & \multicolumn{3}{|c|}{DAC A} & \multicolumn{3}{|c|}{DAC B} \\
\hline & & & & & \multicolumn{2}{|l|}{INPUT REGISTER} & \multirow[t]{2}{*}{DAC REGISTER} & \multicolumn{2}{|l|}{INPUT REGISTER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { DAC } \\
& \text { REGISTER }
\end{aligned}
\]} \\
\hline & & & & & LSB & MSB & & LSB & MSB & \\
\hline L & L & L & H & H & WR & LAT & LAT & LAT & LAT & LAT \\
\hline L & L & L & H & L & WR & LAT & WR & LAT & LAT & WR \\
\hline L & L & H & H & H & LAT & WR & LAT & LAT & LAT & LAT \\
\hline L & L & H & H & L & LAT & WR & WR & LAT & LAT & WR \\
\hline H & L & L & H & H & LAT & LAT & LAT & WR & LAT & LAT \\
\hline H & L & L & H & L & LAT & LAT & WR & WR & LAT & WR \\
\hline H & L & H & H & H & LAT & LAT & LAT & LAT & WR & LAT \\
\hline H & L & H & H & L & LAT & LAT & WR & LAT & WR & WR \\
\hline X & H & X & H & H & LAT & LAT & LAT & LAT & LAT & LAT \\
\hline X & H & X & H & L & LAT & LAT & WR & LAT & LAT & WR \\
\hline X & X & X & L & X & \multicolumn{6}{|c|}{\multirow[t]{2}{*}{ALL REGISTERS ARE RESET TO ZEROS ZEROS ARE LATCHED IN ALL REGISTERS}} \\
\hline X & H & X & 5 & X & & & & & & \\
\hline \multicolumn{11}{|l|}{\(\mathrm{L}=\) Low \(\mathrm{H}=\) High \(\mathrm{X}=\) Don't Care \(\mathrm{WR}=\) Registers Being Loaded LAT = Registers Latched} \\
\hline
\end{tabular}

\section*{INTERFACE CONTROL LOGIC PIN FUNCTIONS}

\section*{[SB/MSB - (PIN 17) LEAST SIGNIFICANT BIT(Active Low)/} MOST SIGNIFICANT BIT (AActive High). Selects lower 8 -bits (LSBs) or upper 4-bits (MSBs); either can be loaded first. It is used with the \(\overline{W R}\) signal to load data into the input registers. Data is loaded in a right justified format.
\(\overline{\text { DAC A/DAC B - (PIN 18) DAC SELECTION. Active low for }}\) DAC A and Active High for DAC B.
\(\overline{\text { WR }}\) - (PIN 20) \(\overline{\text { WRITE }}\) - Active Low. Used with the \(\overline{\text { LSB }} / M S B\) signal to load data into the input registers, or Active High to latch data into the input registers.
\(\overline{\text { LDAC - (PIN 19) LOAD DAC. Used to transfer data simultane- }}\) ously from DAC A and DAC B input registers to both DAC output registers. The DAC register becomes transparent (activity on the digital inputs appear at the analog output) when both \(\overline{W R}\) and \(\overline{\text { LDAC }}\) are low. Data is latched into the output registers on the rising edge of \(\overline{\text { LDAC. }}\)
RESET - (PIN 16) - Active Low. Functions as a zero override; all registers are forced to zero when the RESET signal is low. All registers are latched to zeros when the write signal is high and RESET goes high.

\section*{APPLICATIONS INFORMATION}

\section*{UNIPOLAR OPERATION}

Figure 7 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC-8248 and OP-270 dual op amp (use two OP-42s for applications requiring higher speeds), and Table 1 shows the corresponding code table. Resistors \(\mathrm{R}_{1}, \mathrm{R}_{2}\), and \(\mathrm{R}_{3}\), \(R 4\) are used only if full-scale gain adjustments are required.

TABLE 1: Unipolar Binary Code Table (Refer to Figure 7)
\begin{tabular}{cc}
\hline \begin{tabular}{c} 
BINARY NUMBER IN \\
DAC REGISTER \\
MSB \\
LSB
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT, V \\
(DAC A Or DAC B)
\end{tabular} \\
\hline 111111111111 & \(-V_{\text {REF }}\left(\frac{4095}{4096}\right)\) \\
\hline 100000000000 & \(-V_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{1}{2} V_{\text {REF }}\)
\end{tabular}
\begin{tabular}{cc}
\hline 000000000001 & \(-V_{\text {REF }}\left(\frac{1}{4096}\right)\) \\
\hline 000000000000 & \(0 V\)
\end{tabular}

NOTE:
\(1 \mathrm{LSB}=\left(2^{-12}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\frac{1}{4096}\left(\mathrm{~V}_{\text {REF }}\right)\)
Low temperature-coefficient (approximately \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) resistors or trimmers should be used. Maximum full-scale error without these resistors for the top grade device and \(V_{\text {REF }}= \pm 10 \mathrm{~V}\) is \(0.024 \%\), and \(0.049 \%\) for the low grade. Capacitors \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\) provide phase compensation to reduce overshoot and ringing when high-speed op amps are used.
Full-scale adjustment is achieved by loading the appropriate DAC's digital inputs with 111111111111 and adjusting \(R_{1}\) (or \(R_{3}\) for DAC B) so that:
\[
\text { VOUT }=V_{\text {REF }} \times\left(\frac{4095}{4096}\right)
\]

Full-scale can also be adjusted by varying \(\mathrm{V}_{\text {REF }}\) voltage and eliminating \(R_{1}, R_{2}, R_{3}\), and \(R_{4}\). Zero adjustment is performed by

FIGURE 7: Unipolar Configuration (2-Quadrant Multiplication)

loading the appropriate DAC's digital inputs with 000000000000 and adjusting the op amp's offset voltage to 0 V . It is recommended that the op amp offset voltage be adjusted to less than \(10 \%\) of 1 LSB ( \(244 \mu \mathrm{~V}\) ), and over the operating temperature range of interest. This will ensure the DAC's monotonicity and minimize gain and linearity errors.

\section*{BIPOLAR OPERATION}

The bipolar (offset binary) 4-quadrant configuration using the DAC-8248 is shown in Figure 8, and the corresponding code is shown in Table 2. The circuit makes use of the OP-470, a quad op amp (use four OP-42s for applications requiring higher speeds).
The full-scale output voltage may be adjusted by varying \(\mathrm{V}_{\text {REF }}\) or the value of R5 and R8, and thus eliminating resistors R1, R2, R3, and R4. If resistors R1 through R4 are omitted, then R5, R6, R7 (R8, R9, and R10 for DAC B) should be ratio-matched to \(0.01 \%\) to keep gain error within data sheet specifications. The resistors should have identical temperature-coefficients if operating over the full temperature range.
Zero and full-scale are adjusted in one of two ways and are at the users discretion. Zero-output is adjusted by loading the appropriate DAC's digital inputs with 100000000000 and varying R1 (R3 for DAC B) so that \(\mathrm{V}_{\text {OUT }}\) ( or \(\mathrm{V}_{\text {OUTB }}\) ) equals 0 V . If R1, R2 (R3, R4 for DAC B) are omitted, then zero output can be adjusted by varying R6, R7 ratios (R9, R10 for DAC B). Full-scale is adjusted by loading the appropriate DAC's digital inputs with 111111111111 and varying R5 (R8 for DAC B).

BINARY NUMBER IN DAC REGISTER
MSB LSB

ANALOG OUTPUT, \(V_{\text {OUT }}\) (DAC A or DAC B)
\begin{tabular}{ll}
\hline 111111111111 & \(+\mathrm{V}_{\text {REF }}\left(\frac{2047}{2048}\right)\) \\
\hline 100000000001 & \(+\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline
\end{tabular}
\begin{tabular}{cc}
100000000000 & 0 V \\
\hline 011111111111 & \(-\mathrm{V}_{\text {REF }}\left(\frac{1}{2048}\right)\) \\
\hline 000000000000 & \(-\mathrm{V}_{\text {REF }}\left(\frac{2048}{2048}\right)\) \\
\hline
\end{tabular}

\section*{NOTE:}
\(1 \mathrm{LSB}=\left(2^{-11}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\frac{1}{2048}\left(\mathrm{~V}_{\mathrm{REF}}\right)\)

\section*{SINGLE SUPPLY OPERATION}

\section*{CURRENT STEERING MODE}

Because the DAC-8248's R-2R resistor ladder terminating resistor is internally connected to AGND, it lends itself well for single supply operation in the current steering mode configuration. This means that AGND can be raised above system

FIGURE 8: Bipolar Configuration (4-Quadrant Multiplication)

ground as shown in Figure 9. The output voltage will be between +5 V and +10 V depending on the digital input code. The output expression is given by:
\[
V_{\text {OUT }}=V_{\text {OS }}+(D / 4096)\left(V_{\text {OS }}\right)
\]
where \(\mathrm{V}_{\mathrm{OS}}=\) Offset Reference Voltage ( +5 V in Figure 9)
\(\mathrm{D}=\) Decimal Equivalent of the Digital Input Word

\section*{VOLTAGE SWITCHING MODE}

Figure 10 shows the DAC-8248 in another single supply configuration. The R-2R ladder is used in the voltage switching mode and functions as a voltage divider. The output voltage (at the \(\mathrm{V}_{\text {REF }} \mathrm{pin}\) ) exhibits a constant impedance R (typically \(11 \mathrm{k} \Omega\) ) and must be buffered by an op amp. The \(R_{F B}\) pins are not used and are left open. The reference input voltage must be maintained within +1.25 V of AGND , and \(\mathrm{V}_{\text {DD }}\) between +12 V and +15 V ; this ensures that device accuracy is preserved.

The output voltage expression is given by:
\[
V_{\text {OUT }}=V_{\text {REF }}(D / 4096)
\]
where \(\mathrm{D}=\) Decimal Equivalent of the Digital Input Word

\section*{APPLICATIONS TIPS}

\section*{GENERAL GROUND MANAGEMENT}

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have a low impedance.
The DAC-8248's AGND and DGND pins should be tied together at the device socket to prevent digital transients from appearing
at the analog output. This common point then becomes the single ground point connection. AGND and DGND is then brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

PC board ground plane can be used for the single point ground connection should the connections not be practical at the device socket. If neither of these connections are practical or allowed, then the device should be placed as close as possible to the systems single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

\section*{POWER SUPPLY DECOUPLING}

Power supplies used with the DAC-8248 should be well filtered and regulated. Local supply decoupling consisting of a 1 to \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a \(0.1 \mu \mathrm{~F}\) ceramic is highly recommended. The capacitors should be connected between the \(V_{D D}\) and DGND pins and at the device socket.

FIGURE 9: Single Supply Operation (Current Switching Mode)


FIGURE 10: Single Supply Operation (Voltage Switching Mode)


FIGURE 12: DAC-8248 To MC6809 Interface

*REGISTERS AND DIGITAL CIRCUITRY OMITTED FOR SIMPLICITY.

FIGURE 13: DAC-8248 To MC68008 Interface

*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

\section*{FEATURES}
- Four DACs in a 28 Pin, 0.6 Inch Wide DIP or 28 Pin JEDEC Plastic Chip Carrier
- \(\pm 1 / 4\) LSB End-Point Linearity
- Guaranteed Monotonic
- DACs Matched to Within \(1 \%\)
- Microprocessor Compatible
- Read/Write Capability (with Memory)
- TTL/CMOS Compatible
- Four-Quadrant Multiplication
- Single-Supply Operation (+5V)
- Low Power Consumption
- Latch-Up Resistant
- Available in Die Form

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{INL} & \multirow[b]{2}{*}{DNL} & \multicolumn{3}{|c|}{PACKAGE} \\
\hline & & COMMERCIAL
TEMPERATURE
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & EXTENDED INDUSTRIAL TEMPERATURE \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \begin{tabular}{l}
MILITARY* \\
TEMPERATURE \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \(\pm 1 / 4 \mathrm{LSB}\) & \(\pm 1 / 2 \mathrm{LSB}\) & DAC8408GP & DAC8408ET & DAC8408AT \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1\) LSB & - & DAC8408FT & DAC8408BT \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & - & DAC8408FPC \({ }^{\dagger \dagger}\) & - \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1\) LSB & - & DAC8408FS & - \\
\hline \(\pm 1 / 2 \mathrm{LSB}\) & \(\pm 1 \mathrm{LSB}\) & - & DAC8408FP & - \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
H For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{APPLICATIONS}
- Voltage Set Points in Automatic Test Equipment
- Systems Requiring Data Access for Self-Diagnostics
- Industrial Automation
- Multi-Channel Microprocessor-Controlled Systems
- Digitally Controlled Op Amp Offset Adjustment
- Process Control
- Digital Attenuators

\section*{GENERAL DESCRIPTION}

The DAC-8408 is a monolithic quad 8-bit multiplying digital-toanalog CMOS converter. Each DAC has its own reference input, feedback resistor, and on-board data latches that feature read/write capability. The readback function serves as memory for those systems requiring self-diagnostics.
A common 8-bit TTL/CMOS compatible input port is used to load data into any of the four DAC data-latches. Control lines \(\overline{D S 1}, \overline{D S 2}\), and \(A / \bar{B}\) determine which DAC will accept data. Data loading is similar to that of a RAM's write cycle. Data can be read back onto the same data bus with control line \(R / \bar{W}\). The DAC-8408 is bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80. The DAC-8408 operates on a single +5 volt supply and dissipates less than 20 mW . The DAC-8408 is manufactured using PMI's highly stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS process. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

FUNCTIONAL DIAGRAM


\section*{PIN CONNECTIONS}

ABSOLUTE MAXIMUM RATINGS ( \(T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)

\(V_{D D}\) to \(D G N D\).......................................................... \(0,+7 V\)
lout \(1 A^{\prime}\) Iout ib,
\(\mathrm{I}_{\text {Out } 1 \mathrm{C}}, \mathrm{I}_{\text {Out } 10}\) to DGND .................... -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)

Iout 2A, lout 2B,
Iout \({ }^{2}\), \({ }^{\text {O OUT } 2 D}\) to DGND -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
DB0 through DB7 to DGND....................... -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Control Logic
Input Voltage to DGND ........................ \(-0.3 \mathrm{~V}+\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
\(V_{\text {REF }} A, V_{\text {REF }} B, V_{\text {REF }} C, V_{\text {REF }} D\) to

Operating Temperature Range
Commercial Grade (GP) \(\qquad\) \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Industrial Grade (ET, FT, FP, FPC, FS) ...... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Military Grade (AT, BT) ............................ \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Junction Temperature \(+150^{\circ} \mathrm{C}\)

Storage Temperature \(\qquad\) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 10 sec ) ....................... \(+300^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|}
\hline PACKAGE TYPE & \(\boldsymbol{\Theta}_{\mathbf{j A}}\) (Note 1) & \(\theta_{\text {J }}\) & UNITS \\
\hline 28-Pin Hermetic DIP (T) & 55 & 10 & \({ }^{\circ} \mathrm{C}\) W \\
\hline 28-Pin Plastic DIP (P) & 53 & 27 & \({ }^{\circ} \mathrm{CN}\) \\
\hline 28 -Pin SOL (S) & 68 & 23 & \({ }^{\circ} \mathrm{CN}\) \\
\hline 28-Contact PLCC (PC) & 66 & 29 & \({ }^{\circ} \mathrm{CN}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\boldsymbol{\theta}_{\mathrm{jA}}\) is specified for device soldered to printed circuit board for SOL and PLCC packages.
CAUTION:
1. Do not apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) or less than -0.3 V potential on any terminal except \(V_{\text {REF }}\) and \(R_{F B}\).
2.. The digital control inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep in conductive foam at all times until ready to use.
3. Use proper anti-static handling procedures.
4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }} \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for DAC\(8408 \mathrm{AT} / \mathrm{BT}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for \(\mathrm{DAC}-8408 \mathrm{ET} / \mathrm{FT} / \mathrm{FP} / \mathrm{FPC} / \mathrm{FS} ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for \(\mathrm{DAC}-8408 \mathrm{GP}\), unless otherwise noted. Specifications apply for DAC A, B, C, \& D.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{MIN DAC-8408 max} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{STATIC ACCURACY} \\
\hline Resolution & \(N\) & & 8 & - & - & Bits \\
\hline Nonlinearity (Notes 1, 2) & INL & DAC-8408A/E/G DAC-8408B/F/H &  & - & \[
\begin{aligned}
& \pm 1 / 4 \\
& \pm 1 / 2
\end{aligned}
\] & LSB \\
\hline Differential Nonlinearity & DNL & DAC-8408A/E/G DAC-8408B/F/H &  & - & \[
\begin{array}{r} 
\pm 1 / 2 \\
\pm 1
\end{array}
\] & LSB \\
\hline Gain Error & GFSE & (Using Internal \(\mathrm{R}_{\mathrm{FB}}\) ) & - & - & \(\pm 1\) & LSB \\
\hline Gain Tempco (Notes 3, 6) & TC \({ }_{\text {GFS }}\) & & - & \(\pm 2\) & \(\pm 40\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection
\[
\left(\Delta V_{D D}= \pm 10 \%\right)
\] & PSR & & - & - & 0.001 & \%FSR/\% \\
\hline lout 1A, B, C, D Leakage Current (Note 13) & \(I_{\text {LKG }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & - & \[
\begin{array}{r} 
\pm 30 \\
\pm 100
\end{array}
\] & \(n A\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{D D}=+5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}} \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for DAC\(8408 \mathrm{AT} / \mathrm{BT}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC-8408ET/FT/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for DAC-8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, \& D. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \multicolumn{3}{|c|}{DAC-8408} & UNITS \\
\hline \multicolumn{7}{|l|}{REFERENCE INPUT} \\
\hline Input Voltage Range & & & - & - & \(\pm 20\) & v \\
\hline Input Resistance Match (Note 4) & & \(\mathrm{R}_{\text {A, B, C, D }}\) & - & - & \(\pm 1\) & \% \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & 6 & 10 & 14 & \(\mathrm{k} \Omega\) \\
\hline \multicolumn{7}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input Low & \(\mathrm{V}_{\text {IL }}\) & & - & - & 0.8 & V \\
\hline Digital Input High & \(\mathrm{V}_{1 \mathrm{H}}\) & & 2.4 & - & - & V \\
\hline Input Current (Note 5) & \(I_{\text {IN }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\pm 0.01
\] & \[
\begin{array}{r} 
\pm 1.0 \\
\pm 10.0
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Input Capacitance \\
(Note 6)
\end{tabular} & \(\mathrm{C}_{\text {IN }}\) & & - & - & 8 & pF \\
\hline
\end{tabular}

\section*{DATA BUS OUTPUTS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Digital Output Low & \(\mathrm{V}_{\mathrm{OL}}\) & 1.6mA Sink & - & - & 0.4 & V \\
\hline Digital Output High & \(\mathrm{V}_{\mathrm{OH}}\) & \(400 \mu \mathrm{~A}\) Source & 4 & - & - & V \\
\hline Output Leakage Current & \(I_{\text {LKG }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & - & \[
\begin{aligned}
& \pm 0.005 \\
& \pm 0.075
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 1.0 \\
\pm 10.0
\end{array}
\] & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

DAC OUTPUTS (Note 6)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Propagation Delay \\
(Note 7)
\end{tabular} & \(\mathrm{t}_{\mathrm{pD}}\) & & - & 150 & 180 & ns \\
\hline Settling Time (Notes 11, 12) & \(\mathrm{t}_{\mathrm{s}}\) & & - & 190 & 250 & ns \\
\hline Output Capacitance & \(\mathrm{C}_{\text {OUT }}\) & DAC Latches All "0's" DAC Latches All "1's" & - & - & 30
50 & pF \\
\hline AC Feedthrough & FT & \(\left(20 V_{p-p} @ \mathrm{~F}=100 \mathrm{kHz}\right)\) & 54 & - & - & dB \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS (Notes 6, 10)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Write to Data Strobe Time & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{DS} 1} \text { or } \\
& \mathrm{t}_{\mathrm{DS} 2} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{array}{r}
90 \\
145
\end{array}
\] & - & & ns \\
\hline Data Valid to Strobe Set-Up Time & \({ }^{\text {tosu }}\) & \[
\begin{aligned}
& T_{A}=+25^{\circ} \mathrm{C} \\
& T_{A}=\text { Full Temp. Range }
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 175
\end{aligned}
\] & & & ns \\
\hline Data Valid to Strobe Hold Time & \({ }^{\text {thH }}\) & & 10 & - & - & ns \\
\hline DAC Select to Strobe Set-Up Time & \(t_{\text {As }}\) & & 0 & - & - & ns \\
\hline DAC Select to Strobe Hold Time & \(\mathrm{t}_{\text {AH }}\) & & 0 & - & - & ns \\
\hline Write Select to Strobe Set-Up Time & \({ }^{\text {twsu }}\) & & 0 & - & - & ns \\
\hline Write Select to Strobe Hold Time & \({ }^{\text {twh }}\) & & 0 & - & - & ns \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{D D}=+5 V ; V_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}} \mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) apply for DAC\(8408 \mathrm{AT} / \mathrm{BT}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC-8408ET/FT/FP/FPC/FS; \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for DAC-8408GP, unless otherwise noted. Specifications apply for DAC A, B, C; \& D. Continued


\section*{BURN-IN CIRCUIT}


DICE CHARACTERISTICS

1. \(V_{D D}\)
15. DB6
2. \(V_{\text {ref }} A\)
16. DB7 (MSB)
3. \(R_{F B} A\)
17. \(A / \bar{B}\)
4. lout 1 A
18. \(\mathrm{R} / \mathrm{W}\)
5. I IOUT 2A/I IUT 2B
19. \(\overline{\mathrm{DS} 1}\)
6. Iout 1 s
20. DS2
7. \(\mathrm{RFB}_{\mathrm{FB}}\)
21. \(\mathrm{V}_{\mathrm{REF}} \mathrm{D}\)
8. \(V_{\text {REF }} B\)
22. \(R_{F B} D\)
9. DBO (LSB)
23. Iout 10
10. DB1
24. Iout 2c/lout 2 I
11. DB2
25. Ioutic
12. DB3
26. \(\mathrm{R}_{\mathrm{FB}} \mathrm{C}\)
13. DB4
27. \(V_{\text {REF }} C\)
14. DB5
28. DGND

WAFER TEST LIMITS at \(V_{D D}=+5 V ; V_{\text {REF }}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }} A, B, C, D=0 V ; T_{A}=+25^{\circ} \mathrm{C}\), unless otherwise noted. Specifications apply for DAC A, B, C, \& D.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
DAC-8408G \\
LIMITS
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY} \\
\hline Resolution & N & & 8 & Bits MIN \\
\hline Nonlinearity (Note 1) & INL & & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Gain Error & \(\mathrm{G}_{\text {FSE }}\) & Using Internal \(\mathrm{R}_{\mathrm{FB}}\) & \(\pm 1\) & LSB MAX \\
\hline Power Supply Rejection \(\left(\Delta V_{D D}= \pm 10 \%\right)\) (Note 2) & PSR & Using Internal \(\mathrm{R}_{\mathrm{FB}}\) & 0.001 & \%FSR/\% MAX \\
\hline 'out 1A, B, C, d Leakage Current & ILKG & All Digital Inputs \(=0 \mathrm{~V}\)
\[
V_{R E F}=+10 \mathrm{~V}
\] & \(\pm 30\) & nA MAX \\
\hline \multicolumn{5}{|l|}{REFERENCE INPUT} \\
\hline Reference Input Resistance (Note 3) & \(\mathrm{R}_{\text {IN }}\) & & 6/14 & k \(\Omega\) MIN/MAX \\
\hline Input Resistance Match & \(\mathrm{R}_{\text {IN }}\) & & \(\pm 1\) & \% MAX \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline Digital Input Low & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & V MAX \\
\hline Digital Input High & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & \(V\) MIN \\
\hline Input Current (Note 4) & \(\mathrm{I}_{\mathrm{IN}}\) & & \(\pm 1.0\) & \(\mu \mathrm{A}\) MAX \\
\hline
\end{tabular}

\section*{DAC-8408}

WAFER TEST LIMITS at \(V_{D D}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}= \pm 10 \mathrm{~V} ; \mathrm{V}_{\text {OUT }} A, B, C, D=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted. Specifications apply for DAC A, B, C, \& D. (Continued)


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


\section*{TIMING DIAGRAM}


\section*{PARAMETER DEFINITIONS}

\section*{RESOLUTION}

Resolution is the number of states \(\left(2^{n}\right)\) that the full-scale range (FSR) of a DAC is divided (or resolved) into.

\section*{NONLINEARITY}

Nonlinearity (Relative Accuracy) is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in LSB, \%, or ppm of full-scale range.

\section*{DIFFERENTIAL NONLINEARITY}

Differential Nonlinearity is the worst case deviation of any adjacent analog outputs from the ideal 1LSB step size. A specified differential nonlinearity of \(\pm 1\) LSB maximum over the operating temperature range ensures monotonicity.

\section*{GAIN ERROR}

Gain Error (full-scale error) is a measure of the output error between the ideal and actual DAC output. The ideal full-scale output is \(V_{\text {REF }}-1\) LSB.

\section*{OUTPUT CAPACITANCE}

Output Capacitance is that capacitance between IOUT 1A, IOUT 1B, IOUT 1c, or IOUT id and AGND.

\section*{AC FEEDTHROUGH ERROR}

This is the error caused by capacitance coupling from \(V_{\text {REF }}\) to the DAC output with all switches off.

\section*{SETTLING TIME}

Settling Time is the time required for the output function of the DAC to settle to within \(1 / 2\) LSB for a given digital input signal.

\section*{PROPAGATION DELAY}

This is a measure of the internal delays of the DAC. It is defined as the time from a digital input change to the analog outputcurrent reaching \(90 \%\) of its final value.

\section*{CHANNEL-TO-CHANNEL ISOLATION}

This is the portion of input signal that appears at the output of a DAC from another DAC's reference input. It is expressed as a ratio in dB.

\section*{DIGITAL CROSSTALK}

Digital Crosstalk is the glitch energy transferred to the output of one DAC due to a change in digital input code from other DACs. It is specified in nVs .

\section*{CIRCUIT INFORMATION}

The DAC-8408 combines four identical 8-bit CMOS DACs onto a single monolithic chip. Each DAChas its own reference input, feedback resistor, and on-board data latches. It also features a read/write function that serves as an accessible memory location for digital-input data words. The DAC's three-state readback drivers place the data word back onto the data bus.

\section*{D/A CONVERTER SECTION}

Each DAC contains a highly stable, silicon-chromium, thin-film, R-2R resistor ladder network and eight pairs of current steering switches. These switches are in series with each ladder resistor and are single-pole, double-throw NMOS transistors; the gates of these transistors are controlled by CMOS inverters. Figure 1 shows a simplified circuit of the R-2R resistor ladder section, and Figure 2 shows an approximate equivalent switch circuit. The current through each resistor leg is switched between IOUT 1 and lout 2. This maintains a constant current in each leg, regardless of the digital input logic states.
Each transistor switch has a finite "ON" resistance that can introduce errors to the DAC's specified performance. These resistances must be accounted for by making the voltage drop across each transistor equal to each other. This is done by binarily-scaling the transistor's "ON" resistance from the most significant bit (MSB) to the least significant bit (LSB). With 10 volts applied at the reference input, the current through the MSB switch is 0.5 mA , the next bit is 0.25 mA , etc.; this maintains a constant 10 mV drop across each switch and the converter's accuracy is maintained. It also results in a constant resistance appearing at the DAC's reference input terminal; this allows the DAC to be driven by a voltage or current source, AC or DC of positive or negative polarity.
Shown in Figure 3 is an equivalent output circuit for DAC A. The circuit is shown with all digital inputs high. The leakage current source is the combination of surface and junction leakages to the substrate. The \(1 / 256\) current source represents the constant 1 -bit current drain through the ladder terminating resistor. The situation is reversed with all digital inputs low, as shown in Figure 4. The output capacitance is code dependent, and therefore, is modulated between the low and high values.

FIGURE 1: Simplified D/A Circuit of DAC-8408


FIGURE 2: N-Channel Current Steering Switch


FIGURE 3: Equivalent DAC Circuit (All digital inputs HIGH)


FIGURE 4: Equivalent DAC Circuit (All digital inputs LOW)


\section*{DIGITAL SECTION}

Figure 5 shows the digital input/output structure for one bit. The digital WR, \(\overline{W R}\), and \(\overline{R D}\) controls shown in the figure are internally generated from the external \(A / \bar{B}, R / \bar{W}, \overline{D S 1}\), and \(\overline{\mathrm{DS} 2}\) signals. The combination of these signals decide which DAC is selected. The digital inputs are CMOS inverters, designed such that TTL input levels ( 2.4 V and 0.8 V ) are converted into CMOS logic levels. When the digital input is in the region of 1.2 to 1.8 V , the input stages operate in their linear region and draw current from the +5 V supply (see Typical Supply Current vs Logic Level curve on page 6). It is recommended that the digital input voltages be as close to \(V_{D D}\) and DGND as is practical in order to minimize supply currents. This allows maximum savings in power dissipation inherent with CMOS devices. The three-state readback digital output drivers (in the active mode) provide TTL-compatible digital outputs with a fan-out of one TTL load. The three-state digital readback leakage-current is typically 5 nA .

FIGURE 5: Digital Input/Output Structure


\section*{INTERFACE LOGIC SECTION}

\section*{DAC Operating Modes}
- All DACs in HOLD MODE.
- DAC A, B, C, or D individually selected (WRITE MODE).
- DAC A, B, C, or D individually selected (READ MODE).
- DACs A and C simultaneously selected (WRITE MODE).
- DACs B and D simultaneously selected (WRITE MODE).

DAC Selection: Control inputs, \(\overline{\mathrm{DS} 1}, \overline{\mathrm{DS} 2}\), and \(\mathrm{A} / \overline{\mathrm{B}}\) select which DAC can accept data from the input port (see Mode Selection Table).
Mode Selection: Control inputs \(\overline{\mathrm{DS}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\) control the operating mode of the selected DAC.
Write Mode: When the control inputs \(\overline{D S}\) and \(R / \bar{W}\) are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent, and its analog output responds to activity on the data inputs DBO—DB7.
Hold Mode: The selected DAC latch retains the data that was present on the bus line just prior to \(\overline{\mathrm{DS}}\) or \(\mathrm{R} / \overline{\mathrm{W}}\) going to a high state. All analog outputs remain at the values corresponding to the data in their respective latches.
Read Mode: When \(\overline{D S}\) is low and \(R / \bar{W}\) is high, the selected DAC is in the read mode, and the data held in the appropriate latch is put back onto the data bus.

MJDE SELECTION TABLE
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{CONTROL LOGIC} & \multirow[b]{2}{*}{MODE} & \multirow[b]{2}{*}{DAC} \\
\hline DS1 & DS2 & \(A / \bar{B}\) & R/W & & \\
\hline \(L\)
\(L\)
\(H\)
\(H\) & \[
\begin{aligned}
& \mathrm{H} \\
& \mathrm{H} \\
& \mathrm{~L} \\
& \mathrm{~L}
\end{aligned}
\] & H
L
H
L & \[
\begin{aligned}
& L \\
& L \\
& L
\end{aligned}
\] & \begin{tabular}{l}
WRITE \\
WRITE \\
WRITE \\
WRITE
\end{tabular} & A
B
C
D \\
\hline \(L\)
\(L\)
\(H\)
\(H\) & \[
\begin{aligned}
& \hline \mathrm{H} \\
& \mathrm{H} \\
& \mathrm{~L} \\
& \mathrm{~L}
\end{aligned}
\] & H
L
H
L & \[
\begin{aligned}
& \mathrm{H} \\
& \mathrm{H} \\
& \mathrm{H} \\
& \mathrm{H}
\end{aligned}
\] & READ READ READ READ & \[
\begin{aligned}
& \hline \mathrm{A} \\
& \mathrm{~B} \\
& \mathrm{C} \\
& \mathrm{D}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& L \\
& L
\end{aligned}
\] & \[
\frac{L}{L}
\] & \[
\begin{gathered}
\mathrm{H} \\
\mathrm{~L}
\end{gathered}
\] & \[
\frac{L}{L}
\] & \begin{tabular}{l}
WRITE \\
WRITE
\end{tabular} & \[
\begin{aligned}
& \text { A\&C } \\
& \text { B\&D }
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \mathrm{H} \\
& \mathrm{~L} \\
& \mathrm{~L}
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{H} \\
\mathrm{~L} \\
\mathrm{~L}
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{X} \\
& \mathrm{H} \\
& \mathrm{~L}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{X} \\
& \mathrm{H} \\
& \mathrm{H}
\end{aligned}
\] & \[
\begin{aligned}
& \text { HOLD } \\
& \text { HOLD } \\
& \text { HOLD }
\end{aligned}
\] & \begin{tabular}{l}
A/B/C/D \\
A/B/C/D \\
A/B/C/D
\end{tabular} \\
\hline
\end{tabular}

\section*{DAC-8408}

\section*{BASIC APPLICATIONS}

Some basic circuit configurations are shown in Figures 6 and 7. Figure 6 shows the DAC-8408 connected in a unipolar configuration (2-Quadrant Multiplication), and Table I shows the Code Table. Resistors R1, R2, R3, and R4 are used to trim full scale output. Full-scale output voltage \(=\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}=\mathrm{V}_{\text {REF }}\left(1-2^{-8}\right)\) or \(V_{\text {REF }} \times(255 / 256)\) with all digital inputs high. Low temperature coefficient (approximately \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) resistors or trimmers should be selected if used. Full scale can also be adjusted using \(\mathrm{V}_{\text {REF }}\) voltage. This will eliminate resistors R1, R2, R3, and R4. In many applications, R1 through R4 are not required, and the maximum gain error will then be that of the DAC.
Each DAC exhibits a variable output resistance that is codedependent. This produces a code-dependent, differential nonlinearity term at the amplifier's output which can have a maximum value of \(0.67 \times\) the amplifier's offset voltage. This differential nonlinearity term adds to the R-2R resistor ladder differential-nonlinearity; the output may no longer be monotonic. To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than \(10 \%\) of 1 LSB ( 1 LSB \(=2^{-8} \times V_{\text {REF }}\) or \(1 / 256 \times \mathrm{V}_{\mathrm{REF}}\) ), or less than 3.9 mV over the operating temperature range. Zero-scale output voltage (with all digital inputs low) may be adjusted using the op amp offset adjustment. Capacitors \(\mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3\), and C 4 provide phase compensation and help prevent overshoot and ringing when using high speed op amps.

Figure 7 shows the recommended circuit configuration for the bipolar operation (4-quadrant multiplication), and Table II shows the Code Table. Trimmer resistors R17, R18, R19, and R20
are used only if gain error adjustments are required and range between 50 and 1000』. Resistors R21, R22, R23, and R24 will range betwen 50 and 500 n. If these resistors are used, it is essential that resistor pairs R9-R13, R10-R14, R11-R15, R12-R16 are matched both in value and tempco. They should be within \(0.01 \%\); wire wound or metal foil types are preferred for best temperature coefficient matching. The circuits of Figure 6 and 7 can either be used as a fixed reference D/A converter, or as an attenuator with an AC input voltage.

TABLE I: Unipolar Binary Code Table (Refer to Figure 6.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{DAC DATA INPUT} \\
\hline \multicolumn{4}{|l|}{MSB} & & & LS & B & ANALO & OG OUTPUT \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & - \(\mathrm{V}_{\text {REF }}\) & \(\left(\frac{255}{256}\right)\) \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & 1 & - \(\mathrm{V}_{\text {REF }}\) & \(\left(\frac{129}{256}\right)\) \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(-V_{\text {REF }}\) & \(\left(\frac{128}{256}\right)=\frac{-V_{\text {IN }}}{2}\) \\
\hline 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & - \(\mathrm{V}_{\text {REF }}\) & \(\left(\frac{127}{256}\right)\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(-\mathrm{V}_{\text {REF }}\) & ( \(\frac{1}{256}\) ) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(-\mathrm{V}_{\text {REF }}\) & \(\left(\frac{0}{256}\right)=0\) \\
\hline
\end{tabular}

NOTE:
\(1 \mathrm{LSB}=\left(2^{-8}\right)\left(\mathrm{V}_{\text {REF }}\right)=\frac{1}{256}\left(\mathrm{~V}_{\text {REF }}\right)\)

FIGURE 6: Quad DAC Unipolar Operation (2-Quadrant Multiplication)


FIGURE 7: Quad DAC Bipolar Operation (4-Quadrant Multiplication)


TABLE II: Bipolar (Offset Binary) Code Table (Refer to Figure 7.)
\begin{tabular}{ccccccccc}
\hline \multicolumn{5}{c}{ DAC DATA INPUT } & \begin{tabular}{c} 
ANALOG OUTPUT \\
(DAC A OR DAC B)
\end{tabular} \\
\hline MSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \(+V_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(+V_{\text {REF }}\left(\frac{1}{128}\right)\) \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \(-V_{\text {REF }}\left(\frac{1}{128}\right)\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(-V_{\text {REF }}\left(\frac{127}{128}\right)\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(-V_{\text {REF }}\left(\frac{128}{128}\right)\) \\
\hline
\end{tabular}

NOTE:
1 LSB \(=\left(2^{-7}\right)\left(V_{\text {REF }}\right)=\frac{1}{128}\left(V_{\text {REF }}\right)\)

\section*{APPLICATION HINTS}

General Ground Management: AC or transient voltages between AGND and DGND can appear as noise at the DAC-8408's analog output. Note that in Figures 5 and 6, I OUT 2A \(/ \mathrm{I}_{\text {OUT } 2 B}\) and lout \({ }_{2 C}\) /lout 2D are connected to AGND. Therefore, it is recommended that AGND and DGND be tied together at the DAC-8408 socket. In systems where AGND and DGND are tied together on the backplane, two diodes (1N914 or equivalent) should be connected in inverse parallel between AGND and DGND.
Write Enable Timing: During the period when both \(\overline{\mathrm{DS}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\) are held low, the DAC latches are transparent and the analog output responds directly to the digital data input. To prevent unwanted variations of the analog output, the R/W should not go low until the data bus is fully settled (DATA VALID).

\section*{DAC-8408}

\section*{SINGLE SUPPLY, VOLTAGE OUTPUT OPERATION}

The DAC-8408 can be connected with a single +5 V supply to produce DAC output voltages from 0 V to +1.5 V . In Figure 8 , the DAC-8408 R-2R ladder is inverted from its normal connection. \(A+1.500 \mathrm{~V}\) reference is connected to the current output pin 4 (IOUT 1A), and the normal \(\mathrm{V}_{\text {REF }}\) input pin becomes the DAC output. Instead of a normal current output, the R-2R ladder outputs a voltage. The OP-490, consisting of four precision low-power op amps that can operate its inputs and outputs to zero volts, buffers the DAC to produce a lowimpedance output voltage from 0 V to +1.5 V full-scale. Table III shows the code table.

With the supply and reference voltages as shown, better than 1/2 LSB differential and integral nonlinearity can be expected. To maintain this performance level, the +5 V supply must not drop below 4.75 V . Similarly, the reference voltage must be no higher than 1.5 V . This is because the CMOS switches require a minimum level of bias in order to maintain the linearity performance.

TABLE III: Single Supply Binary Code Table (Refer to Figure 8)


FIGURE 8: Unipolar Supply, Voltage Output DAC Operation


FIGURE 9: A Digitally Programmable Universal Active Filter


\section*{A DIGITALLY PROGRAMMABLE ACTIVE FILTER}

A powerful D/A converter application is a programmable active filter design as shown in Figure 9. The design is based on the state-variable filter topology which offers stable and repeatable filter characteristics. DAC B and DAC D can be programmed in tandem with a single digital byte load which sets the center frequency of the filter. DAC A sets the Q of the filter. DAC \(C\) sets the gain of the filter transfer function. The unique feature of this design is that varying the gain of filter does not affect the \(Q\) of the filter. Similarly, the reverse is also true. This makes the programmability of the filter extremely reliable and predictable. Note that low-pass, highpass, and bandpass outputs are available. This sophisticated function is achieved in only two IC packages.
The network analyzer photo shown in Figure 10 superimposes five actual bandpass responses ranging from the lowest frequency of 75 Hz (1 LSB ON) to a full-scale frequency of 19.132 kHz (all bits ON), which is equivalent to a 256 to 1 dynamic range. The frequency is determined by \(f_{C}=1 / 2 \pi R C\) where \(R\) is the ladder resistance ( \(R_{I N}\) ) of the DAC -8408, and \(C\) is 1000 pF . Note that from device to device, the resistance \(\mathrm{R}_{\mathrm{IN}}\) varies. Thus some tuning may be necessary.

FIGURE 10: Programmable Active Filter Band-Pass Frequency Response


All components used are available off-the-shelf. Using low drift thin-film resistors, the DAC-8408 exhibits very stable performance over temperature. The wide bandwidth of the OP-470 produces excellent high frequency and high \(Q\) response. In addition, the OP-470's low input offset voltage assures an unusually low DC offset at the filter output.

\section*{DAC-8408}

FIGURE 11: A Digitally Programmable, Low-Distortion Sinewave Oscillator


\section*{A LOW-DISTORTION, PROGRAMMABLE SINEWAVE OSCILLATOR}

By varying the previous state-variable filter topology slightly, one can obtain a very low distortion sinewave oscillator with programmable frequency feature as shown in Figure 11. Again, DAC B and DAC D in tandem control the oscillating frequency based on the relationship \(f_{c}=1 / 2 \pi R C\). Positive feedback is accomplished via the \(82.5 \mathrm{k} \Omega\) and the \(20 \mathrm{k} \Omega\) potentiometer. The Q of the oscillator is determined by the ratio of
\(10 \mathrm{k} \Omega\) and \(475 \Omega\) in series with the FET transistor, which acts as an automatic gain control variable resistor. The AGC action maintains a very stable sinewave amplitude at any frequency. Again, oniy two ICs accomplish a very useful function.

At the highest frequency setting, the harmonic distortion level measures \(0.016 \%\). As the frequencies drop, distortion also drops to a low of \(0.006 \%\). At the lowest frequency setting, distortion came back up to a worst case of \(0.035 \%\).

\section*{FEATURES}
+5 to \(\pm 15\) Volt Operation
Unipolar or Bipolar Operation
True Voltage Output
Double-Buffered Inputs
Reset to Min or Center Scale
Fast Bus Access Time
Readback

\section*{APPLICATIONS}

\section*{Automatic Test Equipment}

Digitally Controlled Calibration
Servo Controls
Process Control Equipment

\section*{GENERAL DESCRIPTION}

The DAC-8412 and DAC-8413 are quad, 12-bit, voltage output DACs with readback capability. Built using a complementary BiCMOS process, these monolithic DACs offer the user very high package density.
Output voltage swing is set by the two reference inputs \(\mathrm{V}_{\text {REFH }}\) and \(\mathrm{V}_{\text {REFL }}\). By setting the \(\mathrm{V}_{\text {REFL }}\) input to 0 volts and \(\mathrm{V}_{\text {REFH }}\) to a positive voltage, the DAC will provide a unipolar positive output range. A similar configuration with \(\mathrm{V}_{\mathrm{REFH}}\) at 0 volts and \(\mathrm{V}_{\mathrm{REFL}}\) at a negative voltage will provide a unipolar negative output range. Bipolar outputs are configured by connecting both \(\mathrm{V}_{\mathrm{REFH}}\) and \(\mathrm{V}_{\mathrm{REFL}}\) to nonzero voltages. This method of setting output voltage range has advantages over other bipolar offsetting methods because it is not dependent on internal and external resistors with different temperature coefficients.

\section*{FUNCTIONAL BLOCK DIAGRAM}


Digital controls allow the user to load or read back data from any DAC, load any DAC and transfer data to all DACs at one time.
An active low \(\overline{\text { RESET }}\) loads all DAC output registers to midscale for the DAC-8412 and zero scale for the DAC-8413.
The DAC-8412/DAC-8413 are available in 28 -pin plastic DIP, cerdip, PLCC and LCC packages. They can be operated from a wide variety of supply and reference voltages with supplies ranging from single +5 volt to \(\pm 15\) volts, and references from +2.5 to \(\pm 10\) volts. Power dissipation is less than 330 mW with \(\pm 15\) volt supplies and only 60 mW with a +5 volt supply.
For MIL-STD-883 applications, contact your local ADI sales office for the DAC-8412/DAC-8413/883 data sheet which specifies operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range.


INL VS. CODE OVER TEMPERATURE

\section*{DAC-8412/DAC-8413-SPECIFICATIONS}

ELECTRICAL CHARACTERISTICS \(\begin{gathered}\left(@ V_{D D}=+15.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=-15.0 \mathrm{~V}, \mathrm{~V}_{\text {Logic }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {REFH }}=+10.0 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=-10.0 \mathrm{~V} \text {, }\right. \\ \left.-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \text { unless otherwise specified. See Note } 1 \text { for supply variations. }\right)\end{gathered}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min & Typ & Max & Units \\
\hline Integral Linearity "E" & INL & & & 0.25 & \(\pm 0.5\) & LSB \\
\hline Integral Linearity "F" & INL & & & & \(\pm 1\) & LSB \\
\hline Differential Linearity & DNL & Monotonic Over Temperature & -1 & & & LSB \\
\hline Min Scale Error & \(\mathrm{V}_{\text {ZSE }}\) & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & & \(\pm 2\) & LSB \\
\hline Full-Scale Error & \(\mathrm{V}_{\text {FSE }}\) & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & & \(\pm 2\) & LSB \\
\hline Min Scale Tempco & TCV \({ }_{\text {zSE }}\) & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & 15 & & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline Full-Scale Tempco & TCV FSE & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & 20 & & ppm/ \(/{ }^{\circ} \mathrm{C}\) \\
\hline MATCHING PERFORMANCE Linearity Matching & & & & \(\pm 1\) & & LSB \\
\hline REFERENCE & & & & & & \\
\hline Positive Reference Input Range & & Note 2 & \(\mathrm{V}_{\mathrm{REFL}}+2.5\) & & \(\mathrm{V}_{\mathrm{DD}}-2.5\) & V \\
\hline Negative Reference Input Range & & Note 2 & -10 & & \(\mathrm{V}_{\mathrm{REFH}}-2.5\) & V \\
\hline Reference High Input Current & \(\mathrm{I}_{\text {REFH }}\) & & -2.75 & +1.5 & +2.75 & mA \\
\hline Reference Low Input Current & \(\mathrm{I}_{\text {REFL }}\) & & 0 & +2 & +2.75 & mA \\
\hline AMPLIFIER CHARACTERISTICS & & & & & & \\
\hline Output Current & \(\mathrm{I}_{\text {OUT }}\) & & -5 & & +5 & mA \\
\hline Settling Time & \(\mathrm{t}_{\text {S }}\) & to 0.01\% & & 6 & & \(\mu \mathrm{sec}\) \\
\hline Slew Rate & SR & 10\% to 90\% & & 2.2 & & V/usec \\
\hline LOGIC CHARACTERISTICS & & & & & & \\
\hline Logic Input High Voltage & \(\mathrm{V}_{\text {INH }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 2.4 & & & V \\
\hline Logic Input Low Voltage & \(\mathrm{V}_{\text {INL }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 0.8 & V \\
\hline Logic Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=+0.4 \mathrm{~mA}\) & 2.4 & & & V \\
\hline Logic Output Low Voltage & \(\mathrm{V}_{\text {OL }}\) & \(\mathrm{I}_{\mathrm{OL}}=-1.6 \mathrm{~mA}\) & & & 0.4 & V \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & & 8 & & pF \\
\hline Crosstalk & & & & \(>72\) & & dB \\
\hline Large Signal Bandwidth & & \(-3 \mathrm{~dB}, \mathrm{~V}_{\mathrm{REFH}}=0\) to +10 V p-p & & 160 & & kHz \\
\hline LOGIC TIMING CHARACTERISTICS & & Note 3 & & & & \\
\hline WRITE & & & & & & \\
\hline Chip Select Write Pulse Width & \(\mathrm{t}_{\text {wcs }}\) & & 80 & 40 & & ns \\
\hline Write Setup & \(\mathrm{t}_{\mathrm{ws}}\) & \(\mathrm{t}_{\mathrm{wcs}}=80 \mathrm{~ns}\) & 0 & & & ns \\
\hline Write Hold & \(\mathrm{t}_{\mathrm{WH}}\) & \(\mathrm{t}_{\mathrm{wcs}}=80 \mathrm{~ns}\) & 0 & & & ns \\
\hline Address Setup & \(\mathrm{t}_{\text {AS }}\) & & 0 & & & ns \\
\hline Address Hold & \(\mathrm{t}_{\mathrm{AH}}\) & & 0 & & & ns \\
\hline Load Setup & \(\mathrm{t}_{\text {LS }}\) & & 70 & 30 & & ns \\
\hline Load Hold & \(\mathrm{t}_{\text {LH }}\) & & 30 & 10 & & ns \\
\hline Write Data Setup & \(\mathrm{t}_{\text {WDS }}\) & \(\mathrm{t}_{\mathrm{wcs}}=80 \mathrm{~ns}\) & 20 & & & ns \\
\hline Write Data Hold & \(\mathrm{t}_{\text {wDH }}\) & \(\mathrm{t}_{\mathrm{wcs}}=80 \mathrm{~ns}\) & 0 & & & ns \\
\hline Load Pulse Width & \(\mathrm{t}_{\text {LWD }}\) & & 170 & 130 & & ns \\
\hline Reset Pulse Width & \(\mathrm{t}_{\text {RESET }}\) & & 140 & 100 & & ns \\
\hline READ & & & & & & \\
\hline Chip Select Read Pulse Width & \(\mathrm{t}_{\mathrm{RCS}}\) & & 130 & 100 & & ns \\
\hline Read Data Hold & \(\mathrm{t}_{\text {RDH }}\) & \(\mathrm{t}_{\mathrm{RCS}}=130 \mathrm{~ns}\) & 0 & & & ns \\
\hline Read Data Setup & \(\mathrm{t}_{\text {RDS }}\) & \(\mathrm{t}_{\text {RCS }}=130 \mathrm{~ns}\) & 0 & & & ns \\
\hline Data to Hi Z & \(\mathrm{t}_{\mathrm{DZ}}\) & \(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\) & & 150 & & ns \\
\hline Chip Select to Data & \(\mathrm{t}_{\text {CSD }}\) & \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\) & & 120 & 160 & ns \\
\hline SUPPLY CHARACTERISTICS & & & & & & \\
\hline Power Supply Sensitivity & PSS & \(14.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 15.75 \mathrm{~V}\) & & & 150 & ppm/V \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & \(\mathrm{V}_{\mathrm{REFH}}=+2.5 \mathrm{~V}\) & & 8.5 & 12 & mA \\
\hline Negative Supply Current & \(\mathrm{I}_{\text {Ss }}\) & & -10 & -6.5 & & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\text {DISS }}\) & & & & 330 & mW \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) All supplies can be varied \(\pm 5 \%\), and operation is guaranteed. Device is tested with nominal supplies.
\({ }^{2}\) Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.
\({ }^{3}\) All input control signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V})\) and timed from a voltage level of 1.6 V . Specifications subject to change without notice.
}
(@ \(\mathrm{V}_{\text {DD }}=\mathrm{V}_{\text {LOGIC }}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {SS }}=0.0 \mathrm{~V}, \mathrm{~V}_{\text {REFH }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=0.0 \mathrm{~V}\), and \(\mathrm{V}_{\text {SS }}=-5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {REFL }}=-2.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) unless otherwise ELECTRICAL CHARACTERISTICS \(\begin{aligned} & \mathrm{V}_{\text {ss }}=-5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {Reft }}=-2.5 \mathrm{~V},-40^{\circ} \\ & \text { specified. See Note } 1 \text { for supply variations.) }\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min & Typ & Max & Units \\
\hline Integral Linearity "E" & INL & & & 1/2 & \(\pm 1\) & LSB \\
\hline Integral Linearity "F" & INL & & & & \(\pm 2\) & LSB \\
\hline Integral Linearity "E" & INL & \(\mathrm{V}_{\text {Ss }}=0.0 \mathrm{~V}\); Note 2 & & & \(\pm 2\) & LSB \\
\hline Integral Linearity "F" & INL & \(\mathrm{V}_{\text {SS }}=0.0 \mathrm{~V}\); Note 2 & & & \(\pm 4\) & LSB \\
\hline Differential Linearity & DNL & Monotonic Over Temp & -1 & & & LSB \\
\hline Min Scale Error & \(\mathrm{V}_{\text {ZSE }}\) & \(\mathrm{V}_{\text {ss }}=-5.0 \mathrm{~V}\) & & & \(\pm 4\) & LSB \\
\hline Full-Scale Error & \(\mathrm{V}_{\text {FSE }}\) & \(\mathrm{V}_{\text {ss }}=-5.0 \mathrm{~V}\) & & & \(\pm 4\) & LSB \\
\hline Min Scale Error & \(\mathrm{V}_{\text {ZSE }}\) & \(\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}\) & & & \(\pm 8\) & LSB \\
\hline Full-Scale Error & \(\mathrm{V}_{\text {FSE }}\) & \(\mathrm{V}_{\text {Ss }}=0.0 \mathrm{~V}\) & & & \(\pm 8\) & LSB \\
\hline Min Scale Tempco & \(\mathrm{TCV}_{\text {ZSE }}\) & & & 100 & & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline Full-Scale Tempco & \(\mathrm{TCV}_{\text {FSE }}\) & & & 100 & & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline MATCHING PERFORMANCE Linearity Matching & & & & \(\pm 1\) & & LSB \\
\hline REFERENCE & & & & & & \\
\hline Positive Reference Input Range & & Note 3 & \(\mathrm{V}_{\mathrm{REFL}}+2.5\) & & \(\mathrm{V}_{\mathrm{DD}}-2.5\) & V \\
\hline Negative Reference Input Range & & \(\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}\) & & & \(\mathrm{V}_{\mathrm{REFH}}-2.5\) & V \\
\hline Negative Reference Input Range & & \(\mathrm{V}_{\text {ss }}=-5.0 \mathrm{~V}\) & -2.5 & & \(\mathrm{V}_{\text {REFH }}-2.5\) & V \\
\hline Reference High Input Current & \(\mathrm{I}_{\text {REFH }}\) & Code 000H & -1.0 & & +1.0 & mA \\
\hline AMPLIFIER CHARACTERISTICS & & & & & & \\
\hline Output Current & \(\mathrm{I}_{\text {Out }}\) & & -1.25 & & +1.25 & mA \\
\hline Settling Time & \(\mathrm{t}_{\text {s }}\) & to 0.01\% & & 6 & & \(\mu \mathrm{s}\) \\
\hline Slew Rate & SR & 10\% to 90\% & & 2.2 & & \(\mathrm{V} / \mathrm{\mu s}\) \\
\hline LOGIC CHARACTERISTICS & & & & & & \\
\hline Logic Input High Voltage & \(\mathrm{V}_{\text {INH }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 2.4 & & & V \\
\hline Logic Input Low Voltage & \(\mathrm{V}_{\text {INL }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & & 0.8 & V \\
\hline Logic Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=+0.4 \mathrm{~mA}\) & 2.4 & & & V \\
\hline Logic Output Low Voltage & \(\mathrm{V}_{\text {OL }}\) & \(\mathrm{I}_{\mathrm{OL}}=-1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & & & & 1 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & & 8 & & pF \\
\hline LOGIC TIMING CHARACTERISTICS & & Note 4 & & & & \\
\hline WRITE & & & & & & \\
\hline Chip Select Write Pulse Width & \(\mathrm{t}_{\mathrm{wcs}}\) & & 150 & 90 & & ns \\
\hline Write Setup & \(\mathrm{t}_{\mathrm{ws}}\) & \(\mathrm{t}_{\mathrm{wccs}}=150 \mathrm{~ns}\) & 0 & & & ns \\
\hline Write Hold & \(\mathrm{t}_{\mathrm{WH}}\) & \(\mathrm{t}_{\mathrm{wcs}}=150 \mathrm{~ns}\) & 0 & & & ns \\
\hline Address Setup & \(\mathrm{t}_{\text {AS }}\) & & 0 & & & ns \\
\hline Address Hold & \(\mathrm{t}_{\text {AH }}\) & & 0 & & & ns \\
\hline Load Setup & \(\mathrm{t}_{\text {LS }}\) & & 70 & 30 & & ns \\
\hline Load Hold & \(\mathrm{t}_{\text {LH }}\) & & 50 & 20 & & ns \\
\hline Write Data Setup & \(t_{\text {wDS }}\) & \(\mathrm{t}_{\mathrm{wcs}}=150 \mathrm{~ns}\) & 20 & & & ns \\
\hline Write Data Hold & \(\mathrm{t}_{\text {wDH }}\) & \(\mathrm{t}_{\mathrm{wcs}}=150 \mathrm{~ns}\) & 0 & & & ns \\
\hline Load Pulse Width & \(\mathrm{t}_{\text {LWD }}\) & & 180 & 130 & & ns \\
\hline Reset Pulse Width & \(\mathrm{t}_{\text {RESET }}\) & & 150 & 110 & & ns \\
\hline READ & & & & & & \\
\hline Chip Select Read Pulse Width & \(\mathrm{t}_{\text {RCS }}\) & & 170 & 120 & & ns \\
\hline Read Data Hold & \(\mathrm{t}_{\text {RDH }}\) & \(\mathrm{t}_{\mathrm{RCS}}=170 \mathrm{~ns}\) & 20 & & & ns \\
\hline Read Data Setup & \(\mathrm{t}_{\text {RDS }}\) & \(\mathrm{t}_{\mathrm{RCS}}=170 \mathrm{~ns}\) & 0 & & & ns \\
\hline Data to Hi Z & \(\mathrm{t}_{\mathrm{DZ}}\) & \(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\) & & 200 & & ns \\
\hline Chip Select to Data & \({ }^{\text {che }}\) & \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\) & & 220 & 320 & ns \\
\hline SUPPLY CHARACTERISTICS & & & & & & \\
\hline Power Supply Sensitivity & PSS & & & 100 & & ppm/V \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & & & 7 & 12 & mA \\
\hline Negative Supply Current & \(\mathrm{I}_{\text {ss }}\) & \(\mathrm{V}_{\mathrm{SS}}=-5.0 \mathrm{~V}\) & -10 & & & mA \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) All supplies can be varied \(\pm 5 \%\), and operation is guaranteed. Device is tested with \(\mathrm{V}_{\mathrm{DD}}=+4.75 \mathrm{~V}\).
\({ }^{2}\) For single supply operation only ( \(\mathrm{V}_{\mathrm{REFL}}=0.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0.0 \mathrm{~V}\) ): Due to internal offset errors, INL and DNL are measured beginning at code 2 ( \(002_{\mathrm{H}}\) ).
\({ }^{3}\) Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.
\({ }^{4}\) All input control signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V})\) and timed from a voltage level of 1.6 V .
Specifications subject to change without notice.
}
(@ \(\mathrm{V}_{\mathrm{DD}}=+15.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15.0 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5.0 \mathrm{~V}, \mathrm{~V}_{\text {REFH }}=+10.0 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=-10.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}\) \(=+25^{\circ} \mathrm{C}\) unless otherwise specified.)


\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {Ss }}\) to \(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+33.0 \mathrm{~V}\)} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {Logic }}\) to DG} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {SS }}\) to \(\mathrm{V}_{\text {REFL }}\). . . . . . . . . . . . . . . . \(-0.3 \mathrm{~V},+\mathrm{V}_{\text {S }}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {REFH }}\) to \(\mathrm{V}_{\mathrm{DD}} \ldots \ldots . . . . . . . . . . . . . c+2.0 \mathrm{~V},+33.0 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {REFH }}\) to \(\mathrm{V}_{\text {REFL }} \ldots . . . . . . . . . . . . . . .+2.0 \mathrm{~V}, \mathrm{~V}_{\text {SS }}-\mathrm{V}_{\mathrm{DD}}\)} \\
\hline \multicolumn{2}{|l|}{Current into Any Pin \({ }^{4}\). . . . . . . . . . . . . . . . . . . . \(\pm 15 \mathrm{~m}\)} \\
\hline \multicolumn{2}{|l|}{Digital Input Voltage to DGND . . . \(-0.3 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}+0.3 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{Digital Output Voltage to DGND . . . . . . -0.3 V, +7.0 V} \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ET, FT, EP, FP, FPC, FTC . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) AT, BT, BTC . . . . . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Dice Junction Temperature . . . . . . . . . . . . . . . . \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Storage Temperature . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Power Dissipation Package} \\
\hline \multicolumn{2}{|l|}{Temperature (Solderin} \\
\hline
\end{tabular}

Thermal Resistance
\begin{tabular}{l|l|c|c}
\hline Package Type & \(\theta_{\mathrm{JA}}{ }^{1}\) & \(\theta_{\mathrm{JC}}\) & Units \\
\hline 28-Pin Hermetic DIP (T) & 50 & 7 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
28-Pin Plastic DIP (P) & 48 & 22 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
28-Lead Hermetic Leadless Chip Carrier (TC) & 70 & 28 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
28-Lead Plastic Leaded Chip Carrier (PC) & 63 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1} \theta_{\mathrm{JA}}\) is specified for worst case mounting conditions, i.e., \(\theta_{\mathrm{JA}}\) is specified for device in socket.

\section*{DICE CHARACTERISTICS}


DIE SIZE \(0.225 \times 0.165\) INCH, 37,125 SQ. MILS \((5.715 \times 4.191 \mathrm{~mm}, 23.95 \mathrm{sq} . \mathrm{mm}\) )

DIE SUBSTRATE IS CONNECTED TO \(\mathbf{V}_{\text {DD }}\)

\section*{CAUTION}
1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to the above maximum rating conditions for extended periods may affect device reliability.
2. Digital inputs and outputs are protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper antistatic handling procedures.

3. Remove power before inserting or removing units from their sockets.
4. Analog outputs are protected from short circuit to ground or either supply.
\(\square\)

ORDERING INFORMATION*
\begin{tabular}{l|l|l|l}
\hline INL & \begin{tabular}{l} 
Military† \\
Temperature \\
\(-55^{\circ}\) C to \(+125^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Extended \\
Industrial \(\dagger\) \\
Temperature \\
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} & Package \\
(LSB) & & \begin{tabular}{l} 
DAC8412FPC \\
DAC8412FTC
\end{tabular} & PLCC \\
\hline\(\pm 1\) & & LCC \\
\(\pm 1\) & & LCC \\
\(\pm 1.5\) & DAC8412BTC/883 & & CAC8412ET \\
\(\pm 0.5\) & & & Cerdip \\
\(\pm 0.75\) & DAC8412AT/883 & DAC8412FT & Cerdip \\
\(\pm 1\) & & & Cerdip \\
\(\pm 1.5\) & DAC8412BT/883 & DAC8412EP & Plastic \\
\(\pm 0.5\) & & DAC8412FP & Plastic \\
\(\pm 1\) & & DAC8412GBC & Dice \\
\(\pm 1\) & & DAC8413FPC & PLCC \\
\(\pm 1\) & & LCC \\
\(\pm 1\) & & DAC8413ET & LCC \\
\(\pm 1.5\) & DAC8413BTC/883 & Cerdip \\
\(\pm 0.5\) & & DAC8413FT & Cerdip \\
\(\pm 0.75\) & DAC8413AT/883 & & Cerdip \\
\(\pm 1\) & & DAC8413EP & Plastic \\
\(\pm 1.5\) & DAC8413BT/883 & DAC8413FP & Plastic \\
\(\pm 0.5\) & & DAC8413GBC & Dice \\
\hline
\end{tabular}
*Burn-in is available on extended industrial temperature range parts in cerdip and LCC packages. For ordering information, see databook.
†A complete / 883 data sheet is available. For availability and burn-in information, contact your local sales office.


Data WRITE (Input and Output Registers) Timing

\section*{PIN CONFIGURATIONS}

DIP Pinout


PLCC Pinout


LCC Pinout



DAC-8412/DAC-8413 Burn-In Diagram

\section*{OPERATION}

\section*{Introduction}

The DAC-8412 and DAC-8413 are quad, voltage output, 12 -bit DACs featuring a 12 -bit data bus with readback capability. The only differences between the DAC-8412 and DAC-8413 are the reset functions. The DAC-8412 resets to midscale (code \(800_{\mathbf{H}}\) ) and the DAC-8413 resets to minimum scale ( \(\operatorname{code} 000_{\mathrm{H}}\) ).
The ability to operate from a single +5 volt only supply is a unique feature of these DACs.

Operation of the DAC-8412 and DAC-8413 can be viewed by dividing the system into three separate functional groups: the digital I/O and logic, the digital to analog converters and the output amplifiers.
DACs
Each DAC is a voltage switched, high impedance ( \(\mathrm{R}=50 \mathrm{k} \Omega\) ), \(R-2 R\) ladder configuration. Each \(2 R\) resistor is driven by a pair of switches that connect the resistor to either \(\mathrm{V}_{\mathrm{REFH}}\) or \(\mathrm{V}_{\mathrm{REFL}}\).

\section*{Reference Inputs}

All four DACs share common reference high ( \(\mathrm{V}_{\text {REFH }}\) ) and reference low ( \(\mathrm{V}_{\mathrm{REFL}}\) ) inputs. The voltages applied to these reference inputs set the output high and low voltage limits of all four of the DACs. Each reference input has voltage restrictions with respect to the other reference and to the power supplies. The \(\mathrm{V}_{\text {REFL }}\) can be set at any voltage between \(\mathrm{V}_{\text {SS }}\) and \(\mathrm{V}_{\text {REFH }}-2.5\) volts, and \(\mathrm{V}_{\text {REFH }}\) can be set to any value between \(+V_{D D}-2.5\) volts and \(V_{\text {REFL }}+2.5\) volts. Note that because of these restrictions the DAC-8412 references cannot be inverted (i.e., \(\mathrm{V}_{\text {REFL }}\) cannot be greater than \(\mathrm{V}_{\text {REFH }}\) ).

It is important to note that the DAC-8412's \(\mathrm{V}_{\text {REFH }}\) input both sinks and sources current. Also the input current of both \(\mathrm{V}_{\text {REFH }}\) and \(\mathrm{V}_{\text {REFL }}\) are code dependent. Many references have limited current sinking capability and must be buffered with an amplifier to drive \(\mathrm{V}_{\text {REFH }}\). The \(\mathrm{V}_{\text {REFL }}\) has no such special requirements.
It is recommended that the reference inputs be bypassed with \(0.2 \mu \mathrm{~F}\) capacitors when operating with \(\pm 10\) volt references.

\section*{Digital I/O}

See Table I for digital control logic truth table. Digital I/O consists of a 12-bit wide bidirectional data bus, two register select inputs, A0 and A1, a R/W input, a RESET input, a Chip Select \((\overline{\mathrm{CS}})\), and a Load DAC ( \(\overline{\mathrm{LDAC}})\) input. Control of the DACs and bus direction is determined by these inputs as shown in Table I. Digital data bits are labeled with the MSB defined as data bit " 11 " and the LSB as data bit " 0 ." All digital pins are TTL/CMOS compatible.

Table I. DAC-8412/DAC-8413 Logic Table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline A1 & A0 & R/ \(/ \overline{\mathbf{W}}\) & \(\overline{\mathrm{CS}}\) & \(\overline{\mathbf{R S}}\) & \(\overline{\text { LDAC }}\) & INPUT REG & OUTPUT REG & MODE & DAC \\
\hline L & L & L & L & H & L & WRITE & WRITE & WRITE & A \\
\hline L & H & L & L & H & L & WRITE & WRITE & WRITE & B \\
\hline H & L & L & L & H & L & WRITE & WRITE & WRITE & C \\
\hline H & H & L & L & H & L & WRITE & WRITE & WRITE & D \\
\hline L & L & L & L & H & H & WRITE & HOLD & WRITE INPUT & A \\
\hline L & H & L & L & H & H & WRITE & HOLD & WRITE INPUT & B \\
\hline H & L & L & L & H & H & WRITE & HOLD & WRITE INPUT & C \\
\hline H & H & L & L & H & H & WRITE & HOLD & WRITE INPUT & D \\
\hline L & L & H & L & H & H & READ & HOLD & READ INPUT & A \\
\hline L & H & H & L & H & H & READ & HOLD & READ INPUT & B \\
\hline H & L & H & L & H & H & READ & HOLD & READ INPUT & C \\
\hline H & H & H & L & H & H & READ & HOLD & READ INPUT & D \\
\hline X & X & X & H & H & L & HOLD & \multicolumn{2}{|l|}{Update all output registers} & All \\
\hline X & X & X & H & H & H & HOLD & HOLD & HOLD & All \\
\hline X & X & X & X & L & X & \multicolumn{3}{|l|}{*All registers reset to mid/zero-scale} & All \\
\hline X & X & X & H & 5 & X & \multicolumn{3}{|l|}{*All registers latched to mid/zero-scale} & All \\
\hline
\end{tabular}

\footnotetext{
*DAC-8412 resets to midscale, and DAC-8413 resets to zero scale. \(\mathrm{L}=\) Logic Low; \(\mathbf{H}=\) Logic High; \(\mathbf{X}=\) Don't Care.
}

*NOTE: THE SIGNALS RDA, WRA, ETC., ARE INTERNAL CONTROL SIGNALS. THEY ARE INCLUDED FOR CLARIFICATION ONLY.

Figure 1. I/O Logic Diagram
See Figure 1 for a simplified I/O logic diagram. The register select inputs A0 and A1 select individual DAC registers " A " (binary code 00 ) through " D " (binary code 11 ). Decoding of the registers is enabled by the \(\overline{\mathrm{CS}}\) input. When \(\overline{\mathrm{CS}}\) is high no decoding takes place, and neither the writing nor the reading of the input registers is enabled. The loading of the second bank of registers is controlled by the \(\overline{\mathrm{LDAC}}\) input. By taking \(\overline{\text { LDAC }}\) low while \(\overline{\mathrm{CS}}\) is high, all output registers can be updated simultaneously. Note that the \(\mathrm{t}_{\mathrm{LwD}}\) required pulse width for updating all DACs is a minimum of 170 ns .
The \(\mathrm{R} / \overline{\mathrm{W}}\) input, when enabled by \(\overline{\mathrm{CS}}\), controls the writing to and reading from the input register.

\section*{Coding}

Both the DAC-8412 and DAC-8413 use binary coding. The output voltage can be calculated by:
\[
V_{O U T}=V_{R E F L}+\frac{\left(V_{R E F H}-V_{R E F L}\right) \star N}{4096}
\]
where \(N\) is the digital code in decimal.

\section*{RESET}

The \(\overline{\text { RESET }}\) function can be used either at power-up or at any time during the DAC's operation. The RESET function is independent of \(\overline{\mathrm{CS}}\). This pin is active LOW and sets the DAC output registers to either center code for the DAC-8412, or zero code for the DAC-8413. The reset to center code is most useful when the DAC is configured for bipolar references and an output of zero volts after reset is desired.

\section*{Supplies}

Supplies required are \(\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {DD }}\) and \(\mathrm{V}_{\text {LOGIC }}\). The \(\mathrm{V}_{\text {Ss }}\) supply can be set between -15 volts and 0 volts. \(\mathrm{V}_{\mathrm{DD}}\) is the positive supply; its operating range is between +5 and +15 volts.
\(\mathrm{V}_{\text {LOGIC }}\) is the digital output reference voltage for the readback function. It is normally connected to +5 volts. This pin is a logic reference input only. It does not supply current to the device. If you are not using the readback function, \(V_{\text {LOGIC }}\) can be hard-wired to \(V_{D D}\). While \(V_{\text {LOGIC }}\) does not supply current to the DAC-8412, it does supply currents to the digital outputs when readback is used.

\section*{Amplifiers}

Unlike many voltage output DACs, the DAC-8412 features buffered voltage outputs. Each output is capable of both sourcing and sinking 5 mA at \(\pm 10\) volts, eliminating the need for external amplifiers in most applications. These amplifiers are short circuit protected.

Careful attention to grounding is important to accurate operation of the DAC-8412. This is not because the DAC-8412 is more sensitive than other 12 -bit DACs, but because with four outputs and two references there is greater potential for ground loops. Since the DAC-8412 has no analog ground, the ground must be specified with respect to the reference.

\section*{Reference Configurations}

Output voltage ranges can be configured as either unipolar or bipolar, and within these choices a wide variety of options exists. The unipolar configuration can be either positive or negative voltage output, and the bipolar configuration can be either


Figure 2. Unipolar +10 V Operation


Figure 3. Symmetrical Bipolar Operation

Figure 3 (Symmetrical Bipolar Operation) shows the DAC-8412 configured for \(\pm 10\) volt operation. Note: See the AD688 data sheet for a full explanation of reference operation. Adjustments may not be required for many applications since the AD688 is a very high accuracy reference. However if additional adjustments are required, adjust the DAC-8412 full scale first. Begin by loading the digital full-scale code \(\left(\mathrm{FFF}_{\mathrm{H}}\right)\), and then adjust the Gain Adjust potentiometer to attain a DAC output voltage of 9.9976 volts. Then, adjust the Balance Adjust to set the center scale output voltage to 0.000 volts.
The \(0.2 \mu \mathrm{~F}\) bypass capacitors shown at the reference inputs in Figure 3 should be used whenever \(\pm 10\) volt references are used. Applications with single references or references to \(\pm 5\) volts may not require the \(0.2 \mu \mathrm{~F}\) bypassing. The \(6.2 \Omega\) resistor in series with the output of the reference amplifier is to keep the

\section*{DAC-8412/DAC-8413}
amplifier from oscillating with the capacitive load. We have found that this is large enough to stabilize this circuit. Larger resistor values are acceptable, provided that the drop across the resistor doesn't exceed a \(\overline{\mathrm{V}}_{\mathrm{BE}}\). Àssuming a minimum \(\mathrm{V}_{\mathrm{BE}}\) of 0.6 volts and a maximum current of 2.75 mA , then the resistor should be under \(200 \Omega\) for the loading of a single DAC-8412.
Using two separate references is not recommended. Having two references could cause different drifts with time and temperature; whereas with a single reference, most drifts will track.
Unipolar positive full-scale operation can usually be set with a reference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a 10 volt full-scale output, the circuit can be configured as shown in Figure 2. In this configuration the full-scale value is
set first by adjusting the \(10 \mathrm{k} \Omega\) resistor for a full-scale output of 9.9976 volts.

Figure 4 shows the DAC-8412 configured for -10 volt to zero volt operation. A REF-08 with a -10 volt output is connected directly to \(\mathrm{V}_{\text {REFL }}\) for the reference voltage.

\section*{Single +5 Volt Supply Operation}

For operation with a +5 volt supply, the reference should be set between 1.0 and +2.5 volts for optimum linearity. Note that lower reference voltages will have greater effects due to noise. Figure 5 shows a REF-43 used to supply a +2.5 volt reference voltage. The headroom of the reference and DAC are both sufficient to support a +5 volt supply with \(\pm 5 \%\) tolerance. \(V_{D D}\) and \(\mathrm{V}_{\text {LOGIC }}\) should be connected to the same supply and separate bypassing to each pin should be used.


Figure 4. Unipolar - 10 V Operation


Figure 5. +5 V Single Supply Operation

\section*{Typical Performance Characteristics}


Differential Linearity vs. \(V_{\text {REFH }}\)


Differential Linearity vs. \(V_{\text {REFH }}\)


INL vs. \(V_{\text {REFH }}\)



Channel-to-Channel Matching \(\left(V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\right)\)


Channel-to-Channel Matching ( \(V_{\text {SUPPLY }}=+5 \mathrm{~V}\) )

\(I_{D D}\) vs. \(V_{\text {REFH }}\) All DACS High

\(I_{\text {vrefh }}\) vs. Code


INL vs. Code


Settling Time (Positive)


Settling Time (Negative)


Positive Slew Rate


Negative Slew Rate


Small Signal Response


Power Supply Current vs. Temperature

\(I_{\text {out }}\) vs. \(V_{\text {out }}\)



PSRR vs. Frequency

\title{
Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10V Reference
}

\section*{DAC-8426}

\section*{FEATURES}
- No Adjustments Required, Total Error \(\pm\) 1LSB Max Over Temperature
- Four Voltage-Output DACs on a Single Chip
- Internal 10V bandgap Reference
- Operates from Single +15V Supply
- Fast 50ns Data Load Time, All Temperatures
- Pin-for-Pin Replacement for PM-7226 and AD7226, Eliminates External Reference

\section*{APPLICATIONS}
- Process Controls
- Multi-Channel Microprocessor Controlled:
- System Calibration
- Op Amp Offset and Gain Adjust
- Level and Threshold Setting

\section*{GENERAL DESCRIPTION}

The DAC-8426 is a complete quad voltage output D/A converter with internal reference. This product fits directly into any existing 7226 socket where the user currently has a 10 V external reference. The external reference is no longer necessary. The internal reference of the DAC-8426 is laser-trimmed to \(\pm 0.4 \%\) offering a \(25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) temperature coefficient and 5 mA of external load driving capability.

The DAC-8426 contains four 8-bit voltage-output CMOS D/A converters on a single chip. A 10 V output bandgap reference sets the output full-scale voltage. The circuit also includes four input latches and interface control logic.
One of the four latches, selected by the address inputs, is loaded from the 8 -bit data bus input when the write strobe is active low. amplifiers can drive up to 10 mA from either a single or dual supply. The on-board reference that is always connected to the internal DACs has 5 mA available to drive external devices.

Continued

ORDERING INFORMATION \({ }^{\dagger}\)
\begin{tabular}{ccc}
\hline TOTAL \\
UNADJUSTED \\
ERROR & MIL TEMP & XIND TEMP \\
(LSB) & \(-55^{\circ} \mathrm{C}\) to \(+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}\) & \(-\mathbf{- 4 0 ^ { \circ } \mathrm { C } \text { to } + \mathbf { 8 5 } 5 ^ { \circ } \mathrm { C }}\) \\
\hline\(\pm 1\) & DAC8426AR & DAC8426ER \\
\(\pm 1\) & - & DAC8426EP \\
\(\pm 2\) & DAC8426BR & DAC8426FR \\
\(\pm 2\) & - & DAC8426FP \\
\(\pm 2\) & - & DAC8426FS \({ }^{\dagger \dagger}\) \\
\hline
\end{tabular}
* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
\(t\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{SIMPLIFIED SCHEMATIC}


\section*{GENERAL DESCRIPTION Continued}

Its compact size, low power, and economical cost-per-channel, make the DAC-8426 attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. System reliability is also increased due to reduced parts count.
PMI's advanced oxide-based, silicon-gate, CMOS process allows the DAC-8426's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highly stable thin-film R-2R resistor ladder, aids in matching and temperature tracking between DACs.

\section*{PIN CONNECTIONS}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow[t]{3}{*}{} \\
\hline \\
\hline \\
\hline
\end{tabular}

AGND to DGND ................................................. \(-0.3 V,+5 \mathrm{~V}\)
Digital Input Voltage to DGND ............................. \(-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}\)
\(\mathrm{V}_{\text {REF }}\) OUT to AGND (Note 1) ............................... \(-0.3 V_{, ~}^{\text {VD }}\)
\(\mathrm{V}_{\text {OUT }}\) to AGND (Note 1) ........................................... \(V_{S S}, V_{D D}\)
Operating Temperature
Military AR/BR \(\qquad\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

Extended Industrial ER/EP/FR .... \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Maximum Junction Temperature ................................ \(150^{\circ} \mathrm{C}\)
Storage Temperature .................................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec ) ........................ \(300^{\circ} \mathrm{C}\)
THERMAL RESISTANCE
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\text {jA }}(\) Note 2) & \(\boldsymbol{\theta}_{\text {jc }}\) & UNITS \\
\hline 20-Pin CerDIP \((R)\) & 70 & 7 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP \((P)\) & 61 & 24 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(20-\) Pin SOL \((\mathrm{S})\) & 80 & 22 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50 mA .
2. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.
CAUTION:
1. Do not apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than \(\mathrm{V}_{\mathrm{SS}}\) potential on any terminal.
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets. Remove power before insertion or removal.
4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to device.

\section*{BURN-IN CIRCUIT}


\section*{DAC-8426}

ELECTRICAL CHARACTERISTICS: \(\quad \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) applies for DAC-8426AR/BR, \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) applies for DAC-8426ER/EP/FR/FP/FS, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & \multicolumn{2}{|l|}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-8426} & UNITS \\
\hline \multicolumn{8}{|l|}{STATIC PERFORMANCE} \\
\hline Resolution & \(N\) & & & 8 & - & - & Bits \\
\hline Total Unadjusted Error (Note 1) & TUE & Includes Reference & & - & - & \(\pm 1\) & LSB \\
\hline Relative Accuracy & INL & & A, E & - & - & \(\pm 1 / 2\) & \\
\hline & & & B,F & - & - & \(\pm 1\) & LSB \\
\hline Differential Nonlinearity (Note 2) & DNL & & & - & - & \(\pm 1\) & LSB \\
\hline Full-Scale Temperature Coefficient & TCG \({ }_{\text {FS }}\) & Includes Reference & & - & 25 & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Zero Scale Error & \(\mathrm{v}_{\text {2SE }}\) & & & - & - & 20 & mV \\
\hline Zero Scale Error Temperature Coefficient & \(\mathrm{TCV}_{\text {zs }}\) & Dual Supply & \(\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}\) & - & 10 & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

REFERENCE OUTPUT
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Output Voltage & \(V_{\text {REF }}\) OUT & No Load & \[
\begin{aligned}
& \mathrm{A}, \mathrm{E} \\
& \mathrm{~B}, \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& 9.96 \\
& 9.92
\end{aligned}
\] & - & \[
\begin{aligned}
& 10.04 \\
& 10.08
\end{aligned}
\] & V \\
\hline Temperature Coefficient & TCV \(\mathrm{REF}^{\text {OUT }}\) & & & - & 20 & - & ppm/ \(/{ }^{\circ} \mathrm{C}\) \\
\hline Load Regulation & \(L_{\text {REG }}\) & \(\Delta I_{L}=5 \mathrm{~mA}\) & & - & 0.02 & 0.1 & \%/mA \\
\hline Line Regulation & \(\mathrm{LN}_{\text {REG }}\) & \(\Delta \mathrm{V}_{\text {DD }} \pm 10 \%\) & & - & 0.008 & 0.04 & \%/v \\
\hline Output Noise (Note 3) & \({ }^{\text {enRMS }}\) & \(f=0.1\) to 10 Hz & & - & 3 & 10 & \(\mu V_{p-p}\) \\
\hline Output Current & \(I_{\text {REF }}\) OUT & \(\Delta V_{\text {REF }}\) OUT \(<40 \mathrm{mV}\) & & 5 & 7 & - & mA \\
\hline \multicolumn{8}{|l|}{DIGITAL INPUTS} \\
\hline Logic Input "0" & \(V_{\text {INL }}\) & & & - & - & 0.8 & v \\
\hline Logic Input "1" & \(\mathrm{V}_{\text {INH }}\) & & & 2.4 & - & - & v \\
\hline Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{DD}}\) & & - & 0.1 & 10 & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 3) & \(\mathrm{CiN}_{\text {IN }}\) & & & - & 4 & 8 & pF \\
\hline \multicolumn{8}{|l|}{POWER SUPPLIES} \\
\hline Positive Supply Current (Note 4) & \(\mathrm{I}_{\mathrm{D}}\) & & & - & 6 & 14 & mA \\
\hline Negative Supply Current (Note 4) & \(\mathrm{I}_{\text {ss }}\) & Dual Supply & \(\mathrm{V}_{\mathrm{ss}}=-5 \mathrm{~V}\) & - & 4 & 10 & mA \\
\hline Power Dissipation (Note 5) & \(\mathrm{P}_{\text {DISS }}\) & & & - & 90 & 210 & mW \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {ss }}\) & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) & & - & 0.0002 & 0.01 & \%/\% \\
\hline
\end{tabular}

\section*{DAC-8426}

ELECTRICAL CHARACTERISTICS: \(V_{D D}=+15 \mathrm{~V} \pm 10 \%, A G N D=D G N D=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) applies for DAC-8426AR/BR, \(T_{A}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) applies for DAC-8426ER/EP/FR/FP/FS, unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & & MIN & \[
\begin{gathered}
\text { DAC-8426 } \\
\text { TYP }^{6}
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{8}{|l|}{DAC OUTPUT} \\
\hline Output Current (Source) (Note 3) & IOUTSOURCE & Digital \(\mathrm{l}=\) All Ones & & 10 & - & - & mA \\
\hline Output Current (Sink) (Note 3) & Iout \({ }^{\text {SINK }}\) & Digital \(\mathrm{l}=\) All Zeroes & \(V_{S S}=-5 \mathrm{~V}\) & 350 & 450 & - & \(\mu \mathrm{A}\) \\
\hline Minimum Load Resistance & \(\mathrm{R}_{\text {L(MIN })}\) & Digital \(\mathrm{ln}=\) All Ones & & 2 & - & - & k \(\Omega\) \\
\hline \multicolumn{8}{|l|}{DYNAMIC PERFORMANCE (NOTE 3)} \\
\hline \(\mathrm{V}_{\text {OUT }}\) Slew Rate & SR & & & - & 4 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(\mathrm{V}_{\text {OUT }}\) Settling Time (Positive or Negative) & \(\mathrm{t}_{S}\) & To \(\pm 1 / 2 \mathrm{LSB}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & & - & 3 & - & \(\mu \mathrm{s}\) \\
\hline Digital Crosstalk & Q & & & - & 10 & - & nVs \\
\hline \multicolumn{8}{|l|}{SWITCHING CHARACTERISTICS (Note 3)} \\
\hline Address To Write Setup Time & \(\mathrm{t}_{\text {AS }}\) & & & 0 & - & - & ns \\
\hline Address To Write Hold Time & \({ }^{\text {AH }}\) & & & 0 & - & - & ns \\
\hline Data Valid To Write Setup Time & \({ }^{t}\) DS & & & 70 & - & - & ns \\
\hline Data Valid To Write Hold Time & \({ }^{\text {d }}\) D & & & 10 & - & - & ns \\
\hline Write Pulse Width & \({ }^{\text {w }}\) WR & & , & 50 & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. Includes Full-Scale Error, Relative Accuracy, and Zero Code Error.

Note \(\pm 1\) LSB \(= \pm 0.39 \%\) error.
2. All devices guaranteed monotonic over the full operating temperature range.
3. Guaranteed and not subject to production test.
4. Digital inputs \(\mathrm{V}_{I N}=\mathrm{V}_{I N L}\) or \(\mathrm{V}_{I N H} ; \mathrm{V}_{\mathrm{OUT}}\) and \(\mathrm{V}_{\text {REF }}\) OUT unloaded.
5. \(P_{D I S S}\) calculated by \(I_{D D} \times V_{D D}\).
6. Typicals represent measured characteristics at \(T_{A}=+25^{\circ} \mathrm{C}\).

DICE CHARACTERISTICS

1. \(V_{\text {out }}\)
2. Vouta
3. \(V_{\text {SS }}\)
4. \(V_{\text {REF }}^{\text {SS }}\) OUT
5. AGND
6. DGND
7. \(\mathrm{DB}_{7}\) (MSB)
8. \(\mathrm{DB}_{6}\)
9. \(\mathrm{DB}_{5}\)
10. \(\mathrm{DB}_{4}\)
11. \(\mathrm{DB}_{3}\)
12. \(\mathrm{DB}_{2}\)
13. \(D B_{1}\)
14. \(\mathrm{DB}_{0}^{1}(L S B)\)
15. \(\overline{W R}\)
16. \(A_{1}\)
17. \(A_{0}\)
18. \(V_{D D}\)
19. \(V_{\text {OUT D }}\)
20. VOUT D

WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=\mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\); unless otherwise specified. \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\). All specifications apply for DACs A, B, C, and D.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
DAC-8426GBC \\
LIMITS
\end{tabular} & UNITS \\
\hline Total Unadjusted Error & TUE & & \(\pm 2\) & LSB Max \\
\hline Relative Accuracy & INL & & \(\pm 1\) & LSB Max \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB Max \\
\hline Full-Scale Error & \(\mathrm{G}_{\text {FSE }}\) & & \(\pm 1\) & LSB Max \\
\hline Zero Code Error & \(\mathrm{V}_{\text {ZSE }}\) & & \(\pm 20\) & \(m \vee \operatorname{Max}\) \\
\hline DAC Output Current & I OUT SOURCE & Digital \(\mathrm{in}=\) All Ones & 10 & mA Min \\
\hline Reference Output Voltage & \(V_{\text {REF }}\) OUT & No Load & \[
\begin{array}{r}
9.96 \\
10.04
\end{array}
\] & \begin{tabular}{l}
V Min \\
V Max
\end{tabular} \\
\hline Load Regulation & \(L D_{\text {REG }}\) & \(\Delta l_{L}=5 \mathrm{~mA}\) & 0.1 & \%/mA Max \\
\hline Line Regulation & \(\mathrm{LN}_{\text {REG }}\) & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 10 \mathrm{~V}\) & 0.04 & \%/V Max \\
\hline Reference Output Current & \(\mathrm{I}_{\text {REF }}\) OUT & \(\Delta \mathrm{V}_{\text {REF }} \mathrm{OUT}<40 \mathrm{mV}\) & 5 & mA Min \\
\hline Logic Inputs High & \(\mathrm{V}_{\mathrm{INH}}\) & & 2.4 & \(V\) Min \\
\hline Logic Inputs Low & \(\mathrm{V}_{\mathrm{INL}}\) & & 0.8 & \(\checkmark\) Max \\
\hline Logic input Current & \(I_{\text {IN }}\) & \(V_{\text {IN }}=O V\) or \(V_{D D}\) & \(\pm 1\) & \(\mu \mathrm{A}\) Max \\
\hline Positive Supply Current & \(I_{D D}\) & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{INL}}\) or \(\mathrm{V}_{\text {INH }}\) & 14 & mA Max \\
\hline Negative Supply Current & \(\mathrm{I}_{\text {Ss }}\) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}, \mathrm{V}_{S S}=-5 \mathrm{~V}\) & 10 & mA Max \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


LONG TERM DRIFT ACCELERATED BY BURN-IN


POWER SUPPLY CURRENT
vs TEMPERATURE


RELATIVE ACCURACY vs CODE
AT \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\) (ALL SUPERIMPOSED)




ROADBAND NOISE (DC TO 200kHz)


TIME ( \(1 \mathrm{~ms} / \mathrm{DIV}\) )
\(\operatorname{PSRR}(+)=-20 \operatorname{LOG}\left(\frac{V_{\text {OUT }}(0)}{\Delta V_{\text {DD }}}\right)\),
\(V_{D D}=+15 \mathrm{~V} \pm 1 \mathrm{~V}_{\mathrm{p}}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\)
\(\operatorname{PSRR}(-)=-20 \operatorname{LOG}\left(\frac{V_{\mathrm{OUT}}(0)}{\Delta V_{S S}}\right)\),
\(V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-4 \mathrm{~V} \pm 1 \mathrm{~V}_{\mathrm{P}}\)

TYPICAL PERFORMANCE CHARACTERISTICS Continued




\section*{PARAMETER DEFINITIONS}

\section*{TOTAL UNADJUSTED ERROR (TUE)}

This specification includes the Full-Scale-Error, Relative Accuracy Zero-Code-Error and the internal reference voltage. The ideal Full-Scale output voltage is 10 V minus 1 LSB which equals 9.961 volts. Each LSB equals \(10 \mathrm{~V} \times(1 / 256)=0.039\) volts.

\section*{DIGITAL CROSSTALK}

Digital crosstalk is the signal coupled to the output of a DAC due to a changing digital input from adjacent DACs being updated. It is specified in nano-Volt-seconds( nVs ).
Refer to the beginning of the Digital-to-Analog Converter section in the PMI databook for additional parameter definitions.

\section*{CIRCUIT DESCRIPTION}

The DAC-8426 is a complete quad 8-bit D/A converter. It contains an internal bandgap reference, four voltage switched R-2R ladder DACs, four DAC latches, four output buffer amplifiers, and an address decoder. All four DACs share the internal ten volt reference and analog ground(AGND). Figure 1 provides an equivalent DAC plus buffer schematic.


FIGURE 1: Simplified circuit configuration for one DAC. (Switches are shown for all "1s" on the digital inputs.)

The eleven digital inputs are compatible with both TTL and 5 V (or higher) CMOS logic. Table 1 shows the DAC control logic truth table for \(\overline{W R}, A_{1}\), and \(A_{0}\) operation. When \(\overline{W R}\) is active low the input latch of the selected DAC is transparent, and the DAC's output responds to the data present on the eight digital data inputs( DBx ). The data ( DBx ) is latched into the addressed DAC's latch on the positive edge of the WR control signal. The important timing requirements are shown in the Write Cycle Timing Diagram, Figure 2.

\section*{INTERNAL TEN VOLT REFERENCE}

The internal 10 V bandgap reference of the DAC-8426 is trimmed to the output voltage and temperature drift specifications. This internal reference is connected to the reference inputs of the four internal 8-bit D/A converters. The output terminal of the internal 10 V reference is available on pin 4 . The 10 V output of the reference is produced with respect to the AGND pin. This reference output can be used to supply as much as 5 mA of additional current to external devices. Care has been

TABLE 1: DAC Control Logic Truth Table
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{LOGIC CONTROL} & DAC-8426 \\
\hline \(\overline{W R}\) & \(\mathrm{A}_{1}\) & \(\mathrm{A}_{0}\) & OPERATION \\
\hline H & X & X & No Operation Device Not Selected \\
\hline L & L & L & DAC A Transparent \\
\hline 4 & L & L & DAC A Latched \\
\hline L & L & H & DACB Transparent \\
\hline 4 & L & H & DAC B Latched \\
\hline L & H & L & DAC C Transparent \\
\hline \(\underline{4}\) & H & L & DAC C Latched \\
\hline L & H & H & DACD Transparent \\
\hline \(\underline{4}\) & H & H & DAC D Latched \\
\hline
\end{tabular}
\(L=\) Low State,\(H=\) High State,\(X=\) Don't Care


NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES ARE MEASURED FROM THE \(10 \%\) TO \(90 \%\) OF VDD. \(\left(\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right.\) OVER THE \(V_{D D}\) RANGE). \(V_{I N}=5 \mathrm{~V}\)
2. TIMING REFERENCE LEVEL IS FROM: \(\underline{V_{\mathrm{INH}}+V_{\mathrm{INL}}}\)

FIGURE 2: Write Cycle Timing Diagram
taken in the design of the internal DAC switching to minimize transients on the reference voltage terminal( \(\left.\mathrm{V}_{\mathrm{REF}} \mathrm{OUT}\right)\). Other devices connected to this reference terminal should have well behaved input loading characteristics. D/A converters such as the PMI PM-7226A have been designed to minimize reference input transient currents and can be directly connected to the DAC-8426 10V reference. Devices exhibiting large current transients due to internal switching should be buffered with an op amp to maintain good overall system noise performance. A \(10 \mu \mathrm{~F}\) reference output bypass capacitor is required.

\section*{BUFFER AMPLIFIER SECTION}

The four internal unity-gain voltage buffers provide low output impedance capable of sourcing 5 mA or sinking \(350 \mu \mathrm{~A}\). Typical output slew rates of \(\pm 4 \mathrm{~V} / \mu\) s are achieved with 10 V full-scale output changes and \(R_{L}=2 k \Omega\). Figure 3 photographs show largesignal and settling time response. Capacitive loads to 3300 pF maximum, and resistive loads to \(2 \mathrm{k} \Omega\) minimum can be applied.
a) LARGE SIGNAL

b) SETTLING TIME RESPONSE (NEGATIVE TRANSITION)


c) SETTLING TIME RESPONSE (POSITIVE TRANSITION)


TEST CONDITIONS, ALL PHOTOS:
\(V_{D D}=+15 \mathrm{~V}\)
\(C_{R E F}^{D D U T}=10 \mu \mathrm{~F}\)
\(\mathrm{R}_{1}=2 \mathrm{k} \Omega\)
\(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\)
DIGITAL INPUT SEQUENCE \(0,255,0\)

FIGURE 3: Dynamic Response

The outputs can withstand an indefinite short-circuit to AGND to typically 50 mA . The output may also be shorted to any voltage between \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\); however, care must be taken to not exceed the device maximum power dissipation.
The amplifier's emitter follower output stage consists of an intrinsic NPN bipolar transistor with a \(400 \mu \mathrm{~A}\) NMOS pull-down current-source load connected to \(\mathrm{V}_{\mathrm{SS}}\). This circuit configuration shown in Figure 4 enables the output amplifier to develop output voltages very close to AGND. Only the negative supply of the
four output buffer amplifiers are connected to \(\mathrm{V}_{\mathrm{SS}}\). Operating the DAC-8426 from dual supplies ( \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}\) ) improves negative going output settling time near zero volts.
When operating single supply ( \(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\) ) the output sink current decreases as the output approaches zero voltage. Within 200 mV of AGND (single-supply operation) the internal sinking capability appears resistive at a value of approximately \(1200 \Omega\). The buffer amplifier output current and voltage characteristics are plotted in Figure 5.

\section*{DAC-8426}

\section*{APPLICATIONS SETUP}

\section*{UNIPOLAR OUTPUT OPERATION}

The output voltage appearing at any output \(\mathrm{V}_{\text {OUT }}\) is equal to the internal 10 V reference multiplied by the decimal value of the latched digital input divided by \(2^{8}(=256)\). In equation form:
\(V_{\text {OUT }}(D)=D / 256 \times 10 \mathrm{~V}\)
where \(D=0_{10}\) to \(255_{10}\)


FIGURE 4: Amplifier Output Stage

Note that the maximum possible output is 1 LSB less than the internal 10 V reference, that is, \(255 / 256 \times 10 \mathrm{~V}=9.961 \mathrm{~V}\). Table 2 lists output voltages for a given digital input. The total unadjusted error (TUE) specification of the product grade used determines the output tolerances of the values listed in Table 2. For example, a \(\pm 2\) LSB grade DAC-8426FP loaded with decimal \(128_{10}\) (half-scale) would have a guaranteed output voltage occurring in the range of \(5 \mathrm{~V} \pm 2\) LSB, which is \(5 \mathrm{~V} \pm(2 \times 10 \mathrm{~V} / 256)\)


FIGURE 5: DAC Output Current Sink
\(=5 \mathrm{~V} \pm 0.078 \mathrm{~V}\). Therefore \(\mathrm{V}_{\mathrm{Out}}\) is guaranteed to occur in the following range:
\(4.922 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }}\left(128_{10}\right) \leq 5.078 \mathrm{~V}\)
For the top grade DAC-8426EP \(\pm 1\) LSB total unadjusted error (TUE), the guaranteed range is \(4.961 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }}\left(128_{10}\right) \leq 5.039 \mathrm{~V}\). These tolerances provide the worst case analysis including temperature changes.
One additional characteristic guaranteed is a DNL of \(\pm 1\) LSB on all grades. The DAC-8426 is therefore guaranteed to be monotonic. In the situation where a continuously positive 1 LSB digital increment is applied, the output voltage will always increase in value, never decrease. This is very important is servo applications and other closed-loop feedback systems. Finally, in the typical characteristic curves, long term output voltage drift (stability) is provided.

\section*{BIPOLAR OUTPUT OPERATION}

An external op amp plus two resistors can easily convert any DAC output to bipolar output voltage swings. Figure 6 shows all four DACs output operating in bipolar mode. This is the general expression describing the bipolar output transfer equation:
\(\mathrm{V}_{\text {OUT }}(\mathrm{D})=\left[\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right) \times \mathrm{D} / 256 \times 10 \mathrm{~V}\right]-R_{2} / R_{1} \times 10 \mathrm{~V}\),
where \(D=0_{10}\) to \(255_{10}\)
If \(R_{1}=R_{2}\), then \(V_{\text {OUT }}\) becomes:
\(\mathrm{V}_{\text {OUT }}(\mathrm{D})=(\mathrm{D} / 128-1) \times 10 \mathrm{~V}\)
Table 3 lists various output voltages with \(R_{1}=R_{2}\) versus digital input code. This coding is considered offset binary. Note that the LSB step size is now \(20 \mathrm{~V} / 256=0.078 \mathrm{~V}\), twice as large as the unipolar output case previously discussed. In order to minimize gain and offset errors, choose \(R_{1}\) and \(R_{2}\) to match and track within \(0.1 \%\) over the selected operating temperature range of interest.

TABLE 2: Unipolar Output Voltage as a Function of Digital Input Code.
\begin{tabular}{ccl}
\begin{tabular}{c} 
DIGITAL INPUT \\
CODE
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT \\
VOLTAGE \((=\mathrm{D} / 256 \times 10 \mathrm{~V})\)
\end{tabular} \\
\hline 255 & 9.961 V & Full-Scale (FS) \\
254 & 9.922 V & FS-1 LSB \\
129 & 5.039 V & \\
128 & 5.000 V & Half-Scale \\
127 & 4.961 V & \\
1 & 0.039 V & 1 LSB \\
0 & 0.000 V & Zero-Scale \\
\hline
\end{tabular}

\section*{OFFSETTING AGND}

Since the DAC ladder and bandgap reference are terminated at AGND, it is possible to offset AGND positive with respect to DGND. The 10 V output span remains if a positive offset is applied to AGND. The offset voltage source connected to AGND must be capable of sinking 14 mA . AGND cannot be taken


FIGURE 6: Bipolar Operation
negative with respect to DGND; this would forward bias an internal diode. Allowance must be made at \(\mathrm{V}_{\mathrm{DD}}\) to maintain 3.5 V of headroom above \(\mathrm{V}_{\text {REF }}\) OUT. This connection setup is useful in single supply applications where virtual ground needs to be slightly positive with respect to ground. In this application connect \(\mathrm{V}_{\mathrm{SS}}\) to DGND to take advantage of the extra buffer output current sinking capability when the DAC output is programmed to all zeros code, see Figure 7.

\section*{CONNECTION AND LAYOUT GUIDELINES}

Layout and design techniques used in the interface between digital and analog circuitry require special attention to detail. The following considerations should be evaluated prior to PCB layout.
1. Return signal paths through the ground system should be carefully considered. High-speed digital logic current pulses traveling on return ground traces generate glitches that can be radiated to the analog circuits if the ground path layout produces loop antennas. Ground planes can minimize this situation. Separate digital and analog grounding areas to minimize crosstalk. Ideally a single common-point ground should be on the same PCB board as the DAC-8426. The analog ground returns should take advantage of the appropriate placement of power supply bypass capacitors.

TABLE 3: Bipolar Output Voltage as a Function of Digital Input Code
\begin{tabular}{ccl}
\hline \begin{tabular}{c} 
DIGITAL INPUT \\
CODE
\end{tabular} & \begin{tabular}{c} 
ANALOG OUTPUT \\
VOLTAGE ( \(=\) D/256 x 10V \()\)
\end{tabular} \\
\hline 255 & 9.922 V & Full-Scale (FS) \\
254 & 9.844 V & FS-1 LSB \\
129 & 0.078 V & \\
128 & 0.000 V & Zero-Scale \\
127 & -0.078 V & \\
1 & -9.922 V & Neg Full-Scale \\
\hline
\end{tabular}

FIGURE 7: AGND Biasing Scheme Providing Offset Output Range
2. For optimum performance, bypass \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\) (if using negative supply voltage) with \(0.1 \mu \mathrm{~F}\) ceramic disk capacitors to shunt high-frequency spikes. Also use in parallel \(6.8 \mu\) to \(10 \mu \mathrm{~F}\) capacitors to provide a charge reservoir for lower frequency load change requirements. The reference output ( \(\mathrm{V}_{\text {REF }} \mathrm{OUT}\) ) should be bypassed with a \(10 \mu \mathrm{~F}\) tantulum capacitor to optimize reference output stability during data input changes. This helps to minimize digital crosstalk.
3. Power Supply Sequencing - No special requirements exist with the DAC-8426. However, users should be aware that often the 5 V logic supply may be powered up momentarily prior to the +15 V analog supply. In this situation, the DAC8426 ESD input protection diodes will forward bias if the applied input logic is at logic "1". No damage will result to the input since the DAC-8426 is designed to withstand momentary currents of up to 130 mA . This situation will likely exist for any DAC or ADC operating from a separate analog supply.
4. ESD input protection - Attention has been given in the design of the DAC-8426 to ESD sensitivity. Using the human body model test technique (MIL-STD 3015.4) the DAC-8426 generally will withstand 1500V ESD transients on all pins. Handling and testing prior to PCB insertion generally exposes ICs to the toughest environment they will experience. Once the IC is soldered in the PCB, it is still important to consider any traces that connect to PCB edge connectors. These traces should be protected with appropriate devices

\section*{DAC-8426}
especially if the boards will experience field replacement or adjustment. Handling the exposed edge connectors by field maintaince people in a low humidity environment can produce 20kV ESD transients which will be detrimental to almost any integrated IC connected to the edge connector.
MICROPROCESSOR INTERFACING
The DAC-8426 easily interfaces to most 8 - and 16 -bit wide databus systems. Serial and 4-bit busses can also be accommodated with additional latches and control circuitry. Interfacing can be accomplished with data bus transfers running with 50 ns write pulse widths.
Examples of various microprocessor interface circuits are provided in Figures 8 through 12. These figures have omitted circuitry not essential to the bus interface. The design process should include review of the DAC-8426 timing diagram with the \(\mu \mathrm{P}\) system timing diagram.


FIGURE 8: DAC-8426 to 8085A Interface (Simplified circuit, only lines of interest are shown.)


FIGURE 9: DAC-8426 to Z-80 Interface (Simplified circuit, only lines of interest are shown.)


FIGURE 10: DAC-8426 to 6809 Interface (Simplified circuit, only lines of interest are shown.)


FIGURE 11: DAC-8426 to 6502 Interface (Simplified circuit, only lines of interest are shown.)


FIGURE 12: DAC-8426 to 68000 Interface (Simplified circuit, only lines of interest are shown.)

\section*{FEATURES}
- \(\pm 1 / 2\) LSB Total Unadjusted Error
- \(2 \mu \mathrm{~s}\) Settling Time
- Serial Data Input
- \(\pm\) Full-Scale Output Set by \(\mathrm{V}_{\text {feF }} \mathrm{H}\) and \(\mathrm{V}_{\text {REF }} \mathrm{L}\)
- Unipolar and Bipolar Operation
- TTL Input Compatible
- 20-Pin DIP or SOL Package
- Low Cost

\section*{APPLICATIONS}
- Voltage Set Point Control
- Digital Offset \& Gain Adjustment
- Microprocessor Controlled Calibration
- General Purpose Trimming Adjustments

\section*{FUNCTIONAL DIAGRAM}


ELECTRICAL CHARACTERISTICS: (Note 1) Unless otherwise noted, SINGLE SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{H}=+5 \mathrm{~V}\), \(V_{R E F} L=0 \mathrm{~V}\); or DUAL SUPPLY: \(\mathrm{V}_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{L}=-2.5 \mathrm{~V}\); F GRADE: \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\); B GRADE: \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITION & & MIN & \[
\text { AC- } 88
\]
TYP & MAX & UNITS \\
\hline \multicolumn{5}{|l|}{STATIC ACCURACY All specifications apply for DACs A, B, C, D, E, F, G, H} & & & \\
\hline Resolution & N & & & 8 & - & - & Bits \\
\hline Total Unadjusted Error (Note 2) & TUE & & & - & - & \(\pm 1 / 2\) & LSB \\
\hline Differential Nonlinearity (Note 3) & DNL & & & - & - & \(\pm 1\) & LSB \\
\hline Full Scale Error & \(\mathrm{G}_{\text {FSE }}\) & & & - & - & \(\pm 1 / 2\) & LSB \\
\hline Zero Code Error & \(\mathrm{V}_{\text {ZSE }}\) & & & - & - & \(\pm 1 / 2\) & LSB \\
\hline DAC Output Resistance & \(\mathrm{R}_{\text {OUT }}\) & & & 8 & 12 & 16 & k \(\Omega\) \\
\hline DAC Output Resistance Match & \(\Delta \mathrm{R}_{\text {OUT }} / \mathrm{R}_{\text {O }}\) & & & - & 0.5 & - & \% \\
\hline \multicolumn{8}{|l|}{REFERENCE INPUT} \\
\hline \multirow{2}{*}{Voltage Range (Note 5)} & \(\mathrm{V}_{\text {REF }} \mathrm{H}^{\text {r }}\) & Pins 2 \& 19 & & \(V_{\text {REF }} \mathrm{L}\) & - & \(\left(V_{D D}{ }^{-4}\right)\) & \multirow{2}{*}{V} \\
\hline & \(V_{\text {REF }} \mathrm{L}\) & Pins 1 \& 20 & & \(V_{\text {ss }}\) & - & \(\mathrm{V}_{\text {REF }} \mathrm{H}\) & \\
\hline Input Resistance & \(\mathrm{V}_{\text {REF }} \mathrm{H}\) & Digital Input & & 2 & 3 & - & k \(\Omega\) \\
\hline Input Resistance Match & \(\Delta R_{\text {REF }} \mathrm{H} / \mathrm{R}\) & Digital Inputs & & - & 0.5 & - & \% \\
\hline Reference Input Capacitance (Note 4) & \(\mathrm{C}_{\text {REF }}\) & Digital Inputs Digital Inputs & Zeros Ones & - & \[
\begin{aligned}
& 50 \\
& 75
\end{aligned}
\] & \[
\begin{array}{r}
75 \\
100
\end{array}
\] & pF \\
\hline \multicolumn{8}{|l|}{DIGITAL INPUTS} \\
\hline Logic High & \(V_{\text {INH }}\) & & & 2.4 & - & - & V \\
\hline Logic Low & \(\mathrm{V}_{\text {INL }}\) & & & - & - & 0.8 & V \\
\hline Input Current & \(\mathrm{IIN}_{\text {I }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) or + & & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance (Note 4) & \(\mathrm{C}_{\text {IN }}\) & & & - & 4 & 8 & pF \\
\hline \multicolumn{4}{|l|}{Input Coding} & \multicolumn{4}{|c|}{BINARY} \\
\hline \multicolumn{8}{|l|}{POWER SUPPLIES (Note 6)} \\
\hline Positive Supply Current & IDD & Dual Supply & TTL CMOS & - & \[
\begin{array}{r}
1 \\
0.2
\end{array}
\] & \[
\begin{array}{r}
2 \\
0.4
\end{array}
\] & mA \\
\hline Negative Supply Current & Iss & Dual Supply & & - & 0.01 & 0.2 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\text {DISS }}\) & \multicolumn{2}{|l|}{Single Supply Operation Dual Supply Operation} & - & \[
\begin{aligned}
& 12 \\
& 12
\end{aligned}
\] & \[
\begin{aligned}
& 24 \\
& 25
\end{aligned}
\] & mW \\
\hline DC Power Supply Rejection Ratio & PSRR & \(\Delta \mathrm{V}_{\text {D }}= \pm 5 \%\) & & - & 0.001 & 0.01 & \%/\% \\
\hline \multicolumn{8}{|l|}{DYNAMIC PERFORMANCE (Note 4)} \\
\hline \(\mathrm{V}_{\text {OUT }}\) Settling Time & \(t_{s}\) & \(\pm 1 / 2\) LSB Err & and & - & 0.8 & 2 & \(\mu \mathrm{s}\) \\
\hline Channel-to-Channel Crosstalk (Note 7) & CT & Measured Be & en Adja & - & 80 & - & nVs \\
\hline
\end{tabular}

\section*{DAC-8800}

ELECTRICAL CHARACTERISTICS: (Note 1) Unless otherwise noted, SINGLE SUPPLY: \(\mathrm{V}_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+5 \mathrm{~V}\), \(V_{R E F}=0 \mathrm{~V}\); or DUAL SUPPLY: \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{L}=-2.5 \mathrm{~V} ;\) F GRADE: \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\); B GRADE: \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\). Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \begin{tabular}{l}
DAC-88 \\
TYP
\end{tabular} & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{SWITCHING CHARACTERISTICS (Notes 4, 8)} \\
\hline Input Clock Pulse Width & \({ }^{1} \mathrm{CH},{ }^{\text {t }} \mathrm{CL}\) & Clock Level High or Low & 60 & - & - & ns \\
\hline Data Setup Time & \(\mathrm{t}_{\mathrm{Ds}}\) & & 30 & - & - & ns \\
\hline Data Hold Time & \(\mathrm{t}_{\mathrm{DH}}\) & & 30 & - & - & ns \\
\hline DAC Register Load Pulse Width & \({ }_{\text {LD }}\) & & 50 & - & - & ns \\
\hline Clear Pulse Width & \({ }^{\text {c CLR }}\) & & 50 & - & - & ns \\
\hline Clock Edge to Load Time & \({ }^{\text {ckLD }}\) & & 50 & - & - & ns \\
\hline Load Edge to Next Clock Edge Time & \({ }_{\text {tock }}\) & & 50 & - & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}
1. Testing performed in SINGLE SUPPLY mode, except IDD \({ }^{\prime} I_{S S}\), and PSRR which are tested in DUAL SUPPLY mode.
2. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
3. All devices guaranteed monotonic over the full operating temperature range.
4. Guaranteed by design and not subject to production test.
5. \(\mathrm{V}_{D D^{-}}-4\) volts is the maximum reference voltage for the above specifications. Also \(\mathrm{V}_{\mathrm{REF}} \mathrm{H} \geq \mathrm{V}_{\text {REF }} \mathrm{L}\).
6. Digital Input voltages \(\mathrm{V}_{I N}=\mathrm{V}_{I N L}\) or \(\mathrm{V}_{I N H}\) for TTL condition; \(\mathrm{V}_{I N}=0 \mathrm{~V}\) or +5 V for CMOS condition. DAC outputs unloaded. \(P_{D I S S}\) is calculated from ( \(I_{D D} \times V_{D D}\) ) \(+\left(I_{s s} \times V_{S S}\right)\).
7. Measured at \(\mathrm{V}_{\text {OUT }}\) pin where an adjacent \(\mathrm{V}_{\text {OUT }}\) pin is making a full-scale voltage change.
8. See timing diagram for location of measured values.

\section*{DETAILED DAC-8800 BLOCK DIAGRAM}


1. \(V_{R E F} L_{1}\)
2. \(V_{\text {REF }} H_{1}\)
3. \(V_{O U T} A\)
4. \(\mathrm{V}_{\text {OUT }}{ }^{\mathrm{B}}\)
5. \(V_{\text {OUT }} \mathrm{C}\)
6. \(V_{\text {OUT }} D\)
7. \(V_{D D}\)
9. CLK
10. CLK
11. GND
12. CLR
13. \(\overline{\mathrm{LD}}\)
14. \(V_{s s}\)
15. \(\mathrm{V}_{\text {OUT }}^{\text {S }}\)
16. \(V_{\text {OUT }} F\)
17. \(V_{\text {OUT }} G\)
18. \(\mathrm{V}_{\mathrm{OUT}} \mathrm{H}\)
19. \(V_{R E F} H_{2}\)
20. \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}_{2}\)

DIE SIZE \(0.151 \times 0.130\) inch, \(\mathbf{1 9 , 6 3 0} \mathbf{~ s q}\). mils


WAFER TEST LIMITS at \(\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{H}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{L}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-8800G LIMIT & UNITS \\
\hline Total Unadjusted Error & TUE & & \(\pm 1 / 2\) & LSB MAX \\
\hline Differential Nonlinearity & DNL & & \(\pm 1\) & LSB MAX \\
\hline Full Scale Error & GFSE & & \(\pm 1 / 2\) & LSB MAX \\
\hline Zero Code Error & VZSE & & \(\pm 1 / 2\) & LSB MAX \\
\hline DAC Output Resistance & Rout & & \[
\begin{array}{r}
8 \\
16
\end{array}
\] & \(k \Omega\) MIN k \(\Omega\) MAX \\
\hline Reference Input Resistance & \(\mathrm{R}_{\text {REF }} \mathrm{H}\) & Digital Inputs \(=55 \mathrm{H}\) & 2 & \(k \Omega\) MIN \\
\hline Digital Inputs High & \(\mathrm{V}_{\text {INH }}\) & & 2.4 & \(V\) MIN \\
\hline Digital Inputs Low & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & \(V\) MAX \\
\hline Digital Input Current & \(\mathrm{I}_{1 \times}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or +5 V & \(\pm 1\) & \(\mu \mathrm{AMAX}\) \\
\hline Positive Supply Current & IDD & \(\begin{array}{ll}v_{\text {SS }}=-5 \mathrm{~V} & \text { TTL } \\ & \text { CMOS }\end{array}\) & \[
\begin{array}{r}
2 \\
0.4
\end{array}
\] & mA MAX \\
\hline Negative Supply Current & Iss & \(\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}\) & 0.2 & mA MAX \\
\hline DC Power Supply Rejection Ratio & PSRR & \(\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%\) & 0.01 & \%/\% MAX \\
\hline
\end{tabular}

\section*{NOTE:}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS \(\left(T_{A}=+25^{\circ} \mathrm{C}\right.\), unless otherwise noted)

\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\boldsymbol{\Theta}_{\text {jA }}\) (Note 1) & \(\boldsymbol{\theta}_{\text {IC }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} / W\) \\
\hline 20-Pin Plastic DIP \((P)\) & 69 & 27 & \({ }^{\circ} \mathrm{C} / W\) \\
\hline \(20-\operatorname{Pin}\) SO \((\mathrm{S})\) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP, and P-DIP packages; \(\boldsymbol{\theta}_{j A}\) is specified for device soldered to printed circuit board for SO package.

\section*{CAUTION:}
1. Do not apply voltages higher than \(V_{D D}\) or less than \(V_{S S}\) potential on any terminal.
2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to device.

TABLE 1: PIN Function Description
\begin{tabular}{|c|c|c|}
\hline PIN & MNEMONIC & DESCRIPTION \\
\hline 1 & \(V_{\text {REF }} \mathrm{L}_{1}\) & External DAC voltage reference input shared by DAC A, B, C, D. \(V_{\text {REF }} L_{1}\) determines the lowest negative DAC output voltage. \(V_{R E F} L_{1}\) must be equal to or more positive than \(V_{S S}\). \\
\hline 2 & \(V_{\text {REF }} \mathrm{H}_{1}\) & External DAC voltage reference input shared by DAC \(A, B, C, D . V_{\text {REF }} H_{1}\) determines the highest positive DAC output voltage. \\
\hline 3 & \(V_{\text {OUT }}{ }^{\text {A }}\) & DAC A Output \\
\hline 4 & \(V_{\text {OUT }}{ }^{\text {B }}\) & DAC B Output Output voltage determined by external V \\
\hline 5 & \(V_{\text {OUT }}{ }^{\text {c }}\) & DAC C Output \(\int\) Output voltage determined by external \(\mathrm{V}_{\text {REF }} \mathrm{H}_{1}\) and \(\mathrm{V}_{\text {REF }} L_{1}\). \\
\hline 6 & \(V_{\text {OUT }}{ }^{\text {D }}\) & DAC D Output \\
\hline 7 & \(V_{D D}\) & Positive supply, allowable input voltage range +4.5 V to +16 V . \\
\hline 8 & SDI & Serial Data Input 7 \\
\hline 9 & CLK & Serial Clock Input, positive edge triggered \(\}\) TTL Input Compatible \\
\hline 10 & \(\overline{\text { CLK }}\) & Clock Enable or Serial Clock Input, negative edge triggered \(\int\) \\
\hline 11 & GND & Ground \\
\hline 12 & \(\overline{C L R}\) & Clear Input (Active Low), Asynchronous TTL compatible input that resets all DAC registers to zero code. \\
\hline 13 & \(\overline{\mathrm{LD}}\) & Load DAC Register Strobe, TTL compatible input that transfers data bits from serial input register into the decoded DAC register. See Table 2. \\
\hline 14 & \(V_{\text {ss }}\) & Negative Supply, allowable input voltage range 0 V to -12 V . \\
\hline 15 & \(V_{\text {OUT }}{ }^{\text {E }}\) & DAC E Output \\
\hline 16 & \(V_{\text {OUT }}{ }^{\text {F }}\) & DAC F Output \\
\hline 17 & \(V_{\text {OUT }}{ }^{\text {G }}\) &  \\
\hline 18 & \(\mathrm{V}_{\text {OUT }}{ }^{\text {H }}\) & DAC H Output \\
\hline 19 & \(V_{\text {REF }} \mathrm{H}_{2}\) & External DAC voltage reference input shared by DAC E, F, G, H. V \(\mathrm{REF} \mathrm{H}_{2}\) determines the highest positive DAC output voltage. \\
\hline 20 & \(\mathrm{V}_{\text {REF }} \mathrm{L}_{2}\) & External DAC voltage reference input shared by DAC E, F, G, H. \(\mathrm{V}_{\text {REF }} L_{2}\) determines the lowest negative DAC output voltage. \(V_{R E F} L_{2}\) must be equal to or more positive than \(V_{S S}\). \\
\hline
\end{tabular}


DETAIL SERIAL DATA INPUT TIMING ( \(\overline{C L K}=0\) )

\(\overline{C L K}\) INPUT (PIN 10) TIMING IS EXACTLY INVERTED FROM CLK INPUT (PIN 9 )

CLEAR OPERATION


FIGURE 1: Timing Diagrams

TABLE 2: Serial Input Decode Table


TABLE 3: Logic Control Input Truth Table
\begin{tabular}{ccc}
\hline CLK & CLK & INPUT SHIFT REGISTER OPERATON \\
\hline\(\uparrow\) & L & Shift Data \\
H & \(\downarrow\) & Shift Data \\
L & X & No Operation \\
X & H & No Operation \\
\hline
\end{tabular}

\section*{DAC-8800}

TYPICAL PERFORMANCE CHARACTERISTICS


DAC OUTPUT SETTLING TIME POSITIVE \& NEGATIVE TRANSITIONS


UPPER TRACE: \(t_{L O}\) INPUT (5V/DIV)
LOWER TRACE: \(V_{\text {OUT }} A\) (2V/DIV)
CONDITIONS: \(\quad V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}_{1}=+5 \mathrm{~V}\), \(V_{\text {REF }} L_{1}=O V, V_{S S}=O V\), \(R_{L}=1 M \Omega, C_{L}=3.4 \mathrm{pF}\)

DAC OUTPUT CHANNEL-TOCHANNEL CROSSTALK BOTH TRANSITIONS


UPPER TRACE: \(V_{\text {OUT }}\) A 0 TO +5 V CHANGE LOWER TRACE: \(V_{\text {OUT }}{ }^{B}\) (1V/DIV)
CONDITIONS: \(\quad V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}_{1}=+5 \mathrm{~V}\),
\(V_{\text {REF }} L_{1}=O V, V_{S S}=O V\),
\(R_{L}=1 \mathrm{M} \Omega, C_{L}=3.4 \mathrm{pF}\)

SUPPLY CURRENT vs TEMPERATURE


EXPANDED DAC OUTPUT SETTLING TIME POSITIVE TRANSITION


UPPER TRACE: \(t_{\text {LD }}\) INPUT (5V/DIV) LOWER TRACE: \(V_{\text {OUT }} A\) (IV/DIV) CONDITIONS: \(V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{H}_{1}=+5 \mathrm{~V}\), \(V_{\text {REF }} L_{1}=O V, V_{S S}=O V\), \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=3.4 \mathrm{pF}\)

EXPANDED DAC OUTPUT CHANNEL-TO-CHANNEL CROSSTALK NEGATIVE TRANSITION


UPPER TRACE: \(V_{\text {OUT }} A+5 V\) TO OV CHANGE LOWER TRACE: \(V_{\text {OUT }}{ }^{B}\) ( \(100 \mathrm{mV} / \mathrm{DIV}\) )
CONDITIONS: \(\quad V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{FEF}} \mathrm{H}_{1}=+5 \mathrm{~V}\), \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}_{1}=\mathrm{OV}, \mathrm{V}_{\mathrm{SS}}=\mathrm{OV}\), \(R_{L}=1 \mathrm{M} \Omega, C_{L}=3.4 \mathrm{pF}\)

POWER SUPPLY REJECTION RATIO vs FREQUENCY


EXPANDED DAC OUTPUT SETTLING TIME NEGATIVE TRANSITION


UPPER TRACE: \({ }^{t}\) LD INPUT (5V/DIV) LOWER TRACE: \(V_{\text {OUT }} A\) (TV/DIV) CONDITIONS: \(\quad V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{FEF}} \mathrm{H}_{1}=+5 \mathrm{~V}\), \(V_{\text {REF }} L_{1}=O V, V_{S S}=O V\), \(R_{L}=1 \mathrm{M} \Omega, C_{L}=3.4 \mathrm{pF}\)

EXPANDED DAC OUTPUT CHANNEL-TO-CHANNEL CROSS-
TALK POSITIVE TRANSITION


UPPER TRACE: VOUTA OTO +5V CHANGE LOWER TRACE: \(V_{\text {OUT }}{ }^{B}(100 \mathrm{mV} / \mathrm{DIV})\)
CONDITIONS: \(\quad V_{D D}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{H}_{1}=+5 \mathrm{~V}\), \(V_{\text {REF }}=O V, V_{S S}=O V\), \(R_{L}=1 \mathrm{M} \Omega, C_{L}=3.4 \mathrm{pF}\)

\section*{CIRCUIT OPERATION}

The DAC-8800 provides a programmable voltage output adjustment capability. Changing the programmed output voltage of each DAC is accomplished by clocking in an 11-bit serial data word into pin SDI (Serial Data Input). The format of this data word is three address bits, MSB first, followed by 8 data bits, MSB first. Table 2 provides the serial input decode table for data loading. DAC outputs can be changed one at a time in random sequence. The fast serial-data clocking of 6.6 MHz makes it possible to load all 8 DACs in as little time as 14 microseconds. The exact timing requirements are provided in Figure 1.
A clear ( \(\overline{\mathrm{CLR}}\) ) input pin allows the circuit to be powered-up in the all zero state or a system reset pulse connected to CLR can asynchronously clear all data registers.


FIGURE 2: DAC-8800 TrimDAC \({ }^{\text {TM }}\) Equivalent DAC Circuit
The output voltage range is determined by the external input voltages applied to \(V_{\text {REF }} H\) and \(V_{\text {REF }} L\). See Figure 2 for a simplified equivalent DAC circuit. If a negative supply is used on \(V_{S S}\) then \(V_{\text {REF }} L\) may be set negative resulting in a programmable bipolar output voltage swing.
The actual output voltage, \(\mathrm{V}_{\mathrm{OUT}}\), depends on \(\mathrm{V}_{\mathrm{REF}} \mathrm{H}\) and \(\mathrm{V}_{\text {REF }} \mathrm{L}\) as follows:
\(\mathrm{V}_{\mathrm{OUT}}(\mathrm{D})=\mathrm{D} \times\left(\mathrm{V}_{\text {REF }} \mathrm{H}-\mathrm{V}_{\text {REF }} \mathrm{L}\right) / 256+\mathrm{V}_{\text {REF }} \mathrm{L}\)
where \(D\) is a whole number binary digital input word loaded into the DAC register. For example, when \(\mathrm{V}_{\text {REF }} \mathrm{H}=+5 \mathrm{~V}\) and \(\mathrm{V}_{\text {REF }} \mathrm{L}=\) OV unipolar output operation results with the following binary digital inputs:
\begin{tabular}{lll}
\hline D & \(\mathrm{V}_{\text {OUT }}(\mathrm{D})\) & \(\mathbf{V}_{\text {REF }} \mathrm{H}=\boldsymbol{+ 5 . 0 0 \mathrm { V } ; \mathrm { V } _ { \text { REF } } \mathrm { L } = \mathbf { 0 V }}\) \\
\hline 255 & 4.98 V & Full-Scale \\
\hline 128 & 2.50 V & Half-Scale \\
\hline 1 & 0.02 V & 1 LSB \\
\hline 0 & 0.00 V & \begin{tabular}{l} 
Zero-Scale also generated \\
When CLR Input Activated
\end{tabular} \\
\hline
\end{tabular}

Bipolar output operation is achieved when \(\mathrm{V}_{\text {REF }} \mathrm{H}=+2.5 \mathrm{~V}\) and \(V_{R E F} L=-2.5 \mathrm{~V}\), also note \(V_{S S}\) must be equal to or more negative than \(V_{R E F} L . V_{S S}=-5 \mathrm{~V}\) is a good choice for this example. The following example lists the actual bipolar output voltages produced by the binary digital input which would now be considered offset-binary coded:
\begin{tabular}{lcl}
\hline D & \(\mathbf{V}_{\text {OUT }}(\mathrm{D})\) & \(\mathbf{V}_{\text {REF }} \mathbf{H}=\mathbf{+ 2 . 5 0 V} ; \mathbf{V}_{\text {REF }} \mathbf{L}=\mathbf{- 2 . 5 0 V}\) \\
\hline 255 & 2.48 V & Positive Full-Scale \\
\hline 129 & 0.02 V & Positive 1 LSB \\
\hline 128 & 0.00 V & Bipolar Zero-Scale \\
\hline 127 & -0.02 V & Negative 1 LSB \\
\hline 0 & -2.50 V & Negative Full-Scale \\
\hline
\end{tabular}

REFERENCE INPUTS \(\left(V_{\text {REF }} H_{1}, V_{\text {REF }} L_{1}, V_{\text {REF }} H_{2}, V_{\text {REF }} L_{2}\right)\)
The external voltages connected to the \(\mathrm{V}_{\text {REF }}\) input pins determine the programmable output voltage ranges of the two sets of four DACs in the DAC-8800. Specifically, \(V_{\text {REF }} H_{1}\) and \(V_{R E F} L_{1}\) are connected to DACs, A, B, C, D, and \(V_{\text {REF }} H_{2}\) and \(V_{\text {REF }} L_{2}\) are connected to DACs E, F, G, H.
Inspection of the DAC-8800 equivalent DAC circuit (Figure 2) shows the external \(\mathrm{V}_{\text {REF }} \mathrm{H}\) and \(\mathrm{V}_{\text {REF }} \mathrm{L}\) inputs connected to the internal DAC switches. During updating, the DAC switches produce transient current flowing from \(\mathrm{V}_{\mathrm{REF}} \mathrm{H}\) to \(\mathrm{V}_{\text {REF }} \mathrm{L}\). It is recommended to place \(0.01 \mu \mathrm{~F}\) bypass capacitors across the \(\mathrm{V}_{\text {REF }} \mathrm{H}\) and \(V_{R E F} L\) inputs to minimize the voltage transients.

A wide range of external voltage references can be used subject to the reference input voltage range boundary conditions. First \(\mathrm{V}_{\text {REF }} \mathrm{H}\) should always be more positive than \(\mathrm{V}_{\text {REF }} \mathrm{L}\). DC voltages are recommended. \(\mathrm{V}_{\text {REF }} \mathrm{L}\) can be equal to the negative power supply \(\mathrm{V}_{\mathrm{SS}}\). This feature results in single supply operation when \(V_{S S}\) is at ground. \(V_{\text {REF }} H\) should not be closer than four volts to \(V_{D D}\). This is due to the DAC-8800 NMOS only DAC switches which will no longer operate properly if \(V_{\text {REF }} H\) is closer to \(V_{D D}\) than four volts. Total unadjusted error degrades when ( \(\mathrm{V}_{\mathrm{DD}}-\) \(V_{\text {REF }} H\) ) is less than four volts as shown in Figure 3.


FIGURE 3: Effect on TUE Operating Beyond \(\left(V_{D D}-V_{R E F} H\right)>4 V\) Limit

\section*{RECOMMENDED OPERATING POWER SUPPLY VOLTAGE RANGES}

Although the DAC-8800 is thoroughly specified for operation with \(V_{p D}=+12 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}\) or- 5 V , it will still function with the following recommended boundary conditions:
- \(\left(V_{D D}-V_{S S}\right)<18 V\)
- \(4.5 \mathrm{~V}<\mathrm{V}_{D D}<16 \mathrm{~V}\)
- \(\mathrm{OV}>\mathrm{V}_{\mathrm{SS}}>-12 \mathrm{~V}\)

In all cases the reference voltage boundary conditions still apply. The boundary conditions described here make it possible to use DAC-8800 with a wide variety of readily available supply voltages. Some choices include, but are not limited to:
\(\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}=+15 \mathrm{~V} / 0 \mathrm{~V} ;+12 \mathrm{~V} / 0 \mathrm{~V} ;+12 \mathrm{~V} /-5 \mathrm{~V} ;+5 \mathrm{~V} /-5 \mathrm{~V} ;+5 \mathrm{~V} /-12 \mathrm{~V}\)

DAC OUTPUTS (V \(\left.{ }_{\text {OUT }} A, B, C, D, E, F, G, H\right)\)
The eight D/A converter voltage outputs have a constant output resistance independent of digital input code. The distribution of \(R_{\text {OuT }}\) from DAC to DAC within the DAC-8800 typically matches by \(0.5 \%\). Device to device \(R_{\text {out }}\) matching is process-lot to proc-ess-lot dependent having a \(\pm 20 \%\) variation. The change in \(\mathrm{R}_{\text {out }}\) with temperature is very small as a result of PMI's low temperature coefficient SiCr thin-film resistor process.
The nominal DAC output capacitance measures three picofarads and has little variation with temperature.
One aspect of the nominal \(12.5 \mathrm{k} \Omega\) DAC output resistance is channel-to-channel crosstalk. Under a worst case condition of adjacent DAC outputs when DAC A makes a five volt output voltage change DAC B exhibits a 300 mV voltage transient. See photograph in typical characteristics section of data sheet.
The channel-to-channel crosstalk is due to the 0.15 pF inter-pin package capacitance. A FET probe with 3.4 pF input capacitance was used to measure the DAC output channel-to-channel crosstalk characteristics shown. In voltage transient sensitive applications, minimization of crosstalk can be accomplished by placing ground traces between adjacent DAC output pins. DAC output bypass capacitors will also minimize voltage transients.
Output settling time has a dominant pole response as the photograph in the typical characteristics section shows. The output settling time characteristic consists of an 80 nanosecond propagation delay followed by a single RC decay waveform determined by the nominal \(R_{\text {OUT }}\) of \(12.5 \mathrm{k} \Omega\) times \(\mathrm{C}_{\text {OUT }}\) plus \(\mathrm{C}_{\text {LOAD }}\) which includes the oscilloscope probe.
The digital feedthrough from the serial data inputs ‘CLK, and SDI) to the DAC outputs measures less than 20 mV .

\section*{DIGITAL INTERFACING}

The DAC-8800 contains a siandard three-wire serial input control interface. The three inputs are clock (CLK), load ( \(\overline{\mathrm{LD}}\) ), and serial data input (SDI). A \(\overline{C L K}\) input pin is available for negative edge triggered data loading. The edge sensitive clock input pin requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation they should be debounced by a flip-flop or other suitable means.
The logic control input truth table (Table 3) defines operation of the serial data input register.
The CLK input is used to place data in the serial data input register. The unused clock input (CLK or CLK) should be tied to the active state (CLK \(=1\) or \(\overline{C L K}=0\) for active). The load strobe ( \(\overline{\mathrm{LD}}\) ) which must follow the eleventh active CLK edge transfers the


FIGURE 4: Three-Wire Serial Interface Connections


FIGURE 5a: Decoding Multiple DAC-8800s
data from the serial data input register to the DAC register decoded from the first three address bits clocked into the input register. Any extra CLK edges after the eleventh edge looses the first bits shifted in. See Table 2 for a complete description. See Figure 4 for an example using the CLK input pin to clock data into the SDI.

The unused clock input of Figure 4 can be used to provide a chip select ( \(\overline{\mathrm{CS}}\) ) feature for applications using more than one DAC8800. Figure 5 a shows the proper connection and timing of the CLK inputs which assures that the \(\overline{\mathrm{CLK}}\) acting as a chip select \((\overline{C S})\) is taken to the active low state selecting the desired DAC8800.

Another method of decoding multiple DAC-8800s is shown in Figure 5b. Here all the DAC serial input registers receive the same input data; however, only one of DAC's \(\overline{L D}\) input is activated to transfer its serial input register contents into the destination DAC register. In this circuit the \(\overline{\mathrm{LD}}\) timing generated by the address decoder should follow the DAC-8800 standard timing requirements. Note the address decoder should not be activated by its \(\overline{W R}\) input while the coded address inputs are changing.


FIGURE 5b: Decoding Multiple DAC-8800s Using the \(\overline{L D}\) Input Pin

\section*{APPLICATIONS}

\section*{DIGITALLY PROGRAMMABLE AUDIO AMPLIFIER}

The DAC-8800 is well suited to digitally control the gain or attenuation settings of eight voltage controlled amplifiers (VCAs). In professional audio mixing consoles, music synthesizers and other audio processor's VCAs, such as the SSM-2014, adjust audio channel gain and attenuation from front panel potentiometers. The VCA provides a clean gain transition control of audio level when the slew rate of the analog input control voltage \(\left(V_{C}\right)\) is properly chosen. Taking advantage of the \(12.5 \mathrm{k} \Omega\) nominal output resistance of the DAC-8800 it is very easy to control the slew rate of \(\mathrm{V}_{\text {OUT }}\) by appropriate selection of \(\mathrm{C}_{\text {OUT }}\). Figure 6 shows one channel of a digitally programmable audio amplifier.
The reference high \(\left(V_{\text {REF }} H\right.\) ) and reference low \(\left(V_{\text {REF }} L\right)\) input voltages of the DAC-8800 provide a digitally programmable output voltage of -1.2 V to +1.2 V which is connected to the control voltage \(\left(V_{C}\right)\) input terminal of the SSM-2014 VCA. The gain of the SSM-2014 is guaranteed to change from -15 dB to +15 dB for 1.2 to -1.2 V input \(\mathrm{V}_{\mathrm{c}}\) voltage. \(\mathrm{A}_{\text {OUT }}\) of \(0.1 \mu \mathrm{~F}\) provides a control voltage transition time of 1.2 ms which generates a click free change in audio channel gain.


FIGURE 6: Digitally Programmable Amplifier

\section*{BUFFERING THE DAC-8800 OUTPUT}

External op amps can be used to buffer the output of the DAC8800's nominal \(12.5 \mathrm{k} \Omega\) output resistance. in Figure 7 a variety of possibilities are shown. The quad low power OP-420 is used as a simple buffer to reduce the output resistance of DACA. The OP-420 was chosen for its wide operating supply range, both single and dual, low power consumption, and low cost.
The next two DACs, B and C, are configured in a summing arrangement where DAC C provides the course output voltage setting and DAC \(B\) can be used for fine adjustment. The insertion of \(R_{1}\) in series with DAC \(B\) attenuates its contribution to the voltage sum node at the DAC C output.
DAC \(D\) in Figure 7 is in a noninverting gain of two configuration increasing the available output swing to 10 V . Appropriate choice of external op amp gain can achieve output voltage swings beyond the range of the DAC-8800 if the external op amp power supply voltages are sufficiently high. In addition, the op amp feedback network termination could be a bias voltage which would provide an offset to the output signal swing.

\section*{SETTING COMPARATOR TRIP POINTS}

The DAC-8800 is ideal to provide setpoints for voltage input comparators. In Figure 8 the very low power CMP-404 detects whether input voltage \(\left(V_{1 N}\right)\) is higher or lower than the programmed limit values providing TTL compatible output signals. The compactness of the DAC-8800 makes it ideal for high density testing applications found in pin head electronics.

\section*{DAC-8800}


FIGURE 7: Buffering the DAC-8800 Output


FIGURE 8: Setting the Comparator Trip Points

\section*{CURRENT SUMMING OUTPUT OPERATIONS}

Since the DAC-8800 has a constant output resistance regardless of digital input code, it can be used in a current summing application. Figure 9 depicts the DAC output connected to the inverting input of an OP-20 low power consumption op amp. An external feedback resistor sets the output signal swing according to the formula given. The gain accuracy of this circuit has a wide variation due to the \(30 \%\) output tolerance of the DAC-8800 \(R_{\text {out }}\) specification. A second DAC in the DAC- 8800 could be used with an external resistor summed into the OP-20 current summing node to digitally adjust the full-scale swing.

\section*{OPTICALLY ISOLATED TWO-WIRE INTERFACE}

Two-wire signal interfacing is often found in process control applications where electrical isolation of hazardous environments and minimization of wiring is necessary. Isolation transformers or optocouplers provide the high voltage isolation. Normally the DAC-8800 requires a three-wire interface to update the DAC contents. One technique which translates a twowire interface into the three-wire signal control required by the


FIGURE 9: Current Summing Output Operation

DAC-8800 is shown in Figure 10. A single package CMOS-logic dual-retriggerable one-shot MC14538 provides the solution. At rest the optocouplers are both OFF allowing the pull-up resistors to sit at logic high. No undefined transients should occur on the control input line \(\mathrm{V}_{\mathrm{C}}\) to avoid inadvertently clocking incorrect data into the DAC-8800 serial input register. When it is time to update one of the DAC-8800 DACs, the CONTROL line will go


FIGURE 10: Isolated Two-Wire Signal Interface for Serial Input DAC

\section*{DAC-8800}
low, triggering the first one-shot \(\left(\overline{Q_{1}}\right)\). At this time valid data should also be applied to the DATA input optocoupler. Sufficient time must be allowed before the control \(\left(V_{C}\right)\) input returns to logic high to make sure the DAC-8800 input data is stabilized. When \(\mathrm{V}_{\mathrm{C}}\) changes to logic high, the first DATA bit shifts into the DAC- 8800 serial data input register. The time constant of the first one-shot established by \(R_{1}\) and \(C_{1}\) should be at least twice as long as the basic CONTROL input clock period. This will prevent the \(\bar{Q}_{1}\) output from returning to the high state. The next control input negative edge retriggers the first one-shot and sets up the DAC-8800 clock for the next DATA bit. All eleven positive clock edges will fill the DAC-8800 serial input register and each negative clock edge will retrigger the first one shot. As soon as the CONiROL line returns to the passive state, the first one shot will time out, triggering the second one shot \(\left(\overline{Q_{2}}\right)\), which will produce the required load \(\overline{\mathrm{LD}}\) pulse for the DAC-8800 to transfer its serial input register contents to the internal DAC register completing the DAC update. The \(R_{1} C_{1}\) and \(R_{2} C_{2}\) times need to be designed based on the system's CONTROL-input clock rate. The optocoupler clocking rate must also be considered in setting the system clock rate.

\section*{BURN-IN CIRCUIT}


DAC-8840

FEATURES
Replaces 8 Potentiometers
1 MHz 4-Quadrant Multiplying Bandwidth
No Signal Inversion
Low Zero Output Error
Eight Individual Channels
3-Wire Serial Input
500 kHz Update Data Loading Rate
\(\pm 3\) Volt Output Swing
Midscale Preset, Zero Volts Out

\section*{APPLICATIONS}

\section*{Automatic Adjustment \\ Trimmer Replacement \\ Dynamic Level Adjustment \\ Special Waveform Generation and Modulation}

\section*{GENERAL DESCRIPTION}

The DAC-8840 provides eight general purpose digitally controlled voltage adjustment devices. The TrimDAC \({ }^{\mathrm{TM}}\) capability allows replacement of the mechanical trimmer function in new designs. The DAC-8840 is ideal for ac or dc gain control of up to 1 MHz bandwidth signals. The 4 -quadrant multiplying capability is useful for signal inversion and modulation often found in video convergence circuitry.
Internally the DAC-8840 contains eight voltage output CMOS digital-to-analog converters, each with separate reference inputs. Each DAC has its own DAC register which holds its output state. These DAC registers are updated from an internal serial-to-parallel shift register which is loaded from a standard 3-wire serial input digital interface. Twelve data bits make up the data word clocked into the serial input register. This data word is decoded where the first 4 bits determine the address of the DAC register to be loaded with the last 8 bits of data. A serial data output pin at the opposite end of the serial register allows simple daisy-chaining in multiple DAC applications without additional external decoding logic.

TrimDAC is a trademark of Analog Devices, Inc.

\section*{FUNCTIONAL BLOCK DIAGRAM}
 plies. For single 5 V supply applications consult the DAC-8841.

The DAC-8840 is available in 24-pin plastic DIP, cerdip, and SOIC-24 packages. A separate MIL-STD/883 data sheet for \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) operation is available on request.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min & Typ & Max & Units \\
\hline \begin{tabular}{l}
STATIC ACCURACY \\
Resolution \\
Integral Nonlinearity Differential Nonlinearity Output Offset Output Offset Drift
\end{tabular} & \begin{tabular}{l}
N \\
INL \\
DNL \\
\(\mathrm{V}_{\text {BZE }}\) \\
\(\mathrm{TCV}_{\mathrm{BZ}}\)
\end{tabular} & \begin{tabular}{l}
All Specifications Apply for DACs A, B \\
All Devices Monotonic
\[
\begin{aligned}
& \overline{\mathrm{PR}}=0, \text { Sets } \mathrm{D}=80_{\mathrm{H}} \\
& \overline{\mathrm{PR}}=0, \text { Sets } \mathrm{D}=80_{\mathrm{H}}
\end{aligned}
\]
\end{tabular} & \[
\begin{gathered}
8, \mathrm{D}, \\
8
\end{gathered}
\] & \[
\begin{aligned}
& \hline \text { F, G, H } \\
& \pm 1 / 4 \\
& 3 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 \\
& 25
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
LSB \\
LSB \\
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUTS \\
Voltage Range Input Resistance Input Capacitance
\end{tabular} & \begin{tabular}{l}
IVR \\
\(\mathrm{R}_{\mathrm{IN}}\) \\
\(\mathrm{C}_{\mathrm{IN}}\)
\end{tabular} & \begin{tabular}{l}
Applies to All Inputs \(\mathrm{V}_{\text {IN }} \mathrm{X}\) Note 1 \\
\(\mathrm{D}=2 \mathrm{~B}_{\mathrm{H}}\), Code Dependent \\
\(\mathrm{D}=\mathrm{FF}_{\mathrm{H}}\), Code Dependent
\end{tabular} & & \[
\begin{aligned}
& 6 \\
& 19
\end{aligned}
\] & 30 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{k} \Omega \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline DAC OUTPUTS Voltage Range Output Current Capacitive Load & \[
\begin{aligned}
& \text { OVR } \\
& \mathrm{I}_{\text {OUT }} \\
& \mathrm{C}_{\mathrm{L}}
\end{aligned}
\] & \begin{tabular}{l}
Applies to All Outputs \(\mathrm{V}_{\text {OUT }} \mathrm{X}\)
\[
\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\] \\
\(\Delta \mathrm{V}_{\text {OUt }}<1\) LSB \\
No Oscillation
\end{tabular} & \[
\begin{aligned}
& \pm 3 \\
& \pm 5
\end{aligned}
\] & \(\pm 10\) & 200 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA} \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Multiplying Gain Bandwidth Slew Rate \\
Positive \\
Negative \\
Total Harmonic Distortion \\
Spot Noise Voltage \\
Output Settling Time \\
Channel-to-Channel Crosstalk \\
Digital Feedthrough
\end{tabular} & \begin{tabular}{l}
GBW \\
SR+ \\
SR- \\
THD
\[
\begin{aligned}
& \mathrm{e}_{\mathrm{N}} \\
& \mathrm{t}_{\mathrm{s}} \\
& \mathrm{C}_{\mathrm{T}} \\
& \mathrm{Q}
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Applies to All DACs \\
\(\mathrm{V}_{\mathrm{IN}} \mathrm{X}=100 \mathrm{mV} \mathrm{p}-\mathrm{p}\) \\
Measured \(10 \%\) to \(90 \%\) \\
\(\Delta \mathrm{V}_{\text {OUT }} \mathrm{X}=+6 \mathrm{~V}\) \\
\(\Delta \mathrm{V}_{\text {OUT }} \mathrm{X}=-6 \mathrm{~V}\) \\
\(\mathrm{V}_{\mathrm{IN}} \mathrm{X}=4 \mathrm{~V}\) p-p, \(\mathrm{D}=\mathrm{FF}_{\mathrm{H}}\), \\
\(\mathrm{f}=1 \mathrm{kHz}, \mathrm{f}_{\mathrm{LP}}=80 \mathrm{kHz}\) \\
\(\mathrm{f}=1 \mathrm{kHz}\) \\
\(\pm 1 \mathrm{LSB}\) Error Band, D \(=0\) to \(\mathrm{FF}_{\mathrm{H}}\) \\
Measured Between Adjacent Channels,
\[
\begin{aligned}
& \mathrm{f}=100 \mathrm{kHz} \\
& \mathrm{~V}_{\mathrm{INX}}=0 \mathrm{~V}, \mathrm{D}=0 \text { to } 255_{10}
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
1.3 \\
1.3 \\
60
\end{tabular} & \[
\begin{aligned}
& 2.5 \\
& \\
& 4.0 \\
& 2.5 \\
& 0.01 \\
& \\
& 0.17 \\
& 3.5 \\
& \\
& 80 \\
& 6
\end{aligned}
\] & 6 & \begin{tabular}{l}
MHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
V/us \\
\% \\
\(\mu \mathrm{V} / \sqrt{\mathrm{Hz}}\) \\
\(\mu \mathrm{s}\) \\
dB \\
nVs
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Power Supply Current \\
Negative Supply Current \\
Power Dissipation DC Power Supply Rejection Ratio Power Supply Range
\end{tabular} & \begin{tabular}{l}
\(\mathrm{I}_{\mathrm{DD}}\) \\
\(\mathrm{I}_{\mathrm{ss}}\) \\
\(P_{\text {DISS }}\) \\
PSRR \\
PSR
\end{tabular} & \[
\begin{aligned}
& \overline{\mathrm{PR}}=0 \mathrm{~V} \\
& \overline{\mathrm{PR}}=0 \mathrm{~V} \\
& \overline{\mathrm{PR}}=0 \mathrm{~V}, \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \\
& \mathrm{~V}_{\mathrm{DD}},\left|\mathrm{~V}_{\mathrm{SS}}\right|
\end{aligned}
\] & 4.75 & \[
\begin{aligned}
& 19 \\
& 19 \\
& 190 \\
& 0.0002 \\
& 5.00
\end{aligned}
\] & \[
\begin{aligned}
& 26 \\
& 26 \\
& 260 \\
& 0.01 \\
& 5.25
\end{aligned}
\] & \begin{tabular}{l}
mA \\
mA \\
mW \\
\%/\% \\
V
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Logic High \\
Logic Low Input Current Input Capacitance Input Coding
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}} \\
& \mathrm{~V}_{\mathrm{IL}} \\
& \mathrm{I}_{\mathrm{L}} \\
& \mathrm{C}_{\mathrm{IL}}
\end{aligned}
\] & & & 7 inary & \[
\begin{aligned}
& 0.8 \\
& \pm 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL OUTPUT \\
Logic High \\
Logic Low
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OH}} \\
& \mathrm{v}_{\mathrm{OL}}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}
\end{aligned}
\] & 3.5 & & 0.4 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Maximum input voltage is always 2 V less than \(\mathrm{V}_{\mathrm{DD}}\).
Specifications subject to change without notice.
TIMING SPECIFICATIONS \(\begin{aligned} & \left(V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \text { All } \mathrm{V}_{1 \mathbb{}} \mathrm{X}=+3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right. \\ & \text { to }+85^{\circ} \mathrm{C} \text { apply for DAC-8840F, unless otherwise noted) }\end{aligned}\)
\begin{tabular}{l|l|l|l|l}
\hline Parameter & Symbol & Min & Max & Units \\
\hline Input Clock Pulse Width & \(\mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\mathrm{CL}}\) & 80 & & ns \\
Data Setup Time & \(\mathrm{t}_{\mathrm{DS}}\) & 40 & & ns \\
Data Hold Time & \(\mathrm{t}_{\mathrm{DH}}\) & 20 & & ns \\
CLK to SDO Propagation Delay & \(\mathrm{t}_{\mathrm{PD}}\) & & 120 & ns \\
DAC Register Load Pulse Width & \(\mathrm{t}_{\mathrm{LD}}\) & 70 & & ns \\
Preset Pulse Width & \(\mathrm{t}_{\mathrm{PR}}\) & 50 & & ns \\
Clock Edge to Load Time & \(\mathrm{t}_{\mathrm{CKLD}}\) & 30 & & ns \\
Load Edge to Next Clock Edge & \(\mathrm{t}_{\mathrm{LDCK}}\) & 60 & & ns \\
\hline
\end{tabular}

WAFER TEST LIMITS: \(v_{00}=+5 v, v_{s s}=-5 v\), all \(v_{m} x=+3 v, T_{A}=+25^{\circ}\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & \begin{tabular}{l}
DAC8840GBC \\
Limits
\end{tabular} & Units \\
\hline Integral Nonlinearity & INL & & \(\pm 1\) & LSB max \\
\hline Differential Nonlinearity & DNL & All Devices Monotonic & \(\pm 1\) & LSB max \\
\hline Output Offset & \(\mathrm{V}_{\text {BZE }}\) & \(\overline{\mathrm{PR}}=0\), Sets \(\mathrm{D}=80_{\mathrm{H}}\) & 25 & \(m V \max\) \\
\hline Input Resistance ( \(\mathrm{V}_{\text {IN }} \mathrm{X}\) ) & \(\mathrm{R}_{\text {IN }}\) & \(\mathrm{D}=2 \mathrm{~B}_{\mathrm{H}}\); Code Dependent & 3 & \(k \Omega\) min \\
\hline DAC Output Voltage Range & OVR & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 3\) & V min \\
\hline DAC Output Current & \(\mathrm{I}_{\text {OUT }}\) & \(\Delta \mathrm{V}_{\text {OUT }}<1\) LSB & \(\pm 5\) & mA min \\
\hline Slew Rate & & Measured 10\% to 90\% & & \\
\hline Positive & SR+ & \(\Delta \mathrm{V}_{\text {OUT }} \mathrm{X}=+6 \mathrm{~V}\) & 1.3 & \(\mathrm{V} / \mathrm{\mu s} \min\) \\
\hline Negative & SR- & \(\Delta \mathrm{V}_{\text {OUT }} \mathrm{X}=-6 \mathrm{~V}\) & 1.3 & \(\mathrm{V} / \mathrm{\mu s} \min\) \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\) & 26 & \(m A \max\) \\
\hline Negative Supply Current & \(\mathrm{I}_{\text {ss }}\) & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\) & 26 & \(m A \max\) \\
\hline DC Power Supply Rejection Ratio & PSRR & \(\overline{\mathrm{PR}}=0 \mathrm{~V}, \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \%\) & 0.01 & \%/\% max \\
\hline Logic Input High & \(\mathrm{V}_{\mathrm{IH}}\) & & 2.4 & V min \\
\hline Logic Input Low & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & V max \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{L}}\) & & \(\pm 10\) & \(\mu \mathrm{A}\) max \\
\hline Logic Output High & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}\) & 3.5 & V min \\
\hline L.ogic Output Low & \(\mathrm{V}_{\text {OL }}\) & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & 0.4 & V max \\
\hline
\end{tabular}

\section*{NOTE}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


DETAIL SERIAL DATA INPUT TIMING ( \(\overline{\operatorname{PR}}=\mathbf{= 1} 1\) )


\section*{PRESET TIMING}


Figure 1. Timing Diagram

\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline PIN & MNEMONIC & DESCRIPTION \\
\hline 1 & \(V_{\text {OUT }} \mathbf{C}\) & DAC C Output \\
\hline 2 & \(V_{\text {OUT }}\) B & DAC B Output \\
\hline 3 & \(V_{\text {Out }}{ }^{\text {A }}\) & DAC A Output \\
\hline 4 & \(\mathrm{V}_{10} \mathrm{~B}\) & DAC B Reference Input \\
\hline 5 & \(\mathrm{V}_{\text {IN }} \mathrm{A}\) & DAC A Reference Input \\
\hline 6 & GND & Ground \\
\hline 7 & \(\overline{\text { PR }}\) & Preset Input, Active Low, All DAC Registers \(=\mathbf{8 0}_{\mathbf{H}}\) \\
\hline 8 & \(V_{\text {IN }} E\) & DAC E Reference Input \\
\hline 9 & \(V_{\text {IN }} F\) & DAC F Reference Input \\
\hline 10 & \(V_{\text {OUT }} \mathrm{E}\) & DAC E Output \\
\hline 11 & \(V_{\text {OuT }}{ }^{\text {F }}\) & DAC F Output \\
\hline 12 & \(\mathbf{V}_{\text {Out }} \mathbf{G}\) & DAC G Output \\
\hline 13 & \(\mathrm{V}_{\text {Out }} \mathrm{H}\) & DAC H Output \\
\hline 14 & \(\mathrm{V}_{\text {IN }} \mathrm{G}\) & DAC G Reference Input \\
\hline 15 & \(\mathrm{V}_{\text {IN }} \mathrm{H}\) & DAC H Reference Input \\
\hline 16 & LD & Load DAC Register Strobe, Active High Input That Transfers the Data Bits from the Serial Input Register into the Decoded DAC Register. See Table I. \\
\hline 17 & CLK & Serial Clock Input, Positive Edge Triggered \\
\hline 18 & SDO & Serial Data Output, Active Totem Pole Output \\
\hline 19 & \(\mathrm{V}_{\mathbf{s s}}\) & Negative 5 V Power Supply \\
\hline 20 & SDI & Serial Data Input \\
\hline 21 & \(V_{\text {DD }}\) & Positive 5 V Power Supply \\
\hline 22 & \(V_{1 N}\) D & DAC D Reference Input \\
\hline 23 & \(V_{\text {IN }} \mathrm{C}\) & DAC C Reference Input \\
\hline 24 & \(\mathrm{V}_{\text {OUT }}\) D & DAC D Output \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . \(-0.3,+7 \mathrm{~V}\)
\(\mathrm{V}_{\text {ss }}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . \(+0.3,-7 \mathrm{~V}\)
\(\mathbf{V}_{\text {IN }} \mathbf{X}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . \(V_{D D}, V_{S S}\)
V \(_{\text {OUT }} X\) to GND . . . . . . . . . . . . . . . . . . . . . . . . V \(\mathrm{V}_{\text {DD }}\), \(\mathrm{V}_{\text {SS }}\)
Short Circuit I
Digital Input \& Output Voltage to GND . . . . . . . V V \({ }_{\text {DD }}\), V
Operating Temperature Range
Extended Industrial: DAC8840F . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Maximum Junction Temperature ( \(\mathrm{T}_{\mathrm{J}} \max\) ) . . . . . . . . \(+150^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Package Power Dissipation \(\ldots \ldots . . . .\left(T_{\mathrm{J}} \mathrm{Max}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}\) Thermal Resistance \(\theta_{\mathrm{JA}}\)
Cerdip . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(64^{\circ} \mathrm{C} / \mathrm{W}\)
P-DIP
SOIC- 24 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(57^{\circ} \mathrm{C} / \mathrm{W} /{ }^{\circ} \mathrm{C} / \mathrm{W}\)

ORDERING GUIDE
\begin{tabular}{l|l|l}
\hline Model & Temperature Range & Package Option \\
\hline DAC8840FP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Plastic DIP \\
DAC8840FW & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Cerdip \\
DAC8840FS & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOIC-24 \\
DAC8840GBC & \(25^{\circ} \mathrm{C}\) & DICE \\
\hline
\end{tabular}

For devices processed in total compliance to MIL-STD 883, contact our local sales office for the DAC8840BW/883 datasheet.

\section*{PIN CONFIGURATION}


\section*{DICE CHARACTERISTICS}

DIE SIZE \(0.117 \times 0.185\) inch, 21,645 sq. mils ( \(2.9718 \times 4.699 \mathrm{~mm}, 13.964 \mathrm{sq} . \mathrm{mm}\) )
The die backside is electrically common to \(\mathrm{V}_{\mathrm{DD}}\).

*BOTH GND PADS (6a, 6b) ARE BONDED TO PIN 6 OF PACKAGE.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



Figure 2. Linearity Error vs. Digital Input Code


Figure 5. Input Resistance vs. Code


Figure 8. Gain and Phase vs. Frequency (Digital Input \(=0\) or \(255_{10}\) )


Figure 3. Linearity Error vs. Digital Code vs. Temperature


Figure 6. Total Harmonic Distortion vs. Frequency


Figure 9. DAC Crosstalk vs. Frequency


Figure 4. \(V_{\text {Out }}\) Half-Scale \(\left(80_{H}\right)\) vs. Temperature


Figure 7. V \({ }_{\text {out }}\) Slew Rate vs. Temperature


Figure 10. Voltage Noise Density vs. Frequency

DAC-8840


Figure 11. Pulse Response


Figure 13. Worst Case 1 LSB Digital Step Change


Figure 15. Digital Crosstalk


Figure 12. Settling Time


50ns/DIV
Figure 14. Digital Feedthrough


Figure 16. Clock Feedthrough


Figure 17. 128 kHz Sawtooth Waveform

\section*{DAC-8840}


Figure 18. Supply Current vs. Temperature


Figure 21. Gain ( \(V_{\text {OUT }} N_{I N}\) ) and Feedthrough vs. Frequency


Figure 19. Supply Current vs. Supply Voltage vs. Temperature


Figure 22. DAC Output Current vs. \(V_{\text {OuT }} X\)


Figure 20. PSRR vs. Frequency


Figure 23. Output Drift Delta Accelerated by Burn-In


Figure 24. DAC-8840 TrimDAC Equivalent Circuit

Table I. Serial Input Decode


Table II. Logic Control Input Truth Table
\begin{tabular}{l|l|l|l|l}
\hline SDI & CLK & \(\mathbf{L D}\) & \(\overline{\text { PR }}\) & Input Shift Register Operation \\
\hline \(\mathbf{X}\) & L & L & H & \begin{tabular}{l} 
No Operation \\
Shift One Bit In from SDI (Pin 20), \\
\(\mathbf{X}\)
\end{tabular} \\
L & H & \begin{tabular}{l} 
Shift One Bit Out from SDO (Pin 18)
\end{tabular} \\
\(\mathbf{X}\) & \(\mathbf{X}\) & L & L & \begin{tabular}{l} 
All DAC Registers =80 \\
\(\mathbf{H}\) \\
Load Serial Register Data into
\end{tabular} \\
\(\mathbf{X}\) & L & H & HAC(X) Register
\end{tabular}
*Data shifted into the SDI pin appears twelve clocks later at the SDO pin.

\section*{CIRCUIT OPERATION}

The DAC-8840 is a general purpose multiple-channel ac or dc signal level adjustment device designed to replace potentiometers used in the three-terminal connection mode. Eight independent channels of programmable signal level control are available in this 24 -pin package device. The outputs are completely buffered providing up to 5 mA of output drive-current to drive external loads. The DAC and amplifier combination shown in Figure 25 produces four-quadrant multiplication of the signal inputs applied to \(\mathrm{V}_{\text {IN }}\) times the digital input control word. In addition, the DAC-8840 provides a 1 MHz gain-bandwidth product in the four-quadrant multiplying channel. Operating from plus and minus 5 V power supplies, analog inputs and outputs of \(\pm 3 \mathrm{~V}\) are easily accommodated.


Figure 25. DAC Plus Amplifier Combine to Produce Four Quadrant Multiplication

In order to simplify use with a controlling microprocessor, a simple layout-efficient three-wire serial-data-interface was chosen. This interface can be easily adapted to almost all microcomputer and microprocessor systems. A clock (CLK), serial data input (SDI) and a load (LD) strobe pin make up the three-wire interface. The 12 -bit input data word used to change the value of the internal DAC registers contains a 4-bit address and 8 bits of data. Using this word combination any DAC register can be changed at a given time without disturbing the other channels. A serial data output SDO pin simplifies cascading multiple DAC-8840s without adding address decoder chips to the system.

During system power up a logic low on the preset \(\overline{\mathrm{PR}}\) pin forces all DAC registers to \(80_{\mathrm{H}}\) which in turn forces all the buffer amplifier outputs to zero volts. This asynchronous input pin \(\overline{P R}\) can be activated at any time to force the DAC registers to the half-scale code \(80_{\mathrm{H}}\). This is generally the most convenient place to start general purpose adjustment procedures.

\section*{ADJUSTING AC OR DC SIGNAL LEVELS}

The four quadrant multiplication operation of the DAC-8840 is shown in Figure 25. For dc operation the equation describing the relationship between \(\mathrm{V}_{\text {IN }}\), digital inputs and \(\mathrm{V}_{\text {OUT }}\) is:
\[
\begin{equation*}
V_{O U T}(D)=(D / 128-1) \times V_{I N} \tag{1}
\end{equation*}
\]
where D is a decimal number between 0 and 255.
The actual output voltages generated with a fixed 3 V dc input applied to \(\mathrm{V}_{\text {IN }}\) are summarized in this table.

Table III.
\begin{tabular}{l|c|l}
\hline Decimal Input (D) & \(\mathbf{V}_{\text {OUT }}(\mathbf{D})\) & Comments \(\left(\mathbf{V}_{\text {IN }}=\mathbf{3}\right.\) V) \\
\hline 0 & -3.00 V & Inverted FS \\
1 & -2.98 & \\
127 & -0.02 & \\
128 & 0.00 & Zero Output \\
129 & 0.02 & \\
254 & 2.95 & \\
255 & 2.98 & Full Scale (FS) \\
\hline
\end{tabular}

Notice that the output polarity is the same as the input polarity when the DAC register is loaded with 255 (in binary = all ones). Also note that the output does not exactly equal the input voltage. This is a result of the R-2R ladder DAC architecture chosen. When the DAC register is loaded with 0 , the output polarity is inverted and exactly equals the magnitude of the input voltage \(\mathrm{V}_{\mathrm{IN}}\). The actual voltage measured when setting up a DAC in this example will vary within the \(\pm 1\) LSB linearity error specification of the DAC-8840. The calculated voltage error would be \(\pm 0.023 \mathrm{~V}(= \pm 3 \mathrm{~V} / 128)\).
If \(\mathrm{V}_{\text {IN }}\) is an ac signal such as a sine wave then we can use equation 2 to describe circuit performance.
\[
\begin{equation*}
V_{\text {OUT }}(t, D)=(D / 128-1) \times A \sin (\omega t) \tag{2}
\end{equation*}
\]
where \(\omega=2 \pi \mathrm{f}, \mathrm{A}=\) sine wave amplitude, and \(\mathrm{D}=\) decimal input code.
This transfer characteristic Equation 2 lends itself to amplitude and phase control of the incoming signal \(\mathrm{V}_{\mathrm{IN}}\). When the DAC is loaded with all zeros, the output sine wave is shifted by \(180^{\circ}\) with respect to the input sine wave. This powerful multiplying capability can be used for a wide variety of modulation, waveform adjustment and amplitude control.

\section*{DAC-8840}

\section*{REFERENCE INPUTS ( \(\left.\mathbf{V}_{\text {IN }} A, B, C, D, E, F, G, H\right)\)}

The eight independent \(V_{\text {IN }}\) inputs have a code dependent input resistance whose worst case minimum value \(3 \mathrm{k} \Omega\) is specified in the electrical characteristics table. The graph (Figure 5) titled "Reference Input Current versus Code" shown in the typical performance characteristics section displays the incremental changes. Use a suitable amplifier capable of driving this input resistance in parallel with the specified 19 pF typical input capacitance. These reference inputs are designed to receive not only dc, but ac input voltages. This results from the incorporation of a true bilateral analog switch in the DAC design (see Figure 24). The DAC switch operation has been designed to operate in the break-before-make format to minimize transient loading of the inputs. The reference input voltage range can operate from near the negative supply \(\left(\mathrm{V}_{\mathrm{ss}}\right)\) to within 2 V of the positive supply ( \(\mathrm{V}_{\mathrm{DD}}\) ). That is, the operating input voltage range is:
\[
\begin{equation*}
V_{S S}+0.5 V<V_{I N} X<\left(V_{D D^{-2}}-2 V\right) \tag{3}
\end{equation*}
\]

DAC OUTPUTS ( \(\mathbf{V}_{\text {out }} A, \mathbf{B}, \mathbf{C}, \mathbf{D}, \mathbf{E}, \mathbf{F}, \mathbf{G}, \mathbf{H}\) )
The eight \(\mathrm{D} / \mathrm{A}\) converter outputs are fully buffered by the DAC8840 's internal amplifier. This amplifier is designed to drive up to \(1 \mathrm{k} \Omega\) loads in parallel with 100 pF . However, in order to minimize internal device power consumption, it is recommended whenever possible to use larger values of load resistance. The amplifier output stage can handle shorts to GND; however, care should be taken to avoid continuous short circuit operation.
The low output impedance of the buffers minimizes crosstalk between analog input channels. A graph (Figure 9) of analog crosstalk between channels is provided in the typical performance characteristics section. At \(1 \mathrm{MHz}, 72 \mathrm{~dB}\) of channel-tochannel isolation exists. It is recommended to use good circuit layout practice such as guard traces between analog channels and power supply bypass capacitors. A \(0.01 \mu \mathrm{~F}\) ceramic in parallel with a \(1-10 \mu \mathrm{~F}\) tantulum capacitor provides a good power supply bypass for most frequencies encountered.

\section*{DIGITAL INTERFACING}

The four digital input pins (CLK, SDI, LD, \(\overline{\mathrm{PR}}\) ) of the DAC8840 were designed for TTL and 5 V CMOS logic compatibility. The SDO output pin offers good fanout in CMOS logic applications and can easily drive several DAC-8840s.

The Logic Control input Truth Table II describes how to shift data into the internal 12 -bit serial input register. Note that the CLK is a positive edge sensitive input. If mechanical switches are used for breadboarding product evaluation, they should be debounced by a flipflop or other suitable means.
The required address plus data input format is defined in the serial input decode Table I. Note there are 8 address states that result in no operation (NOP) or activity in the DAC-8840 when the active high load strobe LD is activated. This NOP can be used in cascaded applications where only one DAC out of several packages needs updating. The packages not requiring data changes would receive the NOP address, that is, all zeros. It takes 12 clocks on the CLK pin to fully load the serial input shift register. Data on the SDI input pin is subject to the timing diagram (Figure 1) data setup and data hold time requirements. After the twelfth clock pulse the processor needs to activate the LD strobe to have the DAC- 8840 decode the serial register contents and update the target DAC register with the 8 -bit data
word. This needs to be done before the thirteenth positive clock edge. The timing requirements are provided in the electrical characteristic table and in the Figure 1 timing diagram. After twelve clock edges, data initially loaded into the shift register at SDI appears at the shift register output SDO.
There is some digital feedthrough from the digital input pins. Operating the clock only when the DAC registers require updating minimizes the effect of the digital feedthrough on the analog signal channels. Measurements of DAC switch feedthrough shown in the electrical characteristics table were accomplished by grounding the \(\mathrm{V}_{\mathrm{IN}} \mathrm{X}\) inputs and cycling the data codes between all zeros and all ones. Under this condition 6 nVs of feedthrough was measured on the output of the switched DAC channel. An adjacent channel measured less than 1 nVs of digital crosstalk. The digital feedthrough photographs shown in the typical performance characteristics section displays these characteristics (Figures 14, 15, and 16).
Figure 26 shows a three-wire interface for a single DAC-8840 that easily cascades for multiple packages.


Figure 26. Three-Wire Interface Updates Multiple DAC-8840s

8-Bit Octal, 2-Quadrant Multiplying, CMOS TrimDAC DAC-8841

FEATURES
Replaces 8 Potentiometers
Operates From Single +5 V Supply
1 MHz 2-Quadrant Multiplying Bandwidth
No Signal Inversion
Eight Individual Channels
3-Wire Serial Input
500 kHz Update Data Loading Rate
+3 Volt Output Swing
Midscale Preset
Low 95 mW Power Dissipation

\section*{APPLICATIONS}

Trimmer Replacement
Dynamic Level Adjustment
Special Waveform Generation and Modulation Programmable Gain Amplifiers

\section*{GENERAL DESCRIPTION}

The DAC-8841 provides eight general purpose digitally controlled voltage adjustment devices. The TrimDAC \({ }^{\text {TM }}\) capability replaces the mechanical trimmer function in new designs. It is ideal for ac or dc gain control of up to 1 MHz bandwidth signals.

Internally the DAC-8841 contains eight voltage output CMOS digital-to-analog converters, each with separate reference inputs. Each DAC has its own DAC register which holds its output state. These DAC registers are updated from an internal serial-to-parallel shift register which is loaded from a standard 3-wire serial input digital interface. Twelve data bits make up the data word clocked into the serial input register. This data word is decoded where the first 4 bits determine the address of the DAC register to be loaded with the last 8 bits of data. A serial data output pin at the opposite end of the serial register allows simple daisy-chaining in multiple DAC applications without additional external decoding logic.

\footnotetext{
TrimDAC is a trademark of Analog Devices, Inc.
}

FUNCTIONAL BLOCK DIAGRAM


The DAC-8841 consumes only 95 mW from a +5 V power supply. For dual polarity applications see the DAC- 8840 which provides full 4-quadrant-multiplying \(\pm 3 \mathrm{~V}\) signal capability while operating from \(\pm 5 \mathrm{~V}\) power supplies.
The DAC-8841 is available in 24-pin plastic DIP, cerdip, and SOIC-24 packages. For MIL-STD/883 applications, contact ADI sales for the DAC-8841BW/883 data sheet which specifies operation over \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{DAC-8841-SPECIFICATIONS}
\[
\text { ELECTRICAL CHARACTERISTICS } \begin{aligned}
& V_{D D}=+5 V, \text { All } V_{N N} X=+1.5 V, V_{R E F} L=0 V, T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { apply for DAC- } \\
& 88415 \text { otherwise noted. }
\end{aligned}
\]
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min & Typ & Max & Units \\
\hline STATIC ACCURACY & & All Specifications Apply for DACs A, B, C, D, E, F, G, H & & & & \\
\hline Resolution & N & & 8 & & & Bits \\
\hline Integral Nonlinearity & INL & Note 1 & & \(\pm 1 / 2\) & \(\pm 1.5\) & LSB \\
\hline Differential Nonlinearity & DNL & All Devices Monotonic, Note 1 & & & \(\pm 1\) & LSB \\
\hline Half-Scale Output Voltage & \(\mathrm{V}_{\text {HS }}\) & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\), Sets \(\mathrm{D}=80_{\mathrm{H}}\) & 1.475 & 1.500 & 1.525 & \\
\hline Zero-Scale Output Voltage & \(\mathrm{V}_{\text {zs }}\) & Digital Code \(=00_{\mathrm{H}}\) & & 20 & 100 & mV \\
\hline Output Voltage Drift & \(\mathrm{TCV}_{\mathbf{H S}}\) & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\), Sets \(\mathrm{D}=80_{\mathrm{H}}\) & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline SIGNAL INPUTS & & Applies to All Inputs \(\mathrm{V}_{\text {IN }} \mathrm{X}\) or \(\mathrm{V}_{\text {REF }} \mathrm{L}\) & & & & \\
\hline Input Voltage Range & IVR & & 0 & & 1.5 & V \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & \(\mathrm{D}=55_{\mathrm{H}}\); Code Dependent & 4 & 10 & & k \(\Omega\) \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & Code Dependent & & 19 & 30 & pF \\
\hline REF Low Resistance & \(\mathrm{R}_{\text {REF }} \mathrm{L}\) & \(\mathrm{D}=\mathrm{AB}_{\mathrm{H}}\); Code Dependent & 0.3 & 0.75 & & k ת \\
\hline REF Low Capacitance & \(\mathrm{C}_{\text {REF }} \mathrm{L}\) & Code Dependent & & 190 & 250 & pF \\
\hline DAC OUTPUTS & & Applies to All Outputs \(\mathrm{V}_{\text {OuT }} \mathrm{X}\) & & & & \\
\hline Voltage Range & OVR & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & 0 & & 3 & V \\
\hline Output Current & \(\mathrm{I}_{\text {OUT }}\) & \(\Delta \mathrm{V}_{\text {OUT }}<25 \mathrm{mV}, \mathrm{V}_{\text {IN }} \mathrm{X}=1.375 \mathrm{~V}, \overline{\mathrm{PR}}=0 \mathrm{~V}\) & \(\pm 5\) & 7 & & mA \\
\hline Capacitive Load & \(\mathrm{C}_{\mathrm{L}}\) & No Oscillation & & & 200 & pF \\
\hline DYNAMIC PERFORMANCE & & Applies to All DACs & & & & \\
\hline Multiplying Gain Bandwidth & GBW & \(\mathrm{V}_{\text {IN }} \mathrm{X}=100 \mathrm{mV} \mathrm{p-p}+1.0 \mathrm{~V}\) dc & 1 & 2.5 & & MHz \\
\hline Slew Rate & & Measured 10\% to 90\% & & & & \\
\hline & +SR & \(\Delta \mathrm{V}_{\text {OUT }} \mathrm{X}=+3 \mathrm{~V}\) & 1.3 & 4.0 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline & -SR & \[
\Delta \mathrm{V}_{\text {OUT }} \mathrm{X}=-3 \mathrm{~V}
\] & 1.3 & 2.5 & & V/ \(/ \mathrm{s}\) \\
\hline Total Harmonic Distortion & THD & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \mathrm{X}=1 \mathrm{~V} \mathrm{p}-\mathrm{p}+1.0 \mathrm{~V} \mathrm{dc}, \mathrm{D}=\mathrm{FF}_{\mathrm{H}}, \mathrm{f}=1 \mathrm{kHz}, \\
& \mathrm{f}_{\mathrm{LP}}=80 \mathrm{kHz}
\end{aligned}
\] & & 0.01 & & \[
\%
\] \\
\hline Spot Noise Voltage & \(\mathrm{e}_{\mathrm{N}}\) & \(\mathrm{f}=1 \mathrm{kHz}\) & & 0.17 & & \(\mu \mathrm{V} / \sqrt{\mathrm{Hz}}\) \\
\hline Output Settling Time & \(\mathrm{t}_{\text {s }}\) & \(\pm 1\) LSB Error Band, \(8_{10}\) to \(255_{10}\) & & 3.5 & 6 & \\
\hline Channel to Channel Crosstalk & \(\mathrm{C}_{\text {T }}\) & Measured Between Adjacent Channels, \(\mathrm{f}=100 \mathrm{kHz}\) & 60 & 70 & & dB \\
\hline Digital Feedthrough & Q & \(\mathrm{V}_{\text {REF }} \mathrm{L}=+1.5 \mathrm{~V}, \mathrm{D}=0\) to \(\mathrm{FF}_{\mathbf{H}}\) & & 6 & & nVs \\
\hline POWER SUPPLIES & & & & & & \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & \(\overline{\mathbf{P R}}=0 \mathrm{~V}\) & & 19 & 26 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\text {DISs }}\) & & & 95 & 130 & mW \\
\hline DC Power Supply Rejection Ratio & PSRR & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\) & & & 0.01 & \%/\% \\
\hline Power Supply Range & PSR & \(\mathrm{V}_{\text {DD }}\) & 4.75 & 5.00 & 5.25 & V \\
\hline DIGITAL INPUTS & & & & & & \\
\hline Logic High & \(\mathrm{V}_{\text {IH }}\) & & 2.4 & & & V \\
\hline Logic Low & \(\mathrm{V}_{\text {IL }}\) & & & & 0.8 & V \\
\hline Input Current & \(\mathrm{I}_{\mathrm{L}}\) & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline Input Capacitance Input Coding & \(\mathrm{C}_{\text {IL }}\) & & & & 8 & pF \\
\hline Input Coding & & & & Binary & & \\
\hline DIGITAL OUTPUT & & & & & & \\
\hline Logic High & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}\) & 3.5 & & & V \\
\hline Logic Low & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.4 & V \\
\hline TIMING SPECIFICATIONS & & & & & & \\
\hline Input Clock Pulse Width & \(\mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\mathrm{CL}}\) & & 80 & & & ns \\
\hline Data Setup Time & & & 40 & & & ns \\
\hline Data Hold Time & \(\mathrm{t}_{\mathrm{DH}}\) & & 20 & & & ns \\
\hline CLK to SDO Propagation Delay & \(\mathrm{t}_{\mathrm{PD}}\) & & & & 120 & ns \\
\hline DAC Register Load Pulse Width & \(\mathrm{t}_{\text {LD }}\) & & 70 & & & ns \\
\hline Preset Pulse Width & \(\mathrm{t}_{\mathrm{PR}}\) & & 50 & & & ns \\
\hline Clock Edge to Load Time & \(\mathrm{t}_{\text {CKLD }}\) & & 30 & & & ns \\
\hline Load Edge to Next Clock Edge & \(\mathrm{t}_{\text {LDCK }}\) & & 60 & & & ns \\
\hline
\end{tabular}

\footnotetext{
NOTE
\({ }^{1}\) INL and DNL tests do not include operation at codes 0 thru 7 due to zero-scale output voltage. For bias voltages above 100 mV on \(\mathrm{V}_{\text {REF }} \mathrm{L}\), INL and DNL are maintained over all codes.
Specifications subject to change without notice.
}

WAFER TEST LIMITS: \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\), AII \(\mathrm{V}_{1 \mathbb{}} \mathrm{X}=+1.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \mathrm{L}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & DAC-8841GBC Limits & Units \\
\hline Integral Nonlinearity & INL & Note 1 & \(\pm 1.5\) & LSB max \\
\hline Differential Nonlinearity & DNL & All Devices Monotonic, Note 1 & \(\pm 1\) & LSB max \\
\hline Half-Scale Output Voltage & \(\mathrm{V}_{\text {HS }}\) & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\), Sets \(\mathrm{D}=80_{\mathrm{H}}\) & 1.475/1.525 & V min/max \\
\hline Input Resistance ( \(\mathrm{V}_{\mathrm{IN}} \mathrm{X}\) ) & \(\mathrm{R}_{\text {IN }}\) & \(\mathrm{D}=55_{\mathrm{H}}\); Code Dependent & 4 & \(\mathrm{k} \Omega\) min \\
\hline REF Low Resistance & \(\mathrm{R}_{\text {REF }} \mathrm{L}\) & \(\mathrm{D}=\mathrm{AB}_{\mathrm{H}}\); Code Dependent & 0.3 & \(\mathrm{k} \Omega\) min \\
\hline DAC Output Voltage Range & OVR & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & 3 & V min \\
\hline DAC Output Current & \(\mathrm{I}_{\text {OUT }}\) & \(\Delta \mathrm{V}_{\text {OUT }}<25 \mathrm{mV}\) & \(\pm 5\) & mA min \\
\hline Slew Rate & & Measured 10\% to 90\% & & \\
\hline Positive & SR+ & \(\Delta \mathrm{V}_{\text {OuT }} \mathrm{X}=+3 \mathrm{~V}\) & 1.3 & \(\mathrm{V} / \mu \mathrm{s}\) min \\
\hline Negative & SR- & \(\Delta \mathrm{V}_{\text {OuT }} \mathrm{X}=-3 \mathrm{~V}\) & 1.3 & \(\mathrm{V} / \mu \mathrm{s} \min\) \\
\hline Positive Supply Current & \(\mathrm{I}_{\mathrm{DD}}\) & \(\overline{\mathrm{PR}}=0 \mathrm{~V}\) & 26 & mA max \\
\hline DC Power Supply Rejection Ratio & PSRR & \(\overline{\mathrm{PR}}=0 \mathrm{~V}, \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \%\) & 0.01 & \%/\% max \\
\hline Logic Input High & \(\mathrm{V}_{\text {IH }}\) & & 2.4 & V min \\
\hline Logic Input Low & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & V max \\
\hline Logic Input Current & \(\mathrm{I}_{\text {L }}\) & & \(\pm 10\) & \(\mu \mathrm{A}\) max \\
\hline Logic Output High & \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}\) & 3.5 & V min \\
\hline Logic Output Low & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & 0.4 & V max \\
\hline
\end{tabular}

\section*{NOTE}

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


Figure 1. Timing Diagram

\section*{DAC-8841}

\section*{ABSOLUTE MAXIMUM RATINGS}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted)


\(V_{\text {OUT }} X\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . V \({ }_{\text {DD }}\)
Short Circuit \(\mathrm{I}_{\text {OUT }} \mathrm{X}\) to GND . . . . . . . . . . . . . . Continuous
Digital Input \& Output Voltage to GND . . . . . . . . . . . V \({ }_{\text {DD }}\)
Operating Temperature Range
Extended Industrial: DAC-8841F . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Maximum Junction Temperature ( \(\mathrm{T}_{\mathrm{J}} \max\) ) . . . . . . . \(+150^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Package Power Dissipation \(\ldots . . . . . . .\left(T_{J} \operatorname{Max}-T_{A}\right) / \theta_{\mathrm{JA}}\)
Thermal Resistance \(\theta_{\text {JA }}\)
\begin{tabular}{|c|c|}
\hline Cerdip & \(64^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline P-DIP & \(57^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline SOIC-24 & \(70^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

DAC-8841 PIN DESCRIPTION
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & \(\mathrm{V}_{\text {out }} \mathbf{C}\) & DAC C Output \\
\hline 2 & \(\mathrm{V}_{\text {OUT }} \mathrm{B}\) & DAC B Output \\
\hline 3 & \(\mathrm{V}_{\text {OUT }}\) A & DAC A Output \\
\hline 4 & \(\mathrm{V}_{\text {IN }} \mathrm{B}\) & DAC B Reference Input \\
\hline 5 & \(V_{1 N} A\) & DAC A Reference Input \\
\hline 6 & \(\mathrm{V}_{\text {REF }} \mathrm{L}\) & DAC Input Reference Low \\
\hline 7 & PR & Preset Input, Active Low, All DAC Registers \(=80_{\mathrm{H}}\) \\
\hline 8 & \(\mathrm{V}_{\text {IN }} \mathrm{E}\) & DAC E Reference Input \\
\hline 9 & \(\mathrm{V}_{1 \times} \mathrm{F}\) & DAC F Reference Input \\
\hline 10 & \(\mathrm{V}_{\text {OUT }} \mathrm{E}\) & DAC E Output \\
\hline 11 & \(\mathrm{V}_{\text {OUT }} \mathrm{F}\) & DAC F Output \\
\hline 12 & \(\mathrm{V}_{\text {OUT }} \mathbf{G}\) & DAC G Output \\
\hline 13 & \(\mathrm{V}_{\text {out }} \mathrm{H}\) & DAC H Output \\
\hline 14 & \(\mathbf{V}_{\mathbf{I N}} \mathbf{G}\) & DAC G Reference Input \\
\hline 15 & \(\mathrm{V}_{\text {IN }} \mathrm{H}\) & DAC H Reference Input \\
\hline 16 & LD & Load DAC Register Strobe, Active High Input that Transfers the Data Bits from the Serial Input Register into the Decoded DAC Register. See Table I \\
\hline 17 & CLK & Serial Clock Input, Positive Edge Triggered \\
\hline 18 & SDO & Serial Data Output, Active Totem Pole Output \\
\hline 19 & GND & Ground \\
\hline 20 & SDI & Serial Data Input \\
\hline 21 & \(V_{\text {DD }}\) & Positive 5 V Power Supply \\
\hline 22 & \(V_{1 N}\) D & DAC D Reference Input \\
\hline 23 & \(\mathrm{V}_{\text {IN }} \mathrm{C}\) & DAC C Reference Input \\
\hline 24 & \(\mathrm{V}_{\text {out }}\) D & DAC D Output \\
\hline
\end{tabular}

\section*{PIN CONFIGURATIONS}


DICE CHARACTERISTICS
DIE SIZE \(0.117 \times 0.185\) inch, 21,645 sq. mils ( \(2.9718 \times 4.699 \mathrm{~mm}, 13.964\) sq. mm)
The die backside is electrically common to \(\mathrm{V}_{\mathrm{DD}}\).

\begin{tabular}{|l|l|}
\hline 1. \(V_{\text {OUT }} C\) & 13. \(V_{\text {OUT }} H\) \\
2. \(V_{\text {OUT }} B\) & 14. \(V_{\text {IN }} G\) \\
3. \(V_{\text {OUT }} A\) & 15. \(V_{\text {IN }} H\) \\
4. \(V_{\text {IIN }} B\) & 16. LD \\
5. \(V_{\text {IN }} A\) & 17. \(C L K\) \\
6. \(V_{\text {IEFL }}\) & 18. SDO \\
7. PR & 19. GND \\
8. \(V_{\text {IN }} E\) & 20. SDI \\
9. \(V_{\text {IN }} F\) & 21. \(V_{\text {ID }}\) \\
10. \(V_{\text {OUTE }}\) & 22. \(V_{\text {IND }}\) \\
11. \(V_{\text {OUT }} F\) & 23. \(V_{\text {IIN }} C\) \\
12. \(V_{\text {OUT }}\) & 24. \(V_{\text {OUTD }}\) \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


ORDERING GUIDE
\begin{tabular}{l|l|l}
\hline Model & Temperature Range & Package Option \\
\hline DAC8841FP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Plastic DIP \\
DAC8841FW & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Cerdip \\
DAC8841FS & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & SOIC \\
DAC8841GBC & \(-25^{\circ} \mathrm{C}\) & Dice \\
\hline
\end{tabular}

For devices processed in total compliance to MIL-STD 883, contact your local sales office for the DAC8841BW/883 data sheet.

Table I. Serial Input Decode Table


Table II. Logic Control Input Truth Table
\begin{tabular}{l|l|l|l|l}
\hline SDI & CLK & LD & \(\overline{\mathbf{P R}}\) & Input Shift Register Operation \\
\hline \(\mathbf{X}\) & L & L & H & No Operation \\
\(\mathbf{X}\) & & L & H & \begin{tabular}{l} 
Shift One Bit In from SDI (Pin 20), \\
Shift One Bit Out from SDO (Pin 18)
\end{tabular} \\
\(\mathbf{X}\) & X & L & L & \begin{tabular}{l} 
All DAC Registers \(=80_{H}\) \\
X
\end{tabular} \\
L & H & H & \begin{tabular}{l} 
Load Serial Register Data into \\
DAC(X) Register
\end{tabular} \\
\hline
\end{tabular}
*Data shifted into the SDI pin appears twelve clocks later at the SDO pin.


Figure 2. Linearity Error vs. Digital Input Code


Figure 5. \(I_{\text {Ref }} L\) Input Current vs. Digital Code


Figure 8. Full-Scale Output to Positive Saturation


Figure 3. Linearity Error vs. Digital Code vs. Temperature


Figure 6. Total Harmonic Distortion vs. Frequency


Figure 9. Zero-Scale Output Detail


Figure 4. Half Scale vs. Temperature


Figure 7. Vout Slew Rate vs. Temperature


Figure 10. Voltage Noise Density vs. Frequency


Figure 11. Pulse Response


DIGITAL CODE \(=128 \rightarrow 127\)
Figure 13. Worst Case 1 LSB Digital Step Change


DIGITAL CODE \(=255 \rightarrow 8 \rightarrow 255\)

Figure 12. Settling Time


Figure 14. Supply Current vs. Temperature


Figure 15. PSRR vs. Frequency


Figure 16. DAC Output Current vs. \(V_{\text {OuT }} X\)


Figure 17. Output Drift Delta Accelerated by Burn-In

\section*{CIRCUIT OPERATION}

The DAC-8841 is a general purpose multiple-channel ac or dc signal level adjustment device designed to replace potentiometers used in the three-terminal connection mode. Eight independent channels of programmable signal level control are available in this 24-pin package device. The outputs are completely buffered providing up to 5 mA of drive current to drive external loads. The DAC and amplifier combination shown in Figure 18 produces two-quadrant multiplication of the signal inputs applied to \(\mathrm{V}_{\mathrm{IN}}\) times the digital input control word. In addition the DAC8841 provides a 1 MHz gain-bandwidth product in the twoquadrant multiplying channel. Operating from a 5 V power supply, analog inputs to +1.5 V which generate outputs to +3 V are easily accommodated.

\(V_{\text {OUT }}=2 \times V_{I N}(D / 256)\), WHERE \(D=0\) TO 255
Figure 18. DAC Plus Amplifier Combine to Produce TwoQuadrant Multiplication

In order to be easy to use with a controlling microprocessor, a simple layout-efficient three-wire serial data interface was chosen. This interface can be easily adapted to almost all microcomputer and microprocessor systems. A clock (CLK), serial data input (SDI) and a load (LD) strobe pin make up the three-wire interface. The 12 -bit input data word used to change the value of the internal DAC registers contains a 4 -bit address and 8 -bits of data. Using this combination, any DAC register can be changed without disturbing the other devices. A serial data output (SDO) pin simplifies cascading multiple DAC-8841s without adding address decoder chips to the system.

During system power up a logic low on the preset \(\overline{\mathrm{PR}}\) pin forces all DAC registers to \(80_{\mathrm{H}}\) which in turn forces all the buffer amplifier outputs to equal half-scale. The transfer equation (1) shows that in the preset condition \(\left(80_{\mathrm{H}}\right)\) that \(\mathrm{V}_{\mathrm{OUT}}\) will equal \(\mathrm{V}_{\mathrm{IN}}\). The asynchronous \(\overline{\mathrm{PR}}\) input pin can be activated at any time to force the DAC registers to the half-scale code \(80_{\mathrm{H}}\). This is generally the most convenient place to start for general purpose adjustment applications.

\section*{ADJUSTING AC OR DC SIGNAL LEVELS}

The two-quadrant multiplication operation of the DAC-8841 is shown in Figure 18. For dc operation the equation describing the relationship between \(\mathrm{V}_{\text {IN }}\), digital inputs and \(\mathrm{V}_{\text {OUT }}\) is:
\[
\begin{equation*}
V_{O U T}(D)=(D / 128) \times\left(V_{I N}-V_{R E F} L\right)+V_{R E F} L \tag{1}
\end{equation*}
\]
where \(D\) is a decimal number between 0 and 255.
The actual output voltages generated with a fixed 1.5 V dc input on \(\mathrm{V}_{\mathrm{IN}}\) and \(\mathrm{V}_{\text {REF }} \mathrm{L}=0 \mathrm{~V}\) are summarized in this table.
\begin{tabular}{c|l|l}
\hline Decimal Input (D) & \(\mathbf{V}_{\mathbf{O U T}}(\mathbf{D})\) & \begin{tabular}{l} 
Comments \\
\(\left(\mathbf{V}_{\mathbf{I N}}=1.5 \mathbf{V}, \mathbf{V}_{\text {REF }} \mathbf{L}=\mathbf{0} \mathbf{V}\right)\)
\end{tabular} \\
\hline 0 & \(0.00 \mathrm{~V}^{\star}\) & Zero Scale \\
1 & \(0.012^{\star}\) & \\
2 & \(0.024^{\star}\) & \\
127 & 1.488 & \\
128 & 1.500 & Half Scale \(=\mathrm{V}_{\text {IN }}\) \\
129 & 1.512 & \\
254 & 2.976 & \\
255 & 2.988 & Full Scale \\
& & \\
& &
\end{tabular}
*See "Operation Near Ground."
Notice that the output polarity is the same as the input polarity when the DAC register is loaded with 255 (in binary = all ones). Also note that the output does not exactly equal two times the input voltage. This is a result of the R-2R ladder DAC chosen. When the DAC register is loaded with 0 , the output is \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}\). The actual voltage measured when setting up a DAC in this example will vary within the \(\pm 1\) LSB linearity error specification of the DAC-8841. The actual voltage error would be \(\pm 0.012 \mathrm{~V}\).

Operation Near ground - The input stage of the internal buffer amplifier functions down to ground, but the output stage cannot pull lower than the internal ground voltage. When a DAC output tries to output a voltage at or below the internal ground potential, it saturates and appears like a \(50 \Omega\) resistor to ground. The typical saturation voltage appearing at the output is 20 mV , see Figure 9. The 100 mV worst case zero-scale voltage specification reflects this saturation effect, including the worst case anticipated variation of the internal ground resistances, quiescent currents and buffer sinking current. Linearity is measured between code \(8_{10}\) and code \(255_{10}\) to avoid this saturation effect. In summary, the transfer function of each DAC will be a straight line from code 8 to code 255 when \(\mathrm{V}_{\text {REF }} \mathrm{L}=0 \mathrm{~V}\). For input codes 0 to 7, some DAC outputs will be saturated in the zero-scale output voltage region; therefore, changing digital code 0 to 1 may not change the output voltage when \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}=0 \mathrm{~V}\).

SIGNAL INPUTS ( \(\left.\mathbf{V}_{\text {IN }} A, B, C, D, E, F, G, H\right)\)
The eight independent \(\mathrm{V}_{\text {IN }}\) inputs have a code dependent input resistance whose worst case minimum value is specified in the electrical characteristics table. Use a suitable amplifier capable of driving this input resistance in parallel with the specified input capacitance. These reference inputs are designed to receive not only dc, but ac input voltages. This results from the incorporation of a true bilateral analog switch in the DAC design, see Figure 19. The DAC switch operation has been designed to operate in the break-before-make format to minimize transient loading of the inputs. The reference input voltage range can operate from ground (GND) to 1.5 V . That is, the operating input voltage range, when \(\mathrm{V}_{\text {REF }} \mathrm{L}=0 \mathrm{~V}\), is:
\[
\begin{equation*}
0 V<V_{I N} X<1.5 V \tag{2}
\end{equation*}
\]


Figure 19. DAC-8841 TrimDAC Equivalent Circuit (One Channel)

The reference inputs can withstand input voltages up to \(V_{D D}\); however due to the internal amplifier's gain of two configuration, the output voltage of the circuit reaches its maximum specified value of 3 V when the input voltage equals 1.5 V and \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}=0 \mathrm{~V}\); see Figure 18.
The reference low input \(\mathrm{V}_{\text {REF }} \mathrm{L}\) is the bottom end of the DAC (see Figure 18). This input is normally tied to ground; however it can be biased above ground. When \(\mathrm{V}_{\text {REF }} \mathrm{L}\) is biased above ground, its value and that of \(\mathrm{V}_{\mathrm{IN}} \mathrm{X}\) should be chosen in agreement with Equation 3.
\[
\begin{equation*}
V_{O U T} \leq V_{D D}-2 V \tag{3}
\end{equation*}
\]

Also for the general case the headroom restriction to \(V_{D D}\) for \(\mathrm{V}_{\mathrm{IN}} \mathrm{X}\) and \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}\) is given by Equation 4.
\[
\begin{equation*}
V_{I N} X, V_{R E F} L \leq V_{D D}-2 V \tag{4}
\end{equation*}
\]

According to the above equations, the DAC-8841 can only be operated under certain combinations of \(\mathrm{V}_{\text {IN }} \mathrm{X}\) and \(\mathrm{V}_{\text {REF }} \mathrm{L}\). The shaded area in Figure 20 defines the theoretical allowable ranges of operation. Note that \(\mathrm{V}_{\mathrm{REF}} \mathrm{L}\) can be biased higher than \(\mathrm{V}_{\mathrm{IN}} \mathrm{X}\). Linearity will vary with the reference voltages and supply conditions. If a symmetrical output ac signal is desired, then the symmetrical ac input on \(\mathrm{V}_{\mathrm{IN}} \mathrm{X}\) should be offset to \(\mathrm{V}_{\text {REF }} \mathrm{L}\). The output signal will then be with respect to \(\mathrm{V}_{\text {REF }} \mathrm{L}\).


Figure 20. DAC-8841 Input Voltage Operating Boundaries
For example, biasing \(V_{\text {REF }} L\) equal to one volt would accept a 1 V p-p ac input signal on \(\mathrm{V}_{\text {IN }}\). This input signal could then be attenuated or given a gain-of-two depending on the DAC data setting.

\section*{DAC OUTPUTS ( \(\left.\mathbf{V}_{\text {out }} A, B, C, D, E, F, G, H\right)\)}

The eight D/A converter outputs are fully buffered by the DAC8841 s internal amplifier. This amplifier is designed to drive up to \(1 \mathrm{k} \Omega\) loads in parallel with 200 pF . However in order to minimize internal device power consumption, it is recommended whenever possible to use larger values of load resistance. The amplifier output stage can handle shorts to GND; however, care should be taken to avoid continuous short circuit operation. See Figure 16 "DAC output current versus \(\mathrm{V}_{\text {OuT }} \mathrm{X}\) " graph.
The amplifier output is guaranteed to operate to within 2 V of \(\mathrm{V}_{\mathrm{DD}}\) under all load conditions and temperature. Figure 8 shows typical operation to positive output saturation with a 5 mA load.
The low output impedance of the buffers minimizes crosstalk between analog input channels. At 100 kHz 70 dB of channel-to-channel isolation exists. It is recommended to use good circuit layout practice such as guard traces between analog channels and power supply bypass capacitors. A \(0.01 \mu \mathrm{~F}\) ceramic in parallel with a \(1-10 \mu \mathrm{~F}\) tantulum capacitor provides a good power supply bypass for most frequencies encountered.

\section*{DIGITAL INTERFACING}

The four digital input pins (CLK, SDI, LD, \(\overline{\text { PR }}\) ) of the DAC8841 were designed for TTL and 5 V CMOS logic compatibility. The SDO output pin offers good fanout in CMOS logic applications and can easily drive several DAC-8841s.
The Logic Control Input Truth Table II describes how to shift data into the internal 12 -bit serial input register. Note that the CLK is a positive edge-sensitive input. If mechanical switches are used for breadboard, product evaluation they should be debounced by a flipflop or other suitable means.
The required address plus data input format is defined in the Serial Input Decode Table I. Note there are 8 address states that result in no operation (NOP) or activity in the DAC-8841 when the active high load strobe LD is activated. This NOP can be used in cascaded applications where only one DAC out of several packages needs updating. It takes 12 clocks on the CLK

\section*{DAC-8841}
pin to fully load the serial input shift register. Data on the SDI input pin is subject to the timing diagram (Figure 1) data setup and data hold time requirements. After the twelfth clock pulse, the processor needs to activate the LD strobe to have the DAC8841 decode the serial register contents and update the target DAC register with the 8 -bit data word. This needs to be done before the thirteenth positive clock edge. The timing requirements are in the electrical characteristic table and in the Figure 1 timing diagram. After twelve clock edges data initially loaded into the shift register at SDI appears at the shift register output SDO.

There is some digital feedthrough from the digital input pins. Operating the clock only when the DAC registers require updating minimizes the effect of the digital feedthrough on the analog signal channels.

Figure 21 shows a three-wire interface for a single DAC-8841 that easily cascades for multiple packages.


Figure 21. Three-Wire Interface


Figure 22. Gain \(\left(V_{o u T} N_{I N}\right)\) and Feedthrough vs. Frequency

\section*{12-Bit High-Speed Multiplying D/A Converter}

\section*{FEATURES}
- Differential Nonlinearity ........................................ \(\mathbf{\pm 1 / 2 L S B}\)
- Nonlinearity .................................................................0.05\%
- Fast Settling Time 250ns
- High Compliance. \(\qquad\) -5 V to +10 V
- Differential Outputs \(\qquad\) 0 to 4 mA
- Guaranteed Monotonicity 12 Bits
- Low Full-Scale Tempco \(\qquad\) \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Circuit Interface to TTL, CMOS, ECL, PMOS/NMOS
- Low Power Consumption 225 mW
- Industry Standard AM6012 Pinout

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{cccc}
\hline & \multicolumn{2}{c}{ PACKAGE } & \\
\cline { 2 - 3 } & CERDIP & PLASTIC & \\
OPERATING \\
DEMPERATURE \\
DNL & 8-PIN & 20-PIN & \\
RANGE \\
\hline\(\pm 1 / 2\) LSB & PM6012ER* & & COM \\
\(\pm 1\) LSB & PM6012FR & PM6012HS & XIND \\
\(\pm 1\) LSB & PM6012HR & PM6012HP & XIND
\end{tabular}
- For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

\section*{GENERAL DESCRIPTION}

The PM-6012 series of 12-bit multiplying digital-to-analog converters provide high speed with guaranteed performance to \(0.012 \%\) differential nonlinearity over the full commerical operating temperature range.

The PM-6012 combines a 9-bit master D/A converter with a 3bit (MSBs) segment generator to form an accurate 12-bit D/A converter at low cost. This technique guarantees a very uniform step size (up to \(\pm 1 / 2\) LSB from the ideal), monotonicity to 12 bits and integral nonlinearity to \(0.05 \%\) at its differential current outputs. In order to provide the same performance with a 12-bit R\(2 R\) ladder design, an integral nonlinearity over temperature of \(1 / 2\) LSB ( \(0.012 \%\) ) would be required.
The 250ns settling time with low glitch energy and low power consumption are achieved by careful attention to the circuit design and stringent process controls. Direct interface with all popular logic families is achieved through the logic threshold terminal.

Continued
PIN CONNECTIONS


\section*{FUNCTIONAL DIAGRAM}


\footnotetext{
Manufactured under one or more of the following patents: \(4,055,773 ; 4,056,740 ; 4,092,639\).
}

\section*{GENERAL DESCRIPTION Continued}

High compliance and low drift characteristics (as low as 10ppm/ \({ }^{\circ} \mathrm{C}\) ) are also features of the PM-6012 along with an excellent power supply rejection ratio of \(\pm .001 \% \mathrm{FS} / \% \Delta \mathrm{~V}\). Operating over a power supply range of \(+5 /-11 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) the device consumes 225 mW at the lower supply voltages with an absolute maximum dissipation of 375 mW at the higher supply levels.
With their guaranteed specifications, single chip reliability and low cost, the PM6012 device makes excellent building blocks for A/D converters, data acquisition systems, video display drivers, programmable test equipment and other applications where low power consumption and complete input/output versatility are required.

\section*{ABSOLUTE MAXIMUM RATINGS (Note 1)}

Operating Temperature
\begin{tabular}{l} 
PM-6012E \(\ldots \ldots \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~\) \\
\hline
\end{tabular} to \(+70^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Storage Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) ........................ \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Lead Temperature (Soldering, 60 sec ) ...................... \(+300^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{4}{|l|}{Power Supply Voltage} \\
\hline \multicolumn{4}{|l|}{Logic Inputs} \\
\hline \multicolumn{4}{|l|}{Analog Current Outputs} \\
\hline \multicolumn{4}{|l|}{Reference Inputs \(\mathrm{V}_{14}, \mathrm{~V}\)} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{Reference Input Differential Voltage \(\left(\mathrm{V}_{14}, \mathrm{~V}_{15}\right) \ldots . . . . . . . . . . . \pm 18 \mathrm{~V}\)}} \\
\hline & & & \\
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}\) (Note 2) & \(\theta_{\text {IC }}\) & UNITS \\
\hline 20-Pin Hermetic DIP (R) & 76 & 11 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin Plastic DIP (P) & 69 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 20-Pin SOL (S) & 88 & 25 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \multicolumn{4}{|l|}{NOTES:} \\
\hline \multicolumn{4}{|l|}{1. Absolute maximum ratings apply to packaged parts, unless otherwise noted.} \\
\hline \multicolumn{4}{|l|}{2. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.} \\
\hline
\end{tabular}

Lead Temperature (Soldering, 60 sec ) ........................ \(+300^{\circ} \mathrm{C}\)
Power Supply Voltage ..................................................... \(\pm 18 \mathrm{~V}\)
Logic Inputs .......................................................... -5 V to +18 V
Analog Current Outputs ......................................... 8 V to +12 V
Reference Inputs \(V_{14}, V_{15} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V-t o ~ V+~\)
Reference Input Current \(\left(I_{14}\right)\)....................................... 1.25 mA

\section*{NOTES:}
2. \(\Theta_{i}\) is \(s p\) device in socket for CerDIP and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-6012 \mathrm{E}\) and \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+85^{\circ} \mathrm{C}\) for \(\mathrm{PM}-6012 \mathrm{~F}\), PM-6012H, unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\mathrm{OUT}}\) and \(\mathrm{I}_{\mathrm{OUT}}\) -
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PM-6012E} & \multicolumn{3}{|c|}{PM-6012F} & \multicolumn{3}{|c|}{PM6012H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & & 12 & - & - & 12 & - & - & 12 & - & - & Bits \\
\hline Monotonicity & & & 12 & - & - & 12 & - & - & 12 & - & - & Bits \\
\hline Differential Nonlinearity & DNL & Deviation from Ideal Step Size (Note 2) & - & - & \[
\begin{array}{r} 
\pm 0.0125 \\
\pm 0.5
\end{array}
\] & - & - & \[
\begin{array}{r} 
\pm 0.0250 \\
\pm 1
\end{array}
\] & - & - & \[
\begin{array}{r}
0.0250 \\
\pm 1
\end{array}
\] & \begin{tabular}{l}
\%FS \\
LSB
\end{tabular} \\
\hline Nonlinearity & INL & \begin{tabular}{l}
Deviation from Ideal \\
Straight Line (Note 2)
\end{tabular} & - & - & \(\pm 0.05\) & - & - & \(\pm 0.05\) & - & - & \(\pm 0.05\) & \%FS \\
\hline Full-Scale Current & \(\mathrm{I}_{\mathrm{FS}}\) & \[
\begin{aligned}
& V_{R E F}=10.000 \mathrm{~V} \\
& R_{14}=R_{15}=10.000 \mathrm{k} \Omega \\
& \text { (Note 2) }
\end{aligned}
\] & 3.967 & 3.999 & 4.031 & 3.935 & 3.999 & 4.063 & 3.935 & 3.999 & 4.063 & mA \\
\hline Full-Scale Tempco & \(\mathrm{TCI}_{\mathrm{FS}}\) & & - & \[
\begin{array}{r} 
\pm 5 \\
0.0005
\end{array}
\] & \[
\begin{array}{r} 
\pm 20 \\
\pm 0.002
\end{array}
\] & - & \[
\begin{array}{r} 
\pm 10 \\
\pm 0.001
\end{array}
\] & \[
\begin{array}{r} 
\pm 40 \\
\pm 0.004
\end{array}
\] & - & \[
\begin{array}{r} 
\pm 80 \\
\pm 0.008
\end{array}
\] & - & \begin{tabular}{l}
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\% \mathrm{FS} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\mathrm{OC}}\) & DNL Specifications Guaranteed Over Compliance Range & -5 & - & +10 & -5 & - & +10 & -5 & - & +10 & V \\
\hline Full-Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & \(\left|I_{F S}\right|-\left|\|_{F S}\right|\) & - & \(\pm 0.4\) & \(\pm 1\) & - & \(\pm 0.4\) & \(\pm 2\) & - & \(\pm 0.4\) & \(\pm 2\) & \(\mu \mathrm{A}\) \\
\hline Zero-Scale Current & Izs & & - & - & 0.10 & - & - & 0.10 & - & - & 0.10 & \(\mu \mathrm{A}\) \\
\hline Settling Time & \(t_{s}\) & To \(\pm 1 / 2\) LSB, All Bits Switched ON or OFF (Note 1) & - & 250 & 500 & - & 250 & 500 & - & 250 & 500 & ns \\
\hline Propagation Delay All Bits & \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\(t_{\text {PHL }}\)
\end{tabular} & All Bits Switched 50\% Point Logic Swing to 50\% Point Output (Note 1) & - & 25 & 50 & - & 25 & 50 & - & 25 & 50 & ns \\
\hline \begin{tabular}{l}
Output \\
Resistance
\end{tabular} & \(\mathrm{R}_{0}\) & & - & >10 & - & - & >10 & - & - & >10 & - & M \(\Omega\) \\
\hline Output Capacitance & \(\mathrm{C}_{\text {OUT }}\) & & - & 20 & - & - & 20 & - & - & 20 & - & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) for PM- 6012 E and \(-40^{\circ} \mathrm{C}<T_{A}<+85^{\circ} \mathrm{C}\) for PM- 6012 F , PM-6012H, unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\mathrm{OUT}}\) and \(\mathrm{I}_{\mathrm{OUT}}\). Continued


\section*{NOTES:}
1. Guaranteed by design.
2. \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for \(\mathrm{PM}-6012 \mathrm{H}\) grade only.


> POWER SUPPLY CURRENT vs POWER SUPPLY VOLTAGE


REFERENCE AMPLIFIER
SMALL-SIGNAL
FREQUENCY RESPONSE


REFERENCE AMPLIFIER COMMON-MODE RANGE


POWER SUPPLY CURRENT vs TEMPERATURE


\section*{REFERENCE AMPLIFIER LARGE-SIGNAL FREQUENCY RESPONSE}


OUTPUT COMPLIANCE vs TEMPERATURE


TRUE AND COMPLEMENTARY OUTPUT OPERATION


GAIN ACCURACY vs REFERENCE CURRENT


\section*{BASIC CONNECTIONS}

BIPOLAR OFFSET (TRUE ZERO)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline CODE FORMAT & OUTPUT SCALE & \[
\begin{aligned}
& \text { MS } \\
& \text { B1 }
\end{aligned}
\] & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B9 & B10 & B11 & \[
\begin{aligned}
& \text { LSB } \\
& \text { B12 }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{I}_{0} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{gathered}
\overline{I_{0}} \\
(\mathrm{~mA})
\end{gathered}
\] & \(V_{\text {OUT }}\) \\
\hline \multirow[t]{7}{*}{Offset binary; true zero output.} & Positive full scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 9.9951 \\
\hline & Positive full scale - LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 9.9902 \\
\hline & + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 2.001 & 1.998 & 0.0049 \\
\hline & Zero scale & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2.000 & 1.999 & 0.000 \\
\hline & - LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1.999 & 2.000 & -0.0049 \\
\hline & Negative full scale + LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & -9.9951 \\
\hline & Negative full scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & -10.000 \\
\hline \multirow[t]{7}{*}{2's complement; true zero output MSB complemented (need inverter at B1).} & Positive full scale & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 9.9951 \\
\hline & Positive full scale - LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 9.9902 \\
\hline & + 1 LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 2.001 & 1.998 & 0.0049 \\
\hline & Zero scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2.000 & 1.999 & 0.000 \\
\hline & -1 LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1.999 & 2.000 & -0.0049 \\
\hline & Megative full scale + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & -9.9951 \\
\hline & Negative full scale & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & -10.000 \\
\hline
\end{tabular}

\section*{BASIC CONNECTIONS}

\section*{BASIC UNIPOLAR OPERATION}


\section*{SYMMETRICAL OFFSET OPERATION}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline CODE FORMAT & OUTPUT SCALE & MS & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B9 & B10 & B11 & \[
\begin{gathered}
\text { LSB } \\
\text { B12 }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{I}_{0} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{aligned}
& \overline{T_{0}} \\
& (\mathrm{~mA})
\end{aligned}
\] & Vout \\
\hline \multirow[t]{6}{*}{Straight offset binary; symmetrical about zero, no true zero output.} & Positive full scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 9.9976 \\
\hline & Positive full scale - LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 9.9927 \\
\hline & \((+)\) Zero scale & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2.000 & 1.999 & 0.0024 \\
\hline & (-) Zero scale & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1.999 & 2.000 & -0.0024 \\
\hline & Negative full scale - LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & -9.9927 \\
\hline & Negative full scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & -9.9976 \\
\hline \multirow[t]{6}{*}{1's complement; symmetrical about zero, no true zero output MSB complemented (need inverter at B1).} & Positive full scale & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 9.9976 \\
\hline & Positive full scale - LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 9.9927 \\
\hline & \((+)\) Zero scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2.000 & 1.999 & 0.0024 \\
\hline & (-) Zero scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1.999 & 2.000 & -0.0024 \\
\hline & Negative full scale - LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & -9.9927 \\
\hline & Negative full scale & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & -9.9976 \\
\hline
\end{tabular}

\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SETUP}

The PM-6012 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full range output current is a linear function of the reference current and is given by:
\(I_{\text {FR }}=\frac{4095}{4096} \times 4 \times\left(I_{\text {REF }}\right)=I_{\text {REF }}\)
Where \(I_{\text {REF }}=I_{14}\)
In positive reference applications, an external positive reference voltage forces current through \(R_{14}\) into the \(+V_{\text {REF }}\) terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to \(-\mathrm{V}_{\text {REF }}\) at pin 15. Reference current flows from ground through \(\mathrm{R}_{14}\) into \(+\mathrm{V}_{\mathrm{REF}}\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin14 is equal to and tracks the voltage at pin15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. \(R_{15}\) (nominally equal to \(R_{14}\) ) is used to cancel bias current errors.
Bipolar references may be accomodated by offsetting \(\mathrm{V}_{\text {REF }}\) or pin 15. The negative common-mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}^{-}}=\mathrm{V}\)-plus ( \(\mathrm{I}_{\mathrm{REF}} \times 3 \mathrm{k} \Omega\) ) plus 1.23 V . The positive common-mode range is \(\mathrm{V}+\) less 1.8 V .
When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, \(R_{14}\) should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{F S}\) will eliminate the need for trimming \(I_{\text {REF }}\). If required, fullscale trimming may be accomplished by adjusting the value of \(R_{14}\), or by using a potentiometer for \(R_{14}\).
The reference amplifier must be compensated by using a capacitor from pin 16 to V -. For fixed reference operation, \(\mathrm{a} 0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

\section*{MULTIPLYING OPERATION}

The PM-6012 provides excellent multiplying performance with an extremely linear relationship between \(I_{\text {FS }}\) and \(I_{\text {REF }}\) over a range of 1 mA to \(1 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(I_{R E F}\) from \(100 \mu \mathrm{~A}\) to 1.0 mA . Although some degradation of gain accuracy will be realized at reduced values of \(I_{\text {REF }}\) (see Gain Accuracy vs. Reference Current graph).

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}
\(A C\) reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V -. The value of this capacitor depends on the impedance presented to pin 14 for \(R_{14}\) values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\), minimum values of \(C_{C}\) are

5,10 and \(25 p F\). Larger values of \(R_{14}\) require proportionately increased values of \(C_{C}\) for proper phase margin.
For fastest response to a pulse, low values of \(\mathrm{R}_{14}\) enabling small \(\mathrm{C}_{\mathrm{C}}\) values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R_{14}=1 \mathrm{k} \Omega\) and \(C_{C}=5 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} /\) \(\mu \mathrm{s}\) enabling a transition from \(\mathrm{I}_{\mathrm{REF}}=0\) to \(\mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}\) in 250 ns .
Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(I_{\text {REF }}=0\) ) condition. Full-scale transition ( 0 to 1 mA ) occurs in 62.5 ns when the equivalent impedance at pin 14 is \(800 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(8 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{LOGIC INPUTS}

For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -5 and +10 V . This enables direct interface with +15 V CMOS logic, even when the PM-6012 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: \(V\)-plus ( \(I_{R E F} \times 3 \mathrm{k} \Omega\) ) plus 1.8 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, \(\mathrm{V}_{\mathrm{LC}}\) ). The appropriate graph shows the relationship between \(\mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{V}_{T H}\) over the temperature range, with \(\mathrm{V}_{T H}\) nominally 1.4 above \(\mathrm{V}_{\mathrm{LC}}\). For TTL interface, simply ground pin 13 . When interfacing ECL, an IREF \(\leq 1 \mathrm{~mA}\) is recommended. For general setup of the logic control circuit, it should be noted that pin 13 will sink 7 mA typical; external circuitry should be designed to accommodate this current.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided where \(I_{O}+\bar{I}_{O}=I_{F R}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increases \(\bar{T}_{O}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(I_{F_{R}}\); do not leave an unused output pin open.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25 V above V - and is independent of the positive supply. Negative compliance is +10 above \(\mathrm{V}-\).
The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

\section*{POWER SUPPLIES}

The PM-6012 operates over a wide range of power supply voltages from a total supply of 20 V to 36 V . When operating with V supplies of -10 V or less, \(\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with \(\mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}\) is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however, at least 8 V total must be applied to ensure turn-on of the internal bias network.
Symmetrical supplies are not required, as the PM-6012 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to ensure logic swings, etc., remain between acceptable limits.

\section*{SETTLING TIME}

The PM-6012 is capable of extremely fast settling times, typically 250 ns at \(I_{\text {REF }}=1.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25 ns for each of the 12 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 25 ns , with each progressively larger bit taking successively longer. The MSB settles in 250 ns , thus determining the overall settling time of 250 ns . Settling to 10 -bit accuracy requires about 90 to 130 ns . The output capacitance of the PM-6012 including the package is approximately 20 pF ; therefore, the output RC time constant dominates settling time if RL>500
Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for \(I_{\text {REF }}\) values down to 0.5 mA , with gradual increases
for lower \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and \(\mathrm{V}_{\mathrm{Lc}}\) terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{DESCRIPTION OF OPERATION}

The PM-6012 is divided into two major sections, an 8 -segment generator and a 9 -bit master/slave D/A converter. In operation the device performs as follows (see Simplified Schematic).
The three most significant bits (MSBs) are inputs to a 3-to-8 line decoder. The selected resistor ( \(R_{5}\) in the figure) is connected to the master/slave 9-bit D/A converter. All lower order resistors ( \(R_{1}\) through \(R_{4}\) ) are summed into the \(I_{0}\) line, while all higher order resistors ( \(R_{6}\) through \(R_{8}\) ) are summed into the \(\bar{I}_{0}\) line. The \(R_{5}\) current supplies 512 steps of current ( 0 to 0.499 mA for a 1 mA reference current) which are also summed into the \(I_{O}\) or \(\bar{T}_{O}\) lines depending on the bits selected. In the figure, the code selected is: 100110000000 . Therefore, \(2 \mathrm{~mA}(4 \times 0.5 \mathrm{~mA} /\) segment) +0.375 mA (from master/slave D/A converter) are summed into \(\mathrm{I}_{\mathrm{O}}\) giving an \(\mathrm{I}_{\mathrm{O}}\) of 2.375 mA . \(\overline{\mathrm{I}}_{\mathrm{O}}\) has a current of 1.625 mA with this code. As the three MSBs are incremented, each successively higher code adds 0.5 mA to \(\mathrm{I}_{0}\) and subtracts 0.5 mA from \(\bar{I}_{0}\), with the selected resistor feeding its current to the master/slave D/A converter; thus each increment of the 3 MSBs allows the current in the 9-bit D/A converter to be added to a pedestal consisting of the sum of all lower order currents from the segment generator. This configuration guarantees monotonicity.


\section*{12-BIT FAST A/D CONVERTER}

Page
Selection Tree ..... 3-2
Selection Guide ..... 3-3
Orientation ..... 3-6
AD2S34 - 14-Bit Dual Channel Resolver-to-Digital Converter ..... 3-7
AD2S44 - Low Cost 14 Bit Dual Channel Synchro/Resolver-to-Digital Converter ..... 3-15
AD2S46 - Low Cost 16-Bit Synchro/Resolver-to-Digital Converter ..... 3-23
AD2S47 - High Precision Single Supply Resolver/Synchro-to-Digitial Converter ..... 3-31
AD2S65/66-14- \& 16-Bit Hybrid Digital-to-Resolver Converters ..... 3-35
AD2S75 - Universal Synchro/Resolver Transformer Isolated Interface ..... 3-43
AD2S80A - Variable Resolution Monolithic Resolver-to-Digital Converter ..... 3-55
AD2S81A/82A - Variable Resolution Monolithic Resolver-to-Digital Converters ..... 3-71
AD2S83 - Variable Resolution Monolithic Resolver-to-Digital Converter ..... 3-87
AD2S90 - Low Cost Complete 12-Bit Resolver-to-Digital Converter ..... 3-93
AD2S93 -Low Cost LVDT Digital Converter ..... 3-97
AD2S99 - Low Cost Reference Oscillator ..... 3-101
AD2S100/110 - AC Vector Controllers ..... 3-105
DRC1745/1746 - High Power Output Hybrid Digital-to-Synchro/Resolver Converters ..... 3-107
IPA1764 - Hybrid Inductosyn Preamplifier ..... 3-115
OSC1758 - Hybrid Power Oscillator ..... 3-117
SDC/RDC1740/1741/1742 - 12- and 14-Bit Hybrid Synchro/Resolver to Digital Converters ..... 3-119
1S74 - Tachogenerator Output Variable Resolution Hybrid Resolver-to-Digital Converter ..... 3-127
\(2 S 50\) - LVDT-to-Digital Converter ..... 3-135
2S54/56/58 - High Resolution LVDT-to-Digital Converters ..... 3-137

\section*{Selection Tree S/D Converters}


\section*{Selection Guide Synchro and Resolver Converters}

\section*{Digital-to-Synchro and Resolver Converters}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & & & & & & & \\
\hline Model & \begin{tabular}{l}
Res \\
Bits
\end{tabular} & Output Format \({ }^{1}\) & Accuracy arc mins & Load Driving Capability & \begin{tabular}{l}
Reference \\
Frequency \\
Options \\
Hz
\end{tabular} & \begin{tabular}{l}
Reference \\
Input Volt \\
Options \\
V rms
\end{tabular} & \begin{tabular}{l}
Signal \\
Output Volt \\
Options \\
V rms
\end{tabular} & Transformer Output Isolations & Package Options \({ }^{2}\) & Temp Range \({ }^{3}\) & Page & Comments \\
\hline DRC1745 & 14 & \(\mathbf{R}^{4}\) & \(\pm 2, \pm 4^{5}\) & \(2.0 \mathrm{VA}^{6}\) & \(\mathrm{dc} \rightarrow \mathbf{2 6 0 0}\) & \(0 \rightarrow 3.4\) & \(0 \rightarrow 6.8\) & Use Ext. STM 1680 and STM 1683 Transformer & 8 & \[
\mathbf{M}
\] & C I 3-107 & Digital-to-Resolver Converter with Int. 2 VA Power Amplifier. Optional Int. TransZorb \({ }^{\dagger}\) Protection. 2 Byte Latched Inputs \\
\hline *AD2S65 & 14 & \(\mathbf{R}\) & \(\pm 2, \pm 4^{5}\) & - & \(\mathrm{dc} \rightarrow \mathbf{2 6 0 0}\) & \(0 \rightarrow 3.4\) & \(0 \rightarrow 6.8\) & - & 8 & C, M & C I 3-35 & Digital-to-Resolver Converter. Autonulling (AN) Option \\
\hline DRC1746 & 16 & \(\mathbf{R}^{4}\) & \(\pm 2, \pm 4^{5}\) & 2.0VA \({ }^{6}\) & dc \(\rightarrow \mathbf{2 6 0 0}\) & \(0 \rightarrow 3.4\) & \(0 \rightarrow 6.8\) & Use Ext. STM 1680 and STM 1683 Transformer & 8 & M & C I 3-107 & 16-Bit Version of DRC1745 \\
\hline *AD2S66 & 16 & R & \(\pm 1, \pm 2, \pm 4^{5}\) & - & \(\mathrm{dc} \rightarrow \mathbf{2 6 0 0}\) & \(0 \rightarrow 3.4\) & \(0 \rightarrow 6.8\) & - & 8 & C, M & C I 3-35 & Digital-to-Resolver Converter. Autonulling (AN) Option \\
\hline
\end{tabular}

\section*{Motor Control}
\begin{tabular}{llllll} 
& & Package & Temp & & \\
Model & Description & Options \(^{2}\) & Range \(^{3}\) & Page & Comments \\
*AD2S100 & AC Vector Controller & 15 & I & C I 3-105 & Vector Coordinate Transformation, 15 arc min, \(2 \mu\) s Settling Time
\end{tabular}

\section*{Synchro/Resolver Support Components}

\footnotetext{
S = Synchro; \(\mathbf{R}=\) Resolver; \(\mathbf{I}=\) Inductosyn
\({ }^{2}\) Package Options: \(1=\) Hermetic DIP, Ceramic or Metal; \(2=\) Plastic or Epoxy Sealed DIP; \(3=\) Cerdip; \(4=\) Ceramic Leadless Chip Carrier; \(5=\) Plastic Leaded Chip Carrier; \(6=\) Small Outline "SOIC" Package;
\(7=\) Hermetic Metal Can; \(8=\) Hermetic Metal Can DIP; \(9=\) Ceramic Flatpack; \(10=\) Plastic Quad Flatpack; \(11=\) Single-In-Line "SIP" Package; \(12=\) Ceramic Leaded Chip Carrier; \(13=\) Nonhermetic Ceramic Glass DIP; \(14=\mathrm{J}\)-Leaded Ceramic Package; \(15=\) Ceramic Pin Grid Array; \(16=\) TO-92
\({ }^{3}\) Temperature Ranges: \(\mathrm{C}=\) Commercial, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C} ; \mathrm{I}=\) Industrial, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) (Some older products \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ); \(\mathrm{M}=\mathrm{Military},-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{4}\) Synchro format output with external output transformer STM1683.
\({ }^{5}\) Depends on option.
\({ }^{6}\) Can be used with pulsating power supply for reduced dissipation.
Boldface type: product recommended for new design.
\({ }^{*}\) New product since the publication of the most recent Databooks.
\({ }^{\dagger}\) TransZorb is a trademark of General Semiconductor Industries, Inc.
}

\section*{Synchro and Resolver Converters}

Synchro, Resolver, Inductosyn \({ }^{\dagger}\) and LVDT-to-Digital Converters
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Model & Res Bits & \begin{tabular}{l}
Input \\
Format \({ }^{1}\)
\end{tabular} & Accuracy arc mins & Tracking Rate Options revs/sec \({ }^{2}\) & \begin{tabular}{l}
Reference \\
Frequency \\
Options Hz
\end{tabular} & Input Isol & Package Options \({ }^{3}\) & Temp Range \({ }^{4}\) & Page & Comments \\
\hline SDC/RDC1741 & 12 & S, \(\mathbf{R}\) & \(\pm 15.3\) & 18 & 400, 2.6 k & Yes & 8 & C, M & C I 3-119 & Tristate, Latched Output \\
\hline SDC/RDC1742 & 12 & S, \(\mathbf{R}\) & \(\pm 8.5\) & 18 & 400, 2.6 k & Yes & 8 & C, M & C I 3-119 & Tristate, Latched Output Internal Transformer Isolation \\
\hline *AD2S81A \({ }^{5}\) & 12 & I, R & \(\pm 30^{6}\) & 260 & 400 \(\rightarrow 20 \mathrm{k}\) & No & 1 & C & C I 3-71 & Monolithic, User Selectable Dynamic Characteristics, High Tracking Rate, Quality Velocity Output, Class 2 ESD \\
\hline SDC/RDC1740 & 14 & S, R & \(\pm 5.3\) & 12 & 400, 2.6 k & Yes & 8 & C, M & C I 3-119 & Tristate, Latched Output Internal Transformer Isolation \\
\hline 2554 & 14 & LVDT & \(\pm \mathbf{0 . 0 0 6}{ }^{7}\) & 360 LSB/ms \({ }^{8}\) & \(360 \rightarrow 5 \mathrm{k}\) & No & 8 & C, M & C I 3-137 & Direct Ratiometric Conversion of LVDT Signal, Selectable Input Gain. No External Trims \\
\hline \(2 S 56\) & 16 & LVDT & \(\pm 0.006{ }^{6}\) & 360 LSB/ms \({ }^{8}\) & \(360 \rightarrow 5 \mathrm{k}\) & No & 8 & C, M & C I 3-137 & Direct Ratiometric Conversion of LVDT Signal, Selectable Input Gain. No External Trims \\
\hline 2S58 & 16 & LVDT & \(\pm 0.003{ }^{7}\) & \(680 \mathrm{LSB} / \mathrm{ms}^{8}\) & \(7 \mathrm{k} \rightarrow \mathbf{1 1 k}\) & No & 8 & C, M & C I 3-137 & Direct Ratiometric Conversion of LVDT Signal, High Gain, Ultra-Linear \\
\hline \({ }^{*}\) AD 2 S80A \({ }^{5}\) & \[
\begin{aligned}
& 16,14 \\
& 12,10^{9}
\end{aligned}
\] & I, R & \(\pm 2, \pm 4, \pm 8\) & \(1040{ }^{10}\) & 50-20 k & No & 1, 4 & \(\mathbf{C , ~} \mathbf{I}, \mathbf{M}\) & C I 3-55 & Monolithic, User Selectable Dynamic Characteristics, and Resolution High Tracking Rate and Quality Velocity Output, Class 2 ESD \\
\hline *AD2S82A \({ }^{\text {5 }}\) & \[
\begin{aligned}
& 16,14 \\
& 12,10^{7}
\end{aligned}
\] & I, \(\mathbf{R}\) & \(\pm 2, \pm 4, \pm 8\) & \(1040{ }^{10}\) & 50-20 k & No & 5 & C & C I 3-71 & Monolithic, User Selectable Dynamic Characteristics, and Resolution High Tracking Rate and Quality Velocity Output, Class 2 ESD \\
\hline *AD2S83 & \[
\begin{aligned}
& 16,14, \\
& 12,10
\end{aligned}
\] & R & \(\pm 8\) & 1040 & 50-20 k & No & 5 & I & C I 3-87 & \begin{tabular}{l}
Monolithic, User Selectable \\
Dynamic Characteristics, and Resolution High Tracking Rate and \(\pm 0.25 \%\) Linearity Velocity Output
\end{tabular} \\
\hline *AD2S34 & 14 & R & \(\pm 2.6, \pm 4.0\) & 20, 48 & 0.4, 2.6, 4.0 k & No & 12 & M & C I 3-7 & Dual Channel Resolver-to-Digital Converter with Onboard Oscillator. No External Trims \\
\hline *AD2S46 & 16 & S, R & \(\pm 1.3, \pm 2.6\) & 12 & \(\mathbf{0 . 4} \rightarrow \mathbf{2 . 6} \mathrm{k}\) & No & 1 & M & C I 3-23 & 16 Bit Resolver/Synchro-toDigital Converter, 1.3 arc min in a 28 -Pin DIP Ceramic Package. No External Trims \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Model & Res Bits & \begin{tabular}{l}
Input \\
Format \({ }^{1}\)
\end{tabular} & Accuracy arc mins & Tracking Rate Options revs／sec \({ }^{2}\) & \begin{tabular}{l}
Reference \\
Frequency \\
Options Hz
\end{tabular} & Input Isol & \begin{tabular}{l}
Package \\
Options \({ }^{3}\)
\end{tabular} & Temp Range \({ }^{4}\) & Page & Comments \\
\hline ＊AD2S44 & 12 & S，R & \[
\begin{aligned}
& \pm 2.6,{ }^{11} \pm 4.0 \\
& \pm 5.2
\end{aligned}
\] & 20 & \(\mathbf{0 . 4} \boldsymbol{\rightarrow} \mathbf{2 . 6} \mathrm{k}\) & No & 8 & M & C I 3－15 & Dual Channel Resolver／ Synchro－to－Digital Converter with Loss of Track Detection． No External Trims \\
\hline ＊AD2S90 & 12， 10 & R & \(\pm 8\) & 375， 1500 & \(2.0 \rightarrow 10.0 \mathrm{k}\) & No & 5 & C，I & C I 3－93 & Low Cost RDC，Encoder－Like Output \\
\hline ＊AD2S47 & 16， 14 & S，R & \(\pm 1.3, \pm 2.6\) & 5， 20 & 200， 400 & No & 8 & M & C I 3－31 & Second Source for NATEL HSRDC 1006／56， 75 mW Power Consumption， MIL－STD－883 \\
\hline ＊AD2S93 & 14 & LVDT & 0．1，0．05\％ & TBD & 2．0－10．0 k & No & 5 & I & C I 3－97 & 14－Bit LVDT－to－Digital Converter \\
\hline
\end{tabular}
\({ }^{1} \mathrm{~S}=\) Synchro； \(\mathbf{R}=\) Resolver； \(\mathrm{I}=\) Inductosyn．
\({ }^{2}\) Revs／sec equivalent to pitches／sec in the case of an Inductosyn；in general，higher reference frequency options have higher tracking rates．
\({ }^{3}\) Package Options： \(1=\) Hermetic DIP，Ceramic or Metal； \(2=\) Plastic or Epoxy Sealed DIP；3＝Cerdip； \(4=\) Ceramic Leadless Chip Carrier； \(5=\) Plastic Leaded Chip Carrier； \(6=\) Small Outline＂SOIC＂Package； \(7=\) Hermetic Metal Can； \(8=\) Hermetic Metal Can DIP； \(9=\) Ceramic Flatpack； \(10=\) Plastic Quad Flatpack； \(11=\) Single－In－Line＂SIP＂Package； \(12=\) Ceramic Leaded Chip Carrier； \(13=\) Nonhermetic Ceramic／ Glass DIP； \(14=\) J－Leaded Ceramic Package； \(15=\) Ceramic Pin Grid Array； \(16=\) TO－92．
\({ }^{4}\) Temperature Ranges： \(\mathrm{C}=\) Commercial， \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C} ; \mathrm{I}=\) Industrial，\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)（Some older products \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ）； \(\mathrm{M}=\mathrm{Military}\) ，\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ．
\({ }^{5}\) Die Revision．
\({ }^{6}\) Consult data sheet
\({ }^{7}\) LVDT converter accuracy given as \％full－scale linearity
\({ }^{8}\) Slew Rate（min）．
\({ }^{9}\) Resolution is user selectable
\({ }^{10}\) Depends on resolution selected．
\({ }^{11} \pm 2.6 \mathrm{arc} \mathrm{min}\) only available over \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) ．
＊New product since the publication of the most recent Databooks．
\({ }^{\dagger}\) Inductosyn is a registered trademark of Farrand Industries，Inc．

\section*{Orientation}

S/D Converters

These products constitute a complete line of devices for the digital measurement and control of angular and linear displacements by means of synchros, resolvers, Inductosyn®, and LVDT transducers.
All use the tracking conversion technique whereby the digital output follows the transducer shaft angle automatically without the need for convert commands or wait loops. Apart from producing near instantaneous digital angular data, this inherently ratiometric conversion method is very tolerant of noise on the signal inputs as well as voltage drops between the transducer and the converter.
In addition to the monolithic integrated circuits and hybrids that perform the conversions, the line also includes support components such as power oscillators, transformers and preamplifiers.
The range of products now available covers a wide spectrum of applications. Synchro and resolver transducers are used in a wide variety of commercial, industrial, and military applications where extreme reliability, ruggedness, and absolute angular position information are desirable. These transducers have a number of advantages over potentiometers and optical encoder based systems. The combination of an ac excited transducer with the technique of synchronous demodulation of the error signal by the converter inherently guarantees repeatability to 1 LSB of the stated resolution of the converter. In addition, the location of the electronics may be many hundreds of feet from the transducer, allowing use in electronically hostile environments unsuitable for other types of transducers.
In this section, the word "synchro" appears frequently. In many cases, the word "resolver" can be used in its place. The monolithic and some of the hybrid converters (options \(\times 10, \times 13\), \(\times 14, \times 18\) ) accept resolver format input. If the input signals are 3 -wire synchro format, a "Scott-T" transformation converts it to resolver format. For our monolithic devices, this can be easily accomplished using the AD2S75 universal transformer isolated interface.
In this introductory section, there is a brief set of device definitions. Detailed data and applications information are given in the individual data sheets. For complete information about the synchro/resolver-to-digital converters and their applications, Analog Devices has a 208-page book, Synchro and Resolver Conversion Handbook, edited by G. Boyes (1980).

\section*{Resolver \& Synchro-to-Digital Converters}

These devices accept 4 -wire resolver format (SIN, COS) signals or 3 -wire synchro format (S1, S2, S3) signals together with a 2-wire reference signal, and output a digital binary word that represents the absolute shaft angle of the transducer. All standard resolver and synchro voltages are supported.

\section*{LVDT-to-Digital Converters}

Linear Variable Displacement Transducer-to-digital converters provide conversion to 12 -, 14 - or 16 -bit digital words of an ac modulated input, referenced to a second fixed signal input. The tracking loop technique employed ensures 1 LSB repeatability and input flexibility. The \(2 \mathrm{~S} 54 / 56 / 58\) series converters have been optimized for use in very high precision applications such as metrology.

\section*{Digital-to-Resolver Converters}

These devices accept parallel binary digital inputs and an ac reference signal. The output is a 4 -wire resolver format signal. For

3-wire synchro format output, use our STM1683 resolver-tosynchro output transformer, and for references \(>3.4 \mathrm{~V} \mathrm{rms}\), use the STM1680 input reference conditioning transformer. All standard resolver and synchro voltages are supported.

\section*{AC Vector Controller}

This device combines the function of Park and Clarke transforms along with coordinate conversion on a single monolithic chip. These constitute a key element in vector control of ac asynchronous and brushless dc motors.

\section*{Velocity Output}

The resolver \& synchro-to-digital converters (RDCs \& SDCs) not only provide absolute angular position information, but also provide an analog dc voltage proportional to the transducer's shaft speed. This can be used to exert second order control in a speed and position loop motion control system.

\section*{Transformer Isolation}

Our input signal conditioning circuits for synchro and resolver inputs \(>2 \mathrm{~V} \mathrm{rms}\) are either solid state or transformer based (e.g., 1740, 41, 42 series). Our transformer based hybrids utilize a unique, patented miniature transformer technology and provide input isolation to 350 V dc. This protects and isolates the electronics of a system from the hostile and electromagnetically noisy environments. The AD2S75 is a universal transformer isolated ( \(1,000 \mathrm{~V} \mathrm{dc}\) ) interface and covers all standard synchro and resolver voltages. The AD2S75 is particularly well suited for use with all our monolithic RDCs (AD2S80 series) and some hybrid RDCs.

\section*{Support Devices}

We also offer support components such as power oscillators (OSC1758), transformer based synchro/resolver signal conditioning (AD2S75) resolver-to-synchro output transformer (STM1683), and Inductosyn preamplifiers (IPA1764).

\section*{BIT WEIGHT TABLE}

The most common method of representing angles in digital form is simple natural binary weighting, where the most significant bit (MSB) represents \(180^{\circ}\), the next represents \(90^{\circ}\), etc. The following table shows bit weights in degrees, minutes, seconds, and radians.
\begin{tabular}{crrrlrl}
\begin{tabular}{l} 
\# \\
Bits
\end{tabular} & \begin{tabular}{rlrl} 
Degrees
\end{tabular} & \multicolumn{1}{l}{\begin{tabular}{l} 
Arc \\
Minutes
\end{tabular}} & \multicolumn{1}{l}{\begin{tabular}{l} 
Arc \\
Seconds
\end{tabular}} & \begin{tabular}{l} 
Radians \\
Radians
\end{tabular} \\
1 & 180.0000 & 10800.0000 & 648000.00 & 3.1416 & 3141.5900 \\
2 & 90.0000 & 5400.0000 & 324000.00 & 1.5708 & 1570.7950 \\
3 & 45.0000 & 2700.0000 & 162000.00 & 0.7854 & 785.3975 \\
4 & 22.5000 & 1350.0000 & 81000.00 & 0.3927 & 392.6988 \\
5 & 11.2500 & 675.0000 & 40500.00 & 0.1963 & 196.3494 \\
6 & 5.6250 & 337.5000 & 20250.00 & 0.0982 & 98.1747 \\
7 & 2.8125 & 168.7500 & 10125.00 & 0.0491 & 49.0873 \\
8 & 1.4063 & 84.3750 & 5062.50 & 0.0245 & 24.5437 \\
9 & 0.7031 & 42.1875 & 2531.25 & 0.0123 & 12.2718 \\
10 & 0.3516 & 21.0938 & 1265.63 & 0.0061 & 6.1359 \\
11 & 0.1758 & 10.5469 & 632.81 & 0.0031 & 3.0680 \\
12 & 0.0879 & 5.2734 & 316.41 & 0.0015 & 1.5340 \\
13 & 0.0439 & 2.6367 & 158.20 & 0.0008 & 0.7670 \\
14 & 0.0220 & 1.3184 & 79.10 & 0.0004 & 0.3835 \\
15 & 0.0110 & 0.6592 & 39.55 & 0.0002 & 0.1917 \\
16 & 0.0055 & 0.3296 & 19.78 & 0.0001 & 0.0959 \\
17 & 0.0027 & 0.1648 & 9.89 & 0.0000 & 0.0479 \\
18 & 0.0014 & 0.0824 & 4.94 & 0.0000 & 0.0240 \\
19 & 0.0007 & 0.0412 & 2.47 & 0.0000 & 0.0120 \\
20 & 0.0003 & 0.0206 & 1.24 & 0.0000 & 0.0060
\end{tabular}

\section*{14-Bit, Dual Channel Resolver-to-Digital Converter AD2S34}

\author{
FEATURES \\ 1 in \(^{2}, 32\)-Pin Flatpack \\ 2.6 Arc Minute Accuracy \\ 14-Bit Resolution \\ On-Board Oscillator \\ Independent Reference Inputs \\ Independent Velocity Outputs \\ High Tracking Rate \\ APPLICATIONS \\ Gimbal/Gyro Control Systems \\ Radar/Sonar \\ Engine Controllers \\ Coordinate Conversion \\ Military Servo Control Systems \\ Fire Control Systems \\ Avionic Systems \\ Missile Systems \\ Antenna Monitoring \\ CNC Machine Tools
}

\section*{GENERAL DESCRIPTION}

The AD2S34 series are 14-bit dual channel, continuous tracking resolver-to-digital converters. They have been designed specifically for applications where space and weight are at a premium. Each 32-pin hybrid device contains two independent Type II servo loop tracking converters and a power oscillator suitable for exciting resolvers. The ratiometric conversion technique employed by the converters provides excellent noise immunity, repeatability and tolerance of long lead lengths. The core of each
conversion is performed by state-of-the-art monolithic integrated circuits manufactured in Analog Devices' proprietary BiMOS II process which combines the advantages of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low and ensures high reliability.
The converter interfaces directly to 2 V rms output resolvers. A simple voltage divider circuit of resistors can be used to derive the 2 V rms from other standard resolver voltages.
An on-board oscillator provides a reference excitation for resolvers operating at either \(400 \mathrm{~Hz}, 2.6 \mathrm{kHz}\) or 4 kHz . Each channel has an independent reference input, allowing the user to compensate for any resolver phase shift between induced signals ( \(\sin , \cos\) ) and reference.
The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation. The \(\overline{\text { SEL A }}\) and \(\overline{\text { SEL } \bar{B}}\) control lines select the channel and present the digital position to the common data output pins. A DATA VALID flag is provided to assist with data transfer.
The AD2S34 also features two velocity outputs, one for each channel; these continuously generate analog signals proportional to the rotational velocity of the resolver shafts. These signals can be used in place of velocity transducers in many applications to provide loop stabilization and velocity feedback data.
MODELS AVAILABLE
The AD2S34 series is available in 2 accuracy grades: AD2S34TZ 14-Bits 2.6 arc mins \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) AD2S34SZ 14-Bits \(\quad 4.0\) arc mins \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

FUNCTIONAL BLOCK DIAGRAM


\section*{}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & \multicolumn{3}{|c|}{AD2S34} & Units & Comments \\
\hline \multicolumn{6}{|l|}{PERFORMANCE} \\
\hline Accuracy \({ }^{1}\) & & & & & \\
\hline AD2S34TZ & & & \(\pm 2.6\) & arc min & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline AD2S34SZ & & & \(\pm 4.0\) & arc min & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Max Tracking Rate & & & & & \\
\hline AD2S34xZ10 & 20 & & & revs/s & \\
\hline AD2S34xZ40 & 48 & & & revs/s & \\
\hline AD2S34xZ60 & 20 & & & revs/s & \\
\hline Resolution & (1 L & 1.3 arc & in) & Bits & Output Coding Parallel Natural Binary \\
\hline Repeatability & & & 1 & LSB & \\
\hline \multicolumn{6}{|l|}{Signa/Reference Frequency} \\
\hline AD2S34xZ10 & 360 & 400 & 440 & Hz & \\
\hline AD2334xZ40 & 2340 & 2600 & 2860 & Hz & \\
\hline AD2S34xZ60 & 3600 & 4000 & 4400 & Hz & \\
\hline \multicolumn{6}{|l|}{Tracking Bandwidth} \\
\hline AD2334xZ10 & 90 & & & Hz & \\
\hline AD2S34xZ40 & 370 & & & Hz & \\
\hline AD2S34xZ60 & 650 & & & Hz & \\
\hline \multicolumn{6}{|l|}{SIGNAL INPUTS (SIN, COS)} \\
\hline Signal Voltage & 1.8 & 2.0 & 2.2 & V rms & \\
\hline \multicolumn{6}{|l|}{Allowable Phase Shift} \\
\hline \multicolumn{6}{|l|}{\begin{tabular}{l|l|l|l} 
Input Impedance & 1 & \(\mathrm{M} \Omega\) \\
\hline
\end{tabular}} \\
\hline \multicolumn{6}{|l|}{REFERENCE INPUTS (REF A, REF B)} \\
\hline Reference Voltage & 1.8 & 2.0 & 2.2 & V rms & \\
\hline Tolerance & 1.4 & & 8.0 & V peak & \\
\hline Input Impedance & 1 & & & \(\mathrm{M} \Omega\) & \\
\hline \multicolumn{6}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l|l|l} 
ACCELERATION CONSTANT \\
AD2S34xZ10
\end{tabular}}} \\
\hline & & & & & \\
\hline AD2S34xZ40 & 69500 & & & \(\mathrm{sec}^{-2}\) & \\
\hline AD2S34xZ60 & 21640 & & & \(\mathrm{sec}^{-2}\) & \\
\hline \multicolumn{6}{|l|}{STEP RESPONSE} \\
\hline Large Step \({ }^{1}\) & & & & & \\
\hline AD2S34xZ10 & & 60 & 72 & ms & \(179^{\circ}\) to 1 LSB \\
\hline AD2S34xZ40 & & 30 & 36 & ms & of Error \\
\hline AD2S34xZ60 & & 22.5 & 30 & ms & \\
\hline \multicolumn{6}{|l|}{POWER LINES (No Load on REF OUT)} \\
\hline \(+\mathrm{V}_{\mathrm{s}}=+15 \mathrm{Vdc}{ }^{1}\) & & 40 & 55 & mA & \\
\hline \(-\mathrm{V}_{\mathrm{s}}=-15 \mathrm{~V} \mathrm{dc}{ }^{1}\) & & 30 & 45 & mA & \\
\hline \(+\mathrm{V}_{\mathrm{L}}=+5 \mathrm{Vdc}{ }^{1}\) & & 1 & 5 & mA & Quiescent Condition \\
\hline Power Dissipation \({ }^{1}\) & & 1.06 & 1.53 & w & Quiescent Condition \\
\hline \multicolumn{6}{|l|}{\(\overline{\text { DIGITAL INPUTS ( } \overline{\text { SEL }} \text {, }, \overline{\text { SEL }} \text { ) }}\)} \\
\hline \(\mathrm{V}_{\text {IL }}\) & & & 0.8 & V dc & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & 2.0 & & & V dc & \\
\hline \(\mathrm{IIL}^{\text {I }}\) & & & \(\pm 100\) & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\mathrm{HH}}\) & & & \(\pm 100\) & \({ }_{\mu} \mathrm{A}\) & \(\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}\) \\
\hline \multicolumn{6}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & & & & & \\
\hline \(\mathrm{V}_{\mathrm{OH}}{ }^{1}\) & 2.4 & & & V dc & \(\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}\) \\
\hline Tristate Leakage Current \({ }^{1}\) & & & \(\pm 100\) & \(\mu \mathrm{A}\) & \\
\hline Drive Capability & & & & LSTTL Loads & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{AD2S34} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Comments} \\
\hline & Min & Typ & Max & & \\
\hline \multicolumn{6}{|l|}{VELOCITY OUTPUTS (VEL A, VEL B)} \\
\hline Voltage \({ }^{1}\) & \(\pm 7.5\) & & & V dc & At Max Tracking Rate \\
\hline Linearity \({ }^{1}\) & & & & & \\
\hline AD2S34xZ10 & & & \(\pm 1\) & \% of Output & \\
\hline AD2S34xZ40 & & & \(\pm 3\) & \% of Output & \\
\hline AD2S34xZ60 & & & \(\pm 1\) & \% of Output & \\
\hline Reversion Error \({ }^{1}\) & & & \(\pm 3\) & & \\
\hline \multicolumn{6}{|l|}{DC Zero Offset @ + \(25^{\circ} \mathrm{C}\)} \\
\hline AD2S34xZ10 & & 22 & 55 & mV & \\
\hline AD2S34xZ40 & & 9 & 23 & mV & \\
\hline AD2S34xZ60 & & 22 & 55 & mV & \\
\hline \multicolumn{6}{|l|}{DC Zero Offset Temperature Coefficient} \\
\hline AD2S34xZ10 & & & -100 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) & \\
\hline AD2S34xZ40 & & & -42 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) & \\
\hline AD2S34xZ60 & & & -100 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) & \\
\hline Gain Scaling Accuracy & & & \(\pm 10\) & \% of FSD & \\
\hline Noise and Ripple at LSB Rate & & & 2 & mV & \\
\hline Dynamic Ripple (Peak) & & & 1.5 & \% of Mean Output & \\
\hline \multicolumn{6}{|l|}{REFERENCE OUTPUT (REF OUT)} \\
\hline \multicolumn{6}{|l|}{Frequency \({ }^{1}\)} \\
\hline AD2S34xZ10 & 360 & 400 & 440 & Hz & \\
\hline AD2S34xZ40 & 2340 & 2600 & 2860 & Hz & \\
\hline AD2S34xZ60 & 3600 & 4000 & 4400 & Hz & \\
\hline Voltage \({ }^{1}\) & 5.5 & 6.0 & 6.5 & V rms @ 50 mA & Min \(120 \Omega\) Load \\
\hline \multicolumn{6}{|l|}{DATA TRANSFER (See Figure 3)} \\
\hline \multicolumn{6}{|l|}{Time to Data Stable (After Negative} \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
Time to Data in High Impedance State \\
(After Positive Edge of SEL A or
\end{tabular}} & \(\mathrm{t}_{\mathrm{R}}\) \\
\hline Time to DATA VALID High (After Negative Edge of \(\overline{S E L} \bar{A}\) or \(\overline{\text { SEL }} \overline{\text { B }})\) & 1050 & & & ns & \(t_{p}\) \\
\hline Time to DATA VALID Low (After Positive Edge of \(\overline{\text { SEL A }}\) or \(\overline{\text { SEL } \bar{B}})\) & 40 & & & ns & \(\mathrm{t}_{\mathrm{Q}}\) \\
\hline DIMENSIONS & & \[
\begin{aligned}
& .00 \times 0 \\
& 25.4 \times
\end{aligned}
\] & & \begin{tabular}{l}
inch \\
mm
\end{tabular} & See Package Information \\
\hline WEIGHT & & & \[
\begin{aligned}
& 0.254 \\
& 7.2
\end{aligned}
\] & oz grams & \\
\hline THERMAL RESISTANCE \({ }^{2}\) & & & & & \\
\hline \(\theta_{\text {JC }}\) Worst Case Component & & & 35 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \\
\hline \(\theta_{\text {CA }}\) & & & 31 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Specified over temperature range, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), and for: (a) \(10 \%\) signal and reference amplitude variation; (b) \(10 \%\) signal and reference harmonic distortion; (c) 5\% power supply variation; (d) \(10 \%\) variation in reference frequency.
\({ }^{2}\) To ensure that the junction temperature of the hottest component within the hybrid does not exceed the rated maximum of \(150^{\circ} \mathrm{C}\), the case temperature must not exceed \(130^{\circ} \mathrm{C}\).
Boldface type indicates parameters which are \(100 \%\) tested at nominal values of power supplies, input signal voltages, and operating frequency. All other parameters are guaranteed by design, not tested.
Specifications subject to change without notice.

AD2S34
```

ABSOLUTE MAXIMUM RATINGS
+V
-V V to GND . . . . . . . . . . . . . . . . . . . . . . . . -17.25 V dc

+ V L to GND . . . . . . . . . . . . . . . . . . . . 0 to +7.0 V dc
Any Logic Input to GND (max) . . . . . . . . . . . . +7.0 V dc
Any Logic Input to GND (min) . . . . . . . . . . . . . -0.4 V dc
SIN, COS to SIGNAL GND . . . . . . . . . . . . . . . . }12\textrm{l}\mathrm{ V dc
REF A, REF B to SIGNAL GND . . . . . . . . . . . . }12\mathrm{ V dc
Storage Temperature Range . . . . . . . . . . . }-6\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ to +150}\mp@subsup{}{}{\circ}\textrm{C
Operating Temperature Range . . . . . . . . . - }5\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ to }+12\mp@subsup{5}{}{\circ}\textrm{C

```

\section*{CAUTION}
1. Absolute maximum ratings are the limits beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+V_{S}\) and \(-V_{S}\) pins.

\section*{ORDERING INFORMATION}

When ordering, the converter part numbers should be suffixed by a two letter code defining the accuracy grade, and a two digit numeric code defining the signal/reference frequency and voltage. All the standard options and their option codes are shown below. For options not shown, please contact Analog Devices.


For example, the correct part number for a component to operate with 400 Hz reference frequency and have a 2.6 arc minute accuracy over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range and processed to high reliability standards would be AD2S34TZ10B.
All components are \(100 \%\) tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\). Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability.

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(+\mathrm{V}_{\mathrm{S}}\) to GND) \(\ldots \ldots .+15 \mathrm{~V}\) dc \(\pm 5 \%\)
Power Supply Voltage ( \(-\mathrm{V}_{\mathrm{S}}\) to GND) . . . . . . -15 V dc \(\pm 5 \%\)
Power Supply Voltage \(\mathrm{V}_{\mathrm{L}}\). . . . . . . . . . . . . . . +5 V dc \(\pm 5 \%\)
Analog Input Voltage (SIN, COS to
SIGNAL GND) . . . . . . . . . . . . . . . . . . . 2 V rms \(\pm 10 \%\)
Analog Input Voltage (REF A, REF B to
SIGNAL GND) . . . . . . . . . . . . . . . . 1.0 V to 8.0 V Peak
Signal and Reference Harmonic Distortion . . . . . . . . . \(\pm 10 \%\)
Phase Shift Between Signal and Reference . . . . . \(\pm 10\) Degrees
Ambient Operating Temperature Range . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

PIN FUNCTION DESCRIPTION
\begin{tabular}{|l|l|l|}
\hline PIN & MNEMONIC & DESCRIPTION \\
\hline \(1-14\) & \(\overline{\text { DB1-DB14 }}\) & PARALLEL OUTPUT DATA \\
15 & \(\overline{\text { SEL A }}\) & SELECT CHANNEL A \\
16 & \(\overline{\text { SEL B }}\) & SELECT CHANNEL B \\
17 & \(\frac{\text { DATA }}{} \overline{\text { VALID }}\) & DATA VALID \\
18 & REF A & REFERENCE INPUT CHANNEL A \\
19 & REF B & REFERENCE INPUT CHANNEL. B \\
20 & \(+V_{L}\) & LOGIC POWER SUPPLY \\
21 & \(+V_{S}\) & POSITIVE POWER SUPPLY \\
22 & GND & POWER SUPPLY GROUND \\
& & (NOTE: THIS PIN IS ELECTRICALLY \\
23 & \(-V_{S}\) & CONNECTED TO CASE.) \\
24 & N/C & NEGATIVE POWER SUPPLY \\
25 & REF OUT & NOT CONNECTED \\
26 & SIN A & SEFERENCE OUTPUT \\
27 & COS A & COSINE INPUT CHANNEL A \\
28 & SIN B & SINE INPUT CHANNEL B \\
29 & COS B & COSINE INPUT CHANNEL B \\
30 & SIGNAL GND & GROUND PIN FOR SIGNALS \\
& & FROM RESOLVERS \\
31 & VEL A & VELOCITY OUTPUT CHANNEL A \\
32 & VEL B & VELOCITY OUTPUT CHANNEL B \\
\hline
\end{tabular}


AD2S34 Terminal Connections

\section*{ESD SENSITIVITY}

The AD2S34 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (human body model) and fast, low energy pulses (charged device model).
Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD
 Prevention Manual.

\section*{PRINCIPLES OF OPERATION}

The AD2S34 series operate on a Type 2 tracking closed-loop principle. The output digital word continually tracks the position of the resolver shaft without the need for external convert commands and wait states. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated by one LSB.
Each channel is identical in operation, sharing power supply and digital position output pins.
Both channels operate continuously and independently of each other. The shared digital output from either channel is available as selected by switching the channel select inputs.
To illustrate the conversion process, the resolver format input signals are represented by:
\[
\begin{aligned}
& V_{1}=K E_{0} \sin \omega t \sin \theta \\
& V_{2}=K E_{0} \sin \omega t \cos \theta
\end{aligned}
\]
where \(\theta\) is the angle of the resolver shaft.
Assume that the current word state of the up-down counter is \(\phi\). V1 is multiplied by \(\cos \phi\) and V2 is multiplied by \(\sin \phi\) to give:
\[
\begin{aligned}
& K E_{0} \sin \omega t \sin \theta \cos \phi \\
& K E_{0} \sin \omega t \cos \theta \sin \phi
\end{aligned}
\]

These signals are subtracted by the error amplifier to give:
\[
K E_{0} \sin \omega t(\sin \theta \cos \phi-\cos \theta \sin \phi)
\]
or
\[
K E_{0} \sin \omega t \sin (\theta-\phi)
\]

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed-loop system which seeks to null \(\sin\) \((\theta-\phi)\). When this is accomplished, the word state of the updown counter, \(\phi\), equals, to within the rated accuracy of the converter, the resolver shaft angle, \(\theta\).

\section*{CONNECTING THE CONVERTER}

The power supply voltages connected to \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins should be +15 V dc and -15 V dc, respectively, and must not be reversed. The voltage applied to \(\mathrm{V}_{\mathrm{L}}\) should be +5 V nominally. It is suggested that a parallel combination of a 100 nF (ceramic) and a \(6.8 \mu \mathrm{~F}\) (tantalum) capacitor be placed from each of the three supply pins to GND.
The pin marked GND is connected electrically to the case and should be taken to the zero volt potential in the system.

The digital output is taken from Pins \(1-14\). Pin 1 is the MSB, Pin 12 the LSB. Please see terminal connections diagram.
The internal oscillator output (REF OUT) should be connected to each resolver and via an optional phase shift compensation circuit to the reference inputs (REF A \& REF B). See Figure 1 for suitable phase compensation circuits.
The signals applied to REF A and REF B should be ac coupled as shown in Figure 1. This ac coupling can be included in the optional phase compensation circuit.
NOTE: For the 400 Hz option (AD2S34xZ10), in addition to the phase shift compensation referred to above, an extra 3.8 degrees of phase lead should be included to compensate for the internal phase shift within the hybrid. For higher frequency options this extra lead is not necessary as the internal phase shift does not affect the stated accuracy.
The signals are connected to sin and cos according to the following convention:
\[
\begin{aligned}
& E_{S I N}=E_{R L O-R H I} \sin \omega t \sin \theta \\
& E_{C O S}=E_{R L O-R H I} \sin \omega t \cos \theta
\end{aligned}
\]

The two signal ground wires from each resolver should be connected at the SIGNAL GND pin of the converter to minimize the coupling between the sine and cosine signals. For the same reason it is also recommended that the resolvers are connected using individual twisted pair cables with the sine, cosine and reference signals twisted separately.
See Figure 1 for the recommended connection circuit.


Figure 1. Connecting the 2S34 to Resolvers

\section*{AD2S34}

\section*{SCALING FOR NONSTANDARD SIGNALS}

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal \(\pm 10 \%\) limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.
NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. It is critical that the value of the resistors on the sine signals be precisely matched to the cosine signals. In general, a \(0.1 \%\) mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common-mode rejection ratio of the signal inputs.

\section*{CHANNEL SELECT \(\overline{\text { SEL A }}, \overline{\text { SEL B }}\)}
\(\overline{\text { SEL A }}\) and \(\overline{\text { SEL B }}\) are the channel select inputs. A logic low on \(\overline{\text { SEL A }}\) selects Channel A and a logic low on SEL B selects Channel B. Both channels must not be selected at the same time.


Figure 2a. Timing Diagram for Repetitive Reading of One Channel


Figure 2b. Timing Diagram for Alternate Reading of Each Channel

Data becomes valid \(1 \mu \mathrm{~s}\) after the negative edge of \(\overline{\operatorname{SEL~A}}\) or \(\overline{\text { SEL B. }}\). Timing information is shown in Figure 2.

\section*{\(\overline{\text { DATA }} \overline{\text { VALID }}\)}

The DATA \(\overline{\text { VALID }}\) output is a logic output which switches low \(1 \mu \mathrm{~s}\) after the negative edge of either channel select indicating that the output latches have valid data for transfer.

\section*{REFERENCE OUTPUT REF OUT}

The reference output provides a 6 V rms reference signal of \(400 \mathrm{~Hz}, 2.6 \mathrm{kHz}\) or 4.0 kHz frequency which can be used to excite the two resolvers and also to be used as the reference to the converter.

\section*{CAUSES OF ERROR}

Differential Phase Shift
Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers being a transducer characteristic. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are routed differently. For instance, different cable lengths or different capacitive loads could cause differential phase shift.
The additional error caused by differential phase shift on the input signals approximates to
\[
\text { Error }=0.53 \times a \times b \text { arc minutes }
\]
where \(a=\) differential phase shift in degrees and \(b=\) signal to reference phase shift in degrees.
This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section on "CONNECTING THE CONVERTER"). By taking these precautions, the extra error can be made insignificant.

\section*{Resolver Phase Shift}

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's stated accuracy. However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:
\[
\frac{\text { Shaft Speed }(r p s) \times \text { Phase Shift (degrees) }}{\text { Reference Frequency }}
\]

This effect can be eliminated by placing a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE CONVERTER").
NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

\section*{VELOCITY OUTPUT VEL A, VEL B}

The signals on these pins are analogue voltages proportional to the rate of change of the respective input angle. These signals are available regardless of the state of the channel selects \(\overline{\text { SEL A }}\) and SEL B.
A better quality of velocity signal will be achieved if the following points are considered.
1. Protection. For loads greater than 5 pF or \(10 \mathrm{k} \Omega\) the velocity signal should be buffered before use.
2. Ripple and noise. Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

The resolvers are connected to the converter using separate screened twisted pair cable of equal lengths for the sine, cosine and reference signals.
Care is taken to reduce the external noise wherever possible.
A resolver with low residual voltage is chosen, i.e., one with small quadrature signals.
Feedthrough of the reference frequency can be removed by a filter on the velocity signal. Care must to be taken when setting the filter not to impede speed loop bandwidth.
Reference to signal phase shift should be minimized to reduce quadrature effects and larger ripple.
If the above precautions are taken, a very good noise and ripple performance can be achieved allowing the AD2S34 velocity signals to be used in very noisy environments.

\section*{DYNAMIC PERFORMANCE}

The transfer function of the converter is given below.


Figure 3. Transfer Function of AD2S34
Open-loop transfer function:
\[
\frac{\theta_{O U T}}{\theta_{I N}}=\frac{K_{A}\left(1+s T_{1}\right)}{s^{2}\left(1+s T_{2}\right)}
\]

Closed-loop transfer function:
\[
\frac{\theta_{O U T}}{\theta_{I N}}=\frac{1+s T_{1}}{1+s T_{1}+s^{2} / K_{A}+s^{3} T_{2} / K_{A}}
\]


Figure 4. AD2S34xZ10 Gain Plot


Figure 5. AD2S34xZ10 Phase Plot

Where:
Option xZ10 Option xZ40 Option xZ60
\(\mathrm{K}_{\mathrm{A}}=53000 \mathrm{sec}^{-2}\)
\(\mathrm{K}_{\mathrm{A}}=695000 \mathrm{sec}^{-2}\)
\(\mathrm{K}_{\mathrm{A}}=2164000 \mathrm{sec}^{-2}\)
\(\mathrm{T}_{1}=0.0062 \mathrm{sec}\)
\(\mathrm{T}_{1}=0.0019 \mathrm{sec}\)
\(\mathrm{T}_{1}=0.0011 \mathrm{sec}\)
\(\mathrm{T}_{2}=0.00079 \mathrm{sec}\)
\(\mathrm{T}_{2}=0.0003 \mathrm{sec}\)
\(\mathrm{T}_{2}=0.00017 \mathrm{sec}\)
The gain and phase diagrams are shown in Figures 4 through 9.


Figure 6. AD2S34xZ40 Gain Plot


Figure 7. AD2S34xZ40 Phase Plot


Figure 8. AD2S34xZ60 Gain Plot


Figure 9. AD2S34xZ60 Phase Plot

\section*{AD2S34}

\section*{ACCELERATION ERROR}

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration.

This additional error can be defined using the acceleration constant \(\mathrm{K}_{\mathrm{A}}\) of the converter.
\[
K_{A}=\frac{\text { Input Acceleration }}{\text { Error in Output Angle }}
\]

The numerator and denominator must have consistent angular units. For example, if \(\mathrm{K}_{\mathrm{A}}\) is in \(\mathrm{sec}^{-2}\), then the input acceleration may be specified in degrees \(/ \mathrm{sec}^{2}\) and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.
\(\mathrm{K}_{\mathrm{A}}\) does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S34 will not lose track is of the order of \(5^{\circ} \times \mathrm{K}_{\mathrm{A}}=265000 \% \mathrm{sec}^{2}\) or about 730 revolutions \(/ \mathrm{sec}^{2}\) for the 400 Hz option.
\(\mathrm{K}_{\mathrm{A}}\) can be used to predict the output position error due to input acceleration. For example, for an acceleration of 50 revolutions \(/ \sec ^{2}\) with \(\mathrm{K}_{\mathrm{A}}=53000\),
\[
\begin{aligned}
& \text { Error in LSBs }=\frac{\text { Input Acceleration }\left[\mathrm{LSB} / \mathrm{sec}^{2}\right]}{\mathrm{K}_{\mathrm{A}}\left[\mathrm{sec}^{-2}\right]} \\
& =\frac{50\left[\mathrm{rev} / \mathrm{sec}^{2}\right] \cdot 2^{14}[\mathrm{LSB} / \mathrm{rev}]}{53000\left[\mathrm{sec}^{-2}\right]}=15.5 \mathrm{LSBs}
\end{aligned}
\]

\section*{RELIABILITY}

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.
Figure 10 shows the MTBF in years vs. case temperature for Naval Sheltered and Airborne Uninhabited Attack conditions calculated in accordance with MIL-HDBK-217E.


Figure 10. AD2S34 MTBF vs. Temperature

\section*{OTHER PRODUCTS}

The AD2S44 is a low cost dual channel synchro or resolver converter with independent reference inputs and a built in test feature. The AD2S44 contains all the necessary front end electronics to interface directly to popular synchro and resolver options.
The AD2S80A/AD2S81A/AD2S82A are monolithic resolver-todigital converters. The AD2S80A/AD2S82A offer selectable 10-16 bits of resolution. The AD2S81A has 12-bit resolution. All devices have user selectable dynamics. The AD2S80A is available in 40 -pin DIP, 44-pin LCC and is qualified to MIL-STD-883B, Rev C. The 2S82A is available in a 44 -pin PLCC, and the AD 2 S 81 A in a 28 -pin DIP.
The AD2S46 is a highly integrated hybrid resolver/synchro-todigital converter packaged in a 28 -pin DIP. The part offers the user 1.3 arc minutes of accuracy over the full military temperature range.
The 1740/41/42 are hybrid resolver/synchro-to-digital converters which incorporate pico transformer isolated input signal conditioning.

\section*{OUTLINE DIMENSIONS}

Dimensions shown in inches and (mm).


\title{
Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter
} AD2S44

\section*{FEATURES}

Low Cost/Channel
32-Pin DIL Hybrid Package
2.6 Arc Minute Accuracy

14-Bit Resolution
Built-In Test
Independent Reference Inputs
High Tracking Rate

\section*{APPLICATIONS}

Gimbal/Gyro Control Systems
Robotics
Engine Controllers
Coordinate Conversion
Military Servo Control Systems
Fire Control Systems
Avionic Systems
Antenna Monitoring
CNC, Machine Tooling

\section*{GENERAL DESCRIPTION}

The AD2S44 series are 14-bit dual channel, continuous tracking synchro/resolver-to-digital converters. They have been designed specifically for applications where space, weight and cost are at a premium. Each 32-pin hybrid device contains two independent Type II servo loop tracking converters. The ratiometric conversion technique employed provides excellent noise immunity and tolerance of long lead lengths.
The core of each conversion is performed by state-of-the-art monolithic integrated circuits manufactured in Analog Devices' proprietary BiMOS II process which combines the advantages of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low and ensures high reliability.
The built-in test ( \((\overline{\mathrm{BIT}})\) facility can be used in failsafe systems to provide an indication of whether the converter is tracking accurately.
Each channel incorporates a high accuracy differential conditioning circuit for signal inputs providing more than 74 dB of com-. mon mode rejection. Options are available for both synchro and resolver format inputs. The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation. The \(\mathrm{A} / \overline{\mathrm{B}}\) and \(\overline{\mathrm{OE}}\) control lines select the

FUNCTIONAL BLOCK DIAGRAM

channel and present the digital position to the common data outputs.
The AD2S44 also features independent reference inputs. Consequently, different reference frequencies may be used for each channel.

\section*{MODELS AVAILABLE}

The AD2S44 series is available in three accuracy grades:
\begin{tabular}{lll} 
AD2S44UM & 14 -Bits & \(\pm 4.0\) Arc Mins \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
& & \(\left( \pm 2.6\right.\) Arc Mins \(-25^{\circ} \mathrm{C}\) to \(\left.+85^{\circ} \mathrm{C}\right)\) \\
AD2S44TM & 14 -Bits & \(\pm 4.0\) Arc Mins \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
AD2S44SM & 14 -Bits & \(\pm 5.2\) Arc Mins \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\end{tabular}

Each grade has options available which will interface to synchros and resolvers of standard voltage and frequency.
All components are \(100 \%\) tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\), and \(+125^{\circ} \mathrm{C}\). Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability. Full ordering information is given on the back page of this data sheet.

\section*{AD2S44-SPECIFICATIONS \\ (typical @ \(+25^{\circ} \mathrm{C}\) unless specified otherwise)}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD2S44 & Units & Comments \\
\hline PERFORMANCE & & & \\
\hline Accuracy \({ }^{1}\) AD2S44UM & \[
\begin{aligned}
& \pm 4.0(\max ) \\
& \pm 2.6(\max )
\end{aligned}
\] & Arc Min Arc Min & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { AD2S44TM } \\
& \text { AD2S44SM }
\end{aligned}
\] & \[
\begin{aligned}
& \pm 4.0(\max ) \\
& \pm 5.2(\max )
\end{aligned}
\] & Arc Min Arc Min & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Tracking Rate & 20 & rev/s & \\
\hline Resolution & \[
\begin{aligned}
& 14 \\
& (1 \mathrm{LSB}=1.3 \mathrm{arc} \mathrm{mins})
\end{aligned}
\] & Bits & Output Coding Parallel Natural Binary \\
\hline Repeatability & & LSB & \\
\hline Signa/Reference Frequency & 400-2600 & Hz & \\
\hline Bandwidth & 100 & Hz & \\
\hline SIGNAL INPUTS & & & \\
\hline Signal Voltage & 2, 11.8, 26, 90 & V rms & See Ordering Information \\
\hline Input Impedance & & & \\
\hline 90 V Signal & 200 & k \(\Omega\) & Resistive, Tolerance \(\pm 2 \%\) \\
\hline 26 V Signal & 58 & \(\mathrm{k} \Omega\) & \\
\hline 11.8 V Signal & 26 & k \(\Omega\) & \\
\hline 2 V Signal & 4.4 & k \(\Omega\) & \\
\hline Common Mode Rejection & 74 (min) & dB & \\
\hline Common Mode Range & & & \\
\hline 90 V Signal & \(\pm 250\) & V dc & \\
\hline 26 V Signal & \(\pm 120\) & V dc & \\
\hline 11.8 V Signal & \(\pm 60\) & V dc & \\
\hline 2 V Signal & \(\pm 12\) & V dc & \\
\hline REFERENCE INPUTS & & & \\
\hline Reference Voltage & \(2,11.8,26,115\) & V rms & See Ordering Information \\
\hline Input Impedance & & & \\
\hline 115 V Reference & 270 & k \(\Omega\) & Resistive, Tolerance \(\pm 5 \%\) \\
\hline 26 V Reference & 270 & k \(\Omega\) & \\
\hline 11.8 V Reference & 25 & k \(\Omega\) & \\
\hline 2 V Reference & 25 & \(\mathrm{k} \Omega\) & \\
\hline Common Mode Range & & & \\
\hline 115 V Reference & \(\pm 210\) & V dc & \\
\hline 26 V Reference & \(\pm 210\) & V dc & \\
\hline 11.8 V Reference & \(\pm 35\) & V dc & \\
\hline 2 V Reference & \(\pm 35\) & V dc & \\
\hline ACCELERATION CONSTANT & 62000 & \(\mathrm{sec}^{-2}\) & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD2S44 & Units & Comments \\
\hline STEP RESPONSE
Large Step \(^{1}\)
Small Step \(^{1}\) & \[
\begin{aligned}
& 63 \text { (typ), } 75 \text { (max) } \\
& 25 \text { (typ), } 30 \text { (max) }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{ms} \\
& \mathrm{~ms}
\end{aligned}
\] & \(179^{\circ}\) to 1 LSB of Error \(2^{\circ}\) to 1 LSB of Error \\
\hline \[
\begin{aligned}
& \text { POWER LINES } \\
& +\mathrm{V}_{\mathrm{s}}=+15 \mathrm{~V}^{1} \\
& -\mathrm{V}_{\mathrm{s}}=-15 \mathrm{~V}^{1} \\
& \text { Power Dissipation }
\end{aligned}
\] & \begin{tabular}{l}
85 (typ), 100 (max) \\
55 (typ), 70 (max) \\
2.1 (typ), 2.6 (max)
\end{tabular} & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~W}
\end{aligned}
\] & Quiescent Condition Quiescent Condition Quiescent Condition \\
\hline \[
\] & \[
\begin{aligned}
& 0.7(\max ) \\
& 2.0(\min ) \\
& 0.7(\max ) \\
& 2.0(\min )
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
V dc \\
V dc
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{IL}}=5 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{IH}}=5 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{IL}}=1.2 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{IH}}=-60 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { DIGITAL OUTPUTS (DB1-DB14) } \\
& \mathrm{V}_{\mathrm{OL}}^{1} \\
& \mathrm{~V}_{\mathrm{OH}} 1 \\
& \text { Tristate Leakage Current } \\
& \text { Drive Capability }
\end{aligned}
\] & \[
\begin{aligned}
& 0.4(\max ) \\
& 2.4(\min ) \\
& \pm 40 \\
& 3(\max )
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
\(\mu \mathrm{A}\) \\
LSTTL Loads
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{rL}}=1.2 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OH}}=60 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DATA TRANSFER \\
Time to Data Stable (After Negative Edge of \(\overline{\mathrm{OE}}\) or Change of Level of \(\mathrm{A} / \overline{\mathrm{B}}\) ) \\
Time to Data in High Impedance State (After Positive Edge of \(\overline{\mathrm{OE}}\) ) \\
Time for Repetitive Strobing of Selected Channel
\end{tabular} & \[
\begin{aligned}
& 640 \text { (max) } \\
& 200 \text { (max) } \\
& 200 \text { (min) }
\end{aligned}
\] & \begin{tabular}{l}
ns \\
ns \\
ns
\end{tabular} & See Figure 3
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{S}} \\
& \mathrm{t}_{\mathrm{R}} \\
& \mathrm{t}_{\mathrm{P}}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
BUILT-IN TEST OUTPUT (BIT) \\
Sense \\
\(\mathrm{V}_{\mathrm{OL}}\) \\
\(\mathrm{V}_{\mathrm{OH}}\) \\
Drive Capability \\
Error Condition Set \\
Error Condition Cleared
\end{tabular} & \begin{tabular}{l}
Active Low \\
0.4 (max) \\
2.4 (min) \\
8 (max) \\
55 (max) \\
45 (min)
\end{tabular} & \begin{tabular}{l}
V dc \\
V dc \\
LSTTL Loads \\
LSB \\
LSB
\end{tabular} & \[
\begin{aligned}
& \text { Low }=\text { Error Condition } \\
& \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OH}}=-160 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline DIMENSIONS & \[
\begin{array}{|l|}
\hline 1.75 \times 1.05 \times 0.225 \\
44.45 \times 28.07 \times 5.72 \\
\hline 0.65(\max ) \\
18.2(\max )
\end{array}
\] & \begin{tabular}{|l} 
inch \\
mm \\
\hline \(\mathbf{o z}\) \\
grams \\
\hline
\end{tabular} & See Package Information \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Specified over temperature range, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), and for: (a) \(\pm 10 \%\) signal and reference amplitude variation; (b) \(\pm 10 \%\) signal and reference harmonic distortion; (c) \(\pm 5 \%\) power supply variation; (d) \(\pm 10 \%\) variation in reference frequency.
Bold face type indicates parameters which are \(100 \%\) tested at nominal values of power supplies, input signal voltages and operating frequency. All other parameters are guaranteed by design, not tested.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
\(+V_{\text {s }}\) to GND . . . . . . . . . . . . . . . . . . . . . . . +17.25 V dc
\(-V_{\text {s }}\) to GND . . . . . . . . . . . . . . . . . . . . . . -17.25 V dc

Any Logic Input to GND (max) . . . . . . . . . . . . . +6.0 V dc
Any Logic Input to GND (min) . . . . . . . . . . . . . -0.4 V dc
Maximum Junction Temperature . . . . . . . . . . . . . . \(+150^{\circ} \mathrm{C}\)
S1, S2, S3, S4 (Line to Line) \({ }^{1}\)
90 V Option . . . . . . . . . . . . . . . . . . . . . . . \(\pm 600 \mathrm{~V}\) dc
26 V Option . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 160 \mathrm{~V}\) dc
11.8 V Option . . . . . . . . . . . . . . . . . . . . . . . \(\pm 80 \mathrm{~V}\) dc

2 V Option . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 14 \mathrm{~V}\) dc
S1, S2, S3, S4 to GND
90 V Option . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 600 \mathrm{~V}\) dc
26 V Option . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 160 \mathrm{~V}\) dc
11.8 V Option . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 80 \mathrm{~V}\) dc

2 V Option . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 14\) V dc
\(\mathrm{R}_{\mathrm{HI}}\) to \(\mathrm{R}_{\mathrm{LO}}\)
26 V, 115 V Options . . . . . . . . . . . . . . . . . \(\pm 600 \mathrm{~V}\) dc
\(2 \mathrm{~V}, 11.8 \mathrm{~V}\) Options . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~V}\) dc
\(\mathrm{R}_{\mathrm{HI}}, \mathrm{R}_{\mathrm{LO}}\) to GND
26 V, 115 V Options . . . . . . . . . . . . . . . . . . . \(\pm 600 \mathrm{~V}\) dc
\(2 \mathrm{~V}, 11.8 \mathrm{~V}\) Options . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~V}\) dc
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Operating Temperature Range . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
NOTE
\({ }^{1}\) On synchro input options, line-to-line voltage refers to the S2-S1, S1-S3 and S3-S2 differential voltages. On resolver input options line-to-line levels refer to the S1-S3 and S2-S4 voltages.

\section*{CAUTION}
1. Absolute maximum ratings are the limits beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+V_{S}\) and \(-V_{S}\) pins.
3. The +15 V power supply must never go below GND.

Table I. Bit Weight Table
\begin{tabular}{l|l}
\hline Bit Number & Weight (Degrees) \\
\hline \(1(\) MSB ) & 180.0000 \\
2 & 90.0000 \\
3 & 45.0000 \\
4 & 22.5000 \\
5 & 11.2500 \\
6 & 5.6250 \\
7 & 2.8125 \\
8 & 1.4063 \\
9 & 0.7031 \\
10 & 0.3516 \\
11 & 0.1758 \\
12 & 0.0879 \\
13 & 0.0439 \\
14 (LSB for 2S44) & 0.0220 \\
\hline
\end{tabular}

\section*{PIN CONFIGURATION}


FUNCTIONAL DESCRIPTION
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1-7 & DB8-DB14 & Parallel Output Data Bits \\
\hline 26-32 & DB1-DB7 & Parallel Output Data Bits \\
\hline 8 & \(\overline{\mathrm{OE}}\) & Output Enable Input \\
\hline 9 & A/ \(\bar{B}\) & Channel A or B Select Input \\
\hline 10 & \(\overline{\mathrm{BIT}}\) & Built-In Test Error Output \\
\hline 11 & \(\mathrm{R}_{\mathrm{LO}}\) (A) & Input Pin for Channel A Reference Low \\
\hline 12 & \(\mathrm{R}_{\mathrm{HI}}\) (A) & Input Pin for Channel A Reference High \\
\hline 13-16 & S4-S1 (A) & Channel A Input Signal \\
\hline 17-20 & S1-S4 (B) & Channel B Input Signal \\
\hline 21 & \(\mathrm{R}_{\mathrm{HI}}(\mathrm{B})\) & Input Pin for Channel B Reference High \\
\hline 22 & \(\mathrm{R}_{\text {LO }}\) (B) & Input Pin for Channel B Reference Low \\
\hline 23 & GND & Power Supply Ground (Note: This Pin Is Electrically Connected to the Case.) \\
\hline 24 & \(-\mathrm{V}_{\mathrm{S}}\) & Negative Power Supply \\
\hline 25 & \(+\mathrm{V}_{\text {S }}\) & Positive Power Supply \\
\hline
\end{tabular}

\section*{ESD SENSITIVITY}

The AD2S44 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model).
Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices'
 ESD Prevention Manual.


Figure 1. Functional Block Diagram of AD2S44

\section*{PRINCIPLES OF OPERATION}

The AD2S44 series operate on a tracking principle. The output digital word continually tracks the position of the resolver/synchro shaft without the need for external convert commands and status wait loops. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated.
A functional diagram of the AD2S44 is shown in Figure 1.
Each channel is identical in operation, sharing power supply and output pins. Both channels operate continuously and independently of each other-the digital output from either channel is available after switching the channel select and output enable inputs.

If the device is a synchro-to-digital converter, the 3 -wire synchro output will be connected to \(S 1, S 2\) and \(S 3\) on the unit, and a solid-state Scott-T input conditioner will convert these signals into resolver format, i.e.,
\[
\begin{aligned}
& V_{1}=K E_{0} \sin \omega \tau \sin \theta \\
& V_{2}=K E_{0} \sin \omega \tau \cos \theta
\end{aligned}
\]

Where \(\theta\) is the angle of the synchro shaft, \(\mathrm{E}_{0} \sin \omega \tau\) is the reference signal and K is the transformation ratio of the input signal conditioner. If the unit is a resolver-to digital converter, the 4 -wire resolver output will be connected directly to S1, S2, S3 and S4 on the unit.
To understand the conversion process, assume that the current word state of the up-down counter is \(\phi . \mathrm{V}_{1}\) is multiplied by \(\cos \phi\) and \(V_{2}\) is multiplied by \(\sin \phi\) to give:
\[
\begin{aligned}
& K E_{0} \sin \omega \tau \sin \theta \cos \phi \\
& K E_{0} \sin \omega \tau \cos \theta \sin \phi
\end{aligned}
\]

These signals are subtracted by the error amplifier to give:
\[
K E_{0} \sin \omega \tau(\sin \theta \cos \phi-\cos \theta \sin \phi)
\]
or
\[
K E_{0} \sin \omega \tau \sin (\theta-\phi) .
\]

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null \(\sin (\theta-\phi)\). When this is accomplished, the word state of the up-down counter, \(\phi\), equals, to within the rated accuracy of the converter, the synchro-resolver shaft angle, \(\theta\).

\section*{CONNECTING THE CONVERTER}

The power supply voltages connected to \(-\mathrm{V}_{\mathrm{S}}\) and \(+\mathrm{V}_{\mathrm{S}}\) pins should be \(\pm 15 \mathrm{~V}\) and must not be reversed.
It is suggested that a parallel combination of a 100 nF (ceramic) and a \(6.8 \mu \mathrm{~F}\) (tantalum) capacitor be placed from each of the supply pins to GND.
The pin marked GND is connected electrically to the case and should be taken to the zero volt potential in the system.
The digital output is taken from Pins 26-32 and Pins 1-7. Pin 26 is the MSB, Pin 7 the LSB.
The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to \(\mathrm{S} 1, \mathrm{~S} 2\) and S3 according to the following convention:
\[
\begin{gathered}
E_{S 1-S 3}=E_{R L O-R H I} \sin \omega \tau \sin \theta \\
E_{S 3-S 2}=E_{R L O-R H I} \sin \omega \tau \sin \left(\theta-120^{\circ}\right) \\
E_{S 2-S 1}=E_{R L O-R H I} \sin \omega \tau \sin \left(\theta-240^{\circ}\right) .
\end{gathered}
\]

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:
\[
\begin{aligned}
& E_{S 1-S 3}=E_{R L O-R H I} \sin \omega \tau \sin \theta \\
& E_{S 2-S 4}=E_{R L O-R H I} \sin \omega \tau \cos \theta
\end{aligned}
\]

\section*{CHANNEL SELECT ( \(\mathbf{A} / \overline{\mathbf{B}}\) )}
\(A / \bar{B}\) is the channel select input. A logic high selects channel \(A\) and a logic low selects channel B. Data becomes valid 640 ns after \(A / \bar{B}\) is toggled. Timing information is shown in Figure 2.

\section*{OUTPUT ENABLE ( \(\overline{\mathbf{O E}}\) )}
\(\overline{\mathrm{OE}}\) is the output enable input; the signal is active low. When set to a logic high, DB1 to DB14 are in the high impedance state. When \(\overline{\mathrm{OE}}\) is set to logic low, DB1 to DB14 represent the angle of the transducer shaft (see bit weights in Table I) to within the stated accuracy of the converter. Data becomes valid 640 ns after the \(\overline{\mathrm{OE}}\) is switched. Timing information is shown in Figure 2 and detailed in the "Data Transfer" section of SPECIFICATIONS.

a. Repetitive Reading of One Channel

b. Alternate Reading of Each Channel

Figure 2. AD2S44 Timing Diagrams

\section*{BUILT-IN TEST ( \(\overline{\text { BIT }}\) )}
\(\overline{\text { BIT }}\) is the built-in test error output. This provides an over velocity or fault indication signal for the channel selected via \(\mathrm{A} / \overline{\mathrm{B}}\). The error voltage of each channel is continuously monitored; and when the error exceeds \(\pm 50\) bits for the currently selected channel, the \(\overline{\mathrm{BIT}}\) output goes low indicating that an error greater than approximately 1 angular degree exists and that the data is therefore invalid.
The BIT signal has a built-in hysterisis, i.e., the error required to set \(\overline{\mathrm{BIT}}\) is greater than that required for it to be cleared. \(\overline{\text { BIT }}\) is set when the error exceeds 55 LSBs and is cleared when the error goes below 45 LSBs. This mode of operation guarantees that BIT will not flicker when the error threshold is crossed.
\(\overline{\text { BIT }}\) is valid for the selected channel approximately 50 ns after the change in state of \(A \bar{B}\). In most instances, the error condition which sets \(\overline{\mathrm{BIT}}\) must persist for at least 1 period of the reference signal prior to \(\overline{\mathrm{BIT}}\) responding to the condition.
Conditions which cause the \(\overline{\text { BIT }}\) output to show a fault are:
1. Power-Up Transient Response
\(\overline{\text { BIT }}\) will return to a logic high state after the AD2S44 position output synchronizes with the angle input to within 1 degree. Normally, \(\overline{\text { BIT }}\) will be low at power-up for a period less than or equal to the large signal step response settling time of the AD2S44 after the \(\pm \mathrm{V}_{\mathrm{S}}\) supplies have stabilized to within \(5 \%\) of their final values.
2. Step Input \(>1\) Degree
\(\overline{\text { BIT }}\) will return to a logic high state after the selected channel of the AD2S44 has settled to with 1 degree of the input angle resulting from an instantaneous step.
3. Excessive Velocity BIT will be driven to a logic low if the maximum tracking rate of the AD2S44 is exceeded (20 RPS typical).
4. Signal Failure
\(\overline{\text { BIT }}\) may be driven to a logic low state if all signal voltages to the selected channel are lost.
5. Converter/System Failure

Any failure which causes the AD2S44 to fail to track the input synchro/resolver angles will drive BIT to a logic low. This may include, but is not necessarily limited to, acceleration conditions, poor supply voltage regulation or excessive noise on the signal connections.

\section*{SCALING FOR NONSTANDARD SIGNALS}

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal \(\pm 10 \%\) limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.
NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. For resolver format options, it is critical that the value of the resistors on the S1-S3 signal input pair be precisely matched to the S4-S2 input pair. For synchro options, the three resistors on S1, S2, S3 must be matched. In general, a \(0.1 \%\) mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common mode rejection ratio of the signal inputs.
To calculate the values of the external scaling resistors add \(2.222 \mathrm{k} \Omega\) extra per volt of signal in series with \(\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3\) and S 4 (no resistor required on S 4 for synchro options), and \(3 \mathrm{k} \Omega\) in extra per volt of reference in series with \(\mathrm{R}_{\mathrm{LO}}\) and \(\mathrm{R}_{\mathrm{HI}}\).

\section*{DYNAMIC PERFORMANCE}

The transfer function of the converter is given below.


Figure 3. Transfer Function of AD2S44

Open loop transfer function:
\[
\frac{\theta_{\text {OUT }}}{\theta_{I N}}=\frac{K_{a}}{s^{2}} \cdot \frac{1+s T_{1}}{1+s T_{2}}
\]

Closed loop transfer function:
\[
\frac{\theta_{\text {OUT }}}{\theta_{I N}}=\frac{1+s T_{1}}{1+s T_{1}+s^{2} / K_{a}+s^{3} T_{2} / K_{a}}
\]
where \(\mathrm{K}_{\mathrm{a}}=62000 \mathrm{sec}^{-2}\)
\(\mathrm{T}_{1}=0.0061 \mathrm{sec}\)
\(\mathrm{T}_{2}=0.001 \mathrm{sec}\).
The gain and phase diagrams are shown in Figures 4 and 5.


Figure 4. AD2S44 Gain Plot


Figure 5. AD2S44 Phase Plot

\section*{ACCELERATION ERROR}

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant \(\mathrm{K}_{\mathrm{a}}\) of the converter.
\[
K_{a}=\frac{\text { Input Acceleration }}{\text { Error in Output Angle }}
\]

The numerator and denominator must have consistent angular units. For example, if \(\mathrm{K}_{\mathrm{a}}\) is in \(\mathrm{sec}^{-2}\), then the input acceleration may be specified in degrees \(/ \mathrm{sec}^{2}\) and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.
\(\mathrm{K}_{\mathrm{a}}\) does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S44 will not lose track is on the order of \(5^{\circ} \times \mathrm{K}_{\mathrm{a}}=310,000 \% \mathrm{sec}^{2}\) or about 800 revolutions \(/ \mathrm{sec}^{2}\).
\(\mathrm{K}_{\mathrm{a}}\) can be used to predict the output position error due to input acceleration. For example, for an acceleration of 50 revolutions/ \(\sec ^{2}\) with \(K_{a}=62000\),
\[
\begin{aligned}
& \text { Error in LSBs }=\frac{\text { Input Acceleration }\left[\mathrm{LSB} / \mathrm{sec}^{2}\right]}{\mathrm{K}_{\mathrm{a}}\left[\mathrm{sec}^{-2}\right]} \\
& =\frac{50\left[\mathrm{rev} / \mathrm{sec}^{2}\right] \cdot 2^{14}[\mathrm{LSB} / \mathrm{rev}]}{62000\left[\mathrm{sec}^{-2}\right]}=13.2 \mathrm{LSBs} .
\end{aligned}
\]

\section*{RELIABILITY}

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.
Figure 6 shows the MTBF in years vs. case temperature for Naval Sheltered conditions calculated in accordance with MIL-HDBK-217E.


Figure 6. \(2 S 44\) MTBF vs. Temperature

\section*{OTHER PRODUCTS}

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below.
The SDC/RDC1740/41/42 are hybrid synchro/resolver to digital converters with internal isolating micro transformers.

The SDC/RDC1767/68 are identical to the SDC/RDC1740 series but with the additional features of analog velocity output and dc error output.

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts. The device operates over a frequency range of 1 kHz to 10 kHz .
The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output high power hybrid digital-to-resolver converters. The accuracies available are \(\pm 2\) and \(\pm 4\) arc minutes, and the outputs can supply 2 VA at 7 V rms. Transformers are available to convert the output to synchro or resolver format at high voltage levels.
The AD2S65/66 are similar to the DRC1745/46 but do not include the power output stage. These devices are available in accuracy grades to 1 arc minute.
The 2S80 series are monolithic ICs performing resolver to digital conversion with accuracies up to \(\pm 2\) arc minutes and 16 -bit resolution.

\section*{OUTLINE DIMENSION}

Dimensions shown in inches and (mm).


\section*{ORDERING INFORMATION}

When ordering, the converter part numbers should be suffixed by a two letter code defining the accuracy grade, and a two digit numeric code defining the signal/reference voltage and frequency. All the standard options and their option codes are shown below. For nonstandard configurations, please contact Analog Devices.

For example, the correct part number for a component to operate with 90 V signal, 115 V reference synchro format inputs and yield a \(\pm 5.2\) arc minute accuracy over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ}\) temperature range would be AD2S44SM12. The same part, processed to high reliability standards would carry the designator AD2S44SM12B.


Base Part Number

\(\mathrm{Z}=0\), Signal 2 V , Reference 2 V Resolver \(\mathrm{Z}=1\), Signal 11.8 V , Reference 26 V Synchro \(\mathrm{Z}=2\), Signal 90 V , Reference 115 V Synchro \(\mathrm{Z}=3\), Signal 11.8 V , Reference 11.8 V Resolver Z \(=4\), Signal 26 V , Reference 26 V Resolver Base Part \(\mathrm{Z}=8\), Signal 11.8 V , Reference 26 V Resolver
\(\mathrm{Y}=1400 \mathrm{~Hz}\) to 2.6 kHz Reference Frequency
\(\mathrm{X}=\) "U" \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Operating Temperature Range \(\pm 4.0 \mathrm{arc} \min\) Accuracy
\(\pm 2.6\) arc min Accuracy \(\left(-25^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}\) )
\(\mathrm{X}=\) " T " \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Operating Temperature Range \(\pm 4.0\) arc min Accuracy
\(\mathrm{X}=\) " S " \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) Operating Temperature Range \(\pm 5.2\) arc min Accuracy

\section*{Low Cost, 16-Bit Synchro/ Resolver-to-Digital Converter}

FEATURES
1.3 Arc Minute Accuracy

16-Bit Resolution
Small 28-Pin Ceramic DIP
Low Cost
APPLICATIONS
Gimbal/Gyro Control Systems
Radar System
Engine Controllers
Sonar
Military Servo Control Systems
Fire Control Systems
Avionic Systems
Antenna Monitoring
CNC Machine Tooling

\section*{GENERAL DESCRIPTION}

The AD2S46 series are 16-bit, continuous tracking synchro/ resolver-to-digital converters. They have been designed specifically for applications where space and performance are at a premium. Each 28 -pin hybrid device uses a Type 2 servo loop tracking converter with a ratiometric conversion technique to provide excellent noise immunity, repeatability and tolerance of long lead lengths.
The core of each conversion is performed by a state of the art monolithic integrated circuit manufactured in Analog Devices' proprietary BiMOS II process which combines the advantage of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low providing both packaging which reflects LSI monolithic standards and ensures high reliability.

The device incorporates a high accuracy differential conditioning circuit for signal inputs providing more than 74 dB of commonmode rejection. Options are available for both synchro and resolver format inputs. The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation.
Digital data transfer is accommodated by an ENABLE input which controls the tristate outputs and presents the data to the bus when taking from a HI to a LO state.
An \(\overline{\text { INHIBIT }}\) precedes the \(\overline{\text { ENABLE }}\) input and freezes the data transfer from the up-down counter to the output latches. This action does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a data refresh. A BYTE SELECT input provides the facility for interfacing to an 8 - or 16 -bit bus system.

\section*{MODELS AVAILABLE}

The AD2S46 series is available in 2 accuracy grades:
\[
\begin{array}{llll}
\text { AD2S46TD } & 16 \text { Bits } & \pm 1.3 \text { arc mins } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
\text { AD2S46SD } & 16 \text { Bits } & \pm 2.6 \text { arc mins } & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
\]

Each grade has options available which will interface to standard synchros and resolvers.
All components are \(100 \%\) tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\), and \(+125^{\circ} \mathrm{C}\). Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability. Full ordering information is given on the back page of this data sheet.

FUNCTIONAL BLOCK DIAGRAM

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & \[
\begin{gathered}
\mathrm{D} 2 \mathrm{~S} 4 \\
\text { Typ }
\end{gathered}
\] & Max & Units & Comments \\
\hline \multicolumn{6}{|l|}{PERFORMANCE} \\
\hline \multicolumn{6}{|l|}{Accuracy \({ }^{1}\)} \\
\hline AD2S46TD & & & \(\pm 1.3\) & arc min & \\
\hline AD2S46SD & & & \(\pm 2.6\) & arc min & \\
\hline Tracking Rate & & & 12 & rev/s & \\
\hline Resolution & & & 16 & Bits & Parallel Natural Binary \\
\hline & \multicolumn{3}{|c|}{(1 LSB \(=20 \mathrm{arcsec}\) )} & & 1 IN65356 \\
\hline Repeatability & & & 1 & LSB & \\
\hline \multicolumn{6}{|l|}{Signal/Reference} \\
\hline Frequency & \multirow[t]{2}{*}{360} & & 2860 & Hz & \\
\hline Bandwidth & & & 85 & Hz & \\
\hline \multicolumn{6}{|l|}{SIGNAL INPUTS} \\
\hline Signal Voltage & \multicolumn{3}{|c|}{\(2,11.8,26,90 \pm 10 \%\)} & V rms & See Ordering Information \\
\hline \multicolumn{6}{|l|}{Impedance} \\
\hline 90 V Signal & \multicolumn{3}{|c|}{200} & k ת & Resistive Tolerance \(\pm 2 \%\) \\
\hline 26 V Signal & \multicolumn{3}{|c|}{58} & k ת & \\
\hline 11.8 V Signal & \multicolumn{3}{|c|}{26} & \(\mathrm{k} \Omega\) & \\
\hline 2 V Signal & \multicolumn{3}{|c|}{4.4} & \(\mathrm{k} \Omega\) & \\
\hline Common-Mode Rejection & 74 & & & dB & \\
\hline \multicolumn{6}{|l|}{Common-Mode Range} \\
\hline 90 V Signal & & & \(\pm 250\) & \(V \mathrm{dc}\) & \\
\hline 26 V Signal & & & \(\pm 120\) & \(V \mathrm{dc}\) & \\
\hline 11.8 V Signal & & & \(\pm 60\) & \(V \mathrm{dc}\) & \\
\hline 2 V Signal & & & \(\pm 12\) & \(V \mathrm{dc}\) & \\
\hline \multicolumn{6}{|l|}{REFERENCE INPUTS} \\
\hline Reference Voltage & & 26, 1 & & V rms & See Ordering Information \\
\hline \multicolumn{6}{|l|}{Impedance} \\
\hline 115 V Reference & & 275 & & \(\mathrm{k} \Omega\) & Resistive Tolerance \(\pm 5 \%\) \\
\hline 26 V Reference & & 275 & & \(\mathrm{k} \Omega\) & \\
\hline 11.8 V Reference & & 25 & & \(\mathrm{k} \Omega\) & \\
\hline 2 V Reference & & 25 & & \(\mathrm{k} \Omega\) & \\
\hline \multicolumn{6}{|l|}{Common-Mode Range} \\
\hline 115 V Reference & & & \(\pm 210\) & V dc & \\
\hline 26 V Reference & & & \(\pm 210\) & V dc & \\
\hline 11.8 V Reference & & & \(\pm 35\) & V dc & \\
\hline 2 V Reference & & & \(\pm 35\) & V dc & \\
\hline INHIBIT & & & & & \\
\hline Sense & & & & & Logic LO to Inhibit \\
\hline \multicolumn{6}{|l|}{Time to Stable Data (After} \\
\hline ENABLE & & & & & See Figure 3 \\
\hline Logic LO to Data Available & & & 110 & ns & Presents Data to Output \\
\hline Logic HI to High Impedance & & & 110 & ns & Outputs in High Impedance State \\
\hline BYTE SELECT & & & & & See Figure 3 \\
\hline Logic HI to Data Stable & & & 130 & ns & MS Byte DB1-DB8 \\
\hline Logic LO to Data Stable & & & 140 & ns & LS Byte DB1-DB8 \\
\hline \multicolumn{6}{|l|}{STEP RESPONSE} \\
\hline Large Step \({ }^{1}\) & & 75 & 95 & ms & \(179{ }^{\circ}\) to 1 LSB of Error \\
\hline Small Step \({ }^{1}\) & & 25 & 30 & ms & \(2^{\circ}\) to 1 LSB of Error \\
\hline ACCELERATION CONSTANT & 48000 & & & \(\sec ^{-2}\) & \\
\hline \multicolumn{6}{|l|}{DIGITAL INPUTS} \\
\hline (ENABLE, INHIBIT, BYTE SELECT) & & & & & \\
\hline \(\mathrm{V}_{\text {IL }}\) & & & 0.8 & V dc & \\
\hline \[
V_{I H}
\] & 2.0 & & & V dc & \\
\hline \(\mathrm{I}_{\text {IL }}\) & & & \(\pm 100\) & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\mathrm{IH}}\) & & & \(\pm 100\) & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & \[
\begin{aligned}
& \text { D2S46 } \\
& \text { Typ }
\end{aligned}
\] & Max & Units & Comments \\
\hline \[
\begin{aligned}
& \hline \text { DIGITAL OUTPUTS (DB1-DB16) } \\
& \mathrm{V}_{\mathrm{OL}}{ }_{1} \\
& \mathrm{~V}_{\mathrm{OH}} \\
& \text { Tristate Leakage Current } \\
& \text { Drive Capability }
\end{aligned}
\] & 2.4 & & \[
\begin{aligned}
& 0.4 \\
& \pm 100 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
\(\mu \mathrm{A}\) \\
LSTTL
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OL}}=1.2 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Voltage Levels
\[
\begin{aligned}
& +V_{S}{ }^{1} \\
& -V_{S}{ }^{1}
\end{aligned}
\] \\
Current
\[
+\mathrm{I}_{\mathrm{S}}
\]
\[
-\mathrm{I}_{\mathrm{S}}
\] \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& +14.25 \\
& -14.25
\end{aligned}
\] & \[
\begin{aligned}
& +15 \\
& -15 \\
& \\
& \mathbf{3 0} \\
& 15 \\
& \mathbf{6 7 5}
\end{aligned}
\] & \[
\begin{aligned}
& +15.75 \\
& -15.75 \\
& \mathbf{3 5} \\
& 20 \\
& 825
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
mA \\
mA \\
mW
\end{tabular} & \\
\hline DIMENSIONS & \[
\begin{aligned}
& 1.4 \times 0 \\
& 35.6 \times
\end{aligned}
\] & \[
\begin{array}{r}
0.135 \\
\times 3.4
\end{array}
\] & & \begin{tabular}{l}
inch \\
mm
\end{tabular} & See Package Information \\
\hline WEIGHT & & & \[
\begin{aligned}
& 0.25 \\
& 6.3
\end{aligned}
\] & Oz Grams & \\
\hline
\end{tabular}

NOTES
\({ }^{\prime}\) Specified over temperature range, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), and for: (a) \(\pm 10 \%\) signal and reference amplitude variation; (b) \(\pm 10 \%\) signal \(\pm\) and reference harmonic distortion; (c) \(\pm 5 \%\) power supply variation; (d) \(\pm 10 \%\) variation in reference frequency.
Boldface type indicates parameters which are \(100 \%\) tested at nominal values of power supplies, input signal voltages, and operating frequency. All other parameters are guaranteed by design, not tested.
Specifications subject to change without notice.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS} \\
\hline \multicolumn{2}{|l|}{+ \(\mathrm{V}_{\text {s }}\) to GND . . . . . . . . . . . . . . . . . . . . . . +17.25 V dc} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{Any Logic Input to GND (max) . . . . . . . . . . . . +5.5 V dc} \\
\hline \multicolumn{2}{|l|}{Any Logic Input to GND (min) . . . . . . . . . . . . -0.4 V dc} \\
\hline \multicolumn{2}{|l|}{Maximum Junction Temperature . . . . . . . . . . . . . . \(150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{S1, S2, S3, S4 (Line to Line) \({ }^{1}\)} \\
\hline \multicolumn{2}{|l|}{(90 V Option) . . . . . . . . . . . . . . . . . . . . . \(\pm 600 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(26 V Option) . . . . . . . . . . . . . . . . . . . . . . \(\pm 160 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(11.8 V Option) . . . . . . . . . . . . . . . . . . . . . \(\pm 80 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(2 V Option) . . . . . . . . . . . . . . . . . . . . . . \(\pm 14 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{S1, S2, S3, S4 to GND} \\
\hline \multicolumn{2}{|l|}{(90 V Option) . . . . . . . . . . . . . . . . . . . . . \(\pm 250 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(26 V Option) . . . . . . . . . . . . . . . . . . . . . \(\pm 120 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(11.8 V Option) . . . . . . . . . . . . . . . . . . . . . . \(\pm 60 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(2 V Option) . . . . . . . . . . . . . . . . . . . . . . \(\pm 12 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{HI}}\) to \(\mathrm{R}_{\mathrm{LO}}\)} \\
\hline \multicolumn{2}{|l|}{( \(26 \mathrm{~V}, 115 \mathrm{~V}\) Options) . . . . . . . . . . . . . . . . \(\pm 600 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(2 V, 11.8 V Options) . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{HI}}\) and \(\mathrm{R}_{\text {LO }}\) to GND} \\
\hline \multicolumn{2}{|l|}{(26 V, 115 V Options) . . . . . . . . . . . . . . . . \(\pm 210 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{(2 V, 11.8 V Options) . . . . . . . . . . . . . . . . . \(\pm 35 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{Storage Temperature Range . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline Operating Temperature Range \({ }^{2}\) & to \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) On synchro input options, line to line voltage refers to the \(\mathrm{S} 2-\mathrm{S} 1, \mathrm{~S} 1-\mathrm{S} 3\) and S3-S2 differential voltages. On resolver input options line to line levels refer to the S1-S3 and S2-S4 voltages.
\({ }^{2}\) Thermal Resistance: To ensure that the junction temperature of the hottest component within the hybrid does not exceed the rated maximum of \(150^{\circ} \mathrm{C}\), the case temperature must not exceed \(130^{\circ} \mathrm{C}\).

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(+\mathrm{V}_{\text {S }}\) to GND) . . . . . \(+15 \mathrm{~V} \mathrm{dc} \pm 5 \%\) Power Supply Voltage ( \(-\mathrm{V}_{\mathrm{S}}\) to GND) . . . . . . -15 V dc \(\pm 5 \%\) Analog Input Voltage (S1, S2, S3, S4 Line to Line)
( 90 V Option) . . . . . . . . . . . . . . . . . . . . 90 V rms \(\pm 10 \%\)
(26 V Option) . . . . . . . . . . . . . . . . . . . . 26 V rms \(\pm 10 \%\)
(11.8 V Option) . . . . . . . . . . . . . . . . \(11.8 \mathrm{~V} \mathrm{rms} \pm 10 \%\)
(2 V Option) . . . . . . . . . . . . . . . . . . . . \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\)
Analog Input Voltage ( \(\mathrm{R}_{\mathrm{HI}}\) to \(\mathrm{R}_{\mathrm{LO}}\) )
( 26 V Option) . . . . . . . . . . . . . . . . . . . . 26 V rms \(\pm 10 \%\)
(115 V Option) . . . . . . . . . . . . . . . . . . 115 V rms \(\pm 10 \%\)
(11.8 V Option) . . . . . . . . . . . . . . . . . 11.8 V rms \(\pm 10 \%\)
(2 V Option) . . . . . . . . . . . . . . . . . . . . . 2 V rms \(\pm 10 \%\)
Signal and Reference Harmonic Distortion . . . . . . . . \(\pm 10 \%\)
Phase Shift Between Signal and Reference . . . . \(\pm 10\) Degrees
Ambient Operating Temperature Range . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

\section*{CAUTION}
1. Absolute maximum ratings are the limits beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins.

\section*{ESD SENSITIVITY}

The AD2S46 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model).

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD Preven-
 tion Manual.

\section*{PIN CONFIGURATION}
\begin{tabular}{|c|c|c|}
\hline Віт 9 & & 28) BIT 8 \\
\hline BIT 10 2 & & 27) BIT 7 \\
\hline BIT \(11 \times 3\) & & 26 BIT 6 \\
\hline BIT 124 & & 25 BIT 5 \\
\hline BIT \(13 \times\) & & 24 BIT 4 \\
\hline BIT 146 & & 23 Віт 3 \\
\hline BIT 157 & \begin{tabular}{l}
AD2S46 \\
TOP VIEW
\end{tabular} & 22 BIT 2 \\
\hline (LSB) BIT 168 & (Not to Scale) & 21 BIT 1 (MSB) \\
\hline Endble 9 & & 20 in \(\overline{\text { Hibit }}\) \\
\hline byte select 10 & & 19 + \(v_{s}\) \\
\hline S4 11 & & 18 - \(\mathrm{v}_{\text {s }}\) \\
\hline S3 12 & & 17 GND \\
\hline S2 13 & & \(16 . \mathrm{RLO}\) \\
\hline S1 14 & & 15 RHi \\
\hline
\end{tabular}

\section*{PRINCIPLES OF OPERATION}

The AD2S46 series operate on a Type 2 tracking closed-loop principle. The output digital word continually tracks the position of the resolver/synchro shaft without the need for external convert commands and wait states. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated by one LSB.
If the device is a synchro-to-digital converter, the 3 -wire synchro output will be connected to S1, S2 and S3 on the unit and a solid-state Scott-T input conditioner will convert these signals into resolver format, i.e.,
\[
\begin{align*}
& \mathrm{V}_{1}=\mathrm{K} \mathrm{E}_{0} \sin \omega \mathrm{t} \sin \theta \\
& \mathrm{~V}_{2}=\mathrm{KE}_{0} \sin \omega \mathrm{t} \cos \theta
\end{align*}
\]

Where \(\theta\) is the angle of the synchro shaft, \(\mathrm{E}_{0} \sin \omega \mathrm{t}\) is the reference signal, and \(K\) is the transformation ratio of the input signal conditioner. If the unit is a resolver-to digital converter, the 4wire resolver output will be connected directly to S1, S2, S3 and S4 on the unit.

\section*{AD2S46 PIN FUNCTION DESCRIPTION}
\begin{tabular}{|l|l|l|}
\hline PIN & MNEMONIC & DESCRIPTION \\
\hline \(1-8\) & DB9-DB16 & PARALLEL OUTPUT DATA BITS \\
\(21-28\) & DB1-DB8 & PARALLEL OUTPUT DATA BITS \\
9 & ENABLE & OUTPUT ENABLE INPUT \\
10 & BYTE SELECT & BYTE SELECT INPUT SIGNAL \\
\(11-14\) & S4-S1 & SYNCHRO/RESOLVER SIGNAL INPUTS \\
15 & R \(_{\text {HI }}\) & INPUT PIN FOR REFERENCE HIGH \\
16 & R \(_{\text {LO }}\) & INPUT PIN FOR REFERENCE LOW \\
17 & GND & POWER SUPPLY GROUND \\
18 & \(-\mathrm{V}_{\mathbf{s}}\) & NEGATIVE POWER SUPPLY \\
19 & \(+\mathrm{V}_{\mathbf{s}}\) & POSITIVE POWER SUPPLY \\
20 & INHIBIT & INPUT PIN TO INHIBIT CONVERTER \\
\hline
\end{tabular}

To understand the conversion process, assume that the current word state of the up-down counter is \(\phi . \mathrm{V}_{1}\) is multiplied by \(\cos \phi\) and \(V_{2}\) is multiplied by \(\sin \phi\) to give:
\[
\begin{aligned}
& \mathrm{K} \mathrm{E}_{0} \sin \omega \mathrm{t} \sin \theta \cos \phi \\
& \mathrm{~K} \mathrm{E}_{0} \sin \omega \mathrm{t} \cos \theta \sin \phi
\end{aligned}
\]

These signals are subtracted by the error amplifier to give:
\[
\mathrm{K} \mathrm{E}_{0} \sin \omega \mathrm{t}(\sin \theta \cos \phi-\cos \theta \sin \phi)
\]
or
\(\mathrm{K} \mathrm{E}_{0} \sin \omega \mathrm{t} \sin (\theta-\phi)\)
A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed-loop system which seeks to null sin ( \(\theta-\phi)\). When this is accomplished, the word state of the updown counter, \(\phi\), equals, to within the rated accuracy of the converter, the synchro/resolver shaft angle, \(\theta\).


AD2S46 Functional Block Diagram


Figure 1. Connection Diagram

\section*{CONNECTING THE CONVERTER}

The power supply voltages connected to \(-\mathrm{V}_{\mathrm{S}}\) and \(+\mathrm{V}_{\mathrm{S}}\) pins should be -15 V and +15 V and must not be reversed.
It is suggested that a parallel combination of a 100 nF (ceramic) and a \(6.8 \mu \mathrm{~F}\) (tantalum) capacitor be placed from each of the supply pins to GND.
The digital output is taken from Pins 21-28 and Pins 1-8. Pin 21 is the MSB, Pin 8 the LSB.
The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to S1, S2 and S3 according to the following convention:
\[
\begin{aligned}
& \mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \theta \\
& \mathrm{E}_{\mathrm{S} 3-\mathrm{S} 2}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathrm{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \left(\theta+240^{\circ}\right)
\end{aligned}
\]

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:
\(\mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \theta\)
\(\mathrm{E}_{\mathrm{S} 2-\mathrm{S} 4}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \cos \theta\)
It is recommended that the resolver is connected using individually screened twisted pair cables with the sine, cosine and reference signals twisted separately.

\section*{DATA TRANSFER}

To transfer data the \(\overline{\text { INHIBIT }}\) input should be used. The data will be valid 600 ns after the application of a logic "LO" to INHIBIT. By using the ENABLE input the two bytes of data can be transferred after which the INHIBIT should be returned to a logic "HI" state to enable the output latches to be updated.

\section*{INHIBIT INPUT}

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a refresh of the output data.

\section*{ENABLE INPUT}

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance state, and application of a logic "LO" presents the data of the latches to the output pins. The operation of the ENABLE has no effect on the conversion process. Timing information is shown in Figure 2.


Figure 2. Timing Diagrams

\section*{BYTE SELECT INPUT}

The BYTE SELECT input on the AD2S46 can be used to interface the converter to either an 8 -bit or 16-bit microprocessor bus.

To interface to a 16 -bit parallel bus, the BYTE SELECT pin should be at logic HI. Thus, the most significant byte of the digital output position is at Pins 21 to 28 (Bit 1 MSB to Bit 8, respectively). Also the least significant byte is at Pin 1 to 8 (Bit 9 to Bit 16 LSB, respectively). The ENABLE control is used to present the digital 16-bit parallel digital output position data to the pins.
To interface to an 8 -bit parallel bus, two sequential readings must take place. The BYTE SELECT pin at logic HI places the MS BYTE at Pins 21 (MSB) to 28. Using the ENABLE, the parallel data is presented to the bus.
A logic LO on the BYTE SELECT place the LS BYTE at Pins 21 to 28 (LSB). Using the ENABLE, the parallel data is presented to the bus.
The operation of the BYTE SELECT has no effect on the conversion process of the converter.

\section*{REFERENCE INPUT}

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is within the recommended operating conditions.
The AD2S46 will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

\section*{CAUSES OF ERROR}

\section*{Differential Phase Shift}

Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and can cause static errors. Some differential phase shift will be present on all resolvers being a characteristic of the transducer. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different capactive loads could cause differential phase shift. The additional error caused by differential phase shift on the input signals approximates to:

Error \(=0.53 \times a \times b\) arc minutes
where \(\mathbf{a}=\) differential phase shift in degrees
and \(b=\) signal to reference phase shift in degrees.
This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are routed identically and removing the reference/signals phase shift (see section on "CONNECTING THE CONVERTER"). By taking these precautions, the extra error can be made insignificant.

\section*{Resolver Phase Shift}

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's stated accuracy. However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by
\[
\frac{\text { Shaft Speed }(r p s) \times \text { Phase Shift (degrees) }}{\text { Reference Frequency }}
\]

This effect can be eliminated by placing a phase lead/lag network on the reference signal to the converter equivalent to the phase shift caused by the resolver (see section "CONNECTING THE CONVERTER").
NOTE: Capacitive and inductive crosstalk in the signal and reference leads can cause similar conditions as described above.

\section*{SCALING FOR NONSTANDARD SIGNALS}

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal \(\pm 10 \%\) limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.
NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. For resolver format options, it is critical that the value of the resistors on the S1-S3 signal input pair be precisely matched to the S4-S2 input pair. For synchro options, the three resistors on S1, S2, S3 must be matched. In general, a \(0.1 \%\) mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common-mode rejection ratio of the signal inputs.
\begin{tabular}{|l|c|l|l|l|}
\hline \begin{tabular}{l} 
Binary \\
Bits \((\mathrm{N})\)
\end{tabular} & \begin{tabular}{l} 
Resolution \\
\(\left(2^{\mathrm{N}}\right)\)
\end{tabular} & \begin{tabular}{l} 
Degrees \\
Bit
\end{tabular} & \begin{tabular}{l} 
Minutes \\
(Bit
\end{tabular} & \begin{tabular}{l} 
Seconds \\
/Bit
\end{tabular} \\
\hline 0 & 1 & 360.0 & 21600.0 & 1296000.0 \\
1 & 2 & 180.0 & 10800.0 & 648000.0 \\
2 & 4 & 90.0 & 5400.0 & 324000.0 \\
3 & 8 & 45.0 & 2700.0 & 162000.0 \\
4 & 16 & 22.5 & 1350.0 & 81000.0 \\
\hline 5 & 32 & 11.25 & 675.0 & 40500.0 \\
6 & 64 & 5.625 & 337.5 & 20250.0 \\
7 & 128 & 2.8125 & 168.75 & 10125.0 \\
8 & 256 & 1.40625 & 84.375 & 5062.5 \\
9 & 512 & 0.703125 & 42.1875 & 2531.25 \\
\hline 10 & 1024 & 0.3515625 & 21.09375 & 1265.625 \\
11 & 2048 & 0.1757813 & 10.546875 & 632.8125 \\
12 & 4096 & 0.0878906 & 5.273438 & 316.40625 \\
13 & 8192 & 0.0439453 & 2.636719 & 158.20313 \\
14 & 16384 & 0.0219727 & 1.318359 & 79.10156 \\
\hline 15 & 32768 & 0.0109836 & 0.659180 & 39.55078 \\
16 & 65536 & 0.0054932 & 0.329590 & 19.77539 \\
17 & 131072 & 0.0027466 & 0.164795 & 9.88770 \\
18 & 262144 & 0.0013733 & 0.082397 & 4.94385 \\
\hline
\end{tabular}

Bit Weight Table

To calculate the values of the external scaling resistors add \(1.111 \mathrm{k} \Omega\) extra per volt of signal in series with \(\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3\) and \(S 4\) (resolver options only), and \(3 \mathrm{k} \Omega\) in extra per volt of reference in series with \(\mathrm{R}_{\mathrm{LO}}\) and \(\mathrm{R}_{\mathrm{HI}}\).

\section*{DYNAMIC PERFORMANCE}

The transfer function of the converter is given below.
Open-loop transfer function
\[
\frac{\theta_{\text {OUT }}}{\theta_{I N}}=\frac{K_{A}\left(1+s T_{1}\right)}{S^{2}\left(1+s T_{2}\right)}
\]

Closed-loop transfer function
\[
\frac{\theta_{\text {OUT }}}{\theta_{I N}}=\frac{1+s T_{1}}{1+s T_{1}+s^{2} / K_{A}+s^{3} T_{2} / K_{A}}
\]
where \(\mathrm{K}_{\mathrm{A}}=48000 \mathrm{sec}^{-2}\)
\[
\mathrm{T}_{1}=0.0071 \mathrm{sec}
\]
\[
\mathrm{T}_{2}=0.00125 \mathrm{sec}
\]

The gain and phase diagrams are shown in Figures 3 and 4.


Figure 3. AD2S46 Gain Plot


Figure 4. AD2S46 Phase Plot

\section*{ACCELERATION ERROR}

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant \(\mathrm{K}_{\mathrm{A}}\) of the converter.
\[
K_{A}=\frac{\text { Input Acceleration }}{\text { Error in Output Angle }}
\]

The numerator and denominator must have consistent angular units. For example, if \(\mathrm{K}_{\mathrm{A}}\) is in \(\mathrm{sec}^{-2}\), then the input acceleration may be specified in degrees/sec and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.
\(\mathrm{K}_{\mathrm{A}}\) does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S46 will not lose track is in the order of \(5^{\circ} \times \mathrm{K}_{\mathrm{A}}=238,000 \% \mathrm{sec}^{2}\) or about 660 revolutions \(/ \mathrm{sec}^{2}\).
\(\mathrm{K}_{\mathrm{A}}\) can be used to predict the output position error due to input acceleration. For example, for an acceleration of 50 revolutions \(/ \sec ^{2}\) with \(\mathrm{K}_{\mathrm{A}}=48000\),
\[
\begin{gathered}
\text { Error in } L S B s=\frac{\text { Input Acceleration }\left[L S B / \mathrm{sec}^{2}\right]}{K_{A}\left[\mathrm{sec}^{-2}\right]} \\
=\frac{50\left[\mathrm{rev} / \mathrm{sec}^{2}\right] \times 2^{16}\left[\mathrm{LSB} / \mathrm{sec}^{2}\right]}{47662\left[\mathrm{sec}^{-2}\right]} \\
=68 \mathrm{LSBs}
\end{gathered}
\]

\section*{RELIABILITY}

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.
Figure 5 shows the MTBF in years vs. case temperature for Naval Sheltered conditions and airborne uninhabited cargo calculated in accordance with MIL-HDBK-217E.


Figure 5. AD2S46 MTBF vs. Temperature

\section*{AD2S46}

\section*{ORDERING INFORMATION}

When ordering, the converter part numbers should be suffixed by a two letter code defining the accuracy grade, and a two digit numeric code defining the signal/reference voltage and frequency. All the standard options and their option codes are shown below. For options not shown, please contact Analog Devices, Inc.


For example, the correct part number for a component to operate with a 90 V signal, 115 V reference synchro format inputs and yield a \(\pm 1.3\) arc minute accuracy over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range would be AD2S46TD12. The same part processed to high reliability standards would carry the designator \(\mathbf{B}\), i.e., AD2S46TD12B.

\section*{OTHER PRODUCTS}

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application please contact our Applications Engineering Department.
The SDC/RDC1740/41/42 are hybrid synchro/resolver-to-digital converters with internal isolating micro transformers.

The SDC/RDC1767/1768 are identical to the SDC/RDC1740 series but with the additional features of analog velocity output and dc error output.
The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts. The device operates over a frequency range of 1 to 10 kHz .
The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output high power hybrid digital-to-resolver converters. The accuracies available are \(\pm 2\) and \(\pm 4\) arc minutes and the outputs can supply 2 VA at 7 V rms. Transformers are available to convert the output to synchro or resolver format at high voltage levels.
The AD2S65/66 are similar to the DRC1745/46 but do not include the power output stage. These devices are available with accuracy grades up to \(\pm 1\) arc minute.
The AD2S44 and AD2S34 are 14 bit, dual channel synchro and resolver-to-digital converters. They are available with accuracy grades up to \(\pm 2.6\) arc minutes and can be supplied in surface mount packages.
The 2S80 series are monolithic ICs performing resolver-to-digital conversion with accuracies up to \(\pm 2\) arc minutes and 16 -bit resolution.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


\section*{FEATURES}

Single 5 V Supply Operation High Accuracy (1.3 arc min)
8-/16-Bit Bus Compatible
14-/16-Bit Resolution
Built-in Test Features
Internal Reference Synthesis Function
Automatic Gain Control Circuit
Pin Programmable for 14-/16-Bit Operation
High Tracking Rate ( \(7200 \%\) sec-14-Bit Mode)
Analog Velocity and AC Error Outputs
NATEL/DDC Second Source
Manufactured to MIL STD 1772
36-Pin DDIP

\section*{APPLICATIONS}

\section*{Natel/DDC Second Source}

Avionics Systems
Servo Systems
Robotics
Fire Control Systems Radar Systems
Stabilization Systems

\section*{GENERAL DESCRIPTION}

The AD2S47 is a high accuracy 14-/16-bit resolution synchro/ resolver-to-digital converter (S/RDC).

Options are available that will accept 90, 26 or 11.8 volt signal levels in synchro or resolver formats. The reference input accepts voltages in the range 20 to 115 V rms. Internal reference conditioning match the reference phase to the signal input phase. This eliminates errors due to signal to reference phase shifts in the transducer.

The AD2S47 operates at reference frequencies of either 400 Hz or 800 Hz (see Ordering Guide).
The AD2S47 operates on the type 2 tracking loop principle, resulting in the digital output continuously tracking the input angle. The converter does not require conversion instructions or wait states. The converter operates a ratiometric conversion technique which shows excellent noise immunity and repeatability. Using proprietary designed full custom integrated circuits, the AD2S47 achieves high accuracy over the full operating temperature range. The use of custom designed circuits inside the device allows high grade performance to be achieved at a competitive cost.

AD2S47 provides a cost competitive solution to S/RDC requirements. Internal circuits fabricated on Analog Devices linear compatible CMOS (LC \({ }^{2}\) MOS) process minimize component count and power requirements. The AD2S47 uses a proprietary designed custom digital circuit to control all interfacing to the device. The output from the AD247 is via a 16-bit bus which can be placed in a high impedance state, allowing connection of the device directly to an 8 - or 16 -bit data bus.

FUNCTIONAL BLOCK DIAGRAM


\section*{Second Source for Natel HSRD1006 \& 1056}

Second Source for DDC SDC-14531
Single 5 V Power Supply Operation. Single power supply operation with low current consumption reduces system power supply requirements.
8- and 16-Bit Processor Bus Compatible. Separate HI and LO byte enable pins allow direct, simple interfacing to either 8 - or 16-bit data buses.

Pin Programmable Selectable Resolution. Connecting the 14B pin to 0 V selects 16 -bit resolution.
Pin Programmable for Synchro or Resolver Signals. Connecting the S pin to SR pin formats the device for synchro operation. Connecting the R pin to the SR pin formats the device for resolver operation.
High Tracking Rate. Tracking rate up to \(20 \mathrm{rps}\left(7200^{\circ} / \mathrm{sec}\right.\) in 14 -bit mode ( 800 Hz option).
Excellent Dynamic Performance. Acceleration constant up to 768000 , bandwidth up to 400 Hz .

Small Package. 36-pin DDIP ( \(\left.1.9^{\prime \prime} \times 0.775^{\prime \prime} \times 0.21^{\prime \prime}\right)\).
Full Internal Reference Synthesis. Internal circuits compensate for static and dynamic transducer reference to signal phase shifts.

Analog Velocity Output. Analog signal which accurately represents the angular velocity of the input signals.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}


\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Conditions \\
\hline \multicolumn{6}{|l|}{VELOCITY OUTPUT} \\
\hline Polarity & \multirow{12}{*}{\(\pm 500\)} & & & & Negative for Increasing Input Angle \\
\hline \multirow[t]{4}{*}{Scale Factor} & & 0.209 & & \(\mathrm{mV} / \% / \mathrm{sec}\) & \(800 \mathrm{~Hz}, 14\)-Bit Mode (@+25 \({ }^{\circ} \mathrm{C}\) ) \\
\hline & & 0.835 & & \(\mathrm{mV} / \% \mathrm{sec}\) & \(800 \mathrm{~Hz}, 16\)-Bit Mode (@+25 \({ }^{\circ} \mathrm{C}\) ) \\
\hline & & 0.305 & & \(\mathrm{mV} / \% / \mathrm{sec}\) & \(400 \mathrm{~Hz}, 14\)-Bit Mode (@+25\(\left.{ }^{\circ} \mathrm{C}\right)\) \\
\hline & & 1.220 & & \(\mathrm{mV} / \% \mathrm{sec}\) & \(400 \mathrm{~Hz}, 16\)-Bit Mode (@+25\({ }^{\circ} \mathrm{C}\) ) \\
\hline Scale Factor Tempco & & & & ppm/ \({ }^{\circ} \mathrm{C}\) & \\
\hline Scale Factor Power Supply & & & -1 & \% per \% & \\
\hline Sensitivity & & & & & \\
\hline \multirow[t]{4}{*}{Full Scale Output} & & 1.5 & & V dc @ 7200\% sec & \(800 \mathrm{~Hz}, 14\)-Bit Mode (@+25\({ }^{\circ} \mathrm{C}\) ) \\
\hline & & 1.5 & & V dc @ 1800\% sec & \(800 \mathrm{~Hz}, 16\)-Bit Mode (@+25\({ }^{\circ} \mathrm{C}\) ) \\
\hline & & 1.5 & & V dc @ 5000\% sec & \(800 \mathrm{~Hz}, 14\)-Bit Mode (@+25\({ }^{\circ} \mathrm{C}\) ) \\
\hline & & 1.5 & & V dc @ 1250\% \({ }^{\circ} \mathrm{sec}\) & \(800 \mathrm{~Hz}, 16\)-Bit Mode (@+25\({ }^{\circ} \mathrm{C}\) ) \\
\hline \multirow[t]{3}{*}{Nonlinearity} & & & \(\pm 5\) & \% of Full Scale & 800 Hz Options \\
\hline & & & \(\pm 2\) & \% of Full Scale & 400 Hz Options \\
\hline & & & \(\pm 200\) & ppm \(/{ }^{\circ} \mathrm{C}\) & \\
\hline Nonlinearity Tempco & & 0.1 & & \% per \% & \\
\hline Power Supply Sensitivity & & & \(\pm 20\) & mV dc & \(@+25^{\circ} \mathrm{C}\) \\
\hline Output Offset & & \(\pm 10\) & \(\pm 10\) & \% & All Options \\
\hline Reversion Error & & & & 䢒 & \\
\hline AUTOMATIC GAIN CONTROL (AGC) & & & & - & \\
\hline Range & 0.66 & & 1.33 & \(\mathrm{V} / \mathrm{V}\) & Converter Performance Is Maintained with \(\pm 30 \%\) Signal Amplitude Variation \\
\hline \multirow[t]{4}{*}{DYNAMIC CHARACTERISTICS Tracking Rate} & \multicolumn{3}{|l|}{\multirow[t]{4}{*}{}} & \%/sec & \\
\hline & & & & \%sec & \[
800 \mathrm{~Hz}, 16 \text {-Bit Mode }
\] \\
\hline & & & & \%sec & \(400 \mathrm{~Hz}, 14-\mathrm{Bit}\) Mode \\
\hline & & & & \%sec & \(400 \mathrm{~Hz}, 16-\mathrm{Bit}\) Mode \\
\hline \multirow[t]{4}{*}{Acceleration Constant
(Ka)} &  & \[
76800
\] &  & /sec & \(800 \mathrm{~Hz}, 14-\mathrm{Bit}\) Mode \\
\hline & & 19200 & & /sec & \(800 \mathrm{~Hz}, 16\)-Bit Mode \\
\hline & & & & /sec & \(400 \mathrm{~Hz}, 14\)-Bit Mode \\
\hline & & 48000 & & /sec & \(400 \mathrm{~Hz}, 16\)-Bit Mode \\
\hline \multirow[t]{4}{*}{Bandwidth} & & 400 & & Hz & \(800 \mathrm{~Hz}, 14\)-Bit Mode \\
\hline & & 200 & & Hz & \(800 \mathrm{~Hz}, 16\)-Bit Mode \\
\hline & & 200 & & Hz & \(400 \mathrm{~Hz}, 14\)-Bit Mode \\
\hline & & 100 & & Hz & \(400 \mathrm{~Hz}, 16\)-Bit Mode \\
\hline \multirow[t]{4}{*}{Small Step Settling Time ( \(<1.4^{\circ} \mathrm{C}\) )} & & & 8 & ms & \(800 \mathrm{~Hz}, 14\)-Bit Mode \\
\hline & & & 25 & ms & \(800 \mathrm{~Hz}, 16\)-Bit Mode \\
\hline & & & 16 & ms & \(400 \mathrm{~Hz}, 14\)-Bit Mode \\
\hline & & & 50 & ms & \(400 \mathrm{~Hz}, 16\)-Bit Mode \\
\hline \multirow[t]{4}{*}{Large Step Settling Time ( \(179^{\circ} \mathrm{C}\) )} & & & 50 & ms & \(800 \mathrm{~Hz}, 14-\mathrm{Bit}\) Mode \\
\hline & & & 150 & ms & \(800 \mathrm{~Hz}, 16-\mathrm{Bit}\) Mode \\
\hline & & & 100 & ms & \(400 \mathrm{~Hz}, 14\)-Bit Mode \\
\hline & & & 300 & ms & \(400 \mathrm{~Hz}, 16-\mathrm{Bit}\) Mode \\
\hline \multicolumn{6}{|l|}{POWER SUPPLY} \\
\hline Voltage & \multirow[t]{3}{*}{} & & 5.5 & V dc & To Rated Accuracy \\
\hline Current & & & 32 & mA & All Options \\
\hline Power Dissipation & & 70 & 160 & mW & All Options \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
PHYSICAL CHARACTERISTICS \\
Dimensions \\
Weight
\end{tabular}} & \multicolumn{4}{|l|}{\multirow[t]{3}{*}{\[
\begin{array}{|c|}
\hline \text { 36-Pin Hermetic DDIP } \\
0.78 \times 1.9 \times 0.21 \text { Inches }(20 \times 48 \times 5.3 \mathrm{~mm}) \\
0.6 \mathrm{oz}(17 \mathrm{~g}) \text { Maximum } \\
\hline
\end{array}
\]}} & \\
\hline & & & & & \\
\hline & & & & & \\
\hline
\end{tabular}

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(\mathrm{V}_{\mathrm{L}}\) to GND) \({ }^{1} \ldots \ldots+5 \mathrm{~V}\) dc \(\pm 10 \%\)
Reference and Single Frequency \({ }^{2}, 3\) 400 Hz Options . . . . . . . . . . . . . . . . . . . . \(400 \mathrm{~Hz} \pm 10 \%\) 800 Hz Options . . . . . . . . . . . . . . . . . . . . \(800 \mathrm{~Hz} \pm 10 \%\)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Signal Voltage} \\
\hline 11.8 V Options & \(11.8 \mathrm{~V} \mathrm{rms} \pm 30 \%\) \\
\hline 26.0 V Options & . \(26.0 \mathrm{~V} \mathrm{rms} \pm 30 \%\) \\
\hline 90.0 V Options & \(90.0 \mathrm{~V} \mathrm{rms} \pm 30 \%\) \\
\hline Reference Voltage & 20 to 130 V rms \\
\hline Ambient Temperat & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PIN CONFIGURATION}

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS \({ }^{4}\)} \\
\hline & Power Supply Voltage ( \(\mathrm{V}_{\mathrm{L}}\) to GND) . . . . . . . . . +5.75 V dc \\
\hline & Any Logic Input to GND (Positive) . . . . . . . . . +5.50 V dc \\
\hline & Any Logic Input to GND (Negative) . . . . . . . . . -0.40 V dc \\
\hline & Storage Temperature Range . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline & Operating Temperature Range . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Signal Voltage} \\
\hline & 11.8 V Options . . . . . . . . . . . . . . . . . . . 18.8 V rms \\
\hline & 26.0 V Options . . . . . . . . . . . . . . . . . . . . 41.6 V rms \\
\hline & 90.0 V Options . . . . . . . . . . . . . . . . . . . . . . 144.0 V rms \\
\hline & Reference Voltage . . . . . . . . . . . . . . . . . . 180.0 V rms \\
\hline \multicolumn{2}{|l|}{NOTES} \\
\hline \multicolumn{2}{|l|}{\({ }^{1}\) Correct polarity must be maintained on the \(\mathrm{V}_{\mathrm{L}}\) pin with respect to the ground pin (GND).} \\
\hline \multicolumn{2}{|l|}{\({ }^{2}\) Signal and reference harmonic distortion \(<10 \%\).} \\
\hline \multicolumn{2}{|l|}{\({ }^{3} \mathrm{Phase}\) shift between reference and signals \(\pm 45^{\circ} \mathrm{C}\).} \\
\hline & \({ }^{4}\) Absolute maximum ratings are values beyond which damage to the device will occur. \\
\hline
\end{tabular}

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{lll}
\hline Pin & Mnemonic & Description \\
\hline 1 & S1 & \begin{tabular}{l} 
Signal input, connect to synchro S1 for synchro operation, connect to resolver Sine Lo for resolver operation. \\
2
\end{tabular} \\
S2 \(^{\text {Signal input, connect to synchro S2 for synchro operation connect to resolver Cosine High for resolver operation. }}\)
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\title{
14- \& 16-Bit, Hybrid Digital-to-Resolver Converters \\ AD2S65/AD2S66
}

FEATURES
Single Rank Transparent TTL or CMOS Compatible Latched Input Registers With High and Low Byte ENABLE
Accuracy \(\pm 1, \pm 2\) or \(\pm 4\) Arc Minutes
Resolution 14- or 16-Bit
Very Low DC Offset Voltage
Autonulling Option Available (Extremely Low DC Offset Voltage)
Output Drive Capability 4.3 mA Peak into Resistive, Inductive or Capacitive Loads
Low Radius Vector Variation 0.03\% (Transformation Ratio)
\(\pm 15\) V DC Power Supplies Only
DC to 2.6 kHz Depending on Option (to 10 kHz with Reduced Accuracy)
Low Power Dissipation
32-Pin Welded Metal Package
Hermetically Sealed
Protection Against +200\% Overload on Analog Input
Microprocessor Compatible (8 or 16 Bits)

\section*{APPLICATIONS}

Polar to Rectangular Coordinate Conversion
Missile and Fire Control Systems
Simulation Systems
Low Frequency Oscillators
PPI Displays
Radar and Navigational Systems
Avionics
Axis Rotation
Flight Instrumentation
Wrap-Around Resolver-to-Digital Converter Tests
ATE Systems

\section*{GENERAL DESCRIPTION}

The AD2S65 and AD2S66 are hybrid digital-to-resolver converters which accept a 14 -bit or 16 -bit digital, natural binary input word representing angle, and output sine and cosine voltages.
The AD2S65 and AD2S66 are pin compatible replacements for the previous generation DRC1765 and DRC1766 digital-toresolver converters, respectively.
The SIN and COS output voltage signals are internally multiplied by the analog input reference voltage, thus the SIN and COS outputs are amplitude modulated at the input reference frequency.

FUNCTIONAL BLOCK DIAGRAM


NOTE: \(A_{L O}\), GND, AND SIG GND ARE INTERNALLY CONNECTED.
The analog input reference voltage can either be dc or ac voltage of frequency up to 10 kHz . For the extremely low dc offset autonulling part, the frequency range is covered by two options, 50 Hz to 2.6 kHz and 360 Hz to 2.6 kHz (both to 10 kHz with reduced accuracy).
The digital input word to the converter is latched with transparent high and low byte ENABLE commands to facilitate easy interface to microprocessor systems. The input latches are TTL and CMOS compatible utilizing components of HCT series.

The devices are available in accuracy grades of \(\pm 1, \pm 2\) and \(\pm 4\) arc minutes. Please see ordering information.
A particularly useful feature of the converters is their low dc output offset voltage ( \(\pm 2.5 \mathrm{mV}\) typ). The autonulling option (see ordering information) offers an extremely low output offset voltage ( \(\pm 0.5 \mathrm{mV}\) typ). The output voltage dc offset remains constant over the frequency range and operating temperature of the converter. The low offset voltage characteristic of this range means that external trim adjustments are not required, particularly important in display and test applications.
The converters have a closed loop bandwidth of 300 kHz and are capable to drive into a load which can be inductive, resistive, capacitive (to the extent of 15 nF ) or a combination of above.
A further feature of the converters is that the radius vector variation (Transformation Ratio) is very low at \(0.03 \%\). This means that the individual SIN and COS outputs are both independently accurate which is important in coordinate conversion, display applications, simulation and test of resolver-to-digital converters.

\section*{AD2S65/AD2S66-SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Models & AD2S65X1Z & AD2S66X1Z & AD2S65X2Z/X3Z & AD2S66X2Z/X3Z & Comments \\
\hline DIGITAL INPUT RESOLUTION & \begin{tabular}{l}
14 Bits \\
(1.3 arc min Per Bit)
\end{tabular} & \begin{tabular}{l}
16 Bits \\
(19 arc sec Per Bit)
\end{tabular} & \begin{tabular}{l}
14 Bits \\
(1.3 arc min Per Bit)
\end{tabular} & 16 Bits (19 arc sec Per Bit) & \\
\hline DIGITAL INPUT FORMAT & Parallel Natural Binary & * & * & * & TTL and CMOS Compatible \\
\hline RECOMMENDED ANALOG INPUT ( \(\mathrm{V}_{\text {REF }}\) ) & 3.4 Volts rms & * & * & * & \\
\hline OUTPUT (SINE AND COSINE) WITH RECOMMENDED ANALOG INPUT & 6.8 Volts rms & * & \(\star\) & * & Refer to Gain Section \\
\hline GAIN \(^{1}\) & \[
\begin{aligned}
& 2 \pm 0.1 \% \\
& \text { N/A } \\
& \text { N/A }
\end{aligned}
\] & \begin{tabular}{l}
* \\
N/A \\
N/A
\end{tabular} & \[
\begin{aligned}
& \mathrm{N} / \mathrm{A} \\
& 1.98 \pm 0.1 \% \\
& 1.98 \pm 0.1 \%
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { N/A } \\
& \star \star \\
& \star \star
\end{aligned}
\] & Option X1Z dc to 2.6 kHz Option X2Z 50 Hz to 2.6 kHz Option X3Z 360 Hz to 2.6 kHz See Figure 4 \\
\hline OUTPUT TEMPERATURE COEFFICIENT & \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) of FSR (typ) \(25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) of FSR (max) & * &  &  & \\
\hline ANALOG INPUT FREQUENCY RANGE & \begin{tabular}{l}
dc to 2.6 kHz \\
(dc to 10 kHz \\
With Reduced \\
Accuracy) \\
N/A \\
N/A
\end{tabular} & \[
\begin{aligned}
& \text { N/A } \\
& \text { N/A }
\end{aligned}
\] & \begin{tabular}{l}
N/A \\
N/A \\
50 Hz to 2.6 kHz \\
360 Hz to 2.6 kHz \\
(to 10 kHz With \\
Reduced Accuracy)
\end{tabular} & \[
\begin{array}{|l|}
\hline \text { N/A } \\
\text { N/A } \\
\\
\star \star \\
\star \star
\end{array}
\] & \begin{tabular}{l}
Option XIZ \\
Option X2Z \\
Option X3Z
\end{tabular} \\
\hline ANALOG INPUT IMPEDANCE & \(10.2 \mathrm{k} \Omega\) & * & * & * & \(\pm 5 \%\) Resistive \\
\hline ANALOG OUTPUT IMPEDANCE & \[
\begin{aligned}
& 2 \mathrm{~m} \Omega(\mathrm{typ}) \\
& 20 \mathrm{~m} \Omega(\max )
\end{aligned}
\] & * & \[
\begin{aligned}
& \star \\
& \star
\end{aligned}
\] & * & \\
\hline ANALOG OFFSET VOLTAGE & \[
\begin{aligned}
& \pm 2.5 \mathrm{mV}(\text { typ }) \\
& \pm 12 \mathrm{mV}(\max )
\end{aligned}
\] & * & \[
\begin{aligned}
& \pm 0.5(\text { typ }) \\
& \pm 2.5(\max )
\end{aligned}
\] & * & \\
\hline OUTPUT DRIVE CAPABILITY & \begin{tabular}{l}
4.3 mA peak \\
@ \(\pm 10\) V peak
\end{tabular} & * & * & * & \\
\hline OUTPUT PROTECTION & & May Be & nded Indefinitely & & \\
\hline RESPONSE TO A STEP INPUT & \(20 \mu \mathrm{~s}\) (max) to Within Accuracy of Converter. Any Size Step Input & * & * & * & \\
\hline \begin{tabular}{l}
VECTOR ACCURACY \\
Radius Error Angular Error
\end{tabular} & \[
\begin{aligned}
& 0.03 \% \\
& \pm 2, \pm 4 \\
& \text { arc min }
\end{aligned}
\] & \begin{tabular}{l}
\[
\pm 1, \pm 2, \pm 4
\] \\
arc min
\end{tabular} & \begin{tabular}{l}
\[
\pm 2, \pm 4
\] \\
arc min
\end{tabular} & \begin{tabular}{l}
\[
\pm 1, \pm 2, \pm 4
\] \\
arc min
\end{tabular} & Refer to Frequency Option. See Figure 3 \\
\hline ```
DIGITAL INPUTS (BIT 1-BIT 16)
    \(\mathrm{V}_{\mathrm{IH}}\)
    \(\mathrm{V}_{\text {IL }}\)
``` & \begin{tabular}{l}
2.0 V dc min \\
\(0.8 \mathrm{~V} \mathrm{dc} \max\)
\end{tabular} & * & * & * & \[
\begin{aligned}
& +15 \mathrm{~V}=15 \mathrm{~V} \mathrm{dc} \\
& \mathrm{I}_{\mathrm{IH}}=1 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{IL}}=1 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { DIGITAL INPUTS } \\
& \text { (ENABLE } M \text {, ENABLE L) }{ }^{2} \\
& \vee_{\mathrm{IH}} \\
& \mathrm{~V}_{\mathrm{IL}}
\end{aligned}
\] & \begin{tabular}{l}
2.0 V dc min \\
0.8 V dc max
\end{tabular} & \(\star\) & \(\star\) & * & \[
\begin{aligned}
& +15 \mathrm{~V}=15 \mathrm{~V} d \mathrm{dc} \\
& \mathrm{I}_{\mathrm{IH}}=1.5 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{IL}}=1.5 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
LEAKAGE CURRENT
\end{tabular} & \(\pm 1 \mu \mathrm{Amax}\) & * & * & * & \(+15 \mathrm{~V}=15 \mathrm{~V} \mathrm{dc}\) \\
\hline \begin{tabular}{l}
DATA SETUP TIME \({ }^{2}\) \\
(DATA TO ENABLE M, L)
\end{tabular} & 40 ns min & * & * & * & \(+15 \mathrm{~V}=15 \mathrm{~V} \mathrm{dc}\) \\
\hline HOLD TIME (DATA \({ }^{2}\) TO ENABLE \(M, L\) ) & 25 ns min & * & * & \(\star\) & \(+15 \mathrm{~V}=15 \mathrm{~V} \mathrm{dc}\) \\
\hline MINIMUM PULSE WIDTH \({ }^{2}\) (DATA TO ENABLE \(M, L\) ) & 40 ns min & * & * & * & \(+15 \mathrm{~V}=15 \mathrm{~V} \mathrm{dc}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Models & AD2S65X1Z & AD2S66X1Z & AD2S65X2Z/X3Z & AD2S66X2Z/X3Z & Comments \\
\hline \[
\begin{aligned}
& \text { POWER SUPPLIES } \\
& +15 \text { Volts } \\
& -15 \text { Volts }
\end{aligned}
\] & \[
\begin{aligned}
& 26 \mathrm{~mA}(\text { typ }) 32 \mathrm{~mA} \\
& (\max ) \\
& 15 \mathrm{~mA}(\text { typ }) 23 \mathrm{~mA} \\
& (\max )
\end{aligned}
\] &  &  &  & \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Operating \\
Storage
\end{tabular} & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& 0 \text { to }+70^{\circ} \mathrm{C} \\
& -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{aligned}
\] &  &  &  & \begin{tabular}{l}
Option 4YZ \\
Option 5YZ
\end{tabular} \\
\hline DIMENSIONS & \(1.75{ }^{\prime \prime} \times 1.1^{\prime \prime} \times 0.225^{\prime \prime}\) & * & * & * & \\
\hline PACKAGE TYPE & 32-Pin Bottom Brazed Ceramic T DIP & * & * & * & \\
\hline WEIGHT & \[
\begin{aligned}
& 15 \text { Grams (typ) } \\
& 20 \text { Grams (max) }
\end{aligned}
\] & \[
\begin{aligned}
& \star \\
& \star
\end{aligned}
\] & \[
\begin{aligned}
& \star \\
& \star
\end{aligned}
\] & \[
\begin{aligned}
& \star \\
& \star \\
&
\end{aligned}
\] & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) See Figure 4.
\({ }^{2}\) ENABLE \(M\) enables most significant 8 bits.
ENABLE L enables least significant 6 bits in case of AD2S65, 8 bits in case of AD2S66.
*Specifications same as AD2S65.
**Specifications same as AD2S65AN.
Specifications subject to change without notice.
Specifications shown in bold face are tested on all production units at nominal values of power supply, signal voltage and operating frequency.

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}

Power Supply
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\(15 \mathrm{~V}^{2}\) to GND . . . . . . . . . . . . . . . . . . . . . +17 V dc} \\
\hline \(-15 \mathrm{~V}^{2}\) to GND & 17 V dc \\
\hline \multicolumn{2}{|l|}{Analog Input \(\mathrm{A}_{\mathrm{HI}}\) to \(\mathrm{A}_{\text {LO }}\) (Peak)} \\
\hline \multicolumn{2}{|l|}{Common Mode Range . . . . . . . . . . . . . . . . . \(\pm \mathrm{V}_{\text {SUPPLY }}\)} \\
\hline \multicolumn{2}{|l|}{Any Logical Input to GND . . . . . . -0.4 V dc to +5.5 V dc} \\
\hline \multicolumn{2}{|l|}{Case to GND . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 20 \mathrm{~V}\) dc} \\
\hline \multicolumn{2}{|l|}{Storage Temperature Range . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline Extended Temperature & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Commercial Temperature & 0 to \(+70^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Absolute maximum ratings are those values beyond which damage to the device may occur.
\({ }^{2}\) Correct polarity voltages must be maintained on the +15 V and -15 V pins.

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply
\(+15 \mathrm{~V}^{1}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . +15 V dc

Analog \(\operatorname{Input}^{2} \mathrm{~A}_{\mathrm{HI}}\) to \(\mathrm{A}_{\mathrm{LO}}\). . . . . . . . . . . . . . . . . 3.4 V rms
Analog Input Frequency Range
Option X1Z . . . . . . . . . . . . . . . . . . . . . . . dc to 2.6 kHz
Option X2Z (Autonulling) . . . . . . . . . . . 50 Hz to 2.6 kHz
Option X3Z (Autonulling) . . . . . . . . . . 360 Hz to 2.6 kHz

Digital Input Format Operating Temperature Range

Option 4 YZ (Extended) . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Option 5YZ (Commercial) . . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)

\section*{NOTES}
\({ }^{1}\) Power supply tolerance ( \(+15 \mathrm{~V},-15 \mathrm{~V}\) ) \(\pm 5 \%\).
\({ }^{2}\) The analog input voltage may vary to user's requirements from below 1 V rms to 4.2 V rms in simulation and test applications where the required output voltage is in the range of 2 V rms to 8.4 V rms ( 11.9 V peak).

\section*{BIT WEIGHT TABLE}
\begin{tabular}{lr} 
Bit Number & Weight in Degrees \\
1 (MSB) & 180.0000 \\
2 & 90.0000 \\
3 & 45.0000 \\
4 & 22.5000 \\
5 & 11.2500 \\
6 & 5.6250 \\
7 & 2.8125 \\
8 & 1.4063 \\
9 & 0.7031 \\
10 & 0.3516 \\
11 & 0.1758 \\
12 & 0.0879 \\
13 & 0.0439 \\
14 (LSB AD2S65) & 0.0220 \\
15 & 0.0110 \\
16 (LSB AD2S66) & 0.0055
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.


\section*{AD2S65/AD2S66}

The power consumption of the AD2S65 and AD2S66 is particularly low by utilizing HCT series latches and only requires \(\pm 15\) volt power supply rails.

An additional feature of the converters is the extended operating frequency range, dc to 10 kHz for the standard products, \(50 \mathrm{~Hz}, 360 \mathrm{~Hz}\) to 10 kHz for the autonulling options; please see the appropriate graphs for accuracy and gain versus frequency.
Separate ENABLE inputs for the high and low bytes facilitate easy interface to any 8 - or 16 -bit microprocessor system bus.
The converters are housed in a 32 -pin DIP solid sidewall hybrid metal package and are hermetically sealed.

MODELS AVAILABLE
The AD2S65 has a resolution of 14 bits ( 1.3 arc min ) and is available with accuracies of \(\pm 2\) and \(\pm 4\) arc minutes. The AD2S66 has a resolution of 16 bits ( 19 arc sec ) and is available
with accuracies of \(\pm 1, \pm 2\) and \(\pm 4\) arc minutes. Both models operate over the frequency range dc to 2.6 kHz and with reduced accuracy to 10 kHz .
There is the autonulling option available to both models; the accuracies are the same as above, but the operating frequency range is 50 Hz to 2.6 kHz and 360 Hz to 2.6 kHz , both with reduced accuracy to 10 kHz .
Models are available to operate over the military temperature range ( \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ) and also the commercial temperature range ( 0 to \(+70^{\circ} \mathrm{C}\) ).
All models are available processed with high reliability screening standards (Suffix B) which receive further levels of testing and screening to ensure high levels of reliability. More information about the option codes is given under the heading Ordering Information.

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1-16 & Bit 1-16 (AD2S66) & Parallel digital input angle. \\
\hline 1-14 & Bit 1-14 (AD2S65) & Bit 15 and Bit 16 are N/C. \\
\hline 17 & COS & Cosine signal output. \\
\hline 18 & SIN & Sine signal output. \\
\hline 19 & SIG GND & Output signals ground connection ( 0 V ). \\
\hline 20 & GND & Power supply 0 V connection. \\
\hline 21 & -15 V & Main negative power supply. \\
\hline 22 & +15 V & Main positive power supply. \\
\hline 23 & N/C & No connection. \\
\hline 24 & ENABLE L & Input latch enables the 8 (AD2S66) or 6 (AD2S65) least significant bits. \\
\hline 25 & ENABLE M & Input latch enables the 8 most significant bits. Logic HI causes the input to appear transparent, the converter output follows the changes on the digital input. Logic LO the converter output will be latched at the level of previous digital input. \\
\hline 26 & \(\mathrm{A}_{\text {LO }}\) & Input pin for the reference signal. \\
\hline 27 & \(\mathrm{A}_{\mathrm{HI}}\) & Input pin for the reference signal. \\
\hline 28 & CASE & Should be connected to 0 V (GND). \\
\hline 29 & N/C & No connection. \\
\hline 30 & N/C & No connection. \\
\hline 31 & N/C & No connection. \\
\hline 32 & N/C & No connection. \\
\hline
\end{tabular}

\section*{PIN CONFIGURATION}


NOTE: FOR AD2S65, BIT 14 IS LSB. BIT 15 AND BIT 16 ARE NOT CONNECTED.

\section*{THEORY OF OPERATION}

The analog input reference voltage signal ( \(\mathrm{V}_{\mathrm{i}} \sin \omega \mathrm{t}\) ) applied between \(\mathrm{A}_{\mathrm{HI}}\) (analog input HI) and \(\mathrm{A}_{\mathrm{LO}}\) (analog input LO ), is multiplied by both \(\sin \theta\) and \(\cos \theta\), where \(\theta\) is the angle represented by the digital input word.
The resultant resolver format output voltages at pins \(\sin\) and \(\cos\) are:
\(\mathrm{V}_{\mathrm{O}} \sin =\mathrm{GV}_{\mathrm{i}} \sin \omega \mathrm{t} \sin \theta\) (sine output)
\(\mathrm{V}_{\mathrm{O}} \cos =\mathrm{GV}_{\mathrm{i}} \cos \omega \mathrm{t} \cos \theta\) (cosine output).
Note: Converter Gain G is typically \(\times 2\) (input to output). There is a reduction of \(1 \%\) due to autonull circuit (see relevant options). Please see specifications section and graphs of gain versus frequency.

All the signal inputs and outputs are with reference to SIG GND (Signal Ground).

\section*{AD2S65/AD2S66}


NOTE: ALO, GND, AND SIG GND ARE INTERNALLY CONNECTED.
Figure 1. AD2S65/AD2S66 Functional Block Diagram

\section*{CONNECTING THE CONVERTER}

The connections to the AD2S65 and AD2S66 are very straightforward.
The digital inputs should be connected to the converter using Pins 1 (MSB) through 14 (LSB) in the case of the AD2S65 and through 16 (LSB) in the case of the AD2S66. The format of the digital angular input is shown at the "Bit Weight Table" section.

The digital input control lines should be connected as described under the "Digital Data Input" section.
The analog input reference voltage \(\left(\mathrm{V}_{\mathrm{REF}}, \mathrm{A}_{\mathrm{HI}}\right.\) to \(\left.\mathrm{A}_{\mathrm{LO}}\right)\) should be connected to \(\mathrm{A}_{\mathrm{HI}}\). It should be noted that this is a single ended amplifier input where \(A_{\text {LO }}\) is grounded internally (also connected to GND and SIG GND). If it is desired, the \(\mathrm{V}_{\text {REF }}\) signal input can be externally isolated using the STM1680 or 5 S72 series of reference input step down transformers.
Alternatively the analog input reference voltage, \(\mathrm{V}_{\text {REF }}\), can be externally resistively scaled to cater for a wide range of input voltages. Please see the section on "Resistive Input Sealing."
The CASE pin is joined to the case which is isolated and should be connected to a convenient zero potential (GND) point in the system.

The sine and cosine voltage outputs are taken from the SIN and COS pins with SIG GND as the common connection.

\section*{DIGITAL DATA INPUT}

The digital input to the converters is internally buffered by transparent latches. The latches are both CMOS and TTL compatible (type 54HCT373).
The ENABLE \(M\) input controls the input of the most significant 8 bits, and the ENABLE \(L\) input controls the input of the least significant 6 bits in the case of AD2S65, 8 least significant bits in the case of AD2S66.
A logic HI on the control lines causes the input to appear transparent and the converter output will follow the changes on the digital inputs. When ENABLE \(M\) and ENABLE \(L\) are taken to a logic LO, the converter output will be latched at the SIN, COS voltage levels (angle) represented by the digital input data
at the low going edge of the ENABLE L, M. The SIN, COS voltage outputs will remain constant until the ENABLE L, M are taken to a HI logic state again.
If the latches are not required, ENABLE \(M\) and ENABLE L can be left open circuit, as they are internally pulled up by \(12.5 \mathrm{k} \Omega\) resistors. The timing diagram in Figure 2 illustrates the use of ENABLE M and ENABLE L control inputs.


Internal resistive pull ups are employed only on the ENABLE \(M\), ENABLE \(L\) digital inputs and are not necessary for the digital control angular data inputs as the HCT series latches are both TTL and CMOS compatible.

\section*{DEGRADATION OF ACCURACY OVER FREQUENCY}

The AD2S65 and AD2S66 have guaranteed accuracies as stated in the specifications section from dc to 2.6 kHz and 50 Hz , 360 Hz to 2.6 kHz for the autonull options. However all devices operate satisfactorily to 10 kHz with reduced accuracy.

Figure 3 represents typically the angular accuracy degradation over the range of frequencies dc to 10 kHz for the standard part (Option X1Z) and the autonull parts (Options X2Z and X3Z).


Figure 3. Accuracy vs. Frequency

\section*{GAIN VARIATION OVER FREQUENCY}

The gain (input to output SIN, COS voltages) of the standard part is \(\times 2 \pm 0.1 \%\) (Option XIZ) over the frequency range dc to 2.6 kHz . As can be seen from Figure 4, the gain at 10 kHz is \(\times 2.02 \pm 0.1 \%\).
2.6 kHz . From Figure 4 can be seen that the gain for the autonull part is typically \(\times 2+0.1 \%\) at 10 kHz .


Figure 4. Gain ( \(V_{\text {sin }}, V_{\text {cos }} N_{\text {REF }}\) ) vs. Frequency

\section*{VECTOR ERRORS AND EFFECTS}

The error law used in the converter has no inherent vector errors. The figure of \(0.03 \%\) given in the specification is accounted for by tolerances in some of the internal components used in the converter.

These very low vector errors make the converters ideally suited for applications such as displays and resolver-to-digital converter testing.

\section*{BANDWIDTH}

The dynamic characteristics of the AD2S65 and AD2S66, in-
cluding the autonulling option, have been tailored to ensure that the full angular accuracy is maintained over the broadband range of dc to \(2.6 \mathrm{kHz}, 50 \mathrm{~Hz}, 360 \mathrm{~Hz}\) to 2.6 kHz for the autonulling options. This results in a closed loop bandwidth of 300 kHz .

\section*{DEGLITCHING THE CONVERTERS}

The AD2S65 and AD2S66 are fundamentally digital to analog converters and can, therefore, produce glitches on the output at the major transition points of the digital angular input. For most applications these glitches can be removed by simple smoothing circuits on the outputs. However, in applications where the smoothing is not an acceptable solution sample and hold amplifiers such as the Analog Devices type AD582 can be used to remove the glitches.

\section*{RESISTIVE INPUT SCALING}

The analog reference input can be externally resistively scaled to cater for a wide range of input/output voltages.
A resistance of value \(3 \mathrm{k} \Omega\) per extra volt required (in excess of 3.4 V rms ) should be inserted in the \(\mathrm{A}_{\mathrm{HI}}\) line. Care should be taken to ensure that the voltage on the analog input ( \(\mathrm{A}_{\mathrm{HI}}\) to \(\mathrm{A}_{\text {LO }}\) ) does not exceed \(4.2 \mathrm{~V} \mathrm{rms}(8.4 \mathrm{~V} \mathrm{rms}, 11.9 \mathrm{~V}\) peak at SIN, COS outputs) otherwise clipping may occur due to lack of voltage supply headroom for the internal output amplifiers.

The recommended input is 3.4 V rms for a full scale analog output. The maximum output voltage of the converter is proportional to the input voltage (gain of 2 ) and therefore the resistor tolerance should be chosen so that the correct voltage appears across the \(\mathrm{A}_{\mathrm{HI}}, \mathrm{A}_{\mathrm{LO}}\) input pins.


Figure 5. Application Circuit: Resolver-to-Digital Converter (2S80) Testing Using the AD2S66

\section*{APPLICATION}

The diagram Figure 5 shows a "hookup" for resolver-todigital converter testing, with the digital-to-resolver converter (AD2S66), power oscillator ( \(\mathrm{OSC1758}\) ) and the resolver-to-digital converter (2S80). Using a similar circuit, 2S81, 2 S 82 , 1S20, 1S40, 1S60, 1S24, 1S44, 1S64 and 1S74 R/D converters can be tested.

\section*{Current Set Resistor ( \(\mathbf{R}_{\mathbf{S}}\) )}

This resistor is used to reduce the voltage output of the oscillator to 2 V rms so it can be used as the reference input to the 2 S 80.
\[
R_{S}=\frac{37.5 \times 10^{3}}{V_{O U T}(r m s)}-5350 \Omega
\]
for 2 V rms output \(\mathrm{R}_{\mathrm{S}}=13 \mathrm{k}\) Ohms

\section*{Frequency of Oscillation}

The frequency of oscillation for the OSC1758 is determined by the two external capacitors, C 1 and C2. These should be calculated as follows:
\[
C 1=C 2=\frac{1}{F_{O S C} \times 10^{5}} F
\]
where \(\mathrm{F}_{\mathrm{OsC}}=\) frequency of oscillation in Hz for 400 Hz frequency \(\mathrm{Cl}=\mathrm{C} 2=0.022 \mu \mathrm{~F}\).

\section*{Decoupling}

The DRC and oscillator have internal high frequency decoupling capacitors on the supply lines. However, it is recommended that electrolytic decoupling capacitors are connected close to the hybrid power supply pins. Please see decoupling recommendations in relevant data sheets.

\section*{Circuit Description}

The OSC1758 generates 2 V rms , of nominal frequency 400 Hz , to be applied at the REFERENCE I/P of the 2S80. The signal is further attenuated by resistor \(\mathrm{R}_{\mathrm{B}}\) and applied to \(\mathrm{A}_{\mathrm{HI}}\) input of the AD2S66 ( \(\mathrm{V}_{\mathrm{REF}}\) ) which generates SIN and COS signals, as per digital input angle, at 400 Hz .
The digital input angle can be set either manually by selection of the switches SW1 (MSB) to SW16 (LSB) or by the digital parallel outputs of a computer or by means of a 16 -bit counter which consists of 74LS193 and driven by a square wave oscillator. The digital input angle may be displayed, if so desired, by means of LEDs and visually compared with the digital outputs of the 2S80 RDC also displayed by LEDs.
Alternatively, the digital angle position outputs of the 2 S 80 may be connected to a 16 -bit parallel input port of a computer, which can compare digital input angle to digital output angle and compute the error.

\section*{2S80 R-to-D Converter External Components}

Please consult the appropriate date sheet as the external components which set the dynamic performance characteristics of the converter are user selectable. There is available, on request, PC compatible software to help users select the optimum values of the external components for the desired application.

\section*{RELIABILITY}

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217E, Figure 6 shows the MTBF in hours versus case temperature in naval sheltered conditions for AD2S65/AD2S66.


Figure 6. AD2S65/AD2S66 MTBF Curve

\section*{OTHER PRODUCTS}

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.
The DRC1745 (14 bit) and DRC1746 (16 bit) are hybrid resolver-to-digital converters with internal power amplifiers capable of driving a 2 VA load.
The STM1683 series are output transformers used in conjunction with the DRC1745 and DRC1746, operate over the frequency range of 360 Hz to 2.6 kHz and can be Scott T connected to provide all the standard synchro output formats over the frequency range dc to 2.6 kHz .
The 2S80 and 2S82 are monolithic, variable resolution 10-, 12-, 14- and 16-bit tracking resolver-to-digital converters that feature user selectable dynamic performance and operate over the reference frequency range 50 Hz to 20 kHz , with accuracies of \(\pm 2\), \(\pm 4, \pm 8\) arc \(\min (2 \mathrm{~S} 80\) and 2 S 82 ) and 22 arc \(\min (2 \mathrm{~S} 82\) ).
The 2 S 81 is a low cost, monolithic tracking resolver-to-digital converter with fixed 12 -bit resolution, user selectable dynamic performance over the frequency range 50 Hz to 20 kHz and accuracy 30 arc min.

The AD2S75 is a transformer isolated universal synchro and resolver pin programmable interface. All standard synchro and resolver signal and reference voltages are accepted and transformed to 2 V rms , resolver format signals for use with the 2 S 80 series monolithic resolver-to-digital converters.
The 1740 series are hybrid 14 - or 12 -bit continuous tracking synchro or resolver-to-digital converters featuring internal microtransformers for signal isolation.
The OSC1758 is an excitation oscillator for supplying reference signals to synchros, resolvers and Inductosyns* and associated converters.

\footnotetext{
*Inductosyn is a registered trademark of Farrand Industries, Inc.
}

\section*{OUTLINE DIMENSIONS}

Dimensions shown in inches and (mm).


\section*{ORDERING INFORMATION}

For full definition, the converter part number should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult Analog Devices.

\(\square\)

\section*{FEATURES}

Universal Transformer Isolated Synchro/Resolver Interface
Supports All the Standard Synchro/Resolver Voltages
High Accuracy over Full Military Temperature Range
Wideband Performance: 56 Hz to \(20,000 \mathrm{~Hz}\)
Not Achievable with Conventional Transformers
Wide Power Supply Range: \(\pm 4.75\) to \(\pm 15.75\) V DC
1000 V DC Transformer Isolation
Dimensions: \(1.37 \times 1.1 \times 0.3\) inch
\((35 \times 27.7 \times 7.6 \mathrm{~mm})\)

\section*{APPLICATIONS}

Universal Synchro/Resolver Interface
Military Systems/Equipment
Avionics
Naval Systems
Factory Automation
Interfaces to the Following R/DCs 2S80/81/82, AD2S80A/81A/82A, AD2S46, AD2S44, AD2S34
Transformer Isolator, Signal Buffer, Signal Conditioning

\section*{GENERAL DESCRIPTION}

The AD2S75 is a functionally complete, analog signal conditioning transformer interface for all the standard synchro/resolver format signals.

The AD2S75 performs synchro-to-resolver and resolver-toresolver signal transformations. The device features signal inputs for \(90 \mathrm{~V} \mathrm{rms}, 26 \mathrm{~V} \mathrm{rms}\) and 11.8 V rms , and outputs 2 V rms resolver format signals (sine and cosine). The reference frequency input accepts sinusoidal signals in the range 11.8 V rms to 115 V rms and outputs a nominal voltage of 2 V rms with enhanced zero crossing definition.
All inputs are isolated from the outputs and power supply lines by use of patent design miniature transformers thus providing true galvanic isolation. On the secondary (low side) of the isolation transformers, analog signal conditioning circuits are used to sustain the performance and stabilize the device over the wide operating temperature range as well as over the broad range of reference frequency.
The AD2S75 is a wide bandwidth device which operates over a reference frequency range of 56 Hz to \(20,000 \mathrm{~Hz}\). This covers the majority of commercially available synchros and resolvers for military and industrial use, thus providing the isolated interface for these types of transducers. The AD2S75 operates over the wide range of \(\pm 5 \mathrm{~V}\) dc to \(\pm 15 \mathrm{~V}\) dc nominal power supplies without degradation in accuracy or a reduction in the range of reference frequency.

\section*{BLOCK DIAGRAM}


The AD2S75 is designed to operate over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{PRODUCT HIGHLIGHTS}

Complete Synchro/Resolver Interface. The AD2S75 is a universal synchro/resolver interface for resolver-to-digital converters that accept 2 V rms resolver format signals. All the standard synchro/resolver voltages are catered for, thus eliminating the need for different voltage option devices to be ordered and to be held in stock.
1000 V DC Transformer Isolation. The AD2S75 continues the transformer isolated SDC/RDC tradition from Analog Devices. The internal miniature transformers present a balanced input regardless of other equipment that may be connected to the synchro, or resolver.

True Galvanic Isolation. 1000 V dc input to output isolation regardless of input voltage amplitude level. The galvanic isolation completely eliminates ground loops between the transducer and the converter, thus minimizing errors.
High Common-Mode Voltage consistent across all input voltage ranges. Electronic solid state conditioning circuits are input voltage amplitude dependent.
Isolating Transformers in conjunction with the high commonmode voltage range, allow compliance with lightening strike protection requirements.

Ratiometric Inputs. Eliminate errors due to parasitic capacitance effects and enhance the accuracy performance of synchros and resolvers.

\section*{AD2S75-SPECIFICATIONS}
(typical at \(+25^{\circ} \mathrm{C}\) unless specified otherwise)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Comments/Test Conditions \\
\hline \[
\begin{aligned}
& \hline \text { ACCURACY } \\
& \quad 60-209 \mathrm{~Hz} \\
& 210-4099 \mathrm{~Hz} \\
& 4100 \mathrm{~Hz}-11.000 \mathrm{~Hz} \\
& 11000 \mathrm{~Hz}-20000 \mathrm{~Hz}
\end{aligned}
\] & & \[
\begin{aligned}
& 1.3 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.66 \\
& 1.0 \\
& 2.0
\end{aligned}
\] & \(\operatorname{arc} \min\) arc min arc min arc min & Reference Frequency, Accuracy Tested at 60, 400,2600 and \(10,000 \mathrm{~Hz}\) \\
\hline ACCURACY TEMPCO \({ }^{1}\) & & 0.0033 & & \(\operatorname{arc} \min /{ }^{\circ} \mathrm{C}\) & \\
\hline SIGNAL INPUT FORMAT \({ }^{1}\) & & & & & Either Synchro or Resolver \\
\hline \begin{tabular}{l}
SIGNAL INPUTS \({ }^{1,2}\) \\
90 V Synchro S1, S2, S3 \\
90 V Synchro Input Impedance \\
11.8 V Synchro S1, S2, S3 \\
11.8 V Synchro Input Impedance \\
26 V Resolver S1, S2, S3, S4 \\
26 V Resolver Input Impedance \\
11.8 V Resolver S1, S2, S3, S4 \\
11.8 V Resolver Input Impedance
\end{tabular} & \begin{tabular}{l}
81 \\
10.6 \\
23.4 \\
10.6
\end{tabular} & \begin{tabular}{l}
90 \\
200.0 \\
11.8 \\
26.25 \\
26 \\
57.8 \\
11.8 \\
26.25
\end{tabular} & \begin{tabular}{l}
99 \\
13 \\
28.6 \\
13
\end{tabular} & \[
\begin{aligned}
& \mathrm{V} \mathrm{rms} \\
& \mathrm{k} \Omega \\
& \mathrm{~V} \mathrm{rms} \\
& \mathrm{k} \Omega \\
& \\
& \mathrm{~V} \mathrm{rms} \\
& \mathrm{k} \Omega \\
& \\
& \mathrm{~V} \mathrm{rms} \\
& \mathrm{k} \Omega
\end{aligned}
\] & \begin{tabular}{l}
Line to Line \\
Resistive, Tolerance \(\pm 0.1 \%\) \\
(Including Transformer Winding Resistance) \\
Line to Line \\
Resistive, Tolerance \(\pm 0.1 \%\) \\
(Including Transformer Winding Resistance) \\
Line to Line \\
Resistive, Tolerance \(\pm 0.1 \%\) \\
(Including Transformer Winding Resistance) \\
Line to Line
\end{tabular} \\
\hline \[
\begin{aligned}
& \hline \text { OUTPUT SIGNAL FORMAT } \\
& \text { Output Signals } \\
& \text { (SIN to } \operatorname{SIN}_{\mathrm{LO}}, \operatorname{COS} \text { to } \operatorname{COS}_{\mathrm{LO}} \text { ) }
\end{aligned}
\] & 1.990 & 2 & 2.010 & Vrms & Resolver Format 2 V rms Tested with Nominal Input Voltage at 400 Hz \\
\hline SIGNAL OUTPUT IMPEDANCE & & \[
100
\]
\[
250
\] & \[
\begin{aligned}
& 200 \\
& 450
\end{aligned}
\] & \[
\frac{\mathrm{m} \Omega}{\mathrm{~m} \Omega}
\] & \[
\begin{aligned}
& \text { at } 400 \mathrm{~Hz} \\
& \text { at } 10,000 \mathrm{~Hz}
\end{aligned}
\] \\
\hline SIGNAL OUTPUT DRIVE CAPABILITY & 4 & + & 100 & pF & \% \\
\hline SIGNAL CURRENT OUTPUT DRIVE & \[
4.3
\] &  &  & \(m A\) peak & Minimum Refers to Operation with Supplies
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \mathrm{dc}
\] \\
\hline SIGNAL OUTPUT OFFSET SIN, COS &  &  & 5 & mVdc & Measured across SIN, SIN \(_{\text {Lo }}\) and \(\mathrm{COS}, \mathrm{COS}_{\text {LO }}\) \\
\hline OUTPUT SIGNAL PHASE SHIFT
\[
\begin{aligned}
& 60-200 \mathrm{~Hz} \\
& 201-2700 \mathrm{~Hz} \\
& 2701-20000 \mathrm{~Hz}
\end{aligned}
\] &  & \[
\begin{aligned}
& 0.66 \\
& 0.25 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 0.5 \\
& 450
\end{aligned}
\] & degrees degrees ns & SIN, COS with Respect to Reference, Measured at Zero Crossings, Average of Both Alignments. Propagation Delay \\
\hline OUTPUT SIGNALS DIFFERENTIAL PHASE SHIFT
\(60-200 \mathrm{~Hz}\)
\(201-2700 \mathrm{~Hz}\)
\(2701-20000 \mathrm{~Hz}\) & & \[
\begin{aligned}
& 0.66 \\
& 0.25 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& 0.88 \\
& 0.33 \\
& 120
\end{aligned}
\] & \begin{tabular}{l}
degrees \\
degrees \\
ns
\end{tabular} & SIN with Respect to COS, Measured at Zero Crossings, Average of Both Alignments. Propagation Delay \\
\hline \begin{tabular}{l}
REFERENCE INPUT SIGNAL VOLTAGE \({ }^{1,2}\) \\
Reference Input Impedance
\end{tabular} & 8.0 & \[
\begin{aligned}
& 11.8-115 \\
& 81
\end{aligned}
\] & & V rms \(\mathrm{k} \Omega\) & Reference Frequency \(=60 \mathrm{~Hz}\) to 20000 Hz Resistive, Tolerance \(\pm 2 \%\) \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT VOLTAGE SIGNAL \\
I/P 11.8 V rms \\
I/P 26 V rms \\
I/P 115 V rms
\end{tabular} & \[
\begin{aligned}
& 1.2 \\
& 1.5 \\
& 3.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.4 \\
& 1.8 \\
& 3.4
\end{aligned}
\] & \[
\begin{aligned}
& 1.6 \\
& 2.0 \\
& 3.7
\end{aligned}
\] & \begin{tabular}{l}
\(V\) peak \\
V peak \\
V peak
\end{tabular} & Zero Crossing Transition Enhanced Waveform (See Figure 8). Output Signal Consists of a 1.1 V Square Wave (at Reference Frequency) on Which Is Sunerimnosed a Sinusnid of Amplitude 1/75 of Reference Input Amplitude. \\
\hline REFERENCE OUTPUT VOLTAGE TEMPCO & & 4.4 & & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \\
\hline REFERENCE OUTPUT IMPEDANCE & & \[
\begin{aligned}
& 400 \\
& 550
\end{aligned}
\] & \[
\begin{aligned}
& 860 \\
& 1200
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{m} \Omega \\
& \mathrm{~m} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& \text { at } 400 \mathrm{~Hz} \\
& \text { at } 10,000 \mathrm{~Hz}
\end{aligned}
\] \\
\hline REFERENCE OUTPUT DRIVE CAPABILITY & & & 100 & pF & See Load Considerations \\
\hline REFERENCE CURRENT OUTPUT DRIVE & 3 & 10 & & mA peak & Minimum Refers to Operation with Supplies \(\pm \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}\) dc \\
\hline \begin{tabular}{l}
TRANSFORMER ISOLATION \({ }^{3}\) \\
Input to Output \\
Common-Mode Range Input to Case (GND)
\end{tabular} & \[
\begin{aligned}
& \pm 1000 \\
& 600 \\
& \pm 1000
\end{aligned}
\] & & & \begin{tabular}{l}
V dc \\
V rms \\
V dc
\end{tabular} & With Respect to Grounded Secondary \\
\hline \[
\begin{gathered}
\hline \text { POWER SUPPLIES } \\
\text { Voltage Levels } \\
+\mathrm{V}_{\mathrm{s}} \\
-\mathrm{V}_{\mathrm{s}} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& +4.75 \\
& -4.75 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& +15.75 \\
& -15.75 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc
\end{tabular} & \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Min Typ & Max & Units & Comments/Test Conditions \\
\hline \begin{tabular}{l}
\[
\begin{aligned}
& \text { Quiescent Current } \\
& +\mathrm{I}_{\mathrm{s}} \\
& -\mathrm{I}_{\mathrm{s}} \\
& +\mathrm{I}_{\mathrm{s}} \\
& -\mathrm{I}_{\mathrm{s}}
\end{aligned}
\] \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& 13 \\
& 13 \\
& 15 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 18 \\
& 18 \\
& 20 \\
& 20 \\
& 180 \\
& 600
\end{aligned}
\] & \begin{tabular}{l}
mA \\
mA \\
mA \\
mA \\
mW \\
mW
\end{tabular} & \begin{tabular}{l}
\(+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} \mathrm{dc}\) \\
\(-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V} \mathrm{dc}\) \\
\(+\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V} \mathrm{dc}\) \\
\(-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V} \mathrm{dc}\) \\
\(\pm \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}\) dc \\
\(\pm \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) dc
\end{tabular} \\
\hline POWER SUPPLY REJECTION RATIO & 0.05 & 0.1 & arc min & See Note 4 \\
\hline DIMENSIONS & \[
\begin{array}{r}
1.37 \times 1 \\
34.8 \times 27
\end{array}
\] & & inch mm & See Package Information \\
\hline WEIGHT & 20 & 21 & gm & \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Specified over temperature range, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), and for: (a) \(\pm 10 \%\) signal and reference amplitude variation; (b) \(10 \%\) reference harmonic distortion; (c) \(\pm 5 \%\) power supply variation; (d) \(\pm 10 \%\) variation in reference frequency.
\({ }^{2}\) For power supply voltages \(\pm V_{s}\) less than \(\pm 6 \mathrm{~V}\) dc, signal and reference input voltage overdrive should be constrained to \(\pm 5 \%\) maximum.
\({ }^{3}\) The primary (high voltage) winding(s) of the transformer(s) are floating. There is \(\pm 1000 \mathrm{~V}\) dc galvanic isolation between primary and secondary (low voltage) windings. All active components are located on the secondary side of the transformers. This guarantees \(\pm 1000 \mathrm{~V}\) dc galvanic isolation between the primary windings and the signal(s), power supply connections on the secondary side.
\({ }^{4}\) The figure above is not an additional error. It represents the worst case contribution to the angular error caused by variation of power supplies over the range \(\pm 5 \mathrm{~V}\) dc to \(\pm 15 \mathrm{~V}\) dc, with nominal signal input voltages.
Boldface type indicates parameters which are \(100 \%\) tested at nominal values of power supplies, input signal and reference voltage amplitude and operating frequency. All other parameters are guaranteed by design and are not tested.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{11}{*}{}} \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline
\end{tabular} must not be reversed.


PIN DESCRIPTION
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline -1,2,3 & S3, S1, S2 & 90 V rms Synchro Signal Inputs \\
\hline \[
4
\] & TC & "TEASER" winding-connect to CT, Pin 24, for Synchro input signals. Do not connect for Resolver signals. \\
\hline \(\frac{5}{6}\)
6
7
8 & \[
\begin{aligned}
& \text { S3 } \\
& \text { S1 } \\
& \text { S2 } \\
& \text { S4 }
\end{aligned}
\] & 11.8 V rms Synchro signal inputs to S3, S1, S2. (S4 not connected) 11.8 V rms Resolver signal inputs (SINE) to S3, S1, (COSINE) to S2, S4. For Resolver, S3-S1 is the effective SINE signal, S2-S4 is the effective COSINE signal. \\
\hline \[
\begin{aligned}
& \hline 9 \\
& 10 \\
& 11 \\
& 12
\end{aligned}
\] & \[
\begin{aligned}
& \text { S3 } \\
& \text { S1 } \\
& \text { S2 } \\
& \text { S4 }
\end{aligned}
\] & \begin{tabular}{l}
26 V rms Resolver signal inputs (SINE) to S3, S1, (COSINE), to S2, S4. \\
For Resolver, \(\mathrm{S} 3-\mathrm{S} 1\) is the effective SINE signal, S2-S4 is the effective COSINE signal. 26 V rms Synchro signal inputs (non standard) to S3, S1, S2, do not connect S4.
\end{tabular} \\
\hline 13 & \(\mathrm{R}_{\mathrm{HI}}\) & Reference Input HI Synchro and Resolver. \\
\hline 14 & \(\mathrm{R}_{\text {Lo }}\) & Reference Input LO Synchro and Resolver. \\
\hline 15 & CASE & Connect to 0 V, GND Pin 20. \\
\hline 16 & REF & Reference output signal connect to R/DC. Reference output measured with respect to 0 V , GND Pin 20. \\
\hline 17 & \(+\mathrm{V}_{\text {s }}\) & Positive power supply line +5 V dc to +15 V dc \\
\hline 18 & \(\mathrm{COS}_{\text {LO }}\) & Cosine output signal return. \\
\hline 19 & COS & Cosine output signal. Connect to COS Input of R/DC. \\
\hline 20 & GND & Analog ground, 0 V power supplies common. \\
\hline 21 & \(\operatorname{SIN}_{\text {LO }}\) & Sine output signal return. \\
\hline 22 & SIN & Sine output signal. Connect to SIN input of R/DC. \\
\hline 23 & \(-\mathrm{V}_{\text {s }}\) & Negative power supply line -5 V dc to -15 V dc. \\
\hline 24 & CT & Center tap of primary windings. Synchro input signals only-connect to TC Pin 4. Resolver signals do not connect. See connection diagrams. \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD2S75}

\section*{SYNCHRO FORMAT SIGNALS}

A synchro is an electromagnetic rotational transducer (forerunner of the resolver) that detects angular displacement. The synchro consists of a fixed stator, which houses three pickup windings which are star connected, \(120^{\circ}\) apart. The rotor contains the ac excitation (Reference) winding which is connected to terminals via slip rings and brushes.
The voltage induced in any stator winding, by the rotor, will be proportional to the sine of the angle \(\theta\) between the rotor coil axis and the stator coil axis.

The voltage induced across any pair of stator terminals will be the sum or the difference, depending on the phase of the voltages across the two coils concerned.

The excitation voltage of the rotor, applied across R1 and R2, is of the form:
\(A \sin \omega t\)
The voltages which would appear across the stator terminals will be:
\[
\begin{aligned}
& S 3 \text { to } S 1=A R \sin \omega t \sin \theta \\
& S 2 \text { to } S 3=A R \sin \omega t \sin \left(\theta+120^{\circ}\right) \\
& S 1 \text { to } S 2=A R \sin \omega t \sin \left(\theta+240^{\circ}\right)
\end{aligned}
\]
where:
\(\mathrm{R}=\) transformation ratio of the transducer.
\(\mathrm{A}=\) amplitude of the excitation voltage signal.
\(\sin \omega t=\) excitation frequency.
\(\theta=\) the synchro shaft angle.
Note: The S1, S2 and S3 outputs for synchros are phase coherent signals.
An equivalent electrical representation and diagram of the typical output signal formats for a synchro are shown in Figure 1.
Note: Standard notation for the rotation of synchros is counter clockwise (CCW) shaft movement for an increasing angle as viewed from the transducer shaft end.


Figure 1. Electrical Representation and Typical Synchro Signals

\section*{RESOLVER FORMAT SIGNALS}

A resolver is an electromagnetic, rotational transducer that detects angular displacement. Most modern resolvers are "brushless." An ac excitation (reference) signal is applied to the stator (primary reference winding); in turn a voltage is induced in the rotor which subsequently induces a voltage in two pickup windings sine and cosine, which are also located in the stator (secondaries), spaced \(90^{\circ}\) apart.

The induced voltages (secondaries) ratios are amplitude modulated by the sine and the cosine of the angle \(\theta\) of the rotor relative to the stator.

The excitation voltage is of the form:
\(\mathrm{A} \sin \omega t\)
The voltages which would appear across the stator terminals will be:
Sine: S3 to \(\mathrm{S} 1=\mathrm{AR} \sin \omega \mathrm{t} \sin \theta\)
Cosine: S 2 to \(\mathrm{S} 4=\mathrm{AR} \sin \omega t \cos \theta\)
where:
A = amplitude of the excitation voltage signal
\(\mathrm{R}=\) transformation ratio of the transducer
\(\sin \omega t=\) excitation frequency
\(\theta=\) the resolyer shaft angle
Note: the S1,S2,S3 and S4 outputs for resolvers are phase coherent signals.
An equivalent electrical representation and diagram of the typical output signals format for a resolver are shown in Figure 2.
Note: Standard notation for the rotation of resolvers is clockwise (CW) shaft movement for an increasing angle as viewed from the transducer shaft end.


Figure 2. Electrical Representation and Typical Resolver Signals

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD2S75 USER BENEFITS}

The AD2S75 is a user friendly interface device which minimizes many potential sources of error. However errors can occur due to the nonideal generation of the transducer signals and their subsequent distribution, limitations such as:
- Finite output impedance of the transducer.
- Imbalance between transducer impedances.
- Imbalance in chassis wiring impedances.

These errors are minimized by the use of the AD2S75 which employs balanced, high precision, high impedance, transformer isolated, input networks. This allows system accuracies to be maintained, even when long chassis wiring runs are required between synchro/resolver transducer and the AD2S75. Accuracy is maintained by the simple control of resistive balance of the transducer signals. This overall balance requirement is dominated by the precision input resistor network; which greatly reduces the balance requirements placed on the transducer and associated chassis wiring. When using the AD2S75, the sensitivities to signal distribution imbalance (mismatch) are of the order:
\(\begin{array}{lll}\text { Synchro } & 90 \mathrm{~V} & 87.3 \Omega / \operatorname{arc} \min \text { or } 28.8 \Omega / \text { bit in } 16 \\ & 11.8 \mathrm{~V} & 11.4 \Omega / \operatorname{arc} \min \text { or } 3.8 \Omega / \text { bit in } 16 \\ \text { Resolver } & 26 \mathrm{~V} & 16.8 \Omega / \operatorname{arc} \min \text { or } 5.5 \Omega / \text { bit in } 16 \\ & 11.8 \mathrm{~V} & 7.6 \Omega / \operatorname{arc} \min \text { or } 2.5 \Omega / \text { bit in } 16\end{array}\)
Thus 22 AWG wire at \(17 \mathrm{~m} \Omega\) per foot and PCB tracking using 0.012 inch 1 oz . Cu at \(400 \mathrm{~m} \Omega\) per foot will not introduce significant errors provided simple control of resistive balance is maintained.
The use of the AD2S75 eliminates errors due to ill defined ground loop currents. This is achieved by the galvanic isolation of the internal transformers and strict adherence to analog star point sensing internal to the AD 2 S 75 , and between the AD 2 S 75 and the RDC as shown in the following connection diagrams.
Errors due to signal loading effects on the SIN and COS outputs are minimized by providing balanced, low output impedances, together with distinct and separate four wire transmission for SIN, \(\operatorname{SIN}_{\text {LO }}\) and COS, \(\operatorname{COS}_{\text {LO }}\). Full angular accuracy is maintained from zero to maximum output current drive capability.
Capacitive loading considerations ( 100 pF maximum) indicate that the AD2S75 should be sited close to its load, often a 2 S 80 . Provided the capacitive loading limits are met, then the AD2S75 can be sited in accordance with user preference.

\section*{CONNECTING THE TRANSDUCERS TO THE AD2S75 INTERFACE \\ Synchro}

Synchros are available in two standard voltage ranges:
(a) 90 V rms line-to-line signals, 115 V rms reference, nominal frequency 400 Hz or 60 Hz .
(b) 11.8 V rms line-to-line signals, 26 V rms reference, nominal frequency 400 Hz .
For nonstandard voltages, please see section "Resistive Scaling of Inputs."

The signals from the synchro should be connected to the appropriate inputs. Refer to pin configuration diagram.
90 V: connect S3 to Pin 1, S1 to Pin 2, S2 to Pin 3. 11.8: connect S 3 to \(\operatorname{Pin} 5, \mathrm{~S} 1\) to \(\operatorname{Pin} 6, \mathrm{~S} 2\) to \(\operatorname{Pin} 7\).

Note: S4 (Pin 8) should be left unconnected for synchro signals and connected for use with 11.8 V resolver signals only.

\section*{TC, Pin 4 should be connected to CT, Pin 24.}

The reference input signal, either 115 V or 26 V , should be connected to \(\mathrm{R}_{\mathrm{HI}}\) and \(\mathrm{R}_{\mathrm{LO}}\), Pins 13 and 14 , respectively.
After the synchro output signals have been connected and the devices have been powered up, the synchro signals transformed to resolver signals should be as shown in Figures 1 and 2, respectively.
Note that the standard notation for the rotation of a synchro, for increasing angle is counter clockwise (CCW) as viewed from the transducer's shaft end.

\section*{Resolver}

Resolvers are available in a variety of voltages. The three standard yoltage ranges (most common) are:
(a) 11.8 V mm , line-to-line signals, 11.8 V rms reference, various frequencies between 400 Hz to \(10,000 \mathrm{~Hz}\).
(b) 26 V rms , line-to-line signals, 26 V rms reference, various frequencies between 400 Hz to \(10,000 \mathrm{~Hz}\).
(c) 11.8 V rms , line-to-line signals, 26 V rms reference, various frequencies between 400 Hz to \(10,000 \mathrm{~Hz}\).
For nonstandard voltages, please refer to section "Resistive Scaling of Inputs."
The signals from the resolver should be connected to appropriate inputs. Refer to pin configuration diagram.
11.8 V : Connect the Sine signal to S3, S1, Pins 5 and 6, S1 being the voltage measurement reference point. Connect the Cosine signal to S2, S4, Pins 7 and \(8, \mathrm{~S} 4\) being the voltage measurement reference point.
26 V: Connect the Sine signal to S3, S1, Pins 9 and 10, S1 being the voltage measurement reference point. Connect the Cosine signal to S2, S4, Pins 11 and 12, S4 being the voltage measurement reference point.

\section*{TC Pin 4 and CT Pin 24 should not be connected.}

The reference input signal should be connected to \(\mathrm{R}_{\mathrm{HI}}\) and \(\mathrm{R}_{\mathrm{LO}}\), Pins 13 and 14 , respectively.
After the connections have been completed and the devices have been powered up, the output signals from the AS2S75 should be as shown in Figure 2.
Note that the standard notation for the rotation of a resolver, for increasing angle is clockwise (CW), as viewed from the transducer's shaft end.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{AD2S75}

\section*{GENERAL GOOD ENGINEERING PRACTICE}

The AD2S75 offers the user numerous benefits. This section describes techniques which will enable the user to achieve the specified performance of the device.

\section*{Wiring Practice}

The recommended cable for interconnecting synchros to equipment is a three-way twisted cable. Such a cable will eliminate any radiated electromagnetic interference, and will have minimum capacitance as there is no need for an earthed screen. This will also present a balanced load to the transducer.
The recommended cable for interconnecting resolvers to equipment would be three separate screened twisted pair cables for the sine, cosine and reference signals. Further information should be obtained by consulting with the synchro and resolver suppliers.

\section*{Layout Considerations}

The high voltage input signals, including reference, should be kept physically remote from the precision low voltage output signals.
Input signal track pairs, i.e., S3, S1 should be routed using parallel, physically adjacent PCB tracks that employ the same PCB layer. This minimizes external radiation that could corrupt low level precision analog signals. Distinct signal track pairs, i.e., \(\mathrm{R}_{\mathrm{HI}}-\mathrm{R}_{\mathrm{LO}}\) and \(\mathrm{S} 3-\mathrm{S} 1\) should be routed physically separate. This minimizes mutual interference coupling whereby large amplitude signals can corrupt low level signals. This is angle dependent as shown in Figures 1 and 2, e.g., Cosine or Reference coupling to Sine at \(0^{\circ}\) (Figure 2).
A ground/power plane should not be sited underneath these high voltage input signal tracks as these signals can corrupt the noise integrity of the plane.
Errors due to ill defined ground loop currents should be avoided. The use of the AD2S75 enables the complete elimination of these errors using galvanic isolation within the internal transformers while retaining rigid adherence to analog star point sensing internal to the AD2S75 and between the AD2S75 and the RDC, as shown in the following connection diagrams. Note that the signal grounds have been connected to 0 V at the source of the signal.

\section*{CONNECTING THE AD2S75 TO A RESOLVER-TODIGITAL CONVERTER}

The power supply yoltages connected to: \(\mathrm{V}_{\mathrm{s}}\) and \(\mathrm{V}_{\mathrm{s}}\), rins 17 and 23 , should be within the range of +5 V dc to +15 V dc and -5 V dc to -15 V dc, respectively, with respect to 0 V , (GND Pin 20), and must not be reversed.
It is recommended that a 100 nF (ceramic) decoupling capacitor should be connected between each of the supply pins and GND. The decoupling capacitors should be placed as near to the device as possible.

The metal package CASE, Pin 15, should be connected to 0 V , GND, Pin 20, to screen the internal circuits from any external noise and aid the operation of the magnetic circuits within the device.

The AD2S75 is a universal synchro/resolver interface for resolver-to-digital converters that accept 2 V rms input signals. The following converters from the Analog Devices range can be used directly with the AD2S75 and benefit from the transformer isolated interface:

2 S 80 series-monolithic, variable resolution RDC, all accuracy grades, including the 2 S 81 and 2S82. Please see Figure 3.
AD2S80A series-monolithic, variable resolution RDC all accuracy grades, including the AD2S81A and AD2S82A. For connections, please see Figure 3.
AD2S46TD10, AD2S46SD10-16-bit, high accuracy S/R/DC. Please use the 2 V input signals resolver option as shown above. For connections, please see Figure 4.
AD2S44UM10, AD2S44TM10, AD2S44SM10-14-bit, dual channel S/R/DC. Please use the 2 V input signals resolver option as shown above. For connections, please see Figure 5. AD2S34TZ10, AD2S34SZ10, AD2S34TZ40, AD2S34SZ40, AD2S34TZ60, AD2S34SZ60-14-bit, dual channel RDC. For connections, please see Figure 6.
General
The Sine signal output from the AD2S75 is from SIN and SIN
The Cosine signal output from the AD2S75 is from COS and \(\operatorname{COS}_{\text {Lo }}\). Pins 19 and 18 , respectively.
The Reference signal output from the AD2S75 is from REF and GND, Pins 16 and 20 respectively.
The above signals should be connected to the appropriate input pins of the RDC.
The following should be noted:
Place the AD2S75 near to the RDC to minimize any external noise pickup.
Connect the signals from the AD 2 S 75 to the RDC using equal lengths of pcb track so as to minimize differential phase shifts. The tracks should be routed in close proximity, parallel to each other on the same side of the net Ayoid the use of ground power planes near the route of the ac signals so to avoid ac coupling and phase shifts caused by parasitic capacitance.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{AD2S75}

Connecting the AD2S75 to 2S80/AD2S80A Series of RDCs
The following information also applies to 2S81, 2S82 and AD2S81A, AD2S82A.

The above resolver-to-digital converters (RDCs) have single ended amplifier inputs for the SIN and COS signals. It is recommended that \(\mathrm{SIN}_{\mathrm{LO}}\) and \(\mathrm{COS}_{\mathrm{LO}}\) are connected individually to a "star" point at SIGNAL GND, Pin 6 of the RDC. This
eliminates any errors due to movement of the measurement reference point (SIGNAL GND).
The above is particularly important when the RDC is used at 14- to 16-bit resolution, medium to high accuracy applications.
For detailed information on the 2 S80/AD2S80A series of RDC, please see the relevant data sheets.
Please see Figure 3.


Figure 3. Using the AD2S75 to Interface a 90 V Signal, 115 V Reference, \(60 \mathrm{~Hz}-400 \mathrm{~Hz}\), Synchro to 2S80/AD2S80A Resolver-to-Digital Converter

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD2S75}

\section*{Connecting the AD2S75 to the AD2S46}

The AD2S46 series feature high accuracy differential inputs. It is recommended that the AD2S75 is connected to AD2S46XD10 as shown below in Figure 4.
Note that the \(\operatorname{SIN}_{\text {LO }}, \operatorname{Pin} 21, \operatorname{COS}_{\text {LO }}\), Pin 18, from AD2S75 are individually connected to S 1 and S 4 , Pins 14 and 11 , of AD2S46, respectively, in order to minimize any amplitude variation of the SIN and COS signals, thus maintaining the high accuracy of the AD2S46. (1.3 arc min over the operating temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).)

The reference signals from the AD2S75 are also connected individually to AD2S46.
It is permissible to separate the RDC from the AS2S75 interface, as long as good wiring practice is employed by routing all cables together to avoid differential phase shifts.
As mentioned previously, the use of ground/power planes near the routing of the signals on the pcb is not recommended. For detailed information, please consult the AD2S46 data sheet.


Figure 4. Using the AD2S75 to Interface a 26 V Signal, 26 V Reference, 2600 Hz Resolver to AD2S46X10, to Gain Benefit from the Transformer Isolation

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Connecting the AD2S75 to the AD2S44
The AD2S44 is a 14 -bit, dual channel \(\mathrm{S} / \mathrm{R} / \mathrm{DC}\) which features differential inputs and a separate individual reference input for each channel. This means that one single AD2S44XM10 (2 V resolver input option) can be used with the AD2S75 to interface
to two completely different transducers in terms of signal configuration and reference frequency. The flexibility of the AD2S44 in combination with the AD2S75 is shown below in Figure 5. For detailed information, please consult the AD2S44 data sheet.


Figure 5. Using Two AD2S75s to Interface Synchro and Resolver Signals of Different Reference Frequencies to a Dual Resolver-to-Digital Converter AD2S44XM10

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{Connecting the AD2S75 to the AD2S34}

The AD2S34 is a 14 -bit, dual channel, R/DC that accepts 2 V rms sine and cosine signals and reference input voltage. Some of the features of this converter are:

Small 1 inch \(^{2}\) surface mount package.
On-board reference oscillator which can be used to provide excitation to a transducer(s).
There are independent reference inputs for each channel. By using the AD2S34 with the AD2S75 it is possible to interface to synchros as well as resolvers, of different voltages.

However, both transducers should be excited at similar frequencies up to 4400 Hz .
Due to limits imposed by the package size, the design of the dynamics of the AD2S34 are not as wideband as the design of the dynamics of the AD2S44.
For further detailed information, please see the AD2S34 data sheet.
A connection diagram of the AD2S75 and the AD2S34 is shown in Figure 6.


Figure 6. Using Two AD2S75s to Interface Resolvers of Different Voltages to a Dual Resolver-to-Digital Converter AD2Sコ4Nㅡㄴ́a

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{RESISTIVE SCALING OF INPUTS}

The AD2S75 signal and reference inputs can be scaled by using resistors to accommodate any voltage input (above 10.6 V rms).
Note: The accuracy of the interface and subsequently the accuracy of an R/DC, will be affected by the matching accuracies of the resistors used for the external scaling.

The current into any of the S1, S2, S3 and S4 inputs is very precisely controlled to 0.450 mA .

The total resistance in series with the signal inputs should be \(2.222 \mathrm{k} \Omega\) per extra volt of signal. To calculate the values of the external scaling input resistors, add \(1.111 \mathrm{k} \Omega\) per extra volt of input signal in series with S1, S2, S3 for a synchro, and S1, S2, S3, S4 for a resolver. For example to interface a 57.5 V rms line to line Magslip to the AD2S75 either:
(a) Into 26 V Inputs; use \(35,000 \Omega\) in series with each input; S1 Pin 10, S2 Pin 11 and S3 Pin 9. Leave S4 Pin 12 unconnected.
or
(b) Into 11.8 V Inputs; use \(50,777.8 \Omega\) in series with each input; S1 Pin 6, S2 Pin 7, S3 Pin 5. Leave S4 Pin 8 unconnected.

For example to interface a 48 V rms line-to-line resolver to the AD2S75 either:
(a) Into 26 V Inputs; use \(24,444,4 \mathrm{n}\) in series with S 1 Pin 10 , S2 Pin 11, S3 Pin 9 and S4 Pin 12.
or
(b) Into 11.8 V Inputs; use \(40,222.2 \Omega\) in series with S1 Pin 6 , S2 Pin 7, S3 Pin 5 and S4 Pin 8.
The current into the reference input is controlled to 1.42 mA . For reference signals in excess of 115 V rms , please add \(707 \Omega\) per extra volt of input signal in series with \(\mathrm{R}_{\mathrm{HI}}\), Pin 13, and \(\mathrm{R}_{\mathrm{LO}}\), Pin 14.
External Resistor tolerance requirements are reduced by employing the highest standard internal voltage input available.

\section*{DYNAMIC PERFORMANCE}

The closed-loop frequency response of the AD2S75 is shown below:


Figure 7. AD2S75 Closed-Loop Frequency Response

The reference output waveform is shown below.


Figure 8. AD2S75 Reference Output Waveform

\section*{RELIABILITY}

Figure 9 shows the MTBF in years versus case temperature for conditions, calculated in accordance with MIL-HDBK-217E.

AIC = AIRBORNE INHABITED CARGO
NS = NAVAL SHELTERED
Figure 9. 2 S 75 vs. Temperature

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD2S75}

\section*{OTHER PRODUCTS}

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.
The 2S80 and AD2S80A series (including 2S81, 2S82, AD2S81A, AD2S82A) are monolithic resolver-to-digital converters. The user may configure the dynamic performance and the resolution of \(10,12,14\) and 16 bits, of the converter. There are available in various accuracy grades of up to \(\pm 2\) arc minutes.
The AD2S46 is a 16 -bit resolution synchro or resolver-to-digital converter. Two accuracy grades are available with \(\pm 1.3 \mathrm{arc}\) minutes and \(\pm 2.6\) arc minutes, over the temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
The AD2S44 and AD2S34 are 14-bit, dual channel synchro and resolver-to-digital converters. They are available with accuracy grades up to \(\pm 2.6\) arc minutes, and the AD 2 S 34 is in a surface mount package.
The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts. The device operates over a frequency range of 0 to 10 kHz .

The SDC/RDC1740/41/42 are hybrid synchro/resolver-to-digital converters with internal isolating microtransformers, with resolution of 14 and 12 bits, respectively. They are available in accuracy grades of \(\pm 5.3\) arc minutes, \(\pm 8.5\) arc minutes, \(\pm 15.3\) arc minutes.
The SDC/RDC1768 is identical to the SDC/RDC1740 but with the additional features of analog velocity output and dc error output.
The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched input hybrid digital-to-resolver converters. The accuracies available are \(\pm 2\) and \(\pm 4\) arc minutes and the outputs can supply 2 VA at \(7 \mathrm{~V} \mathrm{rms}\). the output to synchro or resolver format at high voltage levels.
The AD2S65/AD2S66 are similar to the DRC1745/DRC1746 but do not include the power output stage. These devices are available with accuracy grades up to \(\pm 1\) arc minute.
The AD2S75AM, industrial grade product operates over the temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
The AD2S75SMB receives additional environmental testing and processing and operates over the extended temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
For further information, please contact Analog Devices.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Variable Resolution, Monolithic Resolver-to-Digital Converter AD2S80A

FEATURES
Monolithic (BiMOS II) Tracking R/D Converter 40-Pin DIP Package
44-Pin LCC Package
10-, 12-, 14- and 16-Bit Resolution Set by User
Ratiometric Conversion
Low Power Consumption: \(\mathbf{3 0 0}\) mW typ
Dynamic Performance Set by User
High Max Tracking Rate 1040 RPS (10 Bits)
Velocity Output
Industrial Temperature Range Versions
Military Temperature Range Versions
ESD Class 2 Protection ( \(2,000 \mathrm{~V}\) min)
/883 B Parts Available

\section*{APPLICATIONS}

DC Brushless and AC Motor Control
Process Control
Numerical Control of Machine Tools Robotics
Axis Control
Military Servo Control

\section*{GENERAL DESCRIPTION}

The AD2S80A is a monolithic 10 -, 12-, 14 - or 16-bit tracking resolver-to-digital converter contained in a 40-pin DIP or 44-pin LCC ceramic package. It is manufactured on a BiMOS II process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip.
The converter allows users to select their own resolution and dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The converter allows users to select the resolution to be \(10,12,14\) or 16 bits and to track resolver signals rotating at up to 1040 revs per second ( \(62,400 \mathrm{rpm}\) ) when set to 10 -bit resolution.

The AD2S80A converts resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high-noise immunity and tolerance of lead length when the converter is remote from the resolver.
The \(10-, 12-, 14\) - or 16 -bit output word is in a three-state digital logic available in 2 bytes on the 16 output data lines. BYTE SELECT, ENABLE and INHIBIT pins ensure easy data transfer to 8 - and 16 -bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available and can be used to replace a tachogenerator.

The AD2S80A operates over 50 Hz to \(20,000 \mathrm{~Hz}\) reference frequency.

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}

Monolithic. A one chip solution reduces the package size required and increases the reliability.

Resolution Set by User. Two control pins are used to select the resolution of the AD2S80A to be \(10,12,14\) or 16 bits allowing the user to use the AD 2 S 80 A with the optimum resolution for each application.
Ratiometric Tracking Conversion. Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low cost preferred value resistors and capacitors, and the component values are easy to select using the simple instructions given.
Velocity Output. An analog signal proportional to velocity is available and is linear to typically one percent. This can be used in place of a velocity transducer in many applications to provide loop stabilization in servo controls and velocity feedback data.

Low Power Consumption. Typically only 300 mW .
Military Product. The AD2S80A is available processed in accordance with MIL-STD-883B, Class B.

\section*{MODELS AVAILABLE}

Information on the models available is given in the section "Ordering Guide."

\section*{AD2S80A - SPECIFICATIONS \({ }_{\text {typical } 12 t+55^{\circ} \text { u meses sthemisis spectifer) }}\)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & & Max & Units \\
\hline \begin{tabular}{l}
SIGNAL INPUTS \\
Frequency Voltage Level Input Bias Current Input Impedance Maximum Voltage
\end{tabular} & & \[
\begin{aligned}
& 50 \\
& 1.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 60
\end{aligned}
\] & \[
\begin{aligned}
& 20,000 \\
& 2.2 \\
& 150 \\
& 8
\end{aligned}
\] & \begin{tabular}{l}
Hz \\
V rms \\
nA \\
\(\mathrm{M} \Omega\) \\
V pk
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Frequency \\
Voltage Level Input Bias Current Input Impedance
\end{tabular} & & \[
\begin{aligned}
& 50 \\
& 1.0 \\
& \\
& 1.0
\end{aligned}
\] & 60 & \[
\begin{aligned}
& 20,000 \\
& 8.0 \\
& 150
\end{aligned}
\] & \begin{tabular}{l}
Hz \\
V pk \\
nA \\
\(\mathrm{M} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
CONTROL DYNAMICS \\
Repeatability Allowable Phase Shift Tracking Rate Bandwidth \({ }^{1}\)
\end{tabular} & \begin{tabular}{l}
(Signals to Reference) \\
10 Bits \\
12 Bits \\
14 Bits \\
16 Bits \\
User Selectable
\end{tabular} & -10 & & \[
\begin{aligned}
& 1 \\
& +10 \\
& 1040 \\
& 260 \\
& 65 \\
& 16.25
\end{aligned}
\] & \begin{tabular}{l}
LSB \\
Degrees \\
rps \\
rps \\
rps \\
rps
\end{tabular} \\
\hline \begin{tabular}{l}
ACCURACY \\
Angular Accuracy \\
Monotonicity \\
Missing Codes (16-Bit Resolution)
\end{tabular} & \[
\begin{aligned}
& \text { A, J, S } \\
& \mathrm{B}, \mathrm{~K}, \mathrm{~T} \\
& \mathrm{~L}, \mathrm{U}
\end{aligned}
\]
Guaranteed Monotonic
\[
\mathrm{A}, \mathrm{~B}, \mathrm{~J}, \mathrm{~K}, \mathrm{~S}, \mathrm{~T}
\]
\[
\mathrm{L}, \mathrm{U}
\] & & & \[
\begin{aligned}
& \pm 8+1 \text { LSB } \\
& \pm 4+1 \text { LSB } \\
& \pm 2+1 \text { LSB } \\
& 4 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
arc min arc min arc min \\
Codes Code
\end{tabular} \\
\hline \begin{tabular}{l}
VELOCITY SIGNAL \\
Linearity \\
Reversion Error \\
DC Zero Offset \({ }^{2}\) \\
DC Zero Offset Tempco \\
Gain Scaling Accuracy \\
Output Voltage \\
Dynamic Ripple \\
Output Load
\end{tabular} & \begin{tabular}{l}
Over Full Range \\
1 mA Load \\
Mean Value
\end{tabular} & \(\pm 8\) & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 \\
& -22 \\
& \pm 9
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3 \\
& \pm 2 \\
& 6 \\
& \pm 10 \\
& \pm 10.5 \\
& 1.5 \\
& 1.0
\end{aligned}
\] & \begin{tabular}{l}
\% FSD \\
\% FSD \\
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\% FSD \\
V \\
\% rms O/P \\
\(\mathrm{k} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT/OUTPUT PROTECTION \\
Analog Inputs \\
Analog Outputs
\end{tabular} & Overvoltage Protection Short Circuit O/P Protection & \[
\pm 5.6
\] & \[
\begin{aligned}
& \pm 8 \\
& \pm 8
\end{aligned}
\] & \(\pm 10.4\) & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL POSITION \\
Resolution Output Format Load
\end{tabular} & \begin{tabular}{l}
\(10,12,14\), and 16 \\
Bidirectional Natural Binary
\end{tabular} & & & 3 & LSTTL \\
\hline \[
\begin{aligned}
& \text { INHIBIT }^{3} \\
& \text { Sence } \\
& \text { Time to Stable Data }
\end{aligned}
\] & Lügic LS iv Ininüii & & & 600 & ns \\
\hline \[
\begin{aligned}
& \overline{\text { ENABLE }}^{3} \\
& \overline{\text { ENABLE Time }}
\end{aligned}
\] & Logic LO Enables Position Output. Logic HI Outputs in High Impedance State & 35 & & 110 & ns \\
\hline \begin{tabular}{l}
BYTE SELECT \({ }^{3}\) \\
Sense \\
Logic HI \\
Logic LO \\
Time to Data Available
\end{tabular} & \begin{tabular}{l}
MS Byte DB1-DB8, \\
LS Byte DB9-DB16 LS Byte DB1-DB8, \\
LS Byte DB9-DB16
\end{tabular} & 60 & & 140 & ns \\
\hline SHORT CYCLE INPUTS & \begin{tabular}{l}
Internally Pulled High \((100 \mathrm{k} \Omega)\) to \(+\mathrm{V}_{\mathrm{s}}\) \\
10 Bit \\
12 Bit \\
14 Bit \\
16 Bit
\end{tabular} & & & & \\
\hline
\end{tabular}

AD2S80A
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & \[
\begin{aligned}
& \mathrm{AD} 2 \\
& \mathrm{Typ}
\end{aligned}
\] & Max & Units \\
\hline \[
\begin{aligned}
& \text { DATA LOAD } \\
& \text { Sense }
\end{aligned}
\] & Internally Pulled High ( \(100 \mathrm{k} \Omega\) ) to \(+V_{\mathrm{S}}\). Logic LO Allows Data to be Loaded into the Counters from the Data Lines & & 150 & 300 & ns \\
\hline \begin{tabular}{l}
BUSY \({ }^{3}\) \\
Sense \\
Width \\
Load
\end{tabular} & \begin{tabular}{l}
Logic HI When Position O/P Changing \\
Use Additional Pull-Up
\end{tabular} & 200 & & \[
\begin{aligned}
& \mathbf{6 0 0} \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { ns } \\
& \text { LSTTL }
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { DIRECTION }^{3} \\
& \text { Sense } \\
& \text { Max Load }
\end{aligned}
\] & \begin{tabular}{l}
Logic HI Counting Up \\
Logic LO Counting Down
\end{tabular} & & & 3 & LSTTL \\
\hline \begin{tabular}{l}
RIPPLE CLOCK \({ }^{3}\) \\
Sense \\
Width \\
Reset \\
Load
\end{tabular} & \begin{tabular}{l}
Logic HI \\
All is to All 0s \\
All 0 s to All 1s \\
Dependent on Input Velocity \\
Before Next Busy
\end{tabular} & 300 & & 3 & LSTTL \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
High Voltage, \(\mathrm{V}_{\mathrm{IH}}\) \\
Low Voltage, \(\mathrm{V}_{\mathrm{IL}}\)
\end{tabular} & \(\overline{\text { INHIBIT, }} \overline{\text { ENABLE }}\) DB1-DB16, Byte Select \(\pm \mathrm{V}_{\mathrm{S}}= \pm 10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}\) INHIBIT, ENABLE DB1-DB16, Byte Select
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}
\] & 2.0 & & 0.8 & V
v \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
High Current, \(\mathrm{I}_{\mathrm{IH}}\) \\
Low Current, \(\mathrm{I}_{\text {IL }}\)
\end{tabular} & \begin{tabular}{l}
\(\overline{\text { INHIBIT }}, \overline{\text { ENABLE }}\) DB1-DB16
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V}
\] \\
INHIBIT, ENABLE DB1-DB16, Byte Select
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V}
\]
\end{tabular} & & & \[
\begin{aligned}
& \pm 100 \\
& \pm 100
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Low Voltage, \(\mathrm{V}_{\mathrm{IL}}\) \\
Low Current, \(\mathrm{I}_{\text {IL }}\)
\end{tabular} & \begin{tabular}{l}
\(\overline{\text { ENABLE }}=\mathrm{HI}\) \\
SC1, SC2, Data Load
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}
\] \\
\(\overline{\text { ENABLE }}=\mathrm{HI}\) \\
SC1, SC2, Data Load
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}
\]
\end{tabular} & & & 1.0
\[
-400
\] & V

\(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) \\
Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\)
\end{tabular} & \begin{tabular}{l}
DB1-DB16 \\
RIPPLE CLK, DIR
\[
\begin{aligned}
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=4.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A} \\
& \text { DB1- DB16 } \\
& \text { RIPPLE CLK, DIR } \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OL}}=1.2 \mathrm{~mA}
\end{aligned}
\]
\end{tabular} & 2.4 & & 0.4 & V
v \\
\hline THREE STATE LEAKAGE Current \(\mathrm{I}_{\mathrm{L}}\) & DB1-DB16 Only
\[
\begin{aligned}
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OL}}=0 \mathrm{~V} \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OH}}=5.0 \mathrm{~V}
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 100 \\
& \pm 100
\end{aligned}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Refers to small signal bandwidth.
\({ }^{2}\) Output offset dependent on value for R6.
\({ }^{3}\) Refer to timing diagram.
Specifications subject to change without notice.
All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test.


Specifications subject to change without notice.
All min and max specifications are guaranteed. Specifications in boldface and tested on all production units at final electrical test.

\section*{ESD SENSITIVITY}

The AD2S80A features an input protection circuit consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model).

The AD2S80A is ESD protection Class II ( 2000 V min). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on
 ESD precautions, refer to Analog Devices ESD Prevention Manual.

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(+\mathrm{V}_{\mathrm{S}},-\mathrm{V}_{\mathrm{S}}\) ) . . . . . \(\pm 12 \mathrm{~V}\) dc \(\pm 10 \%\) Power Supply Voltage \(\mathrm{V}_{\mathrm{L}}\). . . . . . . . . . . . . . +5 V dc \(\pm 10 \%\) Analog Input Voltage (SIN and COS) . . . . . . . \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\) Analog Input Voltage (REF) . . . . . . . . . . . . 1 V to 8 V peak Signal and Reference Harmonic Distortion . . . . . . . 10\% (max) Phase Shift Between Signal and Reference . \(\pm 10\) Degrees (max) Ambient Operating Temperature Range

Commercial (JD, KD, LD) . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Industrial (AD, BD) . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (SD, SE, TD, TE, UD, UE) ... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
ABSOLUTE MAXIMUM RATINGS \({ }^{1}\) (with respect to GND)

Reference . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-V_{S}\)

SIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to - \(\mathrm{V}_{\text {s }}\)
COS . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
Any Logical Input . . . . . . . . . . . . . . -0.4 V dc to \(+\mathrm{V}_{\mathrm{L}} \mathrm{dc}\)
Demodulator Input . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
Integrator Input . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\text {S }}\)
VCO Input . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-V_{S}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . 860 mW
Operating Temperature
Commercial (JD, KD, LD) . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Industrial (AD, BD) . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (SD, SE, TD, TE, UD, UE) ... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \(\theta_{\mathrm{JC}}{ }^{3}\) (40-Pin DIP 883 Parts Only) . . . . . . . . . . . . . . \(11^{\circ} \mathrm{C} / \mathrm{W}\)
\(\theta_{\mathrm{JC}}{ }^{3}\) (44-Pin LCC 883 Parts Only) . . . . . . . . . . . . . . \(10^{\circ} \mathrm{C} / \mathrm{W}\)
Storage Temperature (All Grades) . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)

\section*{CAUTION:}
1. Absolute Maximum Ratings are those values beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+V_{S}\) and \(-V_{S}\) pins.
3. With reference to Appendix C of MIL-M-38510.
\begin{tabular}{|l|c|l|l|l|}
\hline \begin{tabular}{l} 
Binary \\
Bits \((\mathbf{N})\)
\end{tabular} & \begin{tabular}{l} 
Resolution \\
\(\left(2^{\mathrm{N}}\right)\)
\end{tabular} & \begin{tabular}{l} 
Degrees \\
/Bit
\end{tabular} & \begin{tabular}{l} 
Minutes \\
/Bit
\end{tabular} & \begin{tabular}{l} 
Seconds \\
/Bit
\end{tabular} \\
\hline 0 & 1 & 360.0 & 21600.0 & 1296000.0 \\
1 & 2 & 180.0 & 10800.0 & 648000.0 \\
2 & 4 & 90.0 & 5400.0 & 324000.0 \\
3 & 8 & 45.0 & 2700.0 & 162000.0 \\
4 & 16 & 22.5 & 1350.0 & 81000.0 \\
\hline 5 & 32 & 11.25 & 675.0 & 40500.0 \\
6 & 64 & 5.625 & 337.5 & 20250.0 \\
7 & 128 & 2.8125 & 168.75 & 10125.0 \\
8 & 256 & 1.40625 & 84.375 & 5062.5 \\
9 & 512 & 0.703125 & 42.1875 & 2531.25 \\
\hline 10 & 1024 & 0.3515625 & 21.09375 & 1265.625 \\
11 & 2048 & 0.1757813 & 10.546875 & 632.8125 \\
12 & 4096 & 0.0878906 & 5.273438 & 316.40625 \\
13 & 8192 & 0.0439453 & 2.636719 & 158.20313 \\
14 & 16384 & 0.0219727 & 1.318359 & 79.10156 \\
\hline 15 & 32768 & 0.0109836 & 0.659180 & 39.55078 \\
16 & 65536 & 0.0054932 & 0.329590 & 19.77539 \\
17 & 131072 & 0.0027466 & 0.164795 & 9.88770 \\
18 & 262144 & 0.0013733 & 0.082397 & 4.94385 \\
\hline
\end{tabular}

Bit Weight Table

\section*{AD2S80A PIN CONFIGURATIONS}

DIP (D) Package


LCC (E) Package



NC = NO CONNECT
PIN DESIGNATIONS
\begin{tabular}{|c|c|}
\hline MNEMONIC & DESCRIPTION \\
\hline REFERENCE I/P & REFERENCE SIGNAL INPUT \\
\hline DEMOD I/P & DEMODULATOR INPUT \\
\hline AC ERROR O/P & RATIO MULTIPLIER OUTPUT \\
\hline cos & COSINE INPUT \\
\hline ANALOG GROUND & POWER GROUND \\
\hline SIGNAL GROUND & RESOLVER SIGNAL GROUND \\
\hline SIN & SINE INPUT \\
\hline + \(\mathrm{V}_{\text {s }}\) & POSITIVE POWER SUPPLY \\
\hline OB1-DB16 & Parallel output data \\
\hline \(v_{L}\) & LOGIC POWER SUPPLY \\
\hline ENABLE & LOGIC HI-OUTPUT DATA IN HIGH IMPEDANCE STATE, LOGIC LO PRESENTS DATA TO THE OUTPUT LATCHES. \\
\hline byte select & LOGIC HI-MOST SIGNIFICANT BYTE TO DB1-DB8 LOGIC LO-LEAST SIGNIFICANT BYTE TO DB1-DB8. \\
\hline INHIBIT & LOGIC LO INHIBITS DATA TRANSFER TO OUTPUT LATCHES. \\
\hline digital ground & DIGITAL GROUND \\
\hline SC1-SC2 & SELECT CONVERTER RESOLUTION \\
\hline DATA LOAD & LOGIC LO DB1-D16 INPUTS LOGIC HI DB1-D16 OUTPUTS \\
\hline Busy & CONVERTER BUSY, DATA NOT VALID WHILE BUSY HI \\
\hline DIRECTION & LOGIC STATE DEFINES DIRECTION OF INPUT SIGNAL ROTATION \\
\hline RIPPLE CLOCK & POSITIVE PULSE WHEN CONVERTER OUTPUT Changes from is to all os or vice versa \\
\hline \(-v_{s}\) & NEGATIVE POWER SUPPLY \\
\hline VCO I/P & VCO INPUT \\
\hline INTEGRATOR I/P & INTEGRATOR INPUT \\
\hline INTEGRATOR O/P & INTEGRATOR OUTPUT \\
\hline DEMOD O/P & DEMODULATOR OUTPUT \\
\hline
\end{tabular}

\section*{AD2S80A}

\section*{CONNECTING THE CONVERTER}

The power supply voltages connected to \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins should be +12 V dc and -12 V dc and must not be reversed. The voltage applied to \(\mathrm{V}_{\mathrm{L}}\) can be +5 V dc to \(+\mathrm{V}_{\mathrm{S}}\).

It is recommended that the decoupling capacitors are connected in parallel between the power lines \(+\mathrm{V}_{\mathrm{s}},-\mathrm{V}_{\mathrm{s}}\) and ANALOG GROUND adjacent to the converter. Recommended values are 100 nF (ceramic) and \(10 \mu \mathrm{~F}\) (tantalum). Also capacitors of 100 nF and \(10 \mu \mathrm{~F}\) should be connected between \(+\mathrm{V}_{\mathrm{L}}\) and DIGITAL GROUND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The resolver connections should be made to the SIN and COS inputs, REFERENCE INPUT and SIGNAL GROUND as shown in Figure 7 and described in section "CONNECTING THE RESOLVER."
The two signal ground wires from the resolver should be joined at the SIGNAL GROUND pin of the converter to minimize the coupling between the sine and cosine signals. For this reason it is also recommended that the resolver is connected using individually screened twisted pair cables with the sine, cosine and reference signals twisted separately.

SIGNAL GROUND and ANALOG GROUND are connected internally. ANALOG GROUND and DIGITAL GROUND must be connected externally.

The external components required should be connected as shown in Figure 1.

\section*{CONVERTER RESOLUTION}

Two major areas of the AD2S80A specification can be selected by the user to optimize the total system performance. The resolution of the digital output is set by the logic state of the inputs SCl and SC 2 to be \(10,12,14\) or 16 bits; and the dynamic characteristics of bandwidth and tracking rate are selected by the choice of external components.

The choice of the resolution will affect the values of R4 and R6 which scale the inputs to the integrator and the VCO respectively (see section COMPONENT SELECTION). If the resolution is changed, then new values of R4 and R6 must be switched into the circuit.

Note: When changing resolution under dynamic conditions, do it when the BUSY is low, i.e., when Data is not changing.


Figure 1. AD2S80A Connection Diagram

\section*{CONVERTER OPERATION}

When connected in a circuit such as shown in Figure 1 the AD2S80A operates as a tracking resolver to digital converter and forms a Type 2 closed-loop system. The output will automatically follow the input for speeds up to the selected maximum tracking rate. No convert command is necessary as the conversion is automatically initiated by each LSB increment, or decrement, of the input. Each LSB change of the converter initiates a BUSY pulse.

The AD2S80A is remarkably tolerant of input amplitude and frequency variation because the conversion depends only on the ratio of the input signals. Consequently there is no need for accurate, stable oscillator to produce the reference signal. The inclusion of the phase sensitive detector in the conversion loop ensures a high immunity to signals that are not coherent or are in quadrature with the reference signal.

\section*{SIGNAL CONDITIONING}

The amplitude of the SINE and COSINE signal inputs should be maintained within \(10 \%\) of the nominal values if full performance is required from the velocity signal.
The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than \(10 \%\) will result in a loss in accuracy due to internal overload. Reducing levels will result in a steady decline in accuracy. With the signal levels at \(50 \%\) of the correct value, the angular error will increase to an amount equivalent to 1.3 LSB. At this level the repeatability will also degrade to 2 LSB and the dynamic response will also change, since the dynamic characteristics are proportional to the signal level.
The AD2S80A will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference.

\section*{REFERENCE INPUT}

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is kept within the recommended operating limits.
The AD2S80A will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

\section*{HARMONIC DISTORTION}

The amount of harmonic distortion allowable on the signal and reference lines is \(10 \%\).
Square waveforms can be used but the input levels should be adjusted so that the average value is 1.9 V rms . (For example, a square wave should be 1.9 V peak.) Triangular and sawtooth waveforms should have a amplitude of 2 V rms.

Note: The figure specified of \(10 \%\) harmonic distortion is for calibration convenience only.

\section*{POSITION OUTPUT}

The resolver shaft position is represented at the converter output by a natural binary parallel digital word. As the digital position output of the converter passes through the major carries, i.e., all " 1 s " to all " 0 s " or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.
The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is always valid in advance of a RIPPLE CLOCK pulse and, as it is internally latched, only changing state ( 1 LSB min change) with a corresponding change in direction.
Both the RIPPLE CLOCK pulse and the DIRECTION data are unaffected by the application of the INHIBIT. The static positional accuracy quoted is the worst case error that can occur over the full operating temperature excluding the effects of offset signals at the INTEGRATOR INPUT (which can be trimmed out - see Figure 1), and with the following conditions: input signal amplitudes are within \(10 \%\) of the nominal; phase shift between signal and reference is less than 10 degrees.

These operating conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the AD2S80A can be used well outside these operating conditions providing the above points are observed.

\section*{VELOCITY SIGNAL}

The tracking converter technique generates an internal signal at the output of the integrator (the INTEGRATOR OUTPUT pin) that is proportional to the rate of change of the input angle. This is a dc analog output referred to as the VELOCITY signal.
In many applications it is possible to use the velocity signal of the AD2S80A to replace a conventional tachogenerator.

\section*{DC ERROR SIGNAL}

The signal at the output of the phase sensitive detector (DEMODULATOR OUTPUT) is the signal to be nulled by the tracking loop and is, therefore, proportional to the error between the input angle and the output digital angle. This is the dc error of the converter; and as the converter is a Type 2 servo loop, it will increase if the output fails to track the input for any reason. It is an indication that the input has exceeded the maximum tracking rate of the converter or, due to some internal malfunction, the converter is unable to reach a null. By connecting two external comparators, this voltage can be used as a "built-in-test."

\section*{AD2S80A}

\section*{COMPONENT SELECTION}

The following instructions describe how to select the external components for the converter in order to achieve the required bandwidth and tracking rate. In all cases the nearest "preferred value" component should be used, and a \(5 \%\) tolerance will not degrade the overall performance of the converter. Care should be taken that the resistors and capacitors will function over the required operating temperature range. The components should be connected as shown in Figure 1.

PC compatible software is available to help users select the optimum component values for the AD2S80A, and display the transfer gain, phase and small step response.
For more detailed information and explanation, see sec-
tion "CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE."
1. HF Filter (R1, R2, C1, C2)

The function of the HF filter is to remove any dc offset and to reduce the amount of noise present on the signal inputs to the AD2S80A, reaching the Phase Sensitive Detector and affecting the outputs. R1 and C2 may be omitted - in which case \(\mathrm{R} 2=\mathrm{R} 3\) and \(\mathrm{C} 1=\mathrm{C} 3\), calculated below - but their use is particularly recommended if noise from switch mode power supplies and brushless motor drive is present.
Values should be chosen so that
\[
\begin{align*}
& 15 k \Omega \leq R 1=R 2 \leq 56 k \Omega \\
& C 1=C 2=\frac{1}{2 \pi R 1 f_{R E F}} \tag{Hz}
\end{align*}
\]
and \(f_{\text {REF }}=\) Reference frequency
This filter gives an attenuation of 3 times at the input to the phase sensitive detector.
2. Gain Scaling Resistor (R4)

If R1, C2 are fitted then:
\[
R 4=\frac{E_{D C}}{100 \times 10^{-9}} \times \frac{1}{3} \Omega
\]
where \(100 \times 10^{-9}=\) current \(/\) LSB
If R1, C 2 are not fitted then:
\[
R 4=\frac{E_{D C}}{100 \times 10^{-9}} \Omega
\]
where \(\mathrm{E}_{\mathrm{DC}}=\mathrm{ióv} \times i \hat{0}^{3}{ }^{3}\) ior iô jits resoiution
\[
=40 \times 10^{-3} \text { for } 12 \text { bits }
\]
\[
=10 \times 10^{-3} \text { for } 14 \text { bits }
\]
\[
=2.5 \times 10^{-3} \text { for } 16 \text { bits }
\]
\[
=\text { Scaling of the DC ERROR in volts }
\]
3. AC Coupling of Reference Input (R3, C3)

Select R3 and C3 so that there is no significant phase shift at the reference frequency. That is,
\[
\begin{gathered}
R 3=100 \mathrm{k} \Omega \\
C 3>\frac{1}{R 3 \times f_{R E F}} F
\end{gathered}
\]
with R 3 in \(\Omega\).
4. Maximum Tracking Rate (R6)

The VCO input resistor R6 sets the maximum tracking rate of the converter and hence the velocity scaling as at the max tracking rate, the velocity output will be 8 V .
Decide on your maximum tracking rate, " T ," in revolutions per second. Note that " \(T\) " must not exceed the maximum tracking rate or \(1 / 16\) of the reference frequency.
\[
R 6=\frac{6.32 \times 10^{10}}{T \times n} \Omega
\]
where \(\mathrm{n}=\) bits per revolution
\[
\begin{aligned}
& =1,024 \text { for } 10 \text { bits resolution } \\
& =4,096 \text { for } 12 \text { bits } \\
& =16,384 \text { for } 14 \text { bits } \\
& =65,536 \text { for } 16 \text { bits }
\end{aligned}
\]
5. Closed-Loop Bandwidth Selection (C4, C5, R5)
a. Choose the closed-loop bandwidth ( \(\mathrm{f}_{\mathrm{Bw}}\) ) required ensuring that the ratio of reference frequency to bandwidth does not exceed the following guidelines:
Resolution Ratio of Reference Frequency/Bandwidth
10
2.5:1

12 4:1
\(14 \quad 6: 1\)
16
\(7.5: 1\)
Typical values may be 100 Hz for a 400 Hz reference frequency and 500 Hz to 1000 Hz for a 5 kHz reference frequency.
b. Select C4 so that
\[
C 4=\frac{21}{R 6 \times f_{B W}{ }^{2}} F
\]
with R6 in \(\Omega\) and \(f_{\text {Bw }}\) in Hz selected above.
c. C 5 is given by
\[
C 5=5 \times C 4
\]
d. R5 is given by
\[
R 5=\frac{4}{2 \times \pi \times f_{B W} \times C 5} \Omega
\]
6. VCO Phase Compensation

The following values of C6 and R7 should be fitted.
\[
C 6=470 p F, R 7=68 \Omega
\]
7. Offset Adjust

Offsets and bias currents at the integrator input can cause an additional positional offset at the output of the converter of 1 arc minute typical, 5.3 arc minutes maximum. If this can be tolerated, then R8 and R9 can be omitted from the circuit.

If fitted, the following values of R8 and R9 should be used:
\[
R 8=4.7 M \Omega, R 9=1 M \Omega \text { potentiometer }
\]

To adjust the zero offset, ensure the resolver is disconnected and all the external components are fitted. Connect the COS pin to the REFERENCE INPUT and the SIN pin to the SIGNAL GROUND and with the power and reference applied, adjust the potentiometer to give all " \(0 s\) " on the digital output bits.
The potentiometer may be replaced with select on test resistors if preferred.

\section*{DATA TRANSFER}

To transfer data the \(\overline{\text { INHIBIT }}\) input should be used. The data will be valid 600 ns after the application of a logic "LO" to the INHIBIT. This is regardless of the time when the INHIBIT is applied and allows time for an active BUSY to clear. By using the ENABLE input the two bytes of data can be transferred after which the INHIBIT should be returned to a logic "HI" state to enable the output latches to be updated.

\section*{BUSY Output}

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL level. A BUSY pulse is initiated each time the input moves by the analog equivalent of one LSB and the internal counter is incremented or decremented.

\section*{INHIBIT Input}

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

\section*{ENABLE Input}

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance condition, and the application of a logic "LO" presents the data in the latches to the output pins. The operation of the ENABLE has no effect on the conversion process.

\section*{BYTE SELECT Input}

The BYTE SELECT input selects the byte of the position data to be presented at the data output DB1 to DB8. The least significant byte will be presented on data output DB9 to DB16 (with the ENABLE input taken to a logic "LO") regardless of the state of the BYTE SELECT pin. Note that when the AD2S80A is used with a resolution less than 16 bits the unused data lines are pulled to a logic "LO." A logic "HI" on the BYTE SELECT input will present the eight most significant data bits on data output DB1 and DB8. A logic "LO" will present the least significant byte on data outputs 1 to 8 , i.e., data outputs 1 to 8 will duplicate data outputs 9 to 16 .
The operation of the BYTE SELECT has no effect on the conversion process of the converter.

\section*{RIPPLE CLOCK}

As the output of the converter passes through the major carry, i.e., all " 1 s " to all " 0 s " or the converse, a positive going edge on the RIPPLE CLOCK (RC) output is initiated indicating that a revolution, or a pitch, of the input has been completed.
The minimum pulse width of the ripple clock is 300 ns . RIPPLE CLOCK is normally set high before a BUSY pulse and resets before the next positive going edge of the next consecutive pulse.
The only exception to this is when DIR changes whilst the RIPPLE CLOCK is high. Resetting of the RIPPLE clock will only occur if the DIR remains stable for two consecutive positive BUSY pulse edges.
If the AD2S80A is being used in a pitch and revolution counting application, the ripple and busy will need to be gated to prevent false decrement or increment (see Figure 2).
RIPPLE CLOCK is unaffected by INHIBIT.


NOTE: DO NOT USE ABOVE CCT WHEN INHIBIT IS "LO".

Figure 2. Diode Transistor Logic Nand Gate

\section*{DIRECTION Output}

The DIRECTION (DIR) logic output indicates the direction of the input rotation. Any change in the state of DIR precedes the corresponding BUSY, DATA and RIPPLE CLOCK updates. DIR can be considered as an asynchronous output and can make multiple changes in state between two consecutive LSB update cycles. This corresponds to a change in input rotation direction but less than 1 LSB.

\section*{DIGITAL TIMING}

\begin{tabular}{|c|c|c|c|}
\hline PARAMETER & \(\mathrm{T}_{\text {MIN }}\) & \(\mathrm{T}_{\text {max }}\) & CONDITION \\
\hline \(\mathrm{t}_{1}\) & 200 & 600 & BUSY WIDTH \(\mathrm{V}_{\mathrm{H}} \mathrm{V}_{\mathrm{H}}\) \\
\hline \(\mathrm{t}_{2}\) & 10 & 25 & RIPPLE CLOCK \(\mathrm{V}_{\mathrm{H}}\) TO BUSY \(\mathrm{V}_{\mathrm{H}}\) \\
\hline \(\mathrm{t}_{3}\) & 470 & 580 & RIPPLE CLOCK \(\mathrm{V}_{\text {L }}\) TO NEXT BUSY \(\mathrm{V}_{H}\) \\
\hline \(t_{4}\) & 16 & 45 & BUSY \(\mathrm{V}_{\mathrm{H}}\) TO DATA \(\mathrm{V}_{\mathrm{H}}\) \\
\hline \(t_{5}\) & 3 & 25 & BUSY \(\mathrm{V}_{\mathrm{H}}\) TO DATA \(\mathrm{V}_{\mathrm{L}}\) \\
\hline \(\mathrm{t}_{6}\) & 70 & 140 & INHIBIT \(\mathrm{V}_{\mathrm{H}}\) TO BUSY \(\mathrm{V}_{\mathrm{H}}\) \\
\hline \(\mathrm{t}_{7}\) & 485 & 625 & MIN DIR \(\mathrm{V}_{\mathrm{H}}\) TO BUSY \(\mathrm{V}_{\mathrm{H}}\) \\
\hline \(\mathrm{t}_{\boldsymbol{s}}\) & 515 & 670 & MIN DIR \(\mathrm{V}_{\mathrm{H}}\) TO BUSY \(\mathrm{V}_{\mathrm{H}}\) \\
\hline \(t_{9}\) & - & 600 & INHIBIT \(\mathrm{V}_{\mathrm{L}}\) TO DATA STABLE \\
\hline \(\mathrm{t}_{10}\) & 40 & 110 & ENABLE \(\mathrm{V}_{\mathrm{L}}\) TO DATA \(\mathrm{V}_{\mathrm{H}}\) \\
\hline \(\mathrm{t}_{11}\) & 35 & 110 & ENABLE \(\mathrm{V}_{\mathrm{L}}\) TO DATA \(\mathrm{V}_{L}\) \\
\hline \(\mathrm{t}_{12}\) & 60 & 140 & BYTE SELECT V \({ }_{\text {L }}\) TO DATA STABLE \\
\hline \(\mathrm{t}_{13}\) & 80 & 125 & BYTE SELECT \(\mathrm{V}_{\mathrm{H}}\) TO DATA STABLE \\
\hline
\end{tabular}

\section*{AD2S80A}

\section*{CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE}

The AD2S80A allows the user greater flexibility in choosing the dynamic characteristics of the resolver-to-digital conversion to ensure the optimum system performance. The characteristics are set by the external components shown in Figure 1, and the section "COMPONENT SELECTION" explains how to select desired maximum tracking rate and bandwidth values. The following paragraphs explain in greater detail the circuit of the AD2S80A and the variations in the dynamic performance available to the user.

\section*{Loop Compensation}

The AD2S80A (connected as shown in Figure 1) operates as a Type 2 tracking servo loop where the VCO/counter combination and Integrator perform the two integration functions inherent in a Type 2 loop.

Additional compensation in the form of a pole/zero pair is required to stabilize any Type 2 loop to avoid the loop gain characteristic crossing the 0 dB axis with \(180^{\circ}\) of additional phase lag, as shown in Figure 5.
This compensation is implemented by the integrator components (R4, C4, R5, C5).
The overall response of such a system is that of a unity gain second order low pass filter, with the angle of the resolver as the input and the digital position data as the output.
The AD2S80A does not have to be connected as tracking converter, parts of the circuit can be used independently. This is particularly true of the Ratio Multiplier which can be used as a control transformer (see Application Note).
A block diagram of the AD2S80A is given in Figure 3.


Figure 3. AD2S80A Functional Diagram

\section*{Ratio Multiplier}

The ratio multiplier is the input section of the AD 2 S 80 A and compares the signal from the resolver input angle, \(\theta\), to the digital angle, \(\phi\), held in the counter. Any difference between these two angles results in an analog voltage at the AC ERROR OUTPUT. This circuit function has historically been called a "Control Transformer" as it was originally performed by a electromechanical device known by that name.

The AC ERROR signal is given by
\[
A 1 \sin (\theta-\phi) \sin \omega t
\]
where \(\omega=2 \pi \mathrm{f}_{\text {REF }}\)
\(\mathrm{f}_{\mathrm{RER}}=\) reference frequency
Al, the gain of the ratio multiplier stage is 14.5 .
So for 2 V rms inputs signals
AC ERROR output in volts/(bit of error)
\[
=2 \times \sin \left(\frac{360}{n}\right) \times A 1
\]
where \(\mathrm{n}=\) bits per rev
\(=1,024\) for 10 bits resolution
\(=4,096\) for 12 bits
\(=16,384\) for 14 bits
\(=65,536\) for 16 bits
giving an AC ERROR output
\(=178 \mathrm{mV} / \mathrm{bit}\) @ 10 bits resolution
\(=44.5 \mathrm{mV} / \mathrm{bit}\) @ 12 bits
\(=11.125 \mathrm{mV} / \mathrm{bit} @ 14\) bits
\(=2.78 \mathrm{mV} / \mathrm{bit}\) a 16 bits

The ratio multiplier will work in exactly the same way whether the AD2S80A is connected as a tracking converter or as a control transformer, where data is preset into the counters using the DATA LOAD pin.

\section*{HF Filter}

The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network ( \(\mathrm{R} 2, \mathrm{C} 1\) ) to remove any dc offset at this point. Note, however, that the PSD of the AD2S80A is a wideband demodulator and is capable of aliasing HF noise down to within the loop bandwidth. This is most likely to happen where the resolver is situated in particularly noisy environments, and the user is advised to fit a simple HF filter R1, C2 prior to the phase sensitive demodulator.
The attenuation and frequency response of a filter will affect the loop gain and must be taken into account in deriving the loop transfer function. The suggested filter ( \(\mathrm{R} 1, \mathrm{C} 1, \mathrm{R} 2, \mathrm{C} 2\) ) is shown in Figure 1 and gives an attenuation at the reference frequency ( \(\mathrm{f}_{\mathrm{REF}}\) ) of 3 times at the input to the phase sensitive demodulator.
Values of components used in the filter must be chosen to ensure that the phase shift at \(f_{\text {REF }}\) is within the allowable signal to reference phase shift of the converter.

\section*{Phase Sensitive Demodulator}

The phase sensitive demodulator is effectively ideal and develops a mean dc output at the DEMODULATOR OUTPUT pin of
\[
\frac{ \pm 2 \sqrt{2}}{\pi} \times(D E M O D U L A T O R \text { INPUT rms voltage })
\]
for sinusoidal signals in phase or antiphase with the reference (for a square wave the DEMODULATOR OUTPUT voltage will equal the DEMODULATOR INPUT). This provides a signal at the DEMODULATOR OUTPUT which is a dc level proportional to the positional error of the converter.
DC Error Scaling \(=160 \mathrm{mV} /\) bit ( 10 bits resolution)
\(=40 \mathrm{mV} / \mathrm{bit}\) ( 12 bits resolution)
\(=10 \mathrm{mV} / \mathrm{bit}\) ( 14 bits resolution)
\(=2.5 \mathrm{mV} / \mathrm{bit}\) ( 16 bits resolution)
When the tracking loop is closed, this error is nulled to zero unless the converter input angle is accelerating.

\section*{Integrator}

The integrator components ( \(\mathrm{R} 4, \mathrm{C} 4, \mathrm{R} 5, \mathrm{C} 5\) ) are external to the AD2S80A to allow the user to determine the optimum dynamic characteristics for any given application. The section "COMPONENT SELECTION" explains how to select components for a chosen bandwidth.

Since the output from the integrator is fed to the VCO INPUT, it is proportional to velocity (rate of change of output angle) and can be scaled by selection of R6, the VCO input resistor. This is explained in the section "VOLTAGE CONTROLLED OSCILLATOR (VCO)" below.
To prevent the converter from "flickering" (i.e., continually toggling by \(\pm 1\) bit when the quantized digital angle, \(\phi\), is not an exact representation of the input angle, \(\theta\) ) feedback is internally applied from the VCO to the integrator input to ensure that the VCO will only update the counter when the error is greater than or equal to 1 LSB . In order to ensure that this feedback "hysteresis" is set to 1 LSB the input current to the integrator must be scaled to be \(100 \mathrm{nA} / \mathrm{bit}\). Therefore,
\[
R 4=\frac{D C \text { Error Scaling }(m V / b i t)}{100(n A / b i t)}
\]

Any offset at the input of the integrator will affect the accuracy of the conversion as it will be treated as an error signal and offset the digital output. One LSB of extra error will be added for each 100 nA of input bias current. The method of adjusting out this offset is given in the section "COMPONENT

\section*{SELECTION."}

Voltage Controlled Oscillator (VCO)
The VCO is essentially a simple integrator feeding a pair of dc level comparators. Whenever the integrator output reaches one of the comparator threshold voltages, a fixed charge is injected into the integrator input to balance the input current. At the same time the counter is clocking either up or down, dependent on the polarity of the input current. In this way the counter is clocked at a rate proportional to the magnitude of the input current of the VCO.
During the reset period the input continues to be integrated, the reset period is constant at 400 ns .
The VCO rate is fixed for a given input current by the VCO scaling factor:
\[
=7.9 \mathrm{kHz} / \mu \mathrm{A}
\]

The tracking rate in rps per \(\mu \mathrm{A}\) of VCO input current can be found by dividing the VCO scaling factor by the number of LSB changes per rev (i.e., 4096 for 12 -bit resolution).
The input resistor R6 determines the scaling between the converter velocity signal voltage at the INTEGRATOR OUTPUT
pin and the VCO input current. Thus to achieve a 5 V output at \(100 \mathrm{rps}(6000 \mathrm{rpm})\) and 12 -bit resolution the VCO input current must be:
\[
(100 \times 4096) /(7900)=51.8 \mu \mathrm{~A}
\]

Thus, R6 would be set to: \(5 /\left(51.8 \times 10^{-6}\right)=96 \mathrm{k} \Omega\)
The velocity offset voltage depends on the VCO input resistor, R6, and the VCO bias current and is given by
\[
\text { Velocity Offset Voltage }=R 6 \times(V C O \text { bias current })
\]

The temperature coefficient of this offset is given by
Velocity Offset Tempco \(=R 6 \times(V C O\) bias current tempco \()\) where the VCO bias current tempco is typically \(-1.22 \mathrm{nA} /{ }^{\circ} \mathrm{C}\).
The maximum recommended rate for the VCO is 1.1 MHz which sets the maximum possible tracking rate.
Since the minimum voltage swing available at the integrator output is \(\pm 8 \mathrm{~V}\), this implies that the minimum value for R6 is \(57 \mathrm{k} \Omega\). As
\[
\begin{aligned}
& \text { Max Current }=\frac{1.1 \times 10^{6}}{7.9 \times 10^{3}}=139 \mu \mathrm{~A} \\
& \text { Min Value R6 } \frac{8}{139 \times 10^{-6}}=57 \mathrm{k} \Omega
\end{aligned}
\]

\section*{Transfer Function}

By selecting components using the method outlined in the section "Component Selection," the converter will have a critically damped time response and maximum phase margin. The Closed-Loop Transfer Function is given by:
\[
\frac{\theta_{O U T}}{\theta_{I N}}=\frac{14\left(1+s_{N}\right)}{\left(s_{N}+2.4\right)\left(s_{N}^{2}+3.4 s_{N}+5.8\right)}
\]
where, \(\mathrm{s}_{\mathrm{N}}\), the normalized frequency variable is:
\[
s_{N}=\frac{2}{\pi} \frac{s}{f_{B W}}
\]
and \(f_{\text {Bw }}\) is the closed-loop 3 dB bandwidth (selected by the choice of external components).
The acceleration constant, \(\mathrm{K}_{\mathrm{A}}\), is given approximately by
\[
K_{A}=6 \times\left(f_{B W}\right)^{2} \sec ^{-2}
\]

The normalized gain and phase diagrams are given in Figures 4 and 5.


Figure 4. AD2S80A Gain Plot


Figure 5. AD2S80A Phase Plot


Figure 6. AD2S80A Small Step Response
The small signal step response is shown in Figure 6. The time from the step to the first peak is \(t_{1}\) and the \(t_{2}\) is the time from the step until the converter is settled to 1 LSB . The times \(\mathrm{t}_{1}\) and \(t_{2}\) are given approximately by
\[
\begin{gathered}
t_{1}=\frac{1}{f_{B W}} \\
t_{2}=\frac{5}{f_{B W}} \times \frac{R}{12}
\end{gathered}
\]
where \(\mathrm{R}=\) resolution, i.e., \(10,12,14\) or 16 .
The large signal step response (for steps greater than 5 degrees) applies when the error voltage exceeds the linear range of the converter.
Typically the converter will take 3 times longer to reach the first peak for a 179 degrees step.
In response to a velocity step, the velocity output will exhibit the same time response characteristics as outlined above for the position output.

\section*{ACCELERATION ERROR}

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due
to acceleration. This additional error can be defined using the acceleration constant \(\mathrm{K}_{\mathrm{A}}\) of the converter.
\[
K_{A}=\frac{\text { Input Acceleration }}{\text { Error in Output Angle }}
\]

The numerator and denominator must have consistent angular units. For example if \(\mathrm{K}_{\mathrm{A}}\) is in \(\mathrm{sec}^{-2}\), then the input acceleration may be specified in degrees \(/ \mathrm{sec}^{2}\) and the error output in degrees. Angular measurement may also be specified using radians, minutes of arc, LSBs, etc.
\(K_{A}\) does not define maximum input acceleration, only the error due to it's acceleration. The maximum acceleration allowable before the converter loses track is dependent on the angular accuracy requirements of the system.
\[
\text { Angular Accuracy } \times K_{A}=\text { Degrees }^{2} \text { sec }^{2}
\]
\(\mathrm{K}_{\mathrm{A}}\) can be used to predict the output position error for a given input acceleration. For example for an acceleration of 100 \(\mathrm{revs} / \mathrm{sec}^{2}, \mathrm{~K}_{\mathrm{A}}=2.7 \times 10^{6} \mathrm{sec}^{-2}\) and 12-bit resolution.
\[
\begin{gathered}
\text { Error in } L S B s=\frac{\text { Input acceleration }\left[L S B / \mathrm{sec}^{2}\right]}{K_{A}\left[\mathrm{sec}^{-2}\right]} \\
=\frac{100\left[\mathrm{rev}^{2} / \mathrm{sc}^{2}\right] \times 2^{12}}{2.7 \times 10^{6}}=0.15 \text { LSBs or } 47.5 \text { seconds of arc }
\end{gathered}
\]

To determine the value of \(\mathrm{K}_{\mathrm{A}}\) based on the passive components used to define the dynamics of the converter the following should be used.
\[
K_{A}=\frac{4.04 \times 10^{11}}{2^{n} \cdot R 6 \cdot R 4 \cdot(C 4+C 5)}
\]

Where \(\mathrm{n}=\) resolution of the converter.
R4, R6 in ohms
C5, C4 in farads

\section*{SOURCES OF ERRORS}

\section*{Integrator Offset}

Additional inaccuracies in the conversion of the resolver signals will result from an offset at the input to the integrator as it will be treated as an error signal. This error will typically be 1 arc minute over the operating temperature range.

A description of how to adjust from zero offset is given in the section "COMPONENT SELECTION" and the circuit required is shown in Figure 1.
Differcintial Fluase Stifit
Phase shift between the sine and cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers as a result of coupling. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different loads could cause differential phase shift.
The additional error caused by differential phase shift on the input signals approximates to
\[
\text { Error }=0.53 a \times b \text { arc minutes }
\]
where \(a=\) differential phase shift (degrees).
\(\mathbf{b}=\) signal to reference phase shift (degrees).
This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see
section "CONNECTING THE RESOLVER"). By taking these precautions the extra error can be made insignificant.
Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's static accuracy.
However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:
\[
\frac{\text { Shaft Speed }(r p s) \times \text { Phase Shift (Degrees) }}{\text { Reference Frequency }}
\]

For example, for a phase shift of 20 degrees, a shaft rotation of 22 rps and a reference frequency of 5 kHz , the converter will exhibit an additional error of:
\[
\frac{22 \times 20}{5000}=0.088 \text { Degrees }
\]

This effect can be eliminated by placing a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE RESOLVER").
Note: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

\section*{VELOCITY ERRORS}

The signal at the INTEGRATOR OUTPUT pin relative to the ANALOG GROUND pin is an analog voltage proportional to the rate of change of the input angle. This signal can be used to stabilize servo loops or in the place of a velocity transducer. Although the conversion loop of the AD2S80A includes a digital section there is an additional analog feedback loop around the velocity signal. This ensures against flicker in the digital positional output in both dynamic and static states.
A better quality velocity signal will be achieved if the following points are considered:
1. Protection.

The velocity signal should be buffered before use.
2. Reversion error. \({ }^{1}\)

The reversion error can be nulled by varying one supply rail relative to the other.
3. Ripple and Noise.

Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:
The resolver is connected to the converter using separate twisted pair cable for the sine, cosine and reference signals.
Care is taken to reduce the external noise wherever possible.
An HF filter is fitted before the Phase Sensitive Demodulator (as described in the section HF FILTER).
A resolver is chosen that has low residual voltage, i.e., a small signal in quadrature with the reference.
Components are selected to operate the AD2S80A with the lowest acceptable bandwidth.
Feedthrough of the reference frequency should be removed by a filter on the velocity signal.
Maintenance of the input signal voltages at 2 V rms will prevent LSB flicker at the positional output. The analog feedback or hysteresis employed around the VCO and the intergrator is a function of the input signal levels (see section "INTEGRATOR").

Following the preceding precautions will allow the user to use the velocity signal in very noisy environments, for example, PWM motor drive applications. Resolver/converter error curves may exhibit apparent acceleration/deceleration at a constant velocity. This results in ripple on the velocity signal of frequency twice the input rotation.

\section*{CONNECTING THE RESOLVER}

The recommended connection circuit is shown in Figure 7.


Figure 7. Connecting the AD2S80A to a Resolver

\footnotetext{
\({ }^{1}\) Reversion error, or side-to-side nonlinearity, is a result of differences in the up and down rates of the VCO.
}

\section*{AD2S80A}

In cases where the reference phase relative to the input signals from the resolver requires adjustment, this can be easily achieved by varying the value of the resistor R2 of the HF filter (see Figure 1).
Assuming that \(\mathrm{R} 1=\mathrm{R} 2=\mathrm{R}\) and \(\mathrm{C} 1=\mathrm{C} 2=\mathrm{C}\)
and Reference Frequency \(=\frac{1}{2 \pi R C}\)
by altering the value of R 2 , the phase of the reference relative to the input signals will change in an approximately linear manner for phase shifts of up to 10 degrees.
Increasing R2 by \(10 \%\) introduces a phase lag of 2 degrees. Decreasing R2 by \(10 \%\) introduces a phase lead of 2 degrees.


Phase Shift Circuits


Figure 8. Typical Circuit Configuration


Figure 9. Large Step Response Curves for Typical Circuit Shown in Figure 8

\section*{RELIABILITY}

The AD2S80A Mean Time Between Failures (MTBF) has been calculated according to MIL-HDBK-217E, Figure 10 shows the MTBF in hours in naval sheltered conditions for AD2S80A/ 883B only.


Figure 10. AD2S80A MTBF Curve

\section*{APPLICATIONS}

\section*{Control Transformer}

The ratio multiplier of the AD2S80A can be used independently of the loop integrators as a control transformer. In this mode the resolver inputs \(\theta\) are multiplied by a digital angle \(\phi\), any difference between \(\phi\) and \(\theta\) will be represented by the AC ERROR output as SIN \(\omega t \sin (\theta-\phi)\) or the DEMOD output as \(\sin (\theta-\phi)\). To use the AD2S80A in this mode refer to the "Control Transformer" application note.

\section*{Dynamic Switching}

In applications where the user requires wide band response from the converter, for example 100 rpm to 6000 rpm , superior performance is achieved if the converters control characteristics are switched dynamically. This reduces velocity offset levels at low tracking rates. For more information on the technique refer to "Dynamic Resolution Switching Using the Variable Resolution Monolithic Resolver-to-Digital Converters."

\section*{OTHER PRODUCTS}

The AD2S82A is a monolithic, variable resolution 10-, 12-, \(14-\) and 16 -bit resolver to digital converter in a 44 -pin J-leaded PLCC package. In addition to the AD2S80A functions it has a VCO OUTPUT which is a measure of position within a LSB, and a COMPLEMENT Data Output.
The AD2S81A is a low cost, monolithic, 12-bit resolver-todigital converter in a 28 -pin ceramic DIP package.

ORDERING GUIDE
\begin{tabular}{|c|c|c|c|}
\hline Model & Operating Temperature Range & Accuracy & Package Option \({ }^{\star}\) \\
\hline AD2S80AJD & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 8 arc min & D-40 \\
\hline AD2S80AKD & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 4 arc min & D-40 \\
\hline AD2S80ALD & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 2 arc min & D-40 \\
\hline AD2S80AAD & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 arc min & D-40 \\
\hline AD2S80ABD & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 4 arc min & D-40 \\
\hline AD2S80ASD & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 arc min & D-40 \\
\hline AD2S80ATD & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 4 arc min & D-40 \\
\hline AD2S80AUD & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(2 \mathrm{arc} \min\) & D-40 \\
\hline AD2S80ASE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 arc min & E-44A \\
\hline AD2S80ATE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 4 arc min & E-44A \\
\hline AD2S80AUE & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 2 arc min & E-44A \\
\hline AD2S80ASD/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 arc min & D-40 \\
\hline AD2S80ATD/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 4 arc min & D-40 \\
\hline AD2S80ASE/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 arc min & E-44A \\
\hline AD2S80ATE/883B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 4 arc min & E-44A \\
\hline
\end{tabular}

\title{
Variable Resolution, Monolithic \\ Resolver-to-Digital Converters AD2S81A/AD2S82A
}

\section*{FEATURES}

Monolithic (BiMOS II) Tracking R/D Converter Ratiometric Conversion
Low Power Consumption: \(\mathbf{3 0 0} \mathbf{m W}\) typ
Dynamic Performance Set by User
Velocity Output
ESD Class 2 Protection ( \(2,000 \mathrm{~V}\) min)
AD2S81A
28-Pin DIP Package
Low Cost
AD2S82A
44-Pin PLCC Package
10-, 12-, 14- and 16-Bit Resolution Set by User
High Max Tracking Rate 1040 RPS (10 Bits)
VCO Output (Inter LSB Output)
Data Complement Facility
APPLICATIONS
DC Brushless and AC Motor Control
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control

\section*{GENERAL DESCRIPTION}

The AD2S82A is a monolithic 10 -, 12 -, 14 - or 16 -bit tracking resolver-to-digital converter contained in a 44 -pin J leaded PLCC package. Two extra functions are provided in the new surface mount package - COMPLEMENT and VCO output.

The AD2S81A is a monolithic 12-bit fixed resolution tracking resolver-to-digital converter packaged in a 28 -pin DIP.
The converters allow users to select their own dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The AD2S82A allows users to select the resolution to be 10,12 , 14 or 16 bits and to track resolver signals rotating at up to 1040 revs per second ( \(62,400 \mathrm{rpm}\) ) when set to 10 -bit resolution.
The AD2S81A and AD2S82A convert resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high-noise immunity and tolerance of lead length when the converter is remote from the resolver.

The output word is in a three-state digital logic form available in 2 bytes on the 16 output data lines for the AD2S82A and on 8 output data lines for the AD2S81A. BYTE SELECT, \(\overline{\text { ENABLE }}\) and INHIBIT pins ensure easy data transfer to 8 - and 16-bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.
An analog signal proportional to velocity is also available and can be used to replace a tachogenerator.

AD2S82A FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}

Monolithic. A one-chip solution reduces the package size required and increases the reliability.
Resolution Set by User. Two control pins are used to select the resolution of the AD2S82A to be \(10,12,14\) or 16 bits allowing the user to use the AD2S82A with the optimum resolution for each application.
Ratiometric Tracking Conversion. Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerance to harmonic distortion on the reference and input signals.
Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low cost, preferred value resistors and capacitors, and the component values are easy to select using the simple instructions given.

Velocity Output. An analog signal proportional to velocity is available and is linear to typically one percent. This can be used in place of a velocity transducer in many applications to provide loop stabilization in servo controls and velocity feedback data.
Low Power Consumption. Typically only 300 mW .
MODELS AVAILABLE
Information on the models available is given in the section "Ordering Information."

\section*{AD2S81 A/AD2SO2A - SPEGIFIGATIONS (typical at \(+25^{\circ} \mathrm{C}\) unless otherwise specified)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{AD2S81A} & \multicolumn{3}{|c|}{AD2S82A} & \multirow[b]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \begin{tabular}{l}
SIGNAL INPUTS \\
Frequency Voltage Level Input Bias Current Input Impedance Maximum Voltage
\end{tabular} & & \[
\begin{aligned}
& 400 \\
& 1.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 60
\end{aligned}
\] & \[
\begin{aligned}
& 20,000 \\
& 2.2 \\
& 150 \\
& \pm 8
\end{aligned}
\] & 50 &  & 20,000 & \begin{tabular}{l}
Hz \\
V rms \\
nA \\
\(\mathrm{M} \Omega\) \\
V pk
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Frequency \\
Voltage Level Input Bias Current Input Impedance
\end{tabular} & & \[
\begin{aligned}
& 400 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
60
\] & \[
\begin{aligned}
& 20,000 \\
& 8.0 \\
& 150
\end{aligned}
\] & 50 &  & 20,000 & \[
\begin{aligned}
& \mathrm{Hz} \\
& \mathrm{~V} \text { pk } \\
& \mathrm{nA} \\
& \mathrm{M} \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
CONTROL DYNAMICS Repeatability Allowable Phase Shift Tracking Rate \\
Bandwidth \({ }^{1}\)
\end{tabular} & \begin{tabular}{l}
(Signals to Reference) \\
10 Bits \\
12 Bits \\
14 Bits \\
16 Bits \\
User Selectable
\end{tabular} & -10 & & \[
\begin{aligned}
& 1 \\
& +10 \\
& 260
\end{aligned}
\] & & & \[
\begin{aligned}
& 1 \\
& 1040 \\
& 260 \\
& 65 \\
& 16.25
\end{aligned}
\] & \begin{tabular}{l}
LSB \\
Degrees \\
rps \\
rps \\
rps \\
rps
\end{tabular} \\
\hline \begin{tabular}{l}
ACCURACY \\
Angular Accuracy \\
Monotonicity \\
Missing Codes (16-Bit Resolution)
\end{tabular} & H
J
K
L
Guaranteed Monotonic
J , K
L & & & \(\pm 30\) +1 LSB & & & \[
\begin{aligned}
& \pm 22+1 \text { LSB } \\
& \pm 8+1 \text { LSB } \\
& \pm 4+1 \text { LSB } \\
& \pm 2+1 \text { LSB } \\
& 4 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
arc min arc min arc min arc min \\
Codes Code
\end{tabular} \\
\hline \begin{tabular}{l}
VELOCITY SIGNAL \\
Linearity \\
Reversion Error \\
DC Zero Offset \({ }^{2}\) \\
DC Zero Offset Tempco \\
Gain Scaling Accuracy \\
Output Voltage \\
Dynamic Ripple \\
Output Load
\end{tabular} & \begin{tabular}{l}
Over Full Range \\
1 mA Load \\
Mean Value
\end{tabular} & \(\pm 8\) & \[
\begin{aligned}
& \pm 1 \\
& -22 \\
& \pm 9
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3 \\
& \pm 2 \\
& 6 \\
& \pm 10 \\
& \pm 10.5 \\
& 1.5 \\
& 1.0
\end{aligned}
\] & & \[
\star
\] & & \[
\begin{aligned}
& \text { \% FSD } \\
& \% \text { FSD } \\
& \mathrm{mV} \\
& \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
& \% \mathrm{FSD} \\
& \mathrm{~V} \\
& \% \text { rms O/P } \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT/OUTPUT PROTECTION \\
Analog Inputs \\
Analog Outputs
\end{tabular} & Overvoltage Protection Short Circuit O/P Protection & \(\pm 5.6\) & \[
\begin{aligned}
& \pm 8 \\
& \pm 8
\end{aligned}
\] & \(\pm 10.4\) & &  & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL POSITION \\
Resolution Output Format Load
\end{tabular} & \begin{tabular}{l}
\(10,12,14\), and 16 \\
Bidirectional Natural Binary
\end{tabular} & & & 3 & & * & & LSTTL \\
\hline INHIBIT \(^{3}\)
Sense
Time to Stable Data & Logic LO to Inhibit & & & 600 & & * & & ns \\
\hline \begin{tabular}{l}
\(\overline{\text { ENABLE }^{3}}\) \\
\(\overline{\text { ENABLE/Disable Time }}\)
\end{tabular} & Logic LO Enables Position Output. Logic HI Outputs in H:ght Impedaine Stati & 35 & & 110 & & * & & ns \\
\hline \begin{tabular}{l}
BYTE SELECT \({ }^{3}\) \\
Sense \\
Logic HI \\
Logic LO \\
Time to Data Available
\end{tabular} & MS Byte DB1-DB8, (LS Byte DB9-DB16) \({ }^{4}\) LS Byte DB1-DB8, (LS Byte DB9-DB16) \({ }^{4}\) & 60 & & 140 & & * & & ns \\
\hline SHORT CYCLE INPUTS \({ }^{4}\)
\[
\begin{array}{cc}
\text { SC1 } & \text { SC2 } \\
0 & 0 \\
0 & 1 \\
1 & 0 \\
1 & 1
\end{array}
\] & \begin{tabular}{l}
Internally Pulled High ( \(100 \mathrm{k} \Omega\) ) to \(+\mathrm{V}_{\mathrm{S}}\) \\
10 Bit \\
12 Bit \\
14 Bit \\
16 Bit
\end{tabular} & & & & & & & \\
\hline \[
\begin{aligned}
& \text { DATA LOAD }{ }^{4} \\
& \text { Sense }
\end{aligned}
\] & Internally Pulled High ( \(100 \mathrm{k} \Omega\) ) to \(+\mathrm{V}_{\mathrm{s}}\); Logic LO Allows Data to Be Loaded into the Counters from the Data Lines & & & & & 150 & 300 & ns \\
\hline
\end{tabular}


\section*{NOTES}
\({ }^{1}\) Refers to small signal bandwidth.
\({ }^{2}\) Output offset dependent on value for R6.
\({ }^{3}\) Refer to timing diagram.
\({ }^{4}\) AD2S82A only.
*Specifications same as AD2S81A.
Specifications subject to change without notice.
All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test.

\section*{}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter .... & Conditions & Min & \[
\begin{aligned}
& \text { D2SS1A } \\
& \text { Typ }
\end{aligned}
\] & Max & Min & \[
\begin{aligned}
& \text { D2S82 } \\
& \text { Typ }
\end{aligned}
\] & Max & Units \\
\hline \begin{tabular}{l}
RATIO MULTIPLIER \\
AC Error Output Scaling
\end{tabular} & \[
\begin{aligned}
& 10 \mathrm{Bit} \\
& 12 \mathrm{Bit} \\
& 14 \mathrm{Bit} \\
& 16 \mathrm{Bit}
\end{aligned}
\] & & ** & & & \[
\begin{aligned}
& 177.6 \\
& 44.4 \\
& 11.1 \\
& 2.775
\end{aligned}
\] & & \begin{tabular}{l}
\(\mathrm{mV} / \mathrm{Bit}\) \\
\(\mathrm{mV} /\) Bit \\
mV/Bit \\
\(\mathrm{mV} /\) Bit
\end{tabular} \\
\hline \begin{tabular}{l}
PHASE SENSITIVE DETECTOR \\
Output Offset Voltage \\
Gain \\
In Phase \\
In Quadrature \\
Input Bias Current \\
Input Impedance \\
Input Voltage
\end{tabular} & w.r.t. REF w.r.t. REF & \begin{tabular}{l}
\[
-0.882
\] \\
1
\end{tabular} & \[
\begin{aligned}
& -0.9 \\
& 60
\end{aligned}
\] & 12
\[
\begin{aligned}
& -0.918 \\
& 0.04 \\
& 150 \\
& \\
& \pm 8
\end{aligned}
\] & &  & & \begin{tabular}{l}
mV \\
V rms/V dc \(V \mathrm{rms} / \mathrm{V}\) dc nA \\
M \(\Omega\) \\
V
\end{tabular} \\
\hline \begin{tabular}{l}
INTEGRATOR \\
Open-Loop Gain Dead Zone Current (Hysteresis) Input Offset Voltage Input Bias Current Output Voltage Range
\end{tabular} & At 10 kHz
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 10.8 \mathrm{~V} \mathrm{dc}
\] & 57
\[
\pm 7
\] & \[
\begin{aligned}
& 100 \\
& 1 \\
& 60
\end{aligned}
\] & \[
\begin{aligned}
& 63 \\
& 5 \\
& 150
\end{aligned}
\] & &  & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{nA} / \mathrm{LSB} \\
& \mathrm{mV} \\
& \mathrm{nA} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { VCO } \\
& \text { Maximum Rate } \\
& \text { VCO Rate }
\end{aligned}
\] & \begin{tabular}{l}
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V} \mathrm{dc}
\] \\
Positive DIR \\
Negative DIR
\end{tabular} & \[
\begin{aligned}
& 1.0 \\
& 7.1 \\
& 7.1
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 7.9 \\
& 7.9
\end{aligned}
\] & \[
\begin{aligned}
& 8.7 \\
& 8.7
\end{aligned}
\] & &  & & \begin{tabular}{l}
MHz \\
\(\mathrm{kHz} / \mu \mathrm{A}\) \\
\(\mathrm{kHz} / \mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
VCO Power Supply Sensitivity Increase \\
Decrease
\end{tabular} & \[
\begin{aligned}
& +V_{S} \\
& -v_{\mathrm{S}} \\
& +\mathrm{V}_{\mathrm{S}} \\
& -\mathrm{V}_{\mathrm{S}}
\end{aligned}
\] & & \[
\begin{aligned}
& +0.5 \\
& -8.0 \\
& -8.0 \\
& +2.0
\end{aligned}
\] & & &  & & \[
\begin{aligned}
& \% / V \\
& \% / V \\
& \% / V \\
& \% / V
\end{aligned}
\] \\
\hline Input Offset Voltage & & & 1 & 5 & & \(\star\) & & mV \\
\hline Input Bias Current & & & 70 & 380 & & \(\star\) & & nA \\
\hline Input Bias Current Tempco Input Voltage Range & & & -1.22 & \(\pm 8\) & & * & & \[
\begin{aligned}
& \mathrm{nA} /{ }^{\circ} \mathrm{C} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Linearity of Absolute Rate \\
Full Range \\
Over 0\% to 50\% of Full Range \\
Reversion Error \\
Sensitivity of Reversion Error \\
to Symmetry of Power Supplies VCO Output \({ }^{1.2}\)
\end{tabular} & & & \(\pm 8\) & \[
\begin{aligned}
& <\mathbf{2} \\
& <\mathbf{1} \\
& 1.5
\end{aligned}
\] & \(\pm 2.7\) & \[
\pm 3.0
\] & \(\pm 3.3\) & \begin{tabular}{l}
\% FSD \\
\% FSD \\
\% FSD \\
\(\% / \mathrm{V}\) of \\
Asymmetry V/LSB
\end{tabular} \\
\hline ```
POWER SUPPLIES
    Voltage Levels
        \(+V_{\text {s }}\)
        \(-V_{S}\)
        \(+V_{\text {I }}\)
    Current
        \(+\mathrm{I}_{\text {s }}\)
        \(+\mathrm{I}_{\mathrm{S}}\)
        \(+\mathrm{I}_{\text {. }}\).
``` & \[
\begin{aligned}
& \pm \mathrm{V}_{\mathrm{S}}(\prime \pm 12 \mathrm{~V} \\
& \pm \mathrm{V}_{\mathrm{S}}(11 \pm 13.2 \mathrm{~V} \\
& \pm \mathrm{V}_{\mathrm{L}}(\mathrm{I} \mathrm{\prime} \pm 5.0 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& +10.8 \\
& -10.8 \\
& +5
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 19 \\
& \pm 0.5
\end{aligned}
\] & \[
\begin{aligned}
& +13.2 \\
& -13.2 \\
& +13.2 \\
& \pm 23 \\
& \pm 30 \\
& \pm 1.5
\end{aligned}
\] & & *
*
*
*
*
* & & \begin{tabular}{l}
V \\
V \\
V \\
mA \\
mA \\
mA
\end{tabular} \\
\hline
\end{tabular}

NOTE
\({ }^{1}\) The VCO output swings between \(\pm 3 \mathrm{~V}\) depending on the resolver direction.
\({ }^{2} \mathrm{AD} 2882 \mathrm{~A}\) only.
*Specifications same asAD2S81A.
**Specifications same as AD2S82A.
Specifications subject to change without notice.

\section*{ESD SENSITIVITY}

The AD2S81A and AD2S82A feature input protection circuit consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model).
The AD2S81A and AD2S82A are ESD protection Class II ( 2000 V min). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further
 information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.

\section*{AD2S81A/AD2S82A}

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(+\mathrm{V}_{\mathrm{S}}\) to \(-\mathrm{V}_{\mathrm{S}}\) ) . . . . . \(\pm 12 \mathrm{~V}\) dc \(\pm 10 \%\) Power Supply Voltage \(\mathrm{V}_{\mathrm{L}}\). . . . . . . . . . . . . +5 V dc \(\pm 10 \%\) Analog Input Voltage (SIN and COS) . . . . . . . \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\) Analog Input Voltage (REF) . . . . . . . . . . . . 1 V to 8 V peak Signal and Reference Harmonic Distortion . . . . . . . 10\% (max) Phase Shift Between Signal and Reference . \(\pm 10\) Degrees (max) Ambient Operating Temperature Range

Commercial (JD, HP, JP, KP, LP) . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
PIN DESIGNATIONS
\begin{tabular}{|c|c|}
\hline MNEMONIC & DESCRIPTION \\
\hline REFERENCE I/P & REFERENCE SIGNAL INPUT \\
\hline DEMOD I/P & DEMODULATOR INPUT \\
\hline AC ERROR O/P & RATIO MULTIPLIER OUTPUT \\
\hline cos I/P & COSINE INPUT \\
\hline ANALOG GROUND & POWER GROUND \\
\hline SIGNAL GROUND & RESOLVER SIGNAL GROUND \\
\hline SIN I/P & SINE INPUT \\
\hline + \(\mathrm{V}_{\text {s }}\) & POSITIVE POWER SUPPLY \\
\hline DB1-DB16 & PARALLEL OUTPUT DATA \\
\hline \(\mathrm{V}_{\mathrm{L}}\) & LOGIC POWER SUPPLY \\
\hline ENABLE & LOGIC HI-OUTPUT DATA IN HIGH IMPEDANCE STATE, LOGIC, LO PRESENTS DATA TO THE OUTPUT LATCHES. \\
\hline BYTE SELECT & LOGIC HI-MOST SIGNIFICANT BYTE TO DB1-DB8 LOGIC LO-LEAST SIGNIFICANT BYTE TO DB1-DB8. \\
\hline \(\overline{\text { INHIBIT }}\) & LOGIC LO INHIBITS DATA TRANSFER TO OUTPUT LATCHES. \\
\hline digital ground & DIGITAL GROUND \\
\hline SC1-SC2* & SELECT CONVERTER RESOLUTION \\
\hline DATA LOAD* & LOGIC LO DB1-D16 INPUTS LOGIC HI DB1-D16 OUTPUTS \\
\hline BUSY & CONVERTER BUSY, DATA NOT VALID WHILE BUSY HI \\
\hline DIRECTION & LOGIC STATE DEFINES DIRECTION OF INPUT SIGNAL ROTATION \\
\hline RIPPLE CLOCK & POSITIVE PULSE WHEN CONVERTER OUTPUT CHANGES FROM is to all os or vica versa \\
\hline \(-\mathrm{V}_{s}\) & NEGATIVE POWER SUPPLY \\
\hline VCO I/P & VCO INPUT \\
\hline INTEGRATOR I/P & INTEGRATOR INPUT \\
\hline INTEGRATOR O/P & INTEGRATOR OUTPUT \\
\hline DEMOD O/P & DEMODULATOR OUTPUT \\
\hline COMPLEMENT* & ACTIVE LOGIC LO \\
\hline VCO O/P* & VCO OUTPUT \\
\hline
\end{tabular}
*AD2S82A ONLY.
\begin{tabular}{|l|c|l|l|c|}
\hline \begin{tabular}{l} 
Binary \\
Bits \((\mathbf{N})\)
\end{tabular} & \begin{tabular}{l} 
Resolution \\
\(\left(2^{\mathbf{N}}\right)\)
\end{tabular} & \begin{tabular}{l} 
Degrees \\
/Bit
\end{tabular} & \begin{tabular}{l} 
Minutes \\
/Bit
\end{tabular} & \begin{tabular}{l} 
Seconds \\
/Bit
\end{tabular} \\
\hline 0 & 1 & 360.0 & 21600.0 & 1296000.0 \\
1 & 2 & 180.0 & 10800.0 & 648000.0 \\
2 & 4 & 90.0 & 5400.0 & 324000.0 \\
3 & 8 & 45.0 & 2700.0 & 162000.0 \\
4 & 16 & 22.5 & 1350.0 & 81000.0 \\
\hline 5 & 32 & 11.25 & 675.0 & 40500.0 \\
6 & 64 & 5.625 & 337.5 & 20250.0 \\
7 & 128 & 2.8125 & 168.75 & 10125.0 \\
8 & 256 & 1.40625 & 84.375 & 5062.5 \\
9 & 512 & 0.703125 & 42.1875 & 2531.25 \\
\hline 10 & 1024 & 0.3515625 & 21.09375 & 1265.625 \\
11 & 2048 & 0.1757813 & 10.546875 & 632.8125 \\
12 & 4096 & 0.0878906 & 5.273438 & 316.40625 \\
13 & 8192 & 0.0439453 & 2.636719 & 158.20313 \\
14 & 16384 & 0.0219727 & 1.318359 & 79.10156 \\
\hline 15 & 32768 & 0.0109836 & 0.659180 & 39.55078 \\
16 & 65536 & 0.0054932 & 0.329590 & 19.77539 \\
17 & 131072 & 0.0027466 & 0.164795 & 9.88770 \\
18 & 262144 & 0.0013733 & 0.082397 & 4.94385 \\
\hline
\end{tabular}

Bit Weight Table

ABSOLUTE MAXIMUM RATINGS \({ }^{1}\) (with respect to GND)
\(+\mathrm{V}_{\mathrm{s}}{ }^{2}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V dc

\(+V_{\text {L }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(+V_{\text {S }}\)
Reference . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
SIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\text {S }}\)
COS . . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\text {S }}\)
Any Logical Input . . . . . . . . . . . . . . . -0.4 V dc to \(+\mathrm{V}_{\mathrm{L}}\) dc
Demodulator Input . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\text {S }}\)
Integrator Input . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
VCO Input . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\text {S }}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . 860 mW
Operating Temperature
Commercial (JD, HP, JP, KP, LP) . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\)
Storage Temperature (All Grades) . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)

\section*{CAUTION}
1. Absolute Maximum Ratings are those values beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins.

AD2S81A/2S82A PIN CONFIGURATIONS



\section*{AD2S81A/AD2582A}

\section*{CONNECTING THE CONVERTER}

The power supply voltages connected to \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins should be +12 V dc and -12 V dc and must not be reversed. The voltage applied to \(\mathrm{V}_{\mathrm{L}}\) can be +5 V dc to \(+\mathrm{V}_{\mathrm{S}}\).

It is recommended that the decoupling capacitors are connected in parallel between the power lines \(+\mathrm{V}_{\mathrm{S}},-\mathrm{V}_{\mathrm{S}}\) and ANALOG GROUND adjacent to the converter. Recommended values are 100 nF (ceramic) and \(10 \mu \mathrm{~F}\) (tantalum). Also capacitors of 100 nF and \(10 \mu \mathrm{~F}\) should be connected between \(+\mathrm{V}_{\mathrm{L}}\) and DIGITAL GROUND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The resolver connections should be made to the SIN and COS inputs, REFERENCE INPUT and SIGNAL GROUND as
shown in Figure 7 and described in section "CONNECTING THE RESOLVER."
The two signal ground wires from the resolver should be joined at the SIGNAL GROUND pin of the resolver to minimize the coupling between the sine and cosine signals. For this reason it is also recommended that the resolver is connected using individually screened twisted pair cables with the sine, cosine and reference signals twisted separately.
SIGNAL GROUND and ANALOG GROUND are connected internally. ANALOG GROUND and DIGITAL GROUND must be connected externally.
The external components required should be connected as shown in Figures la and 1b.


Figure 1a. AD2S82A Connection Diagram


Figure 1b. AD2S81A Connection Diagram

\section*{CONVERTER RESOLUTION (AD2S82A ONLY)}

Two major areas of the AD2S82A specification can be selected by the user to optimize the total system performance. The resolution of the digital output is set by the logic state of the inputs SCl and SC 2 to be \(10,12,14\) or 16 bits and the dynamic characteristics of bandwidth and tracking rate are selected by the choice of external components.
The choice of the resolution will affect the values of R4 and R6 which scale the inputs to the integrator and the VCO, respectively (see section COMPONENT SELECTION). If the resolution is changed, then new values of R4 and R6 must be switched into the circuit.
Note: When changing resolution under dynamic conditions, do it when the BUSY is low, i.e., when Data is not changing.

\section*{CONVERTER OPERATION}

When connected in a circuit such as shown in Figure 1, the AD2S81A/AD2S82A operates as a tracking resolver-to-digital converter and forms a type 2 closed loop system. The output will automatically follow the input for speeds up to the selected maximum tracking rate. No convert command is necessary as the conversion is automatically initiated by each LSB increment, or decrement, of the input. Each LSB change of the converter initiates a BUSY pulse.

The AD2S81A/AD2S82A is remarkably tolerant of input amplitude and frequency variation because the conversion depends only on the ratio of the input signals. Consequently there is no need for accurate, stable oscillator to produce the reference signal. The inclusion of the phase sensitive detector in the conversion loop ensures a high immunity to signals that are not coherent or are in quadrature with the reference signal.

\section*{SIGNAL CONDITIONING}

The amplitude of the SINE and COSINE signal inputs should be maintained within \(10 \%\) of the nominal values if full performance is required from the velocity signal.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than \(10 \%\) will result in a loss in accuracy due to internal overload. Reducing levels will result in a steady decline in accuracy. With the signal levels at \(50 \%\) of the correct value, the angular error will increase to an amount equivalent to 1.3 LSB. At this level the repeatability will also degrade to 2 LSB and the dynamic response will also change, since the dynamic characteristics are proportional to the signal level.
The AD2S81A/AD2S82A will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference.

\section*{REFERENCE INPUT}

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is kept within the recommended operating limits.
The AD2S81A/AD2S82A will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

\section*{HARMONIC DISTORTION}

The amount of harmonic distortion allowable on the signal and reference lines is \(10 \%\).
Square waveforms can be used but the input levels should be adjusted so that the average value is 1.9 V rms . (For example, a square wave should be 1.9 V peak). Triangular and sawtooth waveforms should have a amplitude of 2 V rms.

Note: The figure specified of \(10 \%\) harmonic distortion is for calibration convenience only.

\section*{POSITION OUTPUT}

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.
As the digital position output of the converter passes through the major carries, i.e., all " 1 s " to all " 0 s " or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.
The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is always valid in advance of a RIPPLE CLOCK pulse and, as it is internally latched, only changing state ( 1 LSB min change) with a corresponding change in direction.
Both the RIPPLE CLOCK pulse and the DIRECTION data are unaffected by the application of the INHIBIT.
The static positional accuracy quoted is the worst case error that can occur over the full operating temperature excluding the effects of offset signals at the INTEGRATOR INPUT (which can be trimmed out - see Figures 1a and lb), and with the following conditions: input signal amplitudes are within \(10 \%\) of the nominal; phase shift between signal and reference is less than 10 degrees.
These operating conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the AD2S81A/AD2S82A can be used well outside these operating conditions providing the above points are observed.

\section*{VELOCITY SIGNAL}

The tracking converter technique generates an internal signal at the output of the integrator (the INTEGRATOR OUTPUT pin) that is proportional to the rate of change of the input angle.
This is a dc analog output referred to as the VELOCITY signal.
In many applications it is possible to use the velocity signal of the AD2S81A/AD2S82A to replace a conventional tachogenerator.

\section*{DC ERROR SIGNAL}

The signal at the output of the phase sensitive detector (DEMODULATOR OUTPUT) is the signal to be nulled by the tracking loop and is, therefore, proportional to the error between the input angle and the output digital angle. This is the dc error of the converter; and as the converter is a type 2 servo loop, it will increase if the output fails to track the input for any reason. It is an indication that the input has exceeded the maximum tracking rate of the converter or, due to some internal malfunction, the converter is unable to reach a null. By connecting two external comparators, this voltage can be used as a "built-in-test."

\section*{AD2S81A/AD2S82A}

\section*{COMPONENT SELECTION}

The following instructions describe how to select the external components for the converter in order to achieve the required bandwidth and tracking rate. In all cases the nearest "preferred value" component should be used and a \(5 \%\) tolerance will not degrade the overall performance of the converter. Care should be taken that the resistors and capacitors will function over the required operating temperature range. The components should be connected as shown in Figure 1.
PC compatible software is available to help users select the optimum component values for the AD2S81A and AD2S82A, and display the transfer gain, phase and small step response.
For more detailed information and explanation, see section "CIR-
CUIT FUNCTIONS AND DYNAMIC PERFORMANCE."
1. HF Filter (R1, R2, C1, C2)

The function of the HF filter is to remove any dc offset and to reduce the amount of noise present on the signal inputs to the AD2S81A/AD2S82A, reaching the Phase Sensitive Detector and affecting the outputs. R1 and C2 may be omitted - in which case \(\mathrm{R} 2=\mathrm{R} 3\) and \(\mathrm{C} 1=\mathrm{C} 3\), calculated below - but their use is particularly recommended if noise from switch mode power supplies and brushless motor drive is present.
Values should be chosen so that
\[
\begin{align*}
& 15 k \Omega \leq R 1=R 2 \leq 56 k \Omega \\
& C 1=C 2=\frac{1}{2 \pi R 1 f_{R E F}} \tag{Hz}
\end{align*}
\]
and \(\mathrm{f}_{\text {REF }}=\) Reference Frequency
This filter gives an attenuation of 3 times at the input to the phase sensitive detector.
2. Gain Scaling Resistor (R4)

If R1, C2 are fitted, then:
\[
R 4=\frac{E_{D C}}{100 \times 10^{-9}} \times \frac{1}{3} \Omega
\]
where \(100 \times 10^{-9}=\) current/LSB
If R1, C 2 are not fitted, then:
\[
R 4=\frac{E_{D C}}{100 \times 10^{-9}} \Omega
\]
where \(\mathrm{E}_{\mathrm{DC}}=160 \times 10^{-3}\) for 10 bits resolution
\[
=40 \times 10^{-3} \text { for } 12 \text { bits }
\]
\[
=10 \times 10^{-3} \text { for } 14 \text { bits }
\]
\[
=2.5 \times 10^{-3} \text { for } 16 \text { bits }
\]
\[
=\text { Scaling of the DC ERROR in volts }
\]
3. AC Coupling of Reference Input (R3, C3)

Select R3 and C3 so that there is no significant phase shift at the reference frequency. That is,
\[
\begin{gathered}
R 3=100 \mathrm{k} \Omega \\
C 3>\frac{1}{R 3 \times f_{R E F}} F
\end{gathered}
\]
with R3 in \(\Omega\).
4. Maximum Tracking Rate (R6)

The VCO input resistor R6 sets the maximum tracking rate of the converter, and hence the velocity scaling as at the max tracking rate the velocity output will be 8 V .

Decide on your maximum tracking rate, "T," in revolutions per second. Note that " \(T\) " must not exceed the maximum tracking rate or \(1 / 16\) of the reference frequency.
\[
R 6=\frac{6.32 \times 10^{10}}{T \times n} \Omega
\]
where \(\mathrm{n}=\) bits per revolution
\[
\begin{aligned}
& =1,024 \text { for } 10 \text { bits resolution } \\
& =4,096 \text { for } 12 \text { bits } \\
& =16,384 \text { for } 14 \text { bits } \\
& =65,536 \text { for } 16 \text { bits }
\end{aligned}
\]
5. Closed-Loop Bandwidth Selection (C4, C5, R5)
a. Choose the closed-loop bandwidth \(\left(\mathrm{f}_{\mathrm{Bw}}\right)\) required ensuring that the ratio of reference frequency to bandwidth does not exceed the following guidelines:
Resolution Ratio of Reference Frequency/Bandwidth
\begin{tabular}{ll}
10 & \(2.5: 1\) \\
12 & 4 \\
14 & 6 \\
14 & \(: 1\) \\
16 & \(7.5: 1\)
\end{tabular}

Typical values may be 100 Hz for a 400 Hz reference frequency and 500 Hz to 1000 Hz for a 5 kHz reference frequency.
b. Select C4 so that
\[
C 4=\frac{21}{R 6 \times f_{B W}^{2}} F
\]
with R6 in \(\Omega\) and \(f_{\text {Bw }}\) in Hz selected above.
c. C 5 is given by
\[
C 5=5 \times C 4 \mathrm{~F}
\]
d. R5 is given by
\[
R 5=\frac{4}{2 \times \pi \times f_{B W} \times C 5} \Omega
\]
6. VCO Phase Compensation

The following values of C 6 and R 7 should be fitted:
\[
C 6=470 p F \quad R 7=68 \Omega
\]
7. Offset Adjust

Offsets and bias currents at the integrator input can cause an additional positional offset at the output of the converter of 1 arc minute typical, 5.3 arc minutes maximum. If this can be tolerated, then R8 and R9 can be omitted from the circuit

If fitted, the following values of R8 and R9 should be used:
\[
R 8=4.7 M \Omega, R 9=1 M \Omega \text { potentiometer }
\]

To adjust the zero offset, ensure the resolver is disconnected and all the external components are fitted. Connect the COS pin to the REFERENCE INPUT and the SIN pin to the SIGNAL GROUND and with the power and reference applied, adjust the potentiometer to give all " 0 s " on the digital output bits.
The potentiometer may be replaced with select on test resistors if preferred.

\section*{DATA TRANSFER}

To transfer data the \(\overline{\text { INHIBIT }}\) input should be used. The data will be valid 600 ns after the application of a logic "LO" to the INHIBIT. This is regardless of the time when the INHIBIT is applied and allows time for an active BUSY to clear. By using the ENABLE input the two bytes of data can be transferred after which the INHIBIT should be returned to a logic "HI" state to enable the output latches to be updated.

\section*{BUSY Output}

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL level. A BUSY pulse is initiated each time the input moves by the analog equivalent of one LSB and the internal counter is incremented or decremented.

\section*{INHIBIT Input}

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

\section*{ENABLE Input}

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance condition, and the application of a logic "LO" presents the data in the latches to the output pins. The operation of the \(\overline{\text { ENABLE }}\) has no effect on the conversion process.

\section*{BYTE SELECT Input}

The BYTE SELECT input on the AD2S82A selects the byte of the position data to be presented at the data output DB1 to DB8. The least significant byte will be presented on data output DB9 to DB16 (with the ENABLE input taken to a logic "LO") regardless of the state of the BYTE SELECT pin. Note that when the AD2S82A is used with a resolution less than 16 bits, the unused data lines are pulled to a logic "LO." A logic "HI" on the BYTE SELECT input will present the eight most significant data bits on data output DB1 and DB8. A logic "LO" will present the least significant byte on data outputs 1 to 8 , i.e., data outputs 1 to 8 will duplicate data outputs 9 to 16 .
When the BYTE select pin is a logic "HI" on the AD2S81A, the most significant byte is presented on Pins 8 to 15 (with the ENABLE input taken to a logic "LO"). A logic "HI" presents the 4 least significant bits on Pins 8 to 11 and places a logic "LO" on Pins 12 to 15 (with the ENABLE input taken to a logic "LO").
The operation of the BYTE SELECT has no effect on the conversion process of the converter.

\section*{RIPPLE CLOCK}

As the output of the converter passes through the major carry, i.e., all " 1 s " to all " 0 s " or the converse, a positive going edge on the RIPPLE CLOCK (RC) output is initiated indicating that a revolution, or a pitch, of the input has been completed.
The minimum pulse width of the ripple clock is 300 ns . RIPPLE CLOCK is normally set high before a BUSY pulse and resets before the next positive going edge of the next consecutive pulse.

The only exception to this is when DIR changes while the RIPPLE CLOCK is high. Resetting of the RIPPLE clock will only occur if the DIR remains stable for two consecutive positive BUSY pulse edges.
If the AD2S81A/AD2S82A is being used in a pitch and revolution counting application, the ripple and busy will need to be gated to prevent false decrement or increment (see Figure 2).
RIPPLE CLOCK is unaffected by INHIBIT.


\title{
NOTE: DO NOT USE ABOVE CCT WHEN INHIBIT IS "LO."
}

Figure 2. Diode Transistor Logic Nand Gate

\section*{DIRECTION Output}

The DIRECTION (DIR) logic output indicates the direction of the input rotation. Any change in the state of DIR precedes the corresponding BUSY, DATA, and RIPPLE CLOCK updates. DIR can be considered as an asynchronous output and can make multiple changes in state between two consecutive LSB update cycles. This corresponds to a change in input rotation direction but less than 1 LSB.

\section*{COMPLEMENT (AD2S82A Only)}

The COMPLEMENT input is internally pulled to +12 V in the INACTIVE STATE. It is pulled down to DIGITAL GROUND ( \(100 \mu \mathrm{~A}\) ) to ACTIVATE.
When used in conjunction with DATA LOAD, strobing DATA LOAD and COMPLEMENT pins to logic LO, will set the logic HIGH bits of the AD2S82A counter to a LO state. Those bits of the applied data which are logic LO will not change the corresponding bits in the AD2S82A counter:
For Example:
\begin{tabular}{llllll}
\hline Initial Counter State & 1 & 0 & 1 & 0 & 1 \\
Applied Data Word & 1 & 1 & 0 & 0 & 0 \\
Counter State after Data Load & 1 & 1 & 0 & 0 & 0 \\
\hline Initial Counter State & 1 & 0 & 1 & 0 & 1 \\
Applied Data Word & 1 & 1 & 0 & 0 & 0 \\
Counter State after Data Load and Complement & 0 & 0 & 1 & 0 & 1 \\
\hline
\end{tabular}

In order to read the output the following procedures should be followed:
1. Place Outputs in high impedance state \((\overline{\text { ENABLE }}=\mathrm{HI})\).
2. Present data to pins.
3. Pull DATA LOAD and COMPLEMENT pins to ground.
4. Wait 100 ns .
5. Remove data from pins.
6. Remove outputs from high impedance state ( \(\overline{\text { ENABLE }}\) \(=\mathrm{LO})\).
7. Read outputs.


\section*{CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE}

The AD2S81A/AD2S82A allows the user greater flexibility in choosing the dynamic characteristics of the resolver-to-digital conversion to ensure the optimum system performance. The characteristics are set by the external components shown in Figure 1, and the section "COMPONENT SELECTION" explains how to select desired maximum tracking rate and bandwidth values. The following paragraphs explain in greater detail the circuit of the AD2S81A/AD2S82A and the variations in the dynamic performance available to the user.

\section*{Loop Compensation}

The AD2S81A and AD2S82A (connected as shown in Figure la and 1 b ) operates as a type 2 tracking servo loop where the \(\mathrm{VCO} /\) counter combination and integrator perform the two integration funciions inimerent in a type 2 ioop.
\begin{tabular}{|l|l|l|l|}
\hline PARAMETER & \(T_{\text {MIN }}\) & \(T_{\text {MAX }}\) & CONDITION \\
\hline\(t_{1}\) & 200 & 600 & BUSY WIDTH \(V_{H}-V_{H}\) \\
\hline\(t_{2}\) & 10 & 25 & RIPPLE CLOCK \(V_{H}\) TO BUSY \(V_{H}\) \\
\hline\(t_{3}\) & 470 & 580 & RIPPLE CLOCK \(V_{L}\) TO NEXT BUSY \(V_{H}\) \\
\hline\(t_{4}\) & 16 & 45 & BUSY \(V_{H}\) TO DATA \(V_{H}\) \\
\hline\(t_{5}\) & 3 & 25 & BUSY \(V_{H}\) TO DATA \(V_{L}\) \\
\hline\(t_{6}\) & 70 & 140 & \(\overline{\text { INHIBIT } V_{H} \text { TO BUSY } V_{H}}\) \\
\hline\(t_{7}\) & 485 & 625 & MIN DIR \(V_{H}\) TO BUSY \(V_{H}\) \\
\hline\(t_{8}\) & 515 & 670 & MIN DIR \(V_{H}\) TO BUSY \(V_{H}\) \\
\hline\(t_{9}\) & - & 600 & INHIBIT \(V_{L}\) TO DATA STABLE \\
\hline\(t_{10}\) & 40 & 110 & ENABLE \(V_{L}\) TO DATA \(V_{H}\) \\
\hline\(t_{11}\) & 35 & 110 & ENABLE \(V_{L}\) TO DATA \(V_{L}\) \\
\hline\(t_{12}\) & 60 & 140 & BYTE SELECT \(V_{L}\) TO DATA STABLE \\
\hline\(t_{13}\) & 60 & 125 & BYTE SELECT \(V_{H}\) TO DATA STABLE \\
\hline
\end{tabular}

Additional compensation in the form of a pole/zero pair is required to stabilize any type 2 loop to avoid the loop gain characteristic crossing the 0 dB axis with \(180^{\circ}\) of additional phase lag, as shown in Figure 5. This compensation is implemented by the integrator components ( \(\mathrm{R} 4, \mathrm{C} 4, \mathrm{R} 5, \mathrm{C} 5\) ).
The overall response of such a system is that of a unity gain second order low pass filter, with the angle of the resolver as the input and the digital position data as the output.
The AD2S81A/AD2S82A does not have to be connected as tracking converter, parts of the circuit can be used independently. This is particularly true of the Ratio Multiplier which can be used as a control transformer (see Application Note).
A block diagram of the AD2S81A/AD2S82A is given in Figure 3.


Figure 3. AD2S81A/AD2S82A Functional Diagram

\section*{Ratio Multiplier}

The ratio multiplier is the input section of the AD2S81A/ AD 2 S 82 A and compares the signal from the resolver input angle, \(\theta\), to the digital angle, \(\phi\), held in the counter. Any difference between these two angles results in an analog voltage at the AC ERROR OUTPUT. This circuit function has historically been called a "Control Transformer" as it was originally performed by an electromechanical device known by that name.
The AC ERROR signal is given by
\[
A 1 \sin (\theta-\phi) \sin \omega t
\]
where \(\omega=2 \pi \mathrm{f}_{\text {REF }}\)
\(\mathrm{f}_{\mathrm{REF}}=\) reference frequency
A1, the gain of the ratio multiplier stage is 14.5 .
So for 2 V rms inputs signals
AC ERROR output in volts/(bit of error)
\[
=2 \times \sin \left(\frac{360}{n}\right) \times A 1
\]

Where \(\mathrm{n}=\) bits per rev
\[
\begin{aligned}
& =1,024 \text { for } 10 \text { bits resolution } \\
& =4,096 \text { for } 12 \text { bits } \\
& =16,384 \text { for } 14 \text { bits } \\
& =65,536 \text { for } 16 \text { bits }
\end{aligned}
\]

Giving an AC ERROR output
\[
=178 \mathrm{mV} / \mathrm{bit}(a 10 \text { bits resolution }
\]
\(=44.5 \mathrm{mV} / \mathrm{bit}\) (a 12 bits
\(=11.125 \mathrm{mV} / \mathrm{bit}\) @ 14 bits
\(=2.78 \mathrm{mV} / \mathrm{bit}(a)\) bits
The ratio multiplier will work in exactly the same way whether the AD2S81A/AD2S82A is connected as a tracking converter or as a control transformer, where data is preset into the counters using the DATA LOAD pin.

\section*{HF Filter}

The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network ( \(\mathrm{R} 2, \mathrm{Cl}\) ) to remove any dc offset at this point. Note, however, that the PSD of the AD2S81A/AD2S82A is a wideband demodulator and is capable of aliasing HF noise down to within the loop bandwidth. This is most likely to happen where the resolver is situated in particularly noisy environments, and the user is advised to fit a simple HF filter R1, C2 prior to the phase sensitive demodulator.
The attenuation and frequency response of a filter will affect the loop gain and must be taken into account in deriving the loop transfer function. The suggested filter ( \(\mathrm{R} 1, \mathrm{C} 1, \mathrm{R} 2, \mathrm{C} 2\) ) is shown in Figure 1 and gives an attenuation at the reference frequency ( \(f_{\text {REF }}\) ) of 3 times at the input to the phase sensitive demodulator.
Values of components used in the filter must be chosen to ensure that the phase shift at \(f_{\text {REF }}\) is within the allowable signal to reference phase shift of the converter.

\section*{Phase Sensitive Demodulator}

The phase sensitive demodulator is effectively ideal and develops a mean dc output at the DEMODULATOR OUTPUT pin of
\[
\frac{ \pm 2 \sqrt{2}}{\pi} \times(\text { DEMODULATOR INPUT rms voltage })
\]
for sinusoidal signals in phase or antiphase with the reference (for a square wave the DEMODULATOR OUTPUT voltage will equal the DEMODULATOR INPUT). This provides a signal at the DEMODULATOR OUTPUT which is a dc level proportional to the positional error of the converter.
DC Error Scaling \(=160 \mathrm{mV} / \mathrm{bit}(10\) bits resolution)
\(=40 \mathrm{mV} / \mathrm{bit}\) ( 12 bits resolution)
\(=10 \mathrm{mV} / \mathrm{bit}\) ( 14 bits resolution)
\(=2.5 \mathrm{mV} / \mathrm{bit}\) ( 16 bits resolution)
When the tracking loop is closed, this error is nulled to zero unless the converter input angle is accelerating.

\section*{Integrator}

The integrator components ( \(\mathrm{R} 4, \mathrm{C} 4, \mathrm{R} 5, \mathrm{C} 5\) ) are external to the \(\mathrm{AD} 2 \mathrm{~S} 81 \mathrm{~A} / \mathrm{AD} 2 \mathrm{~S} 82 \mathrm{~A}\) to allow the user to determine the optimum dynamic characteristics for any given application. The section "COMPONENT SELECTION" explains how to select components for a chosen bandwidth.
Since the output from the integrator is fed to the VCO INPUT, it is proportional to velocity (rate of change of output angle) and can be scaled by selection of R6, the VCO input resistor. This is explained in the section "VOLTAGE CONTROLLED OSCILLATOR (VCO)" below.
To prevent the converter from "flickering" (i.e., continually toggling by \(\pm 1\) bit when the quantized digital angle, \(\phi\), is not an exact representation of the input angle, \(\theta\) ), feedback is internally applied from the VCO to the integrator input to ensure that the VCO will only update the counter when the error is greater than or equal to 1 LSB . In order to ensure that this feedback "hysteresis" is set to 1 LSB the input current to the integrator must be scaled to be \(100 \mathrm{nA} / \mathrm{bit}\). Therefore,
\[
R 4=\frac{D C \text { Error Scaling }(m V / b i t)}{100(n A / b i t)}
\]

Any offset at the input of the integrator will affect the accuracy of the conversion as it will be treated as an error signal and offset the digital output. One LSB of extra error will be added for each 100 nA of input bias current. The method of adjusting out this offset is given in the section "COMPONENT

\section*{SELECTION."}

Voltage Controlled Oscillator (VCO)
The VCO is essentially a simple integrator feeding a pair of dc level comparators. Whenever the integrator output reaches one of the comparator threshold voltages, a fixed charge is injected into the integrator input to balance the input current. At the same time the counter is clocking either up or down, dependent on the polarity of the input current. In this way the counter is clocked at a rate proportional to the magnitude of the input current of the VCO.

\section*{AD2S81A/AD2S82A}

During the reset period the input continues to be integrated, the reset period is constant at 400 ns .
The VCO rate is fixed for a given input current by the VCO scaling factor:
\[
=7.9 \mathrm{kHz} / \mu \mathrm{A}
\]

The tracking rate in rps per \(\mu \mathrm{A}\) of VCO input current can be found by dividing the VCO scaling factor by the number of LSB changes per rev (i.e., 4096 for 12 -bit resolution).
The input resistor R6 determines the scaling between the converter velocity signal voltage at the INTEGRATOR OUTPUT pin and the VCO input current. Thus to achieve a 5 V output at \(100 \mathrm{rps}(6000 \mathrm{rpm})\) and 12 -bit resolution the VCO input current must be:
\[
(100 \times 4096) /(7900)=51.8 \mu \mathrm{~A}
\]

Thus, R6 would be set to: \(5 /\left(51.8 \times 10^{-6}\right)=96 \mathrm{k} \Omega\)
The velocity offset voltage depends on the VCO input resistor, R6, and the VCO bias current and is given by
\[
\text { Velocity Offset Voltage }=R 6 \times(V C O \text { bias current })
\]

The temperature coefficient of this offset is given by
Velocity Offset Tempco \(=R 6 \times(\) VCO bias current tempco \()\) where the VCO bias current tempco is typically \(-1.22 \mathrm{nA} /{ }^{\circ} \mathrm{C}\).

The maximum recommended rate for the VCO is 1.1 MHz which sets the maximum possible tracking rate.
Since the minimum voltage swing available at the integrator output is \(\pm 8 \mathrm{~V}\), this implies that the minimum value for R6 is \(57 \mathrm{k} \Omega\). As
\[
\begin{aligned}
& \text { Max Current }=\frac{1.1 \times 10^{6}}{7.9 \times 10^{3}}=139 \mu A \\
& \text { Min Value } R 6 \frac{8}{139 \times 10^{-6}}=57 \mathrm{k} \Omega
\end{aligned}
\]

\section*{VCO OUTPUT}

In order to overcome the "freeplay" inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of digital angle output.
The converter updates the output if the error is an LSB or greater and the VCO output gives the positional error smaller than 1 LSB.
Figure 4 illustrates how the VCO output compensates for instances where, due to hysteresis, there is no change in the digital count output for 1 LSB change in input angle. The sum of the digital count output and VCO output equals the actual input angle.


Figure 4.

\section*{Transfer Function}

By selecting components using the method outlined in the section "Component Selection," the converter will have a critically damped time response and maximum phase margin. The Closed-Loop Transfer Function is given by:
\[
\frac{\theta_{\text {OUT }}}{\theta_{I N}}=\frac{14\left(1+s_{N}\right)}{\left(s_{N}+2.4\right)\left(s_{N}^{2}+3.4 s_{N}+5.8\right)}
\]
where, \(s_{N}\), the normalized frequency variable is:
\[
s_{N}=\frac{2}{\pi} \frac{s}{f_{B W}}
\]
and \(f_{B W}\) is the closed loop 3 dB bandwidth (selected by the choice of external components).
The acceleration constant, \(\mathrm{K}_{\mathrm{A}}\), is given approximately by
\[
K_{A}=6 \times\left(f_{B W}\right)^{2} \sec ^{-2}
\]

The normalized gain and phase diagrams are given in Figures 5 and 6.


Figure 5. AD2S81A/AD2S82A Gain Plot


Figure 6. AD2S81A/AD2S82A Phase Plot

The small signal step response is shown in Figure 7. The time from the step to the first peak is \(t_{1}\) and the \(t_{2}\) is the time from the step until the converter is settled to 1 LSB. The times \(t_{1}\) and \(t_{2}\) are given approximately by
\[
\begin{gathered}
t_{1}=\frac{1}{f_{B W}} \\
t_{2}=\frac{5}{f_{B W}} \times \frac{R}{12}
\end{gathered}
\]
where \(\mathbf{R}=\) resolution, i.e., \(10,12,14\) or 16 .


Figure 7. AD2S81A/AD2S82A Small Step Response
The large signal step response (for steps greater than 5 degrees) applies when the error voltage exceeds the linear range of the converter.
Typically the converter will take three times longer to reach the first peak for a 179 degrees step.
In response to a velocity step, the velocity output will exhibit the same time response characteristics as outlined above for the position output.

\section*{ACCELERATION ERROR}

A tracking converter employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant \(\mathrm{K}_{\mathrm{A}}\) of the converter.
\[
K_{A}=\frac{\text { Input Acceleration }}{\text { Error in Output Angle }}
\]

The numerator and denominator must have consistent angular units. For example, if \(\mathrm{K}_{\mathrm{A}}\) is in \(\mathrm{sec}^{-2}\), then the input acceleration may be specified in degrees \(/ \mathrm{sec}^{2}\) and the error output in degrees. Angular measurement may also be specified using radians, minutes of arc, LSBs, etc.
\(K_{A}\) does not define maximum input acceleration, only the error due to it's acceleration. The maximum acceleration allowable before the converter loses track is dependent on the angular accuracy requirements of the system.
\[
\text { Angular Accuracy } \times K_{A}=\text { degrees } / \text { scc }^{2}
\]
\(\mathrm{K}_{\mathrm{A}}\) can be used to predict the output position error for a given input acceleration. For example for an acceleration of 100 \(\mathrm{revs} / \mathrm{sec}^{2}, \mathrm{~K}_{\mathrm{A}}=2.7 \times 10^{6} \mathrm{sec}^{-2}\) and 12-bit resolution.
\[
\begin{gathered}
\text { Error in } L S B s=\frac{\text { Input acceleration }\left[L S B / \mathrm{sec}^{2}\right]}{K_{A}\left[\mathrm{sec}^{-2}\right]} \\
=\frac{100\left[\mathrm{rev} / \mathrm{sec}^{2}\right] \times 2^{12}}{2.7 \times 10^{6}}=0.15 \mathrm{LSBs} \text { or } 47.5 \text { seconds of arc }
\end{gathered}
\]

To determine the value of \(\mathrm{K}_{\mathrm{A}}\) based on the passive components used to define the dynamics of the converter the following should be used:
\[
K_{A}=\frac{4.04 \times 10^{11}}{2^{n} \cdot R 6 \cdot R 4 \cdot(C 4+C 5)}
\]

Where \(\mathrm{n}=\) resolution of the converter
R4, R6 in ohms
C5, C4 in farads

\section*{SOURCES OF ERRORS}

\section*{Integrator Offset}

Additional inaccuracies in the conversion of the resolver signals will result from an offset at the input to the integrator as it will be treated as an error signal. This error will typically be 1 arc minute over the operating temperature range.
A description of how to adjust from zero offset is given in the section "COMPONENT SELECTION" and the circuit required is shown in Figure 1a, b.

\section*{Differential Phase Shift}

Phase shift between the sine and cosine signals from the resolver is known as differential phase shift and can cause static error.
Some differential phase shift will be present on all resolvers as a result of coupling. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different loads could cause differential phase shift.
The additional error caused by differential phase shift on the input signals approximates to
\[
\text { Error }=0.53 \mathrm{a} \times \mathrm{b} \text { arc minutes }
\]
where \(\mathrm{a}=\) differential phase shift (degrees).
\[
\mathrm{b}=\text { signal to reference phase shift (degrees). }
\]

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section "CONNECTING THE RESOLVER"). By taking these precautions the extra error can be made insignificant.
Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's static accuracy.
However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:
\[
\frac{\text { Shaft Speed }(r p s) \times \text { Phase Shift }(\text { Degrees })}{\text { Reference Frequency }}
\]

\section*{AD2S81A/AD2S82A}

For example, for a phase shift of 20 degrees, a shaft rotation of 22 rps and a reference frequency of 5 kHz , the converter will exhibit an additional error of:
\[
\frac{22 \times 20}{5000}=0.088 \text { degrees }
\]

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE RESOLVER").

Note: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

\section*{VELOCITY ERRORS}

The signal at the INTEGRATOR OUTPUT pin relative to the ANALOG GROUND pin is an analog voltage proportional to the rate of change of the input angle. This signal can be used to stabilize servo loops or in the place of a velocity transducer. Although the conversion loop of the AD2S81A/AD2S82A includes a digital section, there is an additional analog feedback loop around the velocity signal. This ensures against flicker in the digital positional output in both dynamic and static states.
A better quality velocity signal will be achieved if the following points are considered:
1. Protection.

The velocity signal should be buffered before use.
2. Reversion error. \({ }^{1}\)

The reversion error can be nulled by varying one supply rail relative to the other.
3. Ripple and Noise.

Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:
The resolver is connected to the converter using separate twisted pair cable for the sine, cosine and reference signals.
Care is taken to reduce the external noise wherever possible.
An HF filter is fitted before the Phase Sensitive Demodulator (as described in the section HF FILTER).
A resolver is chosen that has low residual voltage, i.e., a small signal in quadrature with the reference.
Components are selected to operate the AD2S81A/AD2S82A with the luwest acceptadie dandwidin.
Feedthrough of the reference frequency should be removed by a filter on the velocity signal.
Maintenance of the input signal voltages at 2 V rms will prevent LSB flicker at the positional output. The analog feedback or hysteresis employed around the VCO and the integrator is a function of the input signal levels (see section "INTEGRATOR").

Following the preceding precautions will allow the user to use the velocity signal in very noisy environments for example PWM motor drive applications. Resolver/converter error curves may exhibit apparent acceleration/deceleration at a constant velocity. This results in ripple on the velocity signal of frequency twice the input rotation.

\section*{CONNECTING THE RESOLVER}

The recommended connection circuit is shown in Figure 8.


Figure 8. Connecting the AD2S82A to a Resolver

In cases where the reference phase relative to the input signals from the resolver requires adjustment, this can be easily achieved by varying the value of the resistor R2 of the HF filter (see Figure 1a, b).
Assuming that \(\mathrm{R} 1=\mathrm{R} 2=\mathrm{R}\) and \(\mathrm{C} 1=\mathrm{C} 2=\mathrm{C}\)
and Reference Frequency \(\frac{1}{2 \pi R C}\)
by altering the value of R 2 , the phase of the reference relative to the input signals will change in an approximately linear manner for phase shifts of up to 10 degrees.
Increasing R2 by \(10 \%\) introduces a phase lag of 2 degrees. Decreasing R2 by \(10 \%\) introduces a phase lead of 2 degrees.


Figure 9. Phase Shift Circuits

\footnotetext{
\({ }^{1}\) Reversion error, or side-to-side nonlinearity, is a result of differences in the up and down rates of the VCO.
}


\section*{TYPICAL CIRCUIT CONFIGURATION}

Figure 10 shows a typical circuit configuration for the AD2S81A/AD2S82A in a 12 -bit resolution mode. Values of the external components have been chosen for a reference frequency of 5 kHz and a maximum tracking rate of 260 rps with a bandwidth of 520 Hz . Placing the values for R4, R6, C4 and C5 in the equation for \(\mathrm{K}_{\mathrm{A}}\) gives a value of \(2.7 \times 10^{6}\). The resistors are \(0.125 \mathrm{~W}, 5 \%\) tolerance preferred values. The capacitors are 100 V ceramic, \(10 \%\) tolerance components.
For signal and reference voltages greater than 2 V rms a simple voltage divider circuit of resistors can be used to generate the correct signal level at the converter. Care should be taken to ensure that the ratios of the resistors between the sine signal line and ground and the cosine signal line and ground are the same. Any difference will result in an additional position error.
For more information on resistive scaling of SIN, COS and REFERENCE converter inputs, refer to the application note "Circuit Applications of the 2S81 and 2S80 Resolver-to-Digital Converters."


Figure 11. Large Step Response Curves for Typical Circuit Shown in Figure 10

\section*{APPLICATIONS}

\section*{Control Transformer}

The ratio multiplier of the AD2S82A can be used independently of the loop integrators as a control transformer. In this mode the resolver inputs \(\theta\) are multiplied by a digital angle \(\phi\), any difference between \(\phi\) and \(\theta\) will be represented by the AC ERROR output as SIN \(\omega \mathrm{t} \sin (\theta-\phi)\) or the DEMOD output as \(\sin (\theta-\phi)\). To use the AD2S81A/AD2S82A in this mode refer to the "Control Transformer" application note.

\section*{Dynamic Switching}

In applications where the user requires wide band response from the converter, for example 100 rpm to 6000 rpm , superior performance is achieved if the converters control characteristics are switched dynamically. This reduces velocity offset levels at low tracking rates. For more information on the technique refer to "Dynamic Resolution Switching Using the Variable Resolution Monolithic Resolver-to-Digital Converters."

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline & Accuracy & \begin{tabular}{l} 
Operating \\
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option*
\end{tabular} \\
\hline AD2S81AJD & \(30 \operatorname{arc} \min\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{D}-28\) \\
AD2S82AHP & \(22 \operatorname{arc} \min\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
AD2S82AJP & \(8 \operatorname{arc} \min\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
AD2S82AKP & \(4 \operatorname{arc} \min\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
AD2S82ALP & \(2 \operatorname{arc} \min\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-44A \\
\hline
\end{tabular}
*D = Ceramic DIP Package; P = Plastic Leaded Chip Carrier (PLCC) Package. For outline information see Package Information section.

\section*{OTHER PRODUCTS}

The AD2S80A is a monolithic resolver to digital converter offering \(10-16\) bits of resolution and user selectable dynamics. The AD2S80A is also available in 40-pin ceramic DIP, 44-pin LCC and is qualified to MIL-STD 883B Rev C.
The AD2S46 is a highly integrated hybrid resolver/synchro to digital converter packaged in a 28 -pin ceramic DIP. The part offers the user 1.3 arc minutes of accuracy over the full military temperature range.
The AD2S34 is a dual channel 14-bit hybrid resolver to digital converter packaged in a \(1 \mathrm{in}^{2} 32\)-pin flatpack.
The 1740/41/42 are hybrid resolver/synchro to digital converters which incorporate pico-transformer isolated input signal conditioning.

Variable Resolution, Monolithic Resolver-to-Digital Converter AD2S83

FEATURES
Monolithic Tracking R/D Converter
44-Pin PLCC Package
10-, 12-, 14- or 16-Bit Resolution Set by User
Ratiometric Conversion
Low Power Consumption: \(\mathbf{3 0 0} \mathbf{~ m W}\) typ
Dynamic Performance Set by User
High Max Tracking Rate 1040 RPS (10 Bits)
High Accuracy Velocity Output
Industrial Temperature Range Versions
ESD Class 2 Protection ( \(2,000 \mathrm{~V}\) min)
APPLICATIONS
DC and AC Motor Control
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control
Military Servo Control

\section*{GENERAL DESCRIPTION}

The AD2S83 is a monolithic \(10-, 12-14\) or 16 -bit tracking resolver-to-digital converter contained in a 44 -pin PLCC ceramic package. It is manufactured on Analog Devices' BiMOS I process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip.

The converter allows users to select their own resolution and dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The converter allows users to select the resolution to be \(10,12,14\) or 16 bits and to track resolver signals rotating at up to 1040 revs per second \((62,400 \mathrm{rpm})\) when set to 10 -bit resolution.

The AD2S83 converts resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high noise immunity and tolerance of long leads allowing the converter to be located remote from the resolver.

The position output from the converter is presented via 3 -state output pins which can be configured for operations with 8- or 16-bit busses. BYTE SELECT, \(\overline{\text { ENABLE }}\) and INHIBIT pins ensure easy data transfer to 8 - and 16 -bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available and can be used to replace a tachogenerator.
The AD2S83 operates over reference frequencies in the range 50 Hz to \(20,000 \mathrm{~Hz}\).

FUNCTIONAL BLOCK DIAGRAM


\section*{PRODUCT HIGHLIGHTS}

High Accuracy Velocity Output. A precision analog velocity signal with a typical linearity of \(\pm 0.25 \%\) and reversion error less than \(\pm 0.5 \%\) is generated by the AD2S83. The provision of this signal removes the need for mechanical tachogenerators used in servo systems to provide loop stabilization and speed control.

Monolithic. A one-chip solution reduces the package size and increases the reliability.
Resolution Set by User. Two control pins are used to select the resolution of the AD 2 S 83 to be \(10,12,14\) or 16 bits allowing the user to use the AD 2 S 83 with the optimum resolution for each application.

Ratiometric Tracking Conversion. This technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low cost, preferred value resistors and capacitors, and the component values are easy to select using the free component selection software.
Low Power Consumption. Typically only 300 mW .

\section*{MODELS AVAILABLE}

Information on the models available is given in the section
"Ordering Information."

\section*{AD2S83-SPECIFICATIONS \\ (typical at \(+25^{\circ} \mathrm{C}\) unless otherwise specified)}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Conditions & \begin{tabular}{cc} 
& AD2S83J \\
Min & Typ
\end{tabular} & Max & Units \\
\hline \begin{tabular}{l}
SIGNAL INPUTS (SIN, COS) \\
Frequency \\
Voltage Level \\
Input Bias Current \\
Input Impedance
\end{tabular} & & \[
\begin{array}{ll}
50 & \\
1.8 & 2.0 \\
& 60 \\
1.0 &
\end{array}
\] & \[
\begin{aligned}
& 20,000 \\
& 2.2 \\
& 150
\end{aligned}
\] & \begin{tabular}{l}
Hz \\
V rms \\
nA \\
\(\mathrm{M} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT (REF) \\
Frequency \\
Voltage Level Input Bias Current Input Impedance
\end{tabular} & & \[
\begin{array}{ll}
50 & \\
1.0 & 60 \\
& \\
1.0 &
\end{array}
\] & \[
\begin{aligned}
& 20,000 \\
& 8.0 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{Hz} \\
& \mathrm{~V} \mathrm{pk} \\
& \mathrm{nA} \\
& \mathrm{M} \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
PERFORMANCE \\
Repeatability Allowable Phase Shift Tracking Rate \\
Bandwidth \({ }^{1}\)
\end{tabular} & ```
(Signals to Reference)
10 Bits
12 Bits
14 Bits
16 Bits
User Selectable
``` & \[
-10
\] & \[
\begin{aligned}
& \pm 1 \\
& +10 \\
& 1040 \\
& 260 \\
& 65 \\
& 16.25
\end{aligned}
\] & \begin{tabular}{l}
LSB \\
Degrees \\
rps \\
rps \\
rps \\
rps
\end{tabular} \\
\hline \begin{tabular}{l}
ACCURACY \\
Angular Accuracy \\
Monotonicity Missing Codes (16-Bit Resolution)
\end{tabular} & A Guaranteed Monotonic A &  & \[
\begin{aligned}
& \pm 8+1 \text { LSB } \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
arc min \\
Codes
\end{tabular} \\
\hline \begin{tabular}{l}
VELOCITY SIGNAL \\
Linearity \\
Reversion Error \\
DC Zero Offset \({ }^{2}\) \\
DC Zero Offset Tempco \\
Gain Scaling Accuracy \\
Output Voltage \\
Dynamic Ripple
\end{tabular} & \begin{tabular}{l}
VCO Rate \(0-600 \mathrm{kHz}\) \\
VCO Rate \(600 \mathrm{kHz}-1100 \mathrm{kHz}\) \\
1 mA Load Mean Value
\end{tabular} &  & \[
\begin{aligned}
& 0.4 \\
& 0.8 \\
& 0.5 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& \text { \% FSD } \\
& \text { \% FSD } \\
& \text { \% FSD } \\
& \mathrm{mV} \\
& \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
& \text { \% FSD } \\
& \mathrm{V} \\
& \text { \% rms O/P }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT/OUTPUT PROTECTION \\
Analog Inputs \\
Analog Outputs
\end{tabular} & \begin{tabular}{l}
Overvoltage Protection \\
Short Circuit O/P Protection
\end{tabular} & \[
\begin{array}{ll} 
& \pm 8 \\
\pm 5.6 & \pm 8
\end{array}
\] & \(\pm 10.4\) & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL POSITION \\
Resolution Output Format Load
\end{tabular} & \begin{tabular}{l}
\(10,12,14\), and 16 \\
Bidirectional Natural Binary
\end{tabular} & & 3 & \begin{tabular}{l}
Bits \\
LSTTL
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { INHIBIT }^{3} \\
& \text { Sense } \\
& \text { Time to Stable Data }
\end{aligned}
\] & Logic LO to \(\overline{\text { INHIBIT }}\) & & 600 & ns \\
\hline \begin{tabular}{l}
\[
\overline{\text { ENABLE }}^{3}
\] \\
ENADDLE \({ }^{3}\) /Dioduic Time
\end{tabular} & Logic LO Enables Position Output Logic HI Outputs in High Impedance State & 35 & 110 & ns \\
\hline \[
\begin{aligned}
& \hline \text { BYTE SELECT }^{3} \\
& \text { Sense } \\
& \text { Logic HI } \\
& \text { Logic LO } \\
& \text { Time to Data Available }
\end{aligned}
\] & MS Byte DB1-DB8 LS Byte DB1-DB8 & 60 & 140 & ns \\
\hline SHORT CYCLE INPUTS & \begin{tabular}{l}
Internally Pulled High via \(100 \mathrm{k} \Omega\) \(100 \mathrm{k} \Omega\) to \(+\mathrm{V}_{\mathrm{s}}\) \\
10-Bit Resolution \\
12-Bit Resolution \\
14-Bit Resolution \\
16-Bit Resolution
\end{tabular} & & & - \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & \[
\begin{aligned}
& \text { AD2 } \\
& \mathbf{T y p}
\end{aligned}
\] & Max & Units \\
\hline COMPLEMENT & Internally Pulled High via \(100 \mathrm{k} \Omega\) to \(+\mathrm{V}_{\mathrm{s}}\). Logic LO to Activate; No Connect for Normal Operation & & & & \\
\hline \[
\begin{aligned}
& \overline{\overline{\text { DATA }} \overline{\text { LOAD }}} \\
& \text { Sense }
\end{aligned}
\] & Internally Pulled High via \(100 \mathrm{k} \Omega\) to \(+\mathrm{V}_{\mathrm{s}}\). Logic LO Allows Data to be Loaded into the Counters from the Data Lines & & 150 & 300 & ns \\
\hline BUSY
Sense
Width
Load & \begin{tabular}{l}
Logic HI When Position O/P Changing \\
Use Additional Pull-Up (See Figure 2)
\end{tabular} & 200 & & \[
600
\] & \[
\begin{aligned}
& \text { ns } \\
& \text { LSTTL }
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { DIRECTION }^{3} \\
& \text { Sense } \\
& \text { Max Load }
\end{aligned}
\] & \begin{tabular}{l}
Logic HI Counting Up \\
Logic LO Counting Down
\end{tabular} & & & 3 & LSTTL \\
\hline \begin{tabular}{l}
RIPPLE CLOCK \({ }^{3}\) \\
Sense \\
Width \\
Reset \\
Load
\end{tabular} & \begin{tabular}{l}
Logic HI \\
All 1s to All 0s \\
All 0s to All 1s \\
Dependent on Input Velocity \\
Before Next Busy
\end{tabular} & \[
300
\] & & 3 & LSTTL \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage, \(\mathrm{V}_{\mathrm{IH}}\) \\
Input Low Voltage, \(\mathrm{V}_{\mathrm{IL}}\)
\end{tabular} & \(\overline{\text { NHTBITT, ENABLE }}\) DB1-DB16, Byte Select \(\mathrm{E}_{\mathrm{S}}= \pm 10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}\) INHIBIT, ENABLE DB1-DB16, Byte Select
\[
\pm \mathrm{V}_{\mathrm{S}}=+13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}
\] & \[
2.0
\] & & 0.8 & V
v \\
\hline DIGITAL INPUTS Input High Current, \(\mathrm{I}_{\mathrm{IH}}\) Input Low Current, \(\mathrm{I}_{\mathrm{IL}}\) & \begin{tabular}{l}
INHIBIT, ENABLE \\
DB1-DB16
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V}
\] \\
INHIBIT, ENABLE DB1-DB16, Byte Select
\[
\pm \mathrm{V}_{\mathrm{S}}= \pm 13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V}
\]
\end{tabular} & & & \[
\begin{aligned}
& \pm 100 \\
& \pm 100
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Low Voltage, \(\mathrm{V}_{\mathrm{IL}}\) \\
Low Current, \(\mathrm{I}_{\mathrm{IL}}\)
\end{tabular} & \[
\begin{aligned}
& \overline{\text { ENABLE }}=\mathrm{HI} \\
& \text { SC1, SC2 }, \overline{\text { DATA }} \overline{\text { LOAD }} \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V} \\
& \overline{\text { ENABLE }}=\mathrm{HI} \\
& \mathrm{SC1}, \mathrm{SC} 2, \overline{\text { DATA }} \overline{\text { LOAD }} \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.0 \mathrm{~V}
\end{aligned}
\] & & & 1.0
\[
-400
\] & \begin{tabular}{l}
V \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
High Voltage, \(\mathrm{V}_{\mathrm{OH}}\) \\
Low Voltage, \(\mathrm{V}_{\mathrm{OL}}\)
\end{tabular} & \begin{tabular}{l}
DB1-DB16 \\
RIPPLE CLK, DIR
\[
\begin{aligned}
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=4.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A} \\
& \text { DB1-DB16 } \\
& \text { RIPPLE CLK, DIR } \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OL}}=1.2 \mathrm{~mA} \\
& \hline
\end{aligned}
\]
\end{tabular} & 2.4 & & 0.4 & V
V \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Refers to small signal bandwidth.
\({ }^{2}\) Output offset dependent on value for R6.
\({ }^{3}\) Refer to timing diagram.
All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test.
Specifications subject to change without notice.
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & \[
\begin{aligned}
& \text { AD2S8: } \\
& \text { Typ }
\end{aligned}
\] & Max & Units \\
\hline THREE-STATE LEAKAGE
Current \(I_{L}\) & \[
\begin{aligned}
& \text { DB1-DB16 Only } \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OL}}=0 \mathrm{~V} \\
& \pm \mathrm{V}_{\mathrm{S}}= \pm 12.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OH}}=5.0 \mathrm{~V}
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 50 \\
& \pm 50
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline RATIO MULTIPLIER AC Error Output Scaling & 10 Bit 12 Bit 14 Bit 16 Bit & & \[
\begin{aligned}
& 177.6 \\
& 44.4 \\
& 11.1 \\
& 2.775
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{mV} / \mathrm{Bit} \\
& \mathrm{mV} / \mathrm{Bit} \\
& \mathrm{mV} / \mathrm{Bit} \\
& \mathrm{mV} / \mathrm{Bit}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
PHASE SENSITIVE DETECTOR \\
Output Offset Voltage \\
Gain \\
In Phase \\
In Quadrature \\
Input Bias Current Input Impedance Input Voltage
\end{tabular} & w.r.t. REF w.r.t. REF & \[
-0.882
\] & \[
\begin{aligned}
& -0.9 \\
& 60 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& -0.918 \\
& \pm 0.02 \\
& \mathbf{1 5 0} \\
& \pm 8
\end{aligned}
\] & \begin{tabular}{l}
mV \\
\(\mathrm{V} \mathrm{rms} / \mathrm{V}\) dc V rms/V dc nA \(\mathrm{M} \Omega\) V
\end{tabular} \\
\hline \begin{tabular}{l}
INTEGRATOR \\
Open-Loop Gain \\
Dead Zone Current (Hysteresis) \\
Input Offset Voltage Input Bias Current Output Voltage Range
\end{tabular} & At 10 kHz & \begin{tabular}{l}
57 \\
\(\pm 8\)
\end{tabular} &  & \begin{tabular}{l}
63 \\
5 \\
150
\end{tabular} & \begin{tabular}{l}
dB \\
nA/LSB \\
mV \\
nA \\
V
\end{tabular} \\
\hline \begin{tabular}{l}
VCO \\
Maximum Rate \\
VCO Rate \\
VCO Power Supply Sensitivity Increase \\
Input Offset Voltage Input Bias Current Input Bias Current Tempco Input Voltage Range Linearity of Absolute Rate Full Range Over 0\% to 50\% of Full Range Reversion Error
\end{tabular} &  & \begin{tabular}{l}
1.0 \\
8.1 \\
8.1
\end{tabular} & \begin{tabular}{l}
1.1 \\
8.3 \\
8.3 \\
12 \\
\(-1.22\) \\
0.5 \\
0.25 \\
0.25
\end{tabular} & \begin{tabular}{l}
8.5 \\
8.5 \\
\(-0.5\) \\
\(+0.5\) \\
0.6 \\
55 \\
\(\pm 8\) \\
0.8 \\
0.4 \\
0.5
\end{tabular} & \begin{tabular}{l}
MHz \\
\(\mathrm{kHz} / \mu \mathrm{A}\) \\
\(\mathrm{kHz} / \mathrm{\mu A}\) \\
\%/V \\
\%/V \\
mV \\
nA \\
nA \(/{ }^{\circ} \mathrm{C}\) \\
V \\
\% FSD \\
\% FSD \\
\% FSD
\end{tabular} \\
\hline POWER SUPPLIES
Voltage Levels
\(+V_{S}\)
\(-V_{S}\)
\(+V_{L}\)
Current
\(\pm I_{S}\)
\(\pm I_{S}\)
\(\pm I_{L}\) & \[
\begin{aligned}
& +\mathrm{V}_{\mathrm{s}} @+12 \mathrm{~V} \\
& \pm \mathrm{V}_{\mathrm{s}} @ \pm 13.2 \mathrm{~V} \\
& +\mathrm{V}_{\mathrm{L}} @ \pm 5.0 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& +10.8 \\
& -10.8 \\
& +5
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 19 \\
& \pm 0.5
\end{aligned}
\] & \[
\begin{aligned}
& +13.2 \\
& -13.2 \\
& +v_{s} \\
& \pm 23 \\
& \pm 30 \\
& \pm 1.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{minh} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline
\end{tabular}

All min and max specifications are guaranteed. Specifications in boldface and tested on all production units at final electrical test. Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


ABSOLUTE MAXIMUM RATINGS \({ }^{\mathbf{1}}\) (with respect to GND)
\(+V_{s}{ }^{2}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V dc
- \(\mathrm{V}_{\mathrm{s}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -14 V dc
\(+V_{S}\)
SIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-V_{\text {S }}\)
COS . . . . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
Any Logic Input . . . . . . . . . . . . . . . . -0.4 V dc to \(+\mathrm{V}_{\mathrm{L}} \mathrm{dc}\)
Demodulator Input . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
Integrator Input . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
VCO Input . . . . . . . . . . . . . . . . . . . . . . . . +14 V to \(-\mathrm{V}_{\mathrm{S}}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . 860 mW
Operating Temperature
Industrial (AP) . . . . . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
1. Absolute Maximum Ratings are those values beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins.

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(+\mathrm{V}_{\mathrm{S}},-\mathrm{V}_{\mathrm{S}}\) ) . . . . . . \(\pm 12 \mathrm{~V}\) dc \(\pm 10 \%\)
Power Supply Voltage \(\mathrm{V}_{\mathrm{L}}\). . . . . . . . . . . . . . +5 V dc \(\pm 10 \%\)
Analog Input Voltage (SIN and COS) . . . . . . 2 V rms \(\pm 10 \%\)
Analog Input Voltage (REF) . . . . . . . . . . . 1 V to 8 V peak
Signal and Reference Harmonic Distortion . . . . . . . \(10 \%\) (max)
Phase Shift Between Signal and Reference.\(\pm 10\) Degrees (max)
Ambient Operating Temperature Range
Industrial (AP) . . . . . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

\section*{ESD SENSITIVITY}
\(\qquad\)
The AD2S83 features an input protection circuit consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model)
The AD2S83 is ESD protection Class \(11(2000 \mathrm{~V} \mathrm{~min})\) Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on

\section*{WARNING!} ESD precautions, refer to Analog Devices ESD Prevention Manual.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Accuracy
\end{tabular} & Option
\end{tabular}
* \(\mathrm{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}

Complete Monolithic Resolver-to-Digital Converter Incremental Encoder Emulation (1024-Line)
Absolute Serial Data (12-Bit)
Differential Inputs
12-Bit Resolution
Analog Velocity Output
Industrial Temperature Range
20-Pin PLCC
Low Power
APPLICATIONS
Industrial Motor Control
Servo Motor Control
Industrial Gauging
Encoder Emulation
Automotive Motion Sensing and Control
Factory Automation
Limit Switching

\section*{GENERAL DESCRIPTION}

The AD2S 90 is a complete 12 -bit resolution tracking resolver-todigital converter. No external components are required to operate the device.
The converter accepts \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\) input signals in the range \(2-10 \mathrm{kHz}\) on the SIN, COS and REF inputs. A Type II servo loop is employed to track the inputs and convert the input SIN and COS information into a digital representation of the input angle. The bandwidth of the converter is set internally at 1 kHz . The maximum tracking rate is 750 rps at 12 -bit resolution.
Angular position output information is available in two forms, absolute serial binary and incremental A quad B.
The absolute serial binary output is 12 -bit ( 1 in 4096). The data output pin is high impedance when Chip Select \(\overline{\mathrm{CS}}\) is logic HI. This allows the connection of multiple converters onto a common bus. Absolute angular information in serial pure binary form is accessed by \(\overline{\mathrm{CS}}\) followed by the application of an external clock (SCLK) with a maximum rate of 2 MHz
The encoder emulation outputs A, B and NM continuously produce signals equivalent to a 1024 line encoder. When decoded this corresponds to 12 -bits resolution. Three common north marker pulse widths are selected via a single pin (NMC).

An analog velocity output signal provides an accurate representation of input angular velocity of the input signals, in either a clockwise or counterclockwise direction. The velocity full scale is \(\pm 2.5 \mathrm{~V}\) dc equivalent to \(\pm 300 \mathrm{rps} / \mathrm{V}\) dc.

FUNCTIONAL BLOCK DIAGRAM


The AD2S 90 operates on a \(\pm 5 \mathrm{~V}\) dc \(\pm 5 \%\) power supplies and is fabricated on Analog Devices' Linear Compatible CMOS process (LC \({ }^{2}\) MOS) , LC \({ }^{2}\) MOS is a mixed technology process that combines precision bipolar circuits with low power CMOS logic circuits.

\section*{PRODUCT HIGHLIGHTS}

Complete Resolver-Digital Interface. The AD2S90 provides the complete solution for digitizing resolver signals (12-bit resolution) without the need for external components.
Dual Format Position Data. Incremental encoder emulation in standard A QUAD B format with selectable North Marker width. Absolute serial 12-bit angular binary position data accessed via simple 3-wire interface.
Single High Accuracy Grade in Low Cost Package. \(\pm 8\) arc minutes of angular accuracy available in a 20 -pin PLCC.
Low Power. 50 mW power consumption.
Analog Velocity Output. Analog output which represents the input velocity of a resolver shaft.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Test Condition \\
\hline \begin{tabular}{l}
SIGNAL INPUTS \\
Voltage Amplitude \\
Frequency \\
Input Bias Current \\
Input Impedance Common-Mode Volts \({ }^{1}\) CMRR
\end{tabular} & \[
\begin{aligned}
& 1.8 \\
& 2 \\
& 1.0 \\
& 60 \\
& \hline
\end{aligned}
\] & 2.0 & \[
\begin{aligned}
& 2.2 \\
& 10 \\
& 100 \\
& 100
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \text { rms } \\
& \mathrm{kHz} \\
& \mathrm{nA} \\
& \mathrm{M} \Omega \\
& \mathrm{mV} \text { peak } \\
& \mathrm{dB} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Differential SIN to SIN LO, COS to COS LO
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=2 \pm 10 \% \mathrm{~V} \mathrm{rms} \\
& \mathrm{~V}_{\mathrm{IN}}=2 \pm 10 \% \mathrm{~V} \mathrm{rms}
\end{aligned}
\] \\
CMV @ SINLO, COSLO w.r.t. \\
AGND @ 10 kHz
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Voltage Amplitude Frequency Input Bias Current Input Impedance Permissible Phase Shift
\end{tabular} & \[
\begin{aligned}
& 1.8 \\
& 2 \\
& 100 \\
& -10
\end{aligned}
\] & 2.0 & \[
\begin{aligned}
& 2.2 \\
& 10 \\
& 100 \\
& +10
\end{aligned}
\] & \begin{tabular}{l}
V rms \\
kHz \\
nA \\
k \(\Omega\) \\
Degrees
\end{tabular} & Relative to SIN, COS Inputs \\
\hline \begin{tabular}{l}
CONVERTER DYNAMICS \\
Bandwidth \\
Maximum Tracking Rate VCO Rate (CLKOUT) Settling Time \(1^{\circ}\) Step \(179^{\circ}\) Step
\end{tabular} & 750 & \[
\begin{aligned}
& 1.0 \\
& 5 \\
& 20
\end{aligned}
\] & 2.0 & \begin{tabular}{l}
kHz \\
rps \\
MHz \\
ms \\
ms
\end{tabular} & \\
\hline ACCURACY
Angular Accuracy
Repeatability \(^{3}\) & & & \[
\pm 8
\] & arc min
LSB & \\
\hline \begin{tabular}{l}
VELOCITY OUTPUT \\
Scaling \\
Max Output Voltage \\
Reversion Error \\
Linearity \\
Offset \\
Load Drive Capability
\end{tabular} & \[
\begin{aligned}
& 285 \\
& +2.375
\end{aligned}
\] & \begin{tabular}{l}
300 \\
\(\pm 2.50\)
\end{tabular} & 315
+2.62
\(\pm 0.5\)
1.0
\(\pm 10\)
\(\pm 250\) & \(\mathrm{rps} / \mathrm{V}\) dc V dc \% FS \% ES mV dc \(\mu \mathrm{A}\) & \[
\mathrm{V}_{\mathrm{OUT}}= \pm 2.5 \mathrm{~V} \mathrm{dc}
\]
\[
\mathrm{V}_{\mathrm{OUT}}= \pm 2.5 \mathrm{~V} \mathrm{dc}
\] \\
\hline \begin{tabular}{l}
LOGIC INPUTS SCLK, CS \\
Input High Voltage ( \(\mathrm{V}_{\mathrm{INH}}\) ) \\
Input Low Voltage ( \(\mathrm{V}_{\mathrm{INL}}\) ) \\
Input Current ( \(\mathrm{I}_{\mathrm{IN}}\) ) \\
Input Cápacitance
\end{tabular} & 3.5 & & \[
\begin{aligned}
& 1.5 \\
& 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
\(\mu \mathrm{A}\) \\
pF
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{\mathrm{Ss}}=-5 \mathrm{~V} \mathrm{dc} \\
& \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{\mathrm{Ss}}=-5 \mathrm{~V} \mathrm{dc}
\end{aligned}
\] \\
\hline LOGIC OUTPUTS DATA, A, B, NM, CLKOUT, DIR Output High Voltage Output Low Voltage & 4.0 & & 1.0 & \[
\begin{aligned}
& \mathrm{V} \mathrm{dc} \\
& \mathrm{~V} \mathrm{dc}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V} \mathrm{dc} \\
& \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}
\end{aligned}
\] \\
\hline SERIAL CLOCK (SCLK) SCLK Input Rate Risofath Timic & & & \[
\begin{aligned}
& 2 \\
& i \hat{v}
\end{aligned}
\] & \begin{tabular}{l}
\[
\mathrm{MHz}
\] \\
ns
\end{tabular} & 1:1 Mark Space Ratio \\
\hline NORTH MARKER CONTROL (NMC)
\(90^{\circ}\)
\(180^{\circ}\)
\(360^{\circ}\) & \[
\begin{aligned}
& +4.75 \\
& -0.75 \\
& -4.75
\end{aligned}
\] & \[
\begin{aligned}
& +5.0 \\
& 0.0 \\
& -5.0
\end{aligned}
\] & \[
\begin{aligned}
& +5.25 \\
& +0.75 \\
& -5.25
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
V dc
\end{tabular} & North Marker Width Relative to to "A" Cycle \\
\hline \[
\begin{aligned}
& \hline \text { POWER SUPPLIES } \\
& \mathrm{V}_{\mathrm{DD}} \\
& \mathrm{~V}_{\mathrm{SS}} \\
& \mathrm{I}_{\mathrm{DD}} \\
& \mathrm{I}_{\mathrm{SS}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +4.75 \\
& -4.75
\end{aligned}
\] & +5.00
-5.00 & \[
\begin{aligned}
& +5.25 \\
& -5.25 \\
& 8.0 \\
& 8.0
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
mA \\
mA
\end{tabular} & \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) If the tolerance on signal inputs \(= \pm 5 \%\), then \(\mathrm{CMV}=200 \mathrm{mV}\).
\({ }^{2} 1 \mathrm{LSB}=5.3 \mathrm{arc}\) minute.
\({ }^{3}\) Specified at constant temperature.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{ss}}\) ) . . . . . . . \(\pm 5 \mathrm{~V}\) dc \(\pm 5 \%\)
Analog Input Voltage (SIN, COS \& REF) . . . \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\)
Signal and Reference Harmonic Distortion . . . . . . . . . . . 10\%
Phase Shift between Signal and Reference . . . . . . . . . . . \(\pm 10^{\circ}\)
Ambient Operating Temperature Range
Industrial (AP) . . . . . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . . . -0.3 V dc to +7.0 V dc
\(\mathrm{V}_{\text {ss }}\) to AGND . . . . . . . . . . . . . . . . +0.3 V dc to -7.0 V dc
AGND to DGND . . . . . . . . -0.3 V dc to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) dc Analog Inputs to AGND
REF ............ . \(\mathrm{V}_{\mathrm{ss}}-0.3 \mathrm{~V}\) dc to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) dc
SIN, SIN LO \(\ldots . . . V_{\text {Ss }}-0.3 \mathrm{~V}\) dc to \(\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}\) dc
\(\operatorname{COS}, \operatorname{COS} \mathrm{LO} \ldots . . \mathrm{V}_{\mathrm{ss}}-0.3 \mathrm{~V}\) dc to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) dc
Analog Output to AGND
VEL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V V Ss \(_{\text {to }}\) V \(\mathrm{V}_{\text {DD }}\)
Digital Inputs to DGND, CSB,
SCLK, RES . . . . . . . . . -0.3 V dc to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) dc Digital Outputs to DGND, NM, A,B,

DIR, CLKOUT DATA \(\ldots-0.3 \mathrm{~V}\) dc to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) dc Operating Temperature Range Industrial (AP)
Lead Temperature (Soldering 10 secs)
Power Dissipation to \(+75^{\circ} \mathrm{C}\)
. . . . . . . . . . . . 300 mw Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
*Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{ORDERING GUIDE}
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & Accuracy & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD2S 90 AP & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 arc min & P-20A \\
\hline
\end{tabular}
\(\star \mathrm{P}=\) Plastic Leaded Chip Carrier. For outline information see Package Information section.


PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { Pin } \\
& \text { No. }
\end{aligned}
\] & Mnemonic & Function \\
\hline 1 & AGND & Analog ground, reference ground. \\
\hline 2 & SIN & SIN channel noninverting input connect to resolver SIN HI output. SIN to SIN \(\mathrm{LO}=2 \mathrm{Vrms} \pm 10 \%\). \\
\hline 3 & SIN LO & SIN channel inverting input connect to resolver SIN LO. \\
\hline 4 & DATA & Serial interface data output. High impedance with \(\overline{\mathrm{CS}}=\mathrm{HI}\). Enabled by \(\overline{\mathrm{CS}}=0\). \\
\hline 5 & SCLK & Serial interface clock. Data is clocked out on "first" negative edge of SCLK after a LO transition on CS. 12 SCLK pulses to clock data out. \\
\hline \[
6
\] & \begin{tabular}{l}
\(\overline{\mathrm{CS}}\) \\
A
\end{tabular} & \begin{tabular}{l}
Chip select. Active LO. Logic LO transition enables DATA output. \\
Encoder A output. A leads B for increasing angular rotation.
\end{tabular} \\
\hline & B & Encoder B output. \\
\hline & NM & Encoder North Marker emulation output. Pulse triggered as code passes through zero. Three common pulse widths available. \\
\hline 10 & DIR & Indicates direction of rotation of input. Logic \(\mathrm{HI}=\) increasing angular rotation. Logic LO = decreasing angular rotation. \\
\hline 1 & DGND & Digital power ground return. \\
\hline 12 & \(\mathrm{V}_{\text {SS }}\) & Negative power supply, -5 V dc \(\pm 5 \%\). \\
\hline 13 & \(\mathrm{V}_{\text {DD }}\) & Positive power supply, \(+5 \mathrm{~V} \mathrm{dc} \pm 5 \%\). \\
\hline 14 & NC & Not connected. \\
\hline 15 & NMC & North marker width control. Internally pulled HI via \(50 \mathrm{k} \Omega\) nominal. \\
\hline 16 & CLKOUT & Internal VCO clock output. Indicates angular velocity of input signals. Max rate \(=2 \mathrm{MHz}\). CLKOUT is a 200 ns positive pulse. \\
\hline 17 & VEL & Bipolar analog velocity output. Indicates angular velocity of input signals. Positive voltage w.r.t. AGND indicates increasing angle. \(\mathrm{FSD}=750 \mathrm{rps}\). \\
\hline 18 & REF & Converter reference input. Normally derived from resolver primary excitation. REF \(=2 \mathrm{~V} \mathrm{rms} \pm 10 \%\). Phase shift w.r.t. COS and SIN = \(\pm 10^{\circ}\) max. \\
\hline 19 & COS LO & COS channel inverting input. Connect to resolver COS LO. \\
\hline 20 & COS & COS channel noninverting input. Connect to resolver COS HI output. \(\mathrm{COS}=2 \mathrm{~V} \mathrm{rms} \pm 10 \%\). \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}

Full Function Monolithic LVDT-to-Digital Converter Absolute Serial Data Output
Uncommitted Differential Input
14-Bits Repeatability
Loss of Signal Detection
14-Bit Resolution
Analog Velocity Output
Industrial Temperature Range
28-Pin PLCC
Low Power

\section*{APPLICATIONS}

Industrial Gauging
Industrial Process Control
Linear Positioning Systems
Linear Actuator Control
Automotive Motion Sensing and Control
Factory Automation

\section*{GENERAL DESCRIPTION}

The AD2S93 is a complete 14-bit resolution tracking LVDT-todigital converter.
A Type II servo loop is employed to track the A-B input and produce a digital output equal to (A-B)/REF, where REF is a fixed amplitude ac reference phase coherent with the A-B input. This allows the measurement of any 2 -, 3 -, 4 - and 5 -wire LVDTs or alternative amplitude modulated input. The bandwidth of the converter is set by the user externally between a range of \(500 \mathrm{~Hz}-1000 \mathrm{~Hz}\).
The AD2S93 has a 16-bit serial output. The MSB (LOS), read first, indicates loss of the A, B or reference inputs to the converter or transducer. The second and third MSBs are flags indicating whether \(-(\mathrm{A}-\mathrm{B}) \leq-\) REF (UNR) or A-B \(\leq+\) REF (OVR). The displacement data is presented as 13 -bit offset binary giving a \(\pm 12\) bits operating range. LOS, OVR and UNR are pinned out on the device. In addition, NULL is available; this flags when \(\mathrm{A}-\mathrm{B}=0\).
Absolute displacement information is accessed when \(\overline{\mathrm{CS}}\) is taken LO followed by the application of an external clock (SCLK) with a maximum rate of 2 MHz . Data is read MSB first. When \(\overline{\mathrm{CS}}\) is high, the DATA output is high impedance; this allows daisy chaining of more than one converter onto a common bus.
The A, B differential input allows the user to scale the A, B input between 1 and 10 . This enables the user to accurately set up the inputs matching the REF input to the DIFF output. The DIFF output is the resultant A-B.

\section*{FUNCTIONAL BLOCK DIAGRAM}


An analog velocity output is provided which accurately indicates the input velocity of the input signals. The full-scale output is \(\pm 2.5 \mathrm{~V}\) dc equivalent to a maximum 130 Hz full stroke constant velocity displacement.
The AD2S93 operates on a \(\pm 5 \mathrm{~V} \pm 5 \%\) power supplies and is fabricated on Analog Devices' linear compatible CMOS process ( \(\mathrm{LC}^{2} \mathrm{CMOS}\) ). ( \(\mathrm{LC}^{2} \mathrm{CMOS}\) ) is a mixed technology process that combines precision bipolar circuits with low power logic.

\section*{PRODUCT HIGHLIGHTS}

Complete LVDT-to-Digital Interface. The AD2S93 provides the complete solution for digitizing LVDT signals to 14 -bit resolution.

Serial 16-Bit Output Data. One 16-bit read from the AD2S93 determines input signal continuity (LOS), over and underrange detection and 13 bits of offset binary displacement information.
High Accuracy Grade in Low Cost Package. 0.05\% and 0.1\% integral linearity over the full \(-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) operating temperature range.
Uncommitted Differential Input. Allows configuration of 2-, 3-, 4 - and 5 -wire LVDTs.
Multiple Converter Interfacing. High impedance data output and a simple three-wire interface, reduces cabling and eliminates bus contention.

Low Power. 50 mW power consumption.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

AD2SG3-SPEG|FIGATIONG \(\begin{aligned} & \left(V_{D D}=5 \mathrm{~V} \pm 5 \%, V_{s \mathrm{~s}}=-5 \mathrm{~V} \pm 5 \%, \text { AGND }=\operatorname{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \text { unless otherwise stated) }\right.\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Test Conditions \\
\hline \begin{tabular}{l}
SIGNAL INPUTS \\
Frequency Voltage Level Input Bias Current Input Impedance CMRR
\end{tabular} & \[
\begin{array}{|l|}
\hline 2 \\
1.8 \\
\\
1.0 \\
60
\end{array}
\] & 2.0 & \[
\begin{array}{|l|}
\hline 10 \\
2.2 \\
500 \\
\hline
\end{array}
\] & \begin{tabular}{l}
kHz \\
V rms \\
nA \\
\(\mathrm{M} \Omega\) \\
dB
\end{tabular} & \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
Frequency \\
Voltage Level \\
Input Bias Current \\
Input Impedance \\
Permissible Phase Shift
\end{tabular} & \[
\begin{aligned}
& 2 \\
& 1.8 \\
& 1.0 \\
& -10
\end{aligned}
\] & 2.0 & \[
\begin{aligned}
& 10 \\
& 2.2 \\
& 500 \\
& \\
& +10
\end{aligned}
\] & \begin{tabular}{l}
kHz \\
V rms \\
nA \\
M \(\Omega\) \\
Degrees
\end{tabular} & \\
\hline \begin{tabular}{l}
CONVERTER DYNAMICS \\
Bandwidth \\
Response Time \(0 \pm\) FSR
\end{tabular} & 500 & & \[
\begin{aligned}
& 1000 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{Hz} \\
& \mathrm{~ms}
\end{aligned}
\] & Set by User \\
\hline \begin{tabular}{l}
ACCURACY \\
Integral Linearity \\
Repeatability
\end{tabular} & &  & \[
\begin{aligned}
& 0.1 \\
& 0.05 \\
& 1
\end{aligned}
\] & \% FSD \% FSD LSB & \[
\begin{aligned}
& \text { AP } \\
& \text { BP }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
VELOCITY OUTPUT \\
Scaling \\
Max Output Voltage \\
Reversion Error \\
Linearity \\
Offset \\
Load Drive Capability
\end{tabular} & \[
\pm 2.3
\] & \[
\begin{gathered}
50 \\
\pm 2 .
\end{gathered}
\] & \[
\begin{aligned}
& \pm 2.625 \\
& \pm 0.5 \\
& 1.0 \\
& \pm 10 \\
& \pm 250
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{Hz} / \mathrm{V}\) dc \\
V dc \\
\% FS \\
\% FS \\
mV dc \\
\(\mu \mathrm{A}\)
\end{tabular} & \\
\hline \begin{tabular}{l}
LOGIC INPUTS SCLK, \(\overline{\mathrm{CS}}\) \\
Input High Voltage, \(\mathrm{V}_{\text {INH }}\) \\
Input Low Voltage, \(\mathrm{V}_{\text {INL }}\) \\
Input Current \(\mathrm{I}_{\text {IN }}\) \\
Input Capacitance
\end{tabular} & 3.5 & \[
=
\] & \[
\begin{aligned}
& 1.5 \\
& 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \\
\(\mu \mathrm{A}\) \\
pF
\end{tabular} & \\
\hline LOGIC OUTPUTS OVR, UNR, LOS, NULL, DATA, A, B, CLKOUT Output High Voltage Output Low Voltage & 4.0 & & 1.0 & V dc V dc & \\
\hline SERIAL CLOCK (SCLK) SCK Input Rate & & & 2 & MHz & \\
\hline
\end{tabular}

\footnotetext{
Specifications subject to change without notice.
}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD2S93}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Power Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {Ss }}\) ) . . . . . . \({ }^{\text {d }} \pm 5 \mathrm{~V}\) dc \(\pm 5 \%\)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Signal and Reference Harmonic Distortion . . . . . . . . . . . 10\%} \\
\hline \multicolumn{2}{|l|}{Phase Shift between Signal and Reference . . . . . . . . . \(\pm 10^{\circ}\)} \\
\hline Ambient Operating Temperature Range & \\
\hline dustrial (AP, BP) & + \(85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\text {DD }}\) to AGND . . . . . . . . . . . . . . . . . -0.3 V to +7.0 V dc
\(\mathrm{V}_{\text {ss }}\) to AGND . . . . . . . . . . . . . +0.3 V to -7.0 V dc
AGND to DGND . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) dc
Analog Inputs to AGND REF . . . \(\mathrm{V}_{\text {ss }}-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)

Analog Output to AGND VEL . . . . . . . . . . . V V \({ }_{\text {ss }}\) to \(\mathrm{V}_{\text {DD }}\)
Digital Inputs to DGND
CS, SCLK . . . . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Digital Outputs to DGND
NULL, A, B, DIR,
CLKOUT, DATA . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Industrial (A, B) . . . . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Lead Temperature (Soldering 10 sec ) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation to \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . 300 mW
Derates above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
*Stresses above those listed in "Absolute Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION

\begin{tabular}{|c|c|}
\hline Pin & Description \\
\hline A, B & Uncommitted differential inputs for the A-B signal inputs. \\
\hline REF & Single ended input for fixed amplitude reference. \\
\hline DIFF OUT & Output of signal input preamplifier. \\
\hline GAIN & Connect GAIN pin to DIFF OUT for nominal \(\times 1\). Gains greater than 1 can be resistively scaled. Do not leave unconnected. \\
\hline DATA & 16 -bit serial data output. Thirteen bits of absolute position information + over- and underrange + LOS. \\
\hline SCLK & Serial Clock. Maximum rate \(=2 \mathrm{MHz}\). \\
\hline \(\overline{\text { CS }}\) & Chip Select. Loads serial interface with current positional information. Enables output. \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ment. Mark space ratio indicates input velocity.
DIR Indicates direction. DIR HI for positive displace- ment and LO for negative displacement.}} \\
\hline & \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { NULL } \\
& \text { LOS }
\end{aligned}
\]} & Denotes null position. \\
\hline & Denotes A or B lines loss of connection and loss of reference to transducer or converter. \\
\hline OVR, UNR & Two pins that denote whether the input signals are underrange, -ve posn, +ve posn or overrange. \\
\hline \multicolumn{2}{|l|}{VEL Analog Velocity Output.} \\
\hline EXTRC & Determines system dynamics. Connect C and RC (serial) parallel combination across EXTRC and VEL to define loop dynamics. \\
\hline AGND & Analog Ground. \\
\hline DGND & Digital Ground. \\
\hline AEO, DI & AC couple output of AC bridge with a capacitor placed between AEO and DI. \\
\hline \(\mathrm{V}_{\text {ss }}\) & Negative power supply -5.0 V dc \(\pm 5 \%\). \\
\hline \(\mathrm{V}_{\text {DD }}\) & Positive power supply +5.0 V dc \(\pm 5 \%\). \\
\hline
\end{tabular}

\section*{AD2S93}

\section*{Principle of Operation}

The AD2S93 is based on a Type 2 tracking loop. Three external passive components are required to set the dynamics of the loop. The input format is one fixed signal ac reference and an amplitude modulated reference; this is decoded into a \(\pm 12\)-bit serial offset binary output. The output word is complemented with the inclusion of input state detection and an additional loss of transducer or converter reference and loss of signal detection. The total word length is 16 bits (see Figure 1) with the MSB denoting the loss of an input and the second and third MSBs determining whether the transducer signal is either over- or underrange. (Over- and underrange refers to when the signal input to the converter exceeds the reference.)

\section*{Data Output Format}

The operating range of the converter is 14 bits. This gives a bipolar resolution of 12 bits in both positive and negative directions, i.e., +4096 (positive) and -4096 (negative). The thirteenth bit is used to denote the sign of the data. An additional bit indicates the span limit or overrange of the transducer input. Overrange signifies that the A, B input is larger than the REF input. The addition of overrange increases the converter's resolution to 14 bits ( 12 bits underrange +12 bits negative position +12 bits positive position +12 bits overrange). The underrange and overrange states are decoded prior to a read.
\begin{tabular}{|l|l|l|l|l|l|}
\hline & DB0 & DB1 & DB2 & DB3 & DATA DB-D15 \\
\hline FUNCTION & LOS & UNR & OVR & SIGN & 12 BITS OF DATA \\
\hline
\end{tabular}
WHERE UNR = UNDERRANGE AND OVR = OVERRANGE

\section*{Interfacing to the AD2S93}

Accessing the serial interface is by a three-wire interface DATA, SCLK and \(\overline{\mathrm{CS}}\). The data is loaded into the serial interface from the internal counters when \(\overline{\mathrm{CS}}\) goes LO. SCLK can then be applied (a minimum of 600 ns after \(\overline{\mathrm{CS}}=\mathrm{LO}\) ) and the data retrieved from the DATA output pin, MSB first. The maximum clock rate is 2 MHz .

\section*{Built-in Diagnostics}

The first three bits read from the serial interface preceding the data can be used to determine whether the data is valid or not. The 2nd and 3rd MSB tell the user whether the inputs to the converter are within the linear operating range of the converter, either overrange (positive) or underrange (negative). The MSB is a continuity flag, LOS, which will be HI if one of the following statements are true.
1. Either or both of the signal inputs, \(A\) and \(B\), have become disconnected from the converter.
2. The reference has become disconnected from the converter.
3. The reference has become disconnected from the transducer.

Figure 1. Data Output Format
The null point of operation is denoted by half full-scale code, the NULL output produces a positive going as the count passes through zero.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}

FUNCTIONAL BLOCK DIAGRAM
Sine Wave Oscillator
Two Phase-locked Sine Wave Outputs
Programmable Output Frequency Range \(\mathbf{2} \mathbf{~ k H z - 2 0 ~ k H z ~}\)
Programmable Output Amplitude
Wide Power Supply Range
"Loss-of-Signal" Indicator
Small 20-Pin PLCC Package
Low Cost
APPLICATIONS
Primary Winding Excitation of Resolvers
Synchros
LVDTs
RVDTs
Pressure Transducers
Load Cells
Inductosyns*
AC Bridges

\section*{GENERAL DESCRIPTION}

The AD2S99 is a programmable sine wave oscillator contained in a 20-pin PLCC package, with an operating temperature range of \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

The main use of the AD2S99 is to provide two signals. An excitation signal is provided for an ac transducer, also, a reference signal, phase locked to the transducer outputs, which can be used to demodulate the transducer outputs. The AD2S 99 requires only two external components, one resistor and one capacitor.
The AD2S99 operates on resolver format SINE and COSINE signals. These are dynamically phase compensated by varying the transducer excitation, producing complete alignment between the SINE, COSINE and Reference signal.
Elimination of the temperature dependent phase shifts found with inductive transducers, and their resultant errors is therefore achieved.

The AD2S99 is manufactured on a \(\mathrm{LC}^{2}\) MOS process which combines high density and low power CMOS logic with high accuracy bipolar linear circuitry.

\footnotetext{
*Inductosyn is a registered trademark of Farrand, Industries, Inc.
}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD2SOG - SPEG/FIGATINS \(\underset{\text { specified })}{\left(T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{Vdc}, \mathrm{R}_{1}=345 \mathrm{~K}[1 \%] \text { unless otherwise }\right.}\)
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Min & Typ & Max & Units & Conditions \\
\hline \begin{tabular}{l} 
ANALOG INPUTS SIN, COS
\end{tabular} \\
\begin{tabular}{l} 
Maximum Amplitude
\end{tabular} & 0.7 & & 2.2 & & \\
\hline FREQUENCY OUTPUT RANGE & 1800 & 2000 & 2200 & Vrms & \\
\hline & 4500 & 5000 & 5500 & Hz & 0 \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Either SIN or COS input must not exceed input limits. Worst Case \(\sin \theta=\cos \theta\) where \(\theta=45^{\circ}\).
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{RECOMMENDED OPERATING CONDITIONS}

Power Supply Voltage ( \(\mathrm{V}_{\mathrm{DD}}\) to \(\mathrm{V}_{\mathrm{SS}}\) ) . . \(\pm 4.75 \mathrm{~V}\) to \(\pm 15.75 \mathrm{~V}\)
Analog Input Voltage (SIN and COS) . . . . . . . \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\)
Frequency Select (SEL1 and SEL2) . . . . . . . . V Vs to AGND
Operating Temperature Range . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

\section*{ABSOLUTE MAXIMUM RATINGS*}
\(\mathrm{V}_{\mathrm{DD}}\). . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to +16.5 V
V Ss . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to -16.5 V
Operating Temperature . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Outputs (EXC, EXC, REF, \(\overline{\mathrm{REF}}\) and LOS)
. . . . . . . . . . . . . . . . . . . . . V V -0.4 V to \(\mathrm{V}_{\mathrm{DD}}+0.4 \mathrm{~V}\)
Analog Input Voltages (SIN and COS) . . . . . . . . \(\pm 5 \mathrm{~V}\) rms
Output Amplitude Control (GAIN)
\(\ldots . . . . . . . . . . . . . . . . V_{s s}-0.4 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{DD}}+0.4 \mathrm{~V}\)
Frequency Select (SEL1, SEL2)
. . . . . . . . . . . . . . . . . . . . V V

\section*{PIN CONFIGURATION}


\section*{NOTE:}

THE AD2S99 WILL BE AVAILABLE IN A CERAMIC PACKAGE.

\section*{CAUTION:}
*Absolute Maximum Ratings are those values beyond which damage to the device may occur. Reversal of power supplies may damage the device.

\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline 1 & AGND & Analog ground pin. Measure SIN and COS inputs with reference to AGND. \\
\hline 2 & PHASE ADJ & Input with a voltage range of +2 volts with respect to AGND . Phase shifts the EXC output relative to the REF output from 0 to 180 degrees. \\
\hline 3 & NC & Not Connected. \\
\hline 4 & NC & Not Connected. \\
\hline 5 & NC & Not Connected. \\
\hline 6 & LOS & LOS signal is a logic output which swings between \(\mathrm{V}_{\text {SS }}\) and \(\mathrm{V}_{\mathrm{DD}}\). Logic high when both SIN and COS signals are below the input detector threshold of \(0.5 \pm 0.1\) volts. \\
\hline 7 & \(\mathrm{V}_{\text {ss }}\) & Negative power supply pin. -4.75 V to -15.75 V dc. \\
\hline 8 & \(V_{\text {DD }}\) & Positive power supply pin. +4.75 V to +15.75 V dc. \\
\hline 9 & EXC & Complement of the signal found on the EXC pin. \\
\hline 10 & EXC & Excitation output. Can drive 10 mA with a 30 pF capacative load, with an output voltage of 2 V or 3.5 V rms. \\
\hline 11 & GNDOP & Ground pin for reference outputs EXC, \(\overline{\mathrm{EXC}}, \mathrm{REF}\), and \(\overline{\mathrm{REF}}\). Internally connected to AGND. \\
\hline 12 & REF & Converter reference output sine wave can drive 10 mA with a 30 pF load, with an amplitude of 2 V or 3.5 V rms. \\
\hline 13 & \(\overline{\mathrm{REF}}\) & Complement of the signal found on REF pin. \\
\hline 14 & GAIN & Controls the output voltages of EXC, \(\overline{\mathrm{EXC}}, \mathrm{REF}, \overline{\mathrm{REF}}\). \\
\hline 15 & SEL2 & Selects output frequency. Connect to GND or \(\mathrm{V}_{\text {Ss }}\). \\
\hline 16 & SEL1 & Selects output frequency. Connect to GND or \(\mathrm{V}_{\text {SS }}\). \\
\hline 17 & FBIAS & Connect to \(\mathrm{V}_{\mathrm{DD}}\) via resistor to trim oscillator frequency. \\
\hline 18 & NC & Not Connected. \\
\hline 19 & SIN & Input for the SIN signal from the transducer. \\
\hline 20 & COS & Input for the COS signal from the transducer. \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}

\section*{Complete Clarke and Park Transformations \\ Real-Time Computation \\ Homopolar Output \\ 8- to 12-Bit Digital Interface}

\section*{APPLICATIONS}

AC Vector Control
AC Induction and DC Permanent Magnet Motors
HVAC, Pump, Fan Control
Material Handling
Robotics
Spindle Drives
Gyroscopes
Stabilization Platforms
Three Phase Power Measurement

\section*{GENERAL DESCRIPTION}

The AD2S100 performs the vector rotation of two 90 degree orthogonal ac signals and rotates them into a reference frame related to the update frequency of the digital input port.
Two transforms are included in this single silicon system. The first is the Clarke transform which converts three phase 120 degree signals into their two phase 90 degree equivalents. These signals represent real and imaginary currents which can be computed to give the vector current magnitude.
The Park transform rotates these currents at the update speed of the applied digital input. This digital input is normally provided from a resolver-to-digital converter, or in the case of the AD2S110 an optical encoder position sensor.
If the input current signals are represented by \(\mathrm{I}_{\mathrm{DS}}\) and \(\mathrm{I}_{\mathrm{QS}}\), respectively, the transformation can be mathematically described as follows:
\[
\begin{gathered}
I_{D S^{\prime}}=I_{D S} \operatorname{Cos} \theta-I_{Q S} \operatorname{Sin} \theta \\
I_{Q S^{\prime}}=I_{D S} \operatorname{Sin} \theta+I_{Q S} \operatorname{Cos} \theta
\end{gathered}
\]

Where \(\mathrm{I}_{\mathrm{Ds}}{ }^{\prime}\) and \(\mathrm{I}_{\mathrm{Qs}}{ }^{\prime}\) are the output of the Park transform and \(\operatorname{Sin} \theta\) and \(\operatorname{Cos} \theta\) the trigonometric values of the input rotor position.
The input section of the device can be configured to accept either three phase inputs, two phase inputs of a three phase system, or two 90 degree separated input signals. A three phase input selection is the only input type which will record the correct homopolar output. This output identifies the situation where an imbalance between the three phase currents exists. In normal conditions this output will normally be zero.

The digital input section will accept a variable resolution from 8 to 12 bits (AD2S100). An input data strobe signal is required to freeze the position data and load this information into the device counters.

FUNCTIONAL BLOCK DIAGRAMS


Two analog output formats are available. A two phase rotated output facilitates concatenation where a derotation is required. The other output provides three phase signals which can be used as an input to a dc, or, ac motor controller.
The AD2S100 optical encoder version provides the functions above with the addition of a parallel digital port which can be used to extract real-time absolute position data. The AD2S100/ AD2S110 are fabricated on \(L C^{2}\) MOS and operate on \(\pm 5\) volt power supplies.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{AD2S100/AD2S110 _ SPEGIFIGATIONS (typical at \(+25^{\circ} \mathrm{C}\) unless otherwise stated)}
\begin{tabular}{l|l|l|l|l|l}
\hline Parameter & Min & Typ & Max & Units & Conditions \\
\hline \begin{tabular}{l} 
ANALOG INPUTS \\
Voltage Level
\end{tabular} & 0 & & \(\pm 5\) & V dc & \\
\hline \begin{tabular}{l} 
ANALOG OUTPUTS \\
Output Voltage Offset
\end{tabular} & & & 3 & mV dc & \\
\hline \begin{tabular}{l} 
ANGULAR ERROR \\
Radius Error
\end{tabular} & 0 & & \begin{tabular}{l}
\(\pm 30\) \\
0.2
\end{tabular} & \begin{tabular}{l}
arc min \\
\(\%\)
\end{tabular} & \\
\hline \begin{tabular}{l} 
BANDWIDTH \\
Settling Time
\end{tabular} & +4.75 & +5.0 & +5.25 & \begin{tabular}{l}
V dc \\
V dc \\
mA
\end{tabular} & \\
\hline \begin{tabular}{l} 
POWER SUPPLIES \\
+V
\end{tabular} & -4.75 & -5.0 & -5.25 & 8 & \multirow{2}{*}{\(0^{\circ} \mathrm{C}-180^{\circ} \mathrm{C}\) Step }
\end{tabular}

Specifications subject to change without notice.

\section*{PRODUCT HIGHLIGHTS}

Hardware Peripheral for Standard Microcontrollers and DSP Systems. The AD2S100/AD2S110 remove the time consuming cartesian transformations from digital processors and benchmarks a speed improvement of \(30: 1\) on standard 20 MHz processors.
Field Orientated Control of AC and DC Brushless Motors. The AD2S100/AD2S110 accommodate all the necessary functions to provide a hardware solution for ac vector control of induction motors and dc brushless motors.

Three Phase Peak Current Measurement. The AD2S100/ AD2S110 calculates the peak time current and can be used to sense overcurrent situations, or, imbalances in a three phase system via the homopolar output.
Resolver or Optical Encoder Interface. The AD2S100/ AD2S110 provide these general purpose interfaces which will allow direct application of these circuits without changing the rotor position sensor.

\title{
High Power Output, Hybrid Digital-to-Synchro/Resolver Converters
}

\section*{DRC1745/DRC1746}

\section*{FEATURES}

14- or 16-Bit Resolution
2 or 4 Arc-Minutes Accuracy
2VA max Mean Output Drive Capability
Full Accuracy for dc to \(\mathbf{2 . 6} \mathbf{k H z}\) Reference
Full Accuracy with dc or Pulsating Power Supplies (PPS)
Guaranteed Operation With 3V dc Pedestal on PPS
Can Drive Pure Inductive, Resistive or Highly Capacitive Loads
LS or CMOS Latched Inputs With Separate High/Low Byte Enable
Low Radius Vector Variation (0.03\%)
Optional TransZorb \({ }^{\text {TM }}\) Protection Against
Inductive Spikes on Output
Protected Against +200\% Overvoltage on Analog Input
Remote Output Sensing Facility
No Trims or External Adjustments
Full Output Short Circuit Protection
Single 40-Pin Package
Hi Rel, MIL-STD 883B Versions Available
APPLICATIONS
Driving Synchro and Resolver Control Transformers
Avionic Equipment (e.g., Air Data Computers)
Interfacing With Servo Systems
Fire Control System Outputs
Naval Retransmission Unit Outputs
Outputs to Radars and Navigational Aids
Aircraft and Naval Simulators

\section*{GENERAL DESCRIPTION}

The DRC1745 and DRC1746 are hybrid packaged Digital-toResolver converters. They accept a 14 -bit or 16 -bit digital input word representing angle and output sine and cosine voltages multiplied by an analog input. The converters maintain full accuracy when the analog input frequency is in the range dc to 2.6 kHz .

The units have internal power amplifiers capable of driving a 2VA load which can be pure inductive, resistive or highly capacitive. The output is fully short-circuit protected against overcurrent. The output of the converter can be used to drive directly into resolver control transformers or in conjunction with an external transformer module to drive synchro control transformers. The power available is more than adequate to drive all standard synchro control transformers.
The separately powered output stage is compatible with conventional \(\pm 15 \mathrm{~V}\) dc power supplies or pulsating power supplies with pedestal components as low as 3 V dc.

\footnotetext{
TransZorb is a registered trademark of General Semiconductor Industries, Inc.
}
 power dissipation in the hybrid package which in turn maximizes the converter's Mean Time Between Failures (MTBF).
A particular feature of the converters is that they have a remote sensing facility which means that output accuracy can be maintained even when long lines have to be driven.
The converter's data inputs are latched and the latches can be CMOS or Low Power Schottky (LS). The former gives advantages in terms of power dissipation and the latter in terms of glitch performance when used in fast dynamic update modes. The latches are transparent and have a separate high and low byte enable.

As an option, the output stage can be fitted with internal TransZorb \({ }^{\mathrm{TM}}\) protection. This gives full protection against transient voltages generated by an inductive load in response to an abrupt change in load current. This condition can occur at switch off or as a consequence of external power supply fault conditions.
The units are packaged in 40 -pin dual in line hybrid packages and require no external trims or adjustments.

\section*{MODELS AVAILABLE}

The DRC1745 (14-bit resolution) and DRC1746 (16-bit resolution) are available with accuracies of \(\pm 2\) or \(\pm 4\) arc-minutes. Both units have optional TransZorb protection and a choice of either LS or CMOS inputs (see Ordering Information).
Two sets of reference and output transformers are available. The STM1660/STM 1663 operates over 47 Hz to 440 Hz while the STM1680/STM 1683 operates over 360 Hz to 2.6 kHz . The transformers can be Scott T connected to provide a synchro output format.
\(\left.\begin{array}{lll|}\hline & & \\ \hline & & \\ \text { Models } & \text { DRC1745 }\end{array}\right)\)
\begin{tabular}{|c|c|c|}
\hline Model & Reference Input Transformer STM1680 & Output Transformer STM1683 \\
\hline INPUT VOLTAGE & \(11.8,26,115 \mathrm{~V}\) rms depending on option \(\mathbf{R}_{\mathrm{HI}}, \mathbf{R}_{\mathrm{LO}}\) & \[
\begin{aligned}
& 6.8 \mathrm{~V} \mathrm{rms} \\
& \mathrm{Sin}, \mathrm{Cos} \\
& \hline
\end{aligned}
\] \\
\hline OUTPUT VOLTAGES & \[
\begin{aligned}
& 3.4 \mathrm{~V} \mathrm{rms} \pm 1 \% \\
& \mathrm{~A}_{\mathrm{HI}}, \mathrm{~A}_{\mathrm{LO}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 11.8,26,90 \mathrm{~V} \text { rms } \pm 5 \% \\
& \text { S1,S2,S3,(S4) }
\end{aligned}
\] \\
\hline OUTPUT FORMAT & N/A & Synchro or resolver depending on option \\
\hline \[
\begin{aligned}
& \text { FREQUENCY RANGE } \\
& \text { STM1680 } \\
& \text { STM1683 } \\
& \hline
\end{aligned}
\] & \(360 \mathrm{~Hz}-2.6 \mathrm{kHz}\) & \(360 \mathrm{~Hz}-2.6 \mathrm{kHz}\) \\
\hline \begin{tabular}{l}
INPUTIMPEDANCE \\
11.8V Input \\
26 V Input \\
115V Input
\end{tabular} & \[
\begin{aligned}
& 50 \mathrm{k} \Omega(\min ) \\
& 30 \mathrm{k} \Omega(\min ) \\
& 800 \mathrm{k} \Omega(\min )
\end{aligned}
\] & \[
\begin{aligned}
& \mathbf{N} / \mathbf{A} \\
& \mathbf{N} / \mathbf{A} \\
& \mathbf{N} / \mathbf{A}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
0.1VA Load \\
1.4VA Load \\
2.0VA Load \\
Temperature Coefficient
\end{tabular} & \begin{tabular}{l}
N/A \\
N/A \\
N/A \\
N/A
\end{tabular} & \[
\begin{aligned}
& \pm 1.0 \mathrm{arc}-\min (\max ) \\
& \pm 2.0 \mathrm{arc}-\min (\max ) \\
& \pm 3.0 \mathrm{arc}-\min (\max ) \\
& \pm 0.02 \mathrm{arc}-\min /{ }^{\circ} \mathrm{C}(\max )
\end{aligned}
\] \\
\hline \begin{tabular}{l}
OUTPUTIMPEDANCE \\
11.8 V Output \\
26 V Output \\
90 V Output
\end{tabular} & \begin{tabular}{l}
N/A N/A \\
N/A
\end{tabular} & \[
\begin{aligned}
& 2.9 \Omega \text { (typ) } \\
& 13.6 \Omega \text { (typ) } \\
& 156 \Omega \text { (typ) } \\
& \hline
\end{aligned}
\] \\
\hline DCISOLATION Voltage & 1000V & 1000V \\
\hline \begin{tabular}{l}
SIZE \\
STM1680 \\
STM1683
\end{tabular} & \[
\begin{aligned}
& 1.12 \times 1.12 \times 0.4^{\prime \prime} \\
& (28.5 \times 28.5 \times 10.2 \mathrm{~mm})
\end{aligned}
\] & \[
\begin{aligned}
& 2.25 \times 1.12 \times 0.4^{\prime \prime} \\
& (57.1 \times 28.5 \times 10.2 \mathrm{~mm})
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURERANGE \\
Operating \\
Storage
\end{tabular} & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -60^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -60^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline WEIGHT (max) STM1680 STM1683 & 1.5 oz (42 grams) & 2.5 oz ( 70 grams) \\
\hline
\end{tabular}

N/A means not applicable.

NOTES
\(\mathrm{V}_{\text {REF }}\) is internally clamped to \(\pm 15 \mathrm{~V}\) power supplies. Input current should not exceed 10 mA
\({ }^{2}\) Worst case rerne nuer neprating remervarure range
The +5 volt power supply must never go more than 0.3 V below GND potential.
\({ }^{4}\) Correct polarity voltages must be maintained on the \(\pm 15 \mathrm{~V}\) and the \(\pm 15 \mathrm{~V}(\mathrm{P})\) pins.
\({ }^{\prime}\) Tracking of the \(\pm 15 \mathrm{~V}\) and \(\pm 15(\mathrm{P})\) supplies must be maintained.
\({ }^{6}\) Adequate heat sinking must be provided to keep the case temperature less than \(125^{\circ} \mathrm{C}\).
*Specifications same as DRC1745.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM INPUTS}


\section*{THEORY OF OPERATION}

The operation of the DRC1745 and DRC1746 is illustrated in the block diagram shown in Figure 1.
The reference voltage, \(\mathrm{V}_{\mathrm{REF}}\), \((\mathrm{A} \sin \omega \mathrm{t})\) is multiplied by both \(\operatorname{Sin} \theta\) and \(\operatorname{Cos} \theta\) where \(\theta\) is the digital angle. The resultant outputs then pass through the current booster output stage to provide the resolver format output voltages viz:
\begin{tabular}{ll} 
& 2A \(\operatorname{Sin} \omega t \operatorname{Sin} \theta\) \\
and & (Sine output) \\
2A Sin \(\omega t \operatorname{Cos} \theta\) & (Cos output)
\end{tabular}
(Note: Converter has a gain of 2 from input to output.)


Figure 1. Theory of Operation

\section*{CONNECTING THE CONVERTER}

The connections to the DRC1745 and DRC1746 are very straightforward.

The digital inputs should be connected to the converter using pins 1 (MSB) through 14 (LSB) in the case of the DRC1745 and through 16 (LSB) in the case of the DRC1746. The format of the digital angular input is shown under the "Bit Weight Table" section on this page.
The digital input control lines should be connected as described under the "Digital Data Input" section.
\(\mathrm{A}_{\mathrm{LO}}\) and \(\mathrm{A}_{\mathrm{HI}}\) are for the analog input reference voltage ( \(\mathrm{V}_{\mathrm{REF}}\) ). It should be noted that this is a single ended input where \(\mathrm{A}_{\mathrm{LO}}\) is grounded internally. If it is desired, the \(\mathrm{V}_{\text {REF }}\) input can be externally isolated using the STM1680 or STM1660 transformer. See the section on "Output and Reference Transformers".
The converters have separate power supply inputs for the output amplifier stage \((+15 \mathrm{~V}(\mathrm{P})\) and \(-15 \mathrm{~V}(\mathrm{P})\) ) and for the remainder of the converter \((+15 \mathrm{~V}\) and \(-15 \mathrm{~V})\). When dc power supplies are used for the output stage, the supplies may be linked. However, when pulsating power supplies are used for the output stage, a separate dc supply must be provided for the +15 V and -15 V requirement. The converters have internal capacitive decoupling of 47 nF on both power stage and converter supply but it is recommended that \(6.8 \mu \mathrm{~F}\) capacitors are taken from the +15 V and -15 V pin to "GND".
The "Case" pin is joined to the case which is isolated and should be connected to a convenient zero potential point in the system.

The sine and cosine outputs are taken from the "Sin" and "Cos" pins with "SIG GND" as the common connection.

The remote sense facility using "Cos Sense" and "Sin Sense" connections should be used as described under the "Remote Output Sensing" heading. If not used, the sense outputs should be connected to the corresponding Sin and Cos outputs.

\section*{DIGITAL DATA INPUT}

The digital input to the converters is internally buffered by transparent latches. The latches will be CMOS (type 54C373) or low power Schottky (LS)(type 54LS373) depending on the option.

The "HBE" input controls the input of the most significant 8 bits and the "LBE" input controls the input of the least significant bits (6 in the case of the DRC1745 and 8 in the case of the DRC1746).
A logic "Hi" on the control lines causes the input to appear transparent and the converter output will follow the changes on the digital input. When "HBE" and "LBE" are taken to a logic "Lo" state, the converter output will be latched at the level of the data present on the input at the low going edge and remains constant until "HBE" and "LBE" are taken to a "Hi" state again. If the latches are not required, "HBE" and "LBE" can be left open circuit. The timing diagram in Figure 2 illustrates the use of "HBE" and "LBE".
Internal resistive pull-ups (to +5 V using 27 k resistors) are employed on all digital inputs. This ensures full TTL compatibility for either latch option even when sourcing \(50 \mu \mathrm{~A}\) of leakage current into each external digital driver.


NOTE: INTERNAL LATCHES ARE: 54LS373(LS) 54C373 (CMOS)
Figure 2. Data Transfer Diagram

\section*{BIT WEIGHT TABLE}
\begin{tabular}{cr} 
Bit Number & Weight in Degrees \\
1 (MSB) & 180.0000 \\
2 & 90.0000 \\
3 & 45.0000 \\
4 & 22.5000 \\
5 & 11.2500 \\
6 & 5.6250 \\
7 & 2.8125 \\
8 & 1.4063 \\
9 & 0.7031 \\
10 & 0.3516 \\
11 & 0.1758 \\
12 & 0.0879 \\
13 & 0.0439 \\
14 (LSB DRC1745) & 0.0220 \\
15 & 0.0110 \\
16 (LSB DRC1746) & 0.0055
\end{tabular}

\section*{DRC1745/DRC1746}

\section*{POWER DISSIPATION, PULSATING POWER SUPPLIES AND HEAT SINKING}

The DRC1745 and the DRC1746 can be used with conventional dc power supplies or a pulsating power supply on the output stage (see Figure 3). The latter gives significant reductions in power dissipation within the hybrid package without any attendant loss of accuracy.
When using a pulsating power supply, full advantage can be taken of the special design which allows the power supply to have a very low dc pedestal voltage. This results in minimized power dissipation. The pedestal voltage can in fact be as low as 3 volts. The combined pedestal plus peak supply voltage must not exceed the absolute maximum rating.
Full accuracy is retained during operation on pulsating power supplies because the output stage employing these supplies is only used to provide current gain. Overall operational loop gain is independently powered. There are no special switch-on/switchoff power supply sequencing requirements, and full internal protection is provided.
The section below demonstrates the power dissipation differences for different load conditions when using dc supplies and pulsating power supplies.

\section*{DC Power Supplies:}

With inductive loads, the dc resistance is low compared with ac impedance; therefore care should be taken to ensure that no dc offset occurs at the sin and cos outputs. Note that under external current limit conditions asymmetry of the power supplies could occur, forcing a large dc offset to be present at the sin and cos outputs causing heavy power dissipation in the device. Case temperature must be maintained below \(125^{\circ} \mathrm{C}\).
As the reference input, \(\mathrm{A}_{\mathbf{H I}}\), is directly coupled, output offset will occur if any dc component is present at this input.

When using dc power supplies, the expression for additional load dependent power dissipation is:
\(\mathbf{P}=\frac{2 \mathbf{V}_{\mathrm{dc}} \mathrm{I}_{1}}{\pi}(|\operatorname{Sin} \theta|+|\operatorname{Cos} \theta|)-\frac{\mathbf{V}_{\mathbf{o}} \mathrm{I}_{1} \operatorname{Cos} \alpha}{2}\)
Where \(\mathrm{V}_{\mathrm{o}}\) is the peak output voltage.
\(I_{1}\) is the peak value of the output load current.
\(\theta\) is the digital angle.
\(\alpha\) is the load phase angle.
\(\mathrm{V}_{\mathrm{dc}}\) is the dc power supply voltage (usually \(\pm 15\) volts).
ruisacing Fower Suppiies:
When using a pulsating power supply, the expression for additional load dependent power dissipation within the hybrid is:
\(P=\frac{2 \mathbf{V}_{\mathrm{p}} \mathrm{I}_{1}}{\pi}(|\operatorname{Sin} \theta|+|\operatorname{Cos} \theta|)+\frac{\mathbf{V}_{\mathrm{ac}} \mathrm{I}_{1}}{\pi}(\operatorname{Sin} \alpha-\alpha \operatorname{Cos} \alpha)\)
Where \(\mathrm{V}_{\mathrm{ac}}\) is the peak ac component of the pulsating power supply assumed equal to the peak output voltage, \(\mathrm{V}_{\mathrm{o}}\). \(I_{1}\) is the peak value of the output load current. \(\theta\) is the digital angle. \(\alpha\) is the load phase angle.
\(\mathrm{V}_{\mathrm{p}}\) is the dc pedestal voltage of the pulsating power supply.
Note that \(I_{1}=\frac{V_{0}}{|Z|}\) where \(V_{0}=\) Peak output voltage
\[
\begin{aligned}
& =2 \times \mathrm{V}_{\mathrm{REF}} \\
& |\mathbf{Z}|=\text { output load }
\end{aligned}
\]


Figure 3. Pulsating Power Supply Format

\section*{Examples of Power Dissipation:}

Many factors influence the power dissipation within the hybrid. The following two examples, using typical load values and worst case digital angle conditions ( 45 degrees), illustrate the saving in power dissipation which can be achieved by using a pulsating power supply employing a low pedestal voltage.
Note that in the following examples we have chosen:
\(\mathrm{V}_{\mathrm{dc}}= \pm 15\) volts
\(\mathrm{V}_{\mathrm{p}}=3\) volts
\(\mathrm{V}_{\mathrm{o}}=9.6\) volts ( 6.8 volts rms)
\(\mathrm{V}_{\mathrm{ac}}=9.6\) volts (should be chosen to equal \(\mathrm{V}_{\mathrm{o}}\) )
\(I_{1}=292 \mathrm{~mA}\) (equivalent to a 1.4 VA mean load)
1) DC power supply, \(\theta=45^{\circ}\) resistive load.
\[
\begin{aligned}
\mathbf{P} & =\frac{2 \times 15 \times 0.292\left(\operatorname{Sin} 45^{\circ}+\operatorname{Cos} 45^{\circ}\right)}{\pi}-\frac{9.6 \times 0.292 \times 1}{2} \\
& =3.943-1.402 \\
& =2.54 \mathrm{Watts}
\end{aligned}
\]
2) As example (1) but with a 3 volt pedestal pulsating power supply.
From equation (2):


Thus the pulsating power supply has cut down the internal dissipation by 1.75 watts, a ratio of 3.2:1.

A similar calculation using an inductive load shows a reduction from 3.94 Watts, using a dc power supply, to 1.68 Watts, when a 3 volt pedestal pulsating power supply is used. Thus the pulsating power supply has cut down the internal dissipation by 2.26 Watts, a ratio of 2.3:1.
The graph shown in Figure 4 shows the temperature at the hottest part of the base of the hybrid (in the middle of the base between " \(+15 \mathrm{~V}(\mathrm{P})\) " and the opposite " \(\mathrm{N} / \mathrm{C}\) " pin) for resistive loads up to 2VA using dc supplies and pulsating supplies with pedestals of 3 volts and 5 volts.
Figure 5 shows a similar graph for inductive loads up to 1VA.


Figure 4. Case Temperature for Resistive Loads
As can be seen from Figures 4 and 5, it will be necessary to provide heat sinking when driving significant loads in order to keep the temperature of the case below its \(125^{\circ} \mathrm{C}\) maximum.
The converters have been designed with a flat metal base to facilitate mounting on heat sinking materials. Special thermal management, utilizing direct eutectic bonding, has been employed in the output stage to minimize thermal resistance to:

\section*{Angle}
\(\begin{array}{ll}0^{\circ}, 90^{\circ} & \theta \mathrm{J} \text { unction/case }=\text { less than } 12^{\circ} \mathrm{C} / \text { watt } \\ 45^{\circ}, 135^{\circ} & \theta \mathrm{Junction} / \text { case }=\text { less than } 6^{\circ} \mathrm{C} / \text { watt }\end{array}\)
\(45^{\circ}, 135^{\circ} \quad \theta \mathrm{J}\) unction \(/\) case \(=\) less than \(6^{\circ} \mathrm{C} /\) watt
Consequently the internal junction temperatures do not exceed case header temperature by more than \(20^{\circ} \mathrm{C}\) when using pulsating power (even under worst case pure inductive load conditions. The maximum permitted junction temperature is \(155^{\circ} \mathrm{C}\) ).

\section*{CALCULATING THE LOAD}

The following describes how to calculate the load.
In the case of synchro control transformers, first determine the value of \(\mathbf{Z}_{\mathrm{so}}\). This impedance is normally quoted by the synchro manufacturer.
The load presented by the control transformer will be:

where \(\mathrm{V}^{2}\) is the rms signal input voltage.
When the STM 1683 output transformer pair is used, it is necessary to add 0.25 VA to the calculated figure to allow for transformer magnetizing current. For the STM1663 output transformer a figure of 0.30 VA should be added.
For example, assume that a 90 V rms signal, 400 Hz synchro control transformer is to be driven by the DRC1745 in conjunction with the STM1683/412 output transformer pair. (The STM1683/ 412 boosts the 6.8 V rms signal from the DRC1745 to the 90 V rms required by the control transformer.)
\(\mathrm{Z}_{\mathrm{so}}\) for the control transformer is quoted as:
\[
700+j 4900
\]


Figure 5. Case Temperature for Inductive Loads
Therefore
\[
\left|Z_{\mathrm{so}}\right|=\sqrt{700^{2}+4900^{2}}=4950 \mathrm{Ohms}
\]

Therefore, the load presented by the control transformer is:
\[
\frac{90^{2}}{4950} \times \frac{3}{4}=1.23 \mathrm{VA}
\]

Adding to this value 0.25 VA for the STM1683 gives a figure of 1.48VA total.

In the case of a resolver control transformer the same exercise must be performed but it is not necessary to multiply by \(3 / 4\). Some resolver manufacturers quote rms input current and in this case the load will be the product of the input current and the rms voltage used to drive it. The 0.25 VA must be added if the STM1683 transformer pair is used.

\section*{DRIVING CAPACITIVE LOADS}

Synchros and resolvers often employ capacitive tuning to minimize power dissipation. This tuning can be on the load itself or (preferably for best accuracy) on the primary of the transformer driving the load. Full tuning modifies the load to appear resistive at the reference frequency, but it appears progressively more capacitive at all frequencies above.
Since the converter is an active negative feedback device, it is essential to include a low value resistor in series with each tuning capacitor to prevent highly dissipative output stage oscillation. This resistor must not be less than \(3.3 \Omega\). A value of \(5.6 \Omega\) is recommended when referred to the output of the DRC1745/ DRC1746.
The DRC1745 and DRC1746 can readily drive capacitive inputs up to 100 nF at the converter output terminals without special precautions. However, please consult the factory when extreme lengths of screened cable or any other cases of high capacitance are to be driven. For example in the case of step-up transformers where the effective capacitance to be driven is:
\[
C_{e f f}=n^{2} C_{L}
\]

Where \(C_{L}\) is the capacitive load.


Figure 6. Incorporating a Resistor in the Tuning Circuit
Care must be taken in tolerancing the tuning capacitors when using secondary tuning since the significant output impedance of typical output transformers can give rise to capacitive balance related angular errors.
The use of these precautions enables the converters to drive fully tuned 2VA loads.
For more information please send for relevant application note.

\section*{SHORT CIRCUIT PROTECTION}

The short circuit current limit is set at \(\quad 6000 \mathrm{~mA}\) maximum.
Under short circuit or excessive current conditions, the overcurrent protection circuit will trip and reduce the output current to zero. In order to minimize power dissipated under current limit conditions the device goes into a switching mode, testing the load condition at a high frequency.
When the overload conditions are removed, the output is automatically restored to its normal condition.

\section*{VECTOR ERRORS AND EFFECTS}

The error law used in the converter has no inherent vector errors. The figure of \(0.03 \%\) given in the specification is accounted for by tolerances in some of the thin-film resistor networks used in the converter.
These very low vector errors make the converters ideally suited for applications such as displays, or metal cutting control where perfect circles have to be generated.

\section*{BANDWIDTH}

The open loop gain bandwidth product of the DRC 1745 and DRC1746 has been tailored to ensure that the full angular accuracy is maintained over the broadband range of dc to 2.6 kHz . This results in a closed loop bandwidth of 300 kHz .

\section*{REMOTE SENSE FACILITY AND ADDITIONAL OUTPUT ERRORS}

A remote sense facility is included in the DRC1745 and DRC1746 in order to reduce errors caused by the output interconnection wiring when driving large loads. The magnitude of this error is illustrated by two examples below.
Assume that the sine and cosine load impedances are perfectly matched and the sine output wiring resistance matches the cosine output wiring resistance to within \(5 \%\). Then for a resistive load of 1.4 VA ( 33 ohms ) and the worst case angle of 45 degrees, there will be 1.3 arc-minutes of extra error introduced for every 250 milliohms of resistance for the loop wiring between the converter and the load. (AWG22 \(=17 \mathrm{~m} \Omega / \mathrm{ft}, 1 \mathrm{oz}\) PCB copper \(=400 \mathrm{~m} \Omega / \mathrm{ft}\).)

In the case of an inductive load under similar conditions, 500 milliohms would produce the same error.
Using the remote sense facility as shown in Figure 7 will half this error or allow twice the distance to be driven for the same additional error.
If the remote sense is not used, then "COS SENSE" should be joined to "COS" and "SIN SENSE" should be joined to "SIN" at the PCB edge connector.

Note also that when output transformers are used with the converters they should be regarded as the load and the remote sense wires taken to the transformer primary inputs.
Sense wiring may employ minimum wire gauge; it does not carry load current.


Figure 7. Using the Remote Sense Facility
The ground returns from the load should be individually wired and star-point connected at the converter's signal ground. Any common resistance in the signal returns will produce errors due to the summation of the sin and cos outputs. With a resistive load of 33 ohms at 1.4 VA , and at the worst angles of 0 and \(90^{\circ}\), there will be 1.3 arc-minutes of extra error introduced for every 12.5 milliohms of common signal return resistance.

\section*{TRANSZORB \({ }^{\text {TM }}\) OUTPUT PROTECTION}

As an option, the output stages of the converter can be internally fitted with TransZorb protection. This form of protection can be advantageous and significantly increase the Mean Time Between Failures when driving inductive loads. The TransZorbs, which are effectively back to back zener diodes, give full protection against transient voltages generated by an inductive load in response to an abrupt change in load current. Such a change can occur at switch off or as a consequence of external power supply fault conditions. The TransZorbs are rated to give protection against worst case transients corresponding to an instantaneous interruption of the converter when driving into a full 2VA pure inductive load with the converter operating at the maximum case temperature of \(125^{\circ} \mathrm{C}\).
Figure 8 shows a simplified diagram of the converter output stage indicating the action of the TransZorb when the 15 volt supply is interrupted.
It is important to appreciate that destructively high voltages can be generated (given by \(\mathrm{E}=\mathrm{Ldi} / \mathrm{dt}\) ) even for modest inductive loading, under many fault conditions, since di/dt is effectively uncontrolled. Internal TransZorb protection is a better and more direct solution to the problem than employing a pair of reverse biased diodes to the output stage power supplies. This is because the transient is contained within the specific load disturbed and does not escape into the power supply wiring and hence cause possible damage to other equipments and devices. A domino effect of catastrophic failure is therefore prevented.

TransZorb is a registered trademark of General Semiconductor Industries, Inc.


Figure 8. DRC1745/DRC1746 Output Stage Showing TransZorb Protection

Figure 9 shows the nature of transient waveforms where by the very large transient voltage generated by the inductive load is limited to a safe clamp level when it is applied to the output stage.


Figure 9. Transient Waveforms and TransZorb Clamping
In addition, there are conventional diode clamps on the \(\pm 15 \mathrm{~V}(\mathrm{P})\) power supplies.

\section*{OUTPUT AND REFERENCE TRANSFORMERS}

A set of low profile ( \(0.4^{\prime \prime}\) high) reference and output transformers (which are capable of handling the full drive capability of the DRC1745 and DRC1746 over a frequency range of 360 Hz to 2.6 kHz ) are available in order to accept the standard voltage formats of synchros and resolvers.
The reference transformer, STM1680, can accept voltages of 11.8 volts, 26 volts or 115 volts depending on the option and its output is 3.4 volts rms which is suitable for connecting to \(\mathrm{A}_{\mathbf{H I}}\) and \(A_{\text {LO }}\) on the converter.
The output transformer pair, STM1683, accepts the 6.8 volts rms output of the converter and provides a synchro or resolver format depending on the option.
Note: For resolver option for the STM1683 transformer, part number is RTM1683.
The pin out and dimensions of the STM1680 and STM1683 are shown on the next page, and the connection to the converter in Figure 10.
Note: For operation over the frequency range 47 Hz to 440 Hz a similar set of transformers are available ( \(1.0^{\prime \prime}\) profile height). Part numbers are STM1660 (reference transformer) and STM1663 (output transformer).


\section*{RESISTIVE INPUT SCALING}

The analog reference input can be externally resistively scaled to cater for a wide range of voltage both when used with or without the reference transformer, STM1680/STM1660.

When the converters are used with the STM1680/STM1660 transformer, a resistance of value \(3 \mathrm{k} \Omega\) per extra volt required should be inserted in the \(\mathrm{A}_{\mathrm{HI}}\) line. Care should be taken to ensure that the voltage on the analog input ( \(\mathrm{A}_{\mathrm{HI}}, \mathrm{A}_{\mathrm{LO}}\) ) is 3.4 volts rms in order to provide a full scale analog output. The maximum output voltage of the converter is proportional to the input voltage (gain of 2) and therefore the resistor tolerance should be chosen so that the correct voltage appears across the \(\mathrm{A}_{\mathrm{HI}}, \mathrm{A}_{\mathrm{LO}}\) pins. Note that the input to the reference transformer should not exceed the rated max.
Note that the best dc output offset performance is achieved when the STM1680/STM1660 transformer is used. However the use of resistive scaling can never cause an additional offset of greater than 6.5 mV (max), 2.6 mV (typ).

\section*{OTHER PRODUCTS}

We manufacture a wide range of hybrid and modular circuits for processing synchro and resolver information. Please ask for our comprehensive literature.

\section*{OUTLINE DIMENSIONS} PACKAGING SPECIFICATIONS
Dimensions shown in inches and (mm).

STM1680


STM1683


2. DIMENSION "A" IS 0.4 (10.2) FOR STM 1680 AND STM 1683.

\section*{DRC1745/1746}


\section*{ORDERING INFORMATION}


\section*{FEATURES}

Hybrid Construction
Phase Shift \(<5^{\circ}\)
Phase Match \(<1^{\circ}\)
Load Capacity 10,000pF
Full Military Temperature Range

\section*{APPLICATIONS}

The IPA1764 is recommended for use with the 1S10/20, 1S14/24 and other 10- and 12-bit Inductosyn*/Resolver-to-Digital Converters.

\section*{GENERAL DESCRIPTION}

The output signals from an Inductosyn slider are at a low level of the order millivolts and require amplification and buffering before transmission to an Inductosyn-to-digital converter. The IPA1764 provides the necessary gain and output impedance for this purpose.
Any gain mismatch in the two channels amplifying the sine and cosine outputs of the Inductosyn slider contributes to the system error. The IPA1764 with a \(0.15 \%\) gain match over the temperature range only contributes an error of 0.23 micron using a 2 mm pitch Inductosyn. By carefully controlling phase mismatch to less than \(1^{\circ}\), the error contribution is only 0.2 micron in a 2 mm pitch Inductosyn.
The IPA1764 with an output resistance of less than 3 ohms and a capability of driving a cable capacity of \(10,000 \mathrm{pF}\) is totally suited to machine tool applications where the Inductosyn-to-digital converter is remote from the measuring Inductosyn.
The IPA1764 is of hybrid manufacturing techniques, and available in two temperature range versions-industrial temperature range \(\left(0\right.\) to \(+70^{\circ} \mathrm{C}\) ) and extended temperature range \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\).
Both versions of the IPA1764 are housed in an 18-pin metal case.

\section*{APPLICATION}

The diagram below shows a "hookup" with the preamplifier, power oscillator and a 1 S 60 with an Inductosyn. Precise application information is not possible as the Inductosyn in its application has many variables.

\section*{Current Set Resistor}

This resistor is used to match the voltage output of the oscillator to the Inductosyn track resistance and provide the manufacturer's recommended current. By variation of the voltage outputs and current resistance, track by this up to approximately 10 feet ( 3 meters) can be accommodated.

\section*{Decoupling}

The preamplifier and oscillator have internal high frequency decoupling capacitors on the supply lines, however, it is recommended that electrolytic decoupling capacitors are connected close to the hybrid pins.
\({ }^{\text {* Inductosyn is a registered trademark of Farrand Industries, Inc. }}\)

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).



ORDERING INFORMATION


IPA1764 - SPECIFICATIONS
(typical @ \(+25^{\circ}\) C over full range of power supply inputs unless otherwise noted)
\begin{tabular}{|c|c|c|}
\hline Model & IPA1764/560 & IPA1764/460 \\
\hline GAIN & 1250 \(\pm 5 \%\) & * \\
\hline GAIN MISMATCH Channel to Channel Over Full Temperature Range & \[
\begin{aligned}
& \pm 0.15 \% \text { (equivalent } \\
& \text { to } 2.5 \text { arc mins) }
\end{aligned}
\] & \(\pm 0.3 \%\) \\
\hline PHASE SHIFT & \(<5^{\circ}\) & * \\
\hline PHASE MISMATCH Channel to Channel & \(<1^{\circ}\) & * \\
\hline CROSSTALK & <0.1\% & * \\
\hline OPERATING FREQUENCY & 10 kHz & * \\
\hline INPUT RESISTANCE & \(5 \mathrm{k} \Omega \pm 10 \%\) & * \\
\hline OUTPUTRESISTANCE & \(<5 \Omega\) & * \\
\hline MAX LOADCAPACITY & 10,000pF & * \\
\hline MAX SIGNAL OUTPUT LEVEL & 3 V rms & * \\
\hline \[
\begin{aligned}
& \hline \text { POWER SUPPLIES } \\
& \text { Voltage } \\
& \text { Current } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\
& \pm 70 \mathrm{~mA} \max
\end{aligned}
\] & \[
\begin{aligned}
& \star \\
& \star
\end{aligned}
\] \\
\hline TEMPERATURE RANGE Operating & 0 to \(+70^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SIZE & \[
\begin{aligned}
& 0.775^{\prime \prime} \times 0.975^{\prime \prime} \times 0.175^{\prime \prime} \\
& (19.7 \mathrm{~mm} \times 24.8 \mathrm{~mm} \times 4.5 \mathrm{~mm})
\end{aligned}
\] & * \\
\hline WEIGHT & 0.25 ozs ( 7 grams ) & * \\
\hline
\end{tabular}

NOTES
*Specification same as IPA1764/560.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM VALUES WITH RESPECT TO SUPPLY GROUND}

Sin and Cos I/P . . . . . . . . . . . . . . . . . . . . . . +V
+V Pin . . . . . . . . . . . . . . . . . . . . . . . . . + 17V
- V Pin . . . . . . . . . . . . . . . . . . . . . . . . . - 17V

Sin and Cos O/P 1k Load . . . . . . . . . . . . . . . . + 10 V
Indefinite Short Circuit Proof


Use of 1520 with Inductosyn Preamplifier IPA1764, Hybrid
Power Oscillator OSC1758

\section*{FEATURES}

Full Military Temperature Range
Hybrid Construction
18-Pin DIL Package
\(0-10 \mathrm{kHz}\) Frequency Range
In-Phase and Quadrature Outputs

\section*{APPLICATIONS}

Synchro Resolver, and Inductosyn \({ }^{\circledR}\) Excitation LVDT Drive

FUNCTIONAL BLOCK DIAGRAM

\section*{GENERAL DESCRIPTION}

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts, over 0 to 10 kHz .

The device comprises two independent parts-an oscillator and a power amplifier.

The oscillator stage has two signal outputs, one \(90^{\circ}\) in phase advance with respect to the other.

The oscillator frequency is programmable in the range of 0 to 10 kHz by two identical external capacitors.

The power amplifier stage is externally short circuit protected and has a gain of \(2.8 \pm 1 \%\). The maximum output current this stage can produce is 215 mA rms (at \(7 \mathrm{~V} \mathrm{rms)}\).

Connecting either of the oscillator stage outputs to the power amplifier input, using an external link, will give a nominal output of 7 volts rms. Lower voltages can be obtained by connecting an external resistor in series with the amplifier's inputs.
The OSC1758 is housed in an hermetically-sealed 18-pin DIL metal case, and operates over full military temperature range \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\), as well as the industrial ( 0 to \(+70^{\circ} \mathrm{C}\) ) temperature range.

\section*{MODELS AVAILABLE}

The OSC1758 is available in both industrial and military temperature ranges. For details of how to specify the required part, see "Ordering Information".

\section*{CONNECTING THE OSC1758}

The block diagram shows the output configuration, when using the power amplifier stage. If only the oscillator stage is required, the connection between pin 3 and pin 7 is not included.
The frequency of oscillation for the OSC1758 in the block diagram is determined by the two identical capacitors C 1 and C 2 . For

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be obtained from your local sales office.

the frequency required, the value of Cl and C 2 should be calculated using the following equation.
\[
\mathrm{C}_{1}=\mathrm{C}_{2}=\frac{1}{\mathrm{~F}_{\mathrm{OSC}} \times 10^{5}} \quad \text { Farads }
\]

Where \(\mathrm{F}_{\mathrm{OSC}}=\) Frequency of oscillation in Hz.
For a reduced output a series resistor, \(\mathrm{R}_{\mathrm{S}}\), must be added.
For the required output voltage \(R_{S}\) should be calculated as follows:
\[
\mathrm{R}_{\mathrm{S}}=\frac{37.5 \times 10^{3}}{\mathrm{~V}_{\text {OUT }}(\mathrm{rms})}-5350 \mathrm{Ohms}
\]

\section*{STABILITY}

To ensure stability of both frequency and voltage level outputs it is essential that good quality external capacitors are used, e.g., Silver Mica or Polystyrene.

The tolerance quoted in the specification applies if high grade Silver Mica capacitors, with a temperature coefficient of less than \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), and a low loss factor, are used.

\section*{POWER DISSIPATION}

The thermal dissipation characteristics for the OSC1758 are as follows:
\[
\begin{aligned}
& \theta \text { junction }- \text { case }=15^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta \text { junction }- \text { ambient }=40^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta \mathrm{j}(\max )=150^{\circ} \mathrm{C} .
\end{aligned}
\]

Total Power Dissipation \(=\)
\(\left(\mathrm{V}_{\text {SUPPLY }} \times \mathrm{I}_{\text {SUPPLY }}\right)-\left(\mathrm{V}_{\text {OUT }} \times \mathrm{I}_{\text {OUT }} \times\right.\) cosine \(\left.\phi\right)\)
where \(\phi=\) load phase angle
NOTE: Although the power amplifier stage has internal short circuit protection, a heat sink should be employed for protection against continuous short circuit conditions.

Inductosyn \({ }^{\circledR}\) is a registered trademark of Farrand Industries, Inc.

OSC1758 - SPECIFICATIONS
(typical @ \(+25^{\circ} \mathrm{C}\) with \(\pm 15 \mathrm{~V}\) power supplies unless otherwise noted.)
\begin{tabular}{|c|c|c|}
\hline Model & OSC1758/500 & OSC1758/400 \\
\hline FREQUENCY RANGE & \(0-10 \mathrm{kHz}\) & * \\
\hline FREQUENCY STABILITY \({ }^{1,2}\) & \(\pm 5 \%\) & * \\
\hline REFERENCE 1 OUTPUT \({ }^{1}\) & 2.5V rms \(\pm 5 \%\) @ 3mA rms & * \\
\hline REFERENCE 2 OUTPUT \({ }^{1}\) & 2.5 V rms \(\pm 5 \%\) @ 3 mA rms \(90^{\circ}\) Phase Advanced with Respect to Ref. 1Output & * \\
\hline AMPLIFIER OUTPUT \({ }^{3}\) & 7Vrms@215mA max & * \\
\hline CAPACITIVE LOAD & 10 nF (max) & * \\
\hline AMPLIFIER GAIN \({ }^{1}\) & \(2.8 \pm 1 \%\) & * \\
\hline AMPLIFIER INPUT RESISTANCE & \(5.35 \mathrm{k} \Omega \pm 1 \%\) & * \\
\hline POWER DISSIPATION & 4.0 Watts (max) & * \\
\hline POWER SUPPLY \({ }^{4}\) & \[
\begin{aligned}
& \pm 15 \mathrm{~V} \\
& 60 \mathrm{~mA}(\max ) \text { No Load } \\
& 160 \mathrm{~mA}(\max ) \text { Full Load }
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Operating Storage
\end{tabular} & \[
\begin{aligned}
& 0 \text { to }+70^{\circ} \mathrm{C} \\
& -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & \[
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] \\
\hline SIZE & \[
\begin{aligned}
& 0.975^{\prime \prime} \times 0.775^{\prime \prime} \times 0.175^{\prime \prime} \\
& (24.8 \mathrm{~mm} \times 19.7 \mathrm{~mm} \times 4.5 \mathrm{~mm})
\end{aligned}
\] & * \\
\hline WEIGHT & \[
\begin{aligned}
& 0.25 \mathrm{ozs} . \\
& 7 \text { grams }
\end{aligned}
\] & * \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Over full operating temperature range.
\({ }^{2}\) See section on "Stability".
\({ }^{3}\) Derated to 5 V rms @ 215 mA if using \(\pm 12\) volt power supply.
\({ }^{4}\) Will operate with \(\pm 12\) volt power supply with derated output voltage.
*Specifications same as OSC1758/500
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM VALUES WITH RESPECT TO SUPPLY GROUND}
\(+V_{\text {S }}\). . . . . . . . . . . . . . . . . . . . . . -0.3 V to +18 V
\(-V_{\mathrm{S}}\). . . . . . . . . . . . . . . . . . . . . . +0.3 V to -18 V

\section*{ORDERING INFORMATION}


OUTLINE DIMENSIONS
Dimensions shown in inches and (mm)


TOLERANCES \(\pm \mathbf{0 . 0 0 5} \mathbf{( 0 . 1 3 \mathrm { mm } )}\) UNLESS OTHERWISE STATED

\section*{FEATURES}

Internal Isolating Transformers Military Temperature Range Three Accuracy Options
14-Bit or 12-Bit Resolution
High, Continuous Tracking Rate
32-Pin Welded Metal Package
Hermetically Sealed
Ratiometric Conversion
Laser Trimmed - No External Adjustment
Three-State Latched Outputs

\section*{APPLICATIONS}

Flight Instrumentation Systems
Military Servo Control Systems
Artillery Fire Control Systems
Avionic Systems
Antenna Monitoring
Robotics
Engine Controllers
Coordinate Conversion
Axis Transformation
CNC Machine Tooling
Process Control

\section*{GENERAL DESCRIPTION}

The SDC/RDC1740/1741/1742 are hybrid 14- or 12-bit continous tracking synchro or resolver to digital converters contained in 32-pin welded metal packages. In the core of this hybrid the conversion process is performed by a monolithic IC manufactured in Analog Devices proprietary BiMOS II process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip. Internal isolating microtransformers are used to provide true isolation of the signal and reference inputs. The 14 - or 12 -bit digital word is in a threestate digital form available in two bytes. Using separate \(\overline{\mathrm{EN}}\) \(\overline{\mathrm{ABLE}}\) inputs for the most significant 8 bits and the least significant 6 or 4 bits not only simplifies multiplexing of more than one device onto a single data bus, but also enables the \(\overline{\mathrm{IN}}\) \(\overline{\text { HIBIT }}\) input to be used without interrupting the operation of the tracking loop. The converters are hermetically sealed in a 32-pin welded metal package.

FUNCTIONAL BLOCK DIAGRAM


\section*{MODELS AVAILABLE}

The three synchro/resolver-to-digital converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:
Model SDC1740XYZ is a 14 -bit converter with an overall accuracy of \(\pm 5.3 \mathrm{arc}\) minutes and a resolution of 1.3 arc minutes.
Model SDC1741XYZ is a 12 -bit converter with an overall accuracy of \(\pm 15.3\) arc minutes and a resolution of 5.3 arc minutes.
Model SDC1742XYZ is a 12 -bit converter with an overall accuracy of \(\pm 8.5\) arc minutes and a resolution of 5.3 arc minutes.
Each model has two operating temperature range versions, those covering the industrial temperature range \(\left(0\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) and the military temperature range \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\). The XYZ code defines the option as follows: \((\mathrm{X})\) signifies the operating temperature range, \((\mathrm{Y})\) signifies the reference frequency, \((\mathrm{Z})\) signifies the signal and reference voltage whether it will accept synchro or resolver format. To ensure a high level of reliability each converter receives stringent precap visual inspection, environmental screening and final electrical test.
Military temperature range devices and those processed to high reliability screening standards (suffix B) receive further levels of testing and screening to ensure high levels of reliability. More information about the option codes is given under the heading Ordering Information.

\section*{SDC/RDC1740/1741/1742 - SPECIFICATIONS}
(typical at \(25^{\circ} \mathrm{C}\) unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & SDC/RDC1740 & SDC/RDC1741 & SDC/RDC1742 & Units & Comments & Notes \\
\hline \begin{tabular}{l}
CONVERTER PERFORMANCE \\
Accuracy \\
Tracking Rate \\
Resolution \\
Signal \& Reference Frequency \\
Repeatability of Position Output Bandwidth
\end{tabular} & \[
\begin{aligned}
& \pm 5.3 \max \\
& 27 \text { min } \\
& 14 \\
& (1 \mathrm{LSB}=1.3 \\
& \operatorname{arc} \min ) \\
& 400 \\
& 2.6 \\
& 1 \\
& 130
\end{aligned}
\] & \[
\begin{aligned}
& \pm 15.3 \max \\
& 18 \mathrm{~min} \\
& 12 \\
& (1 \mathrm{LSB}=5.3 \\
& \operatorname{arc} \min ) \\
& \star \\
& \star \\
& \star \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& \pm 8.5 \mathrm{max} \\
& \star \star \\
& \star \star \\
& \star \star \\
& \\
& \star \\
& \star \\
& \star \\
& \star \star
\end{aligned}
\] & \begin{tabular}{l}
\(\operatorname{arc} \min\) rev/s Bits \\
Hz \\
kHz \\
LSB \\
Hz
\end{tabular} & \begin{tabular}{l}
Output Coding Parallel Natural Binary \\
Option X1Z \\
Option X4Z
\end{tabular} & \begin{tabular}{l}
\[
1,3
\]
\[
4
\] \\
4 \\
4
\end{tabular} \\
\hline \begin{tabular}{l}
SIGNAL INPUT IMPEDANCE \\
90V Signal \\
26V Signal \\
11.8V Signal
\end{tabular} & \[
\begin{aligned}
& 200 \\
& 57.7 \\
& 26
\end{aligned}
\] & \[
\star
\] & * & \[
\begin{aligned}
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega
\end{aligned}
\] & Resistive Tolerance \(\pm \mathbf{2 \%}\) & \[
\begin{aligned}
& 4 \\
& 4 \\
& 4
\end{aligned}
\] \\
\hline \begin{tabular}{l}
REFERENCE INPUTS \\
Reference Voltage \\
Reference Impedance \\
115V Ref \\
26V Ref \\
11.8V Ref
\end{tabular} & \[
\begin{aligned}
& 11.8,26,115 \\
& 120 \\
& 27 \\
& 12.3
\end{aligned}
\] &  & * & \[
\begin{aligned}
& \mathrm{V} \text { rms } \\
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega
\end{aligned}
\] & See Ordering Information Resistive Tolerance \(\pm 5 \%\) & \[
\begin{aligned}
& 4 \\
& 4 \\
& 4
\end{aligned}
\] \\
\hline ACCELERATION CONSTANT & 56000 & 80000 & ** & \(\mathrm{sec}^{-2}\) & Symbol Ka & 4 \\
\hline LARGE STEP RESPONSE & \[
\begin{aligned}
& 85 \text { typ } \\
& 100 \max
\end{aligned}
\] & \begin{tabular}{l}
60 typ \\
75 max
\end{tabular} & \[
\begin{aligned}
& \hline \star \star \\
& \star \star
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{ms} \\
& \mathrm{~ms}
\end{aligned}
\] & \(179^{\circ}\) Step for Settling to 1 LSB of Error & 1,3 \\
\hline \begin{tabular}{l}
POWER LINES
\[
\begin{aligned}
& +V_{S}=+15 \mathrm{~V} \\
& -V_{S}=-15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}
\end{aligned}
\] \\
Power Dissipation
\end{tabular} & \begin{tabular}{l}
28 typ 35 max \\
28 typ 35 max \\
35 typ 56 max \\
1.4 max
\end{tabular} & \[
\begin{aligned}
& \star \\
& \star \\
& \star
\end{aligned}
\] &  & \begin{tabular}{l}
mA \\
mA \\
mA \\
W
\end{tabular} & Quiescent Condition Quiescent Condition Quiescent Condition & \[
\begin{aligned}
& 1,3 \\
& 1,3 \\
& 1,3
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { DIGITAL INPUTS (INHIBIT, } \\
& \text { ENABLE L, ENABLE M) } \\
& \text { V (Input High) } \\
& \text { V (Input Low) } \\
& \text { I (Input High) } \\
& \text { I (Input Low) }
\end{aligned}
\] & \begin{tabular}{l}
2 min \\
0.7 max \\
20 max \\
-400 max
\end{tabular} &  & *
*
* & \begin{tabular}{l}
V dc \\
V dc \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 1,3 \\
& 1,3 \\
& 1,3 \\
& 1,3
\end{aligned}
\] \\
\hline ENABLE AND DISABLE TIME & 80 max & * & * & ns & & 2,4 \\
\hline \begin{tabular}{l}
\(\overline{\text { INHIBIT }}\) \\
Sense \\
Time to Data Stable (after Negative-Going Edge of INHIBIT)
\end{tabular} & Logic Low to INHIBIT
\[
640 \max
\] &  &  & ns & & 4 \\
\hline \begin{tabular}{l}
BUSY OUTPUT \\
Sense \\
Timing \\
Width \\
Load
\end{tabular} & \begin{tabular}{l}
400 typ \\
200 min \\
600 max \\
2 min
\end{tabular} & \begin{tabular}{l}
Antive Ingis Uigh \\
Positive going edg
\end{tabular} & en convartue posi Ons before change & \begin{tabular}{l}
vütiput \\
position \\
ns \\
ns \\
ns \\
TTL
\end{tabular} & घшே. tput. & \[
\begin{aligned}
& 4 \\
& 4 \\
& 4 \\
& 4
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Voltage Levels \\
Logic High \\
Logic Low \\
Load
\end{tabular} & \begin{tabular}{l}
2.4 min \\
0.4 max \\
6 max
\end{tabular} &  & *
\(\star\)
\(\star\)
\(*\) & \begin{tabular}{l}
V dc \\
V dc \\
TTL
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{OH}}=-240 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OL}}=9.6 \mathrm{~mA}
\end{aligned}
\] & 1,3
1,3 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & SDC/RDC1740 & SDC/RDC1741 & SDC/RDC1742 & Units & Comments & Notes \\
\hline \begin{tabular}{l}
OPERATING \\
TEMPERATURE RANGE \\
Option 5YZ \\
Option 4YZ
\end{tabular} & \[
\begin{aligned}
& 0 \text { to }+70 \\
& -55 \text { to }+125
\end{aligned}
\] & * & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] & & \\
\hline DIMENSIONS & \[
\begin{aligned}
& 1.74 \times 1.14 \times 0.28 \\
& (44.2 \times 28.9 \times 7.1)
\end{aligned}
\] & * & * & Inch mm & \begin{tabular}{l}
See Package \\
Information
\end{tabular} & 4 \\
\hline WEIGHT & \[
\begin{aligned}
& 0.86 \mathrm{max} \\
& 25 \mathrm{max}
\end{aligned}
\] & &  & oz grams & & 4 \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Specified over the appropriate operating temperature range and for: (a) \(\pm 10 \%\) signal and reference amplitude variation; (b) \(\pm 10 \%\) signal and reference harmonic distortion; (c) \(\pm 5 \%\) power supply variation; (d) \(\pm 10 \%\) variation in reference frequency.
\({ }^{2}\) ENABLE M enables most significant 8 bits.
ENABLE L enables least significant 4 bits (or 6 bits for SDC/RDC1740).
\({ }^{3} 100 \%\) tested at nominal values of power supplies, input signal voltages and operating frequency.
\({ }^{4}\) Guaranteed by design.
*Specifications same as SDC/RDC1740.
**Specifications same as SDC/RDC1741.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS}
\(+V_{s}{ }^{1}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . +17.25 V dc
\(-V_{\text {S }}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . -17.25 V dc
\(+\mathrm{V}_{\mathrm{L}}{ }^{2}\) to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . +7 V dc
Reference Input HI to GND . . . . . . . . . . . . . . . . . \(\pm 350 \mathrm{~V}\) dc
Reference Input LO to GND . . . . . . . . . . . . . . . . \(\pm 350 \mathrm{~V}\) dc
Common Mode Range . . . . . . . . . . . . . . . . . . . . . 175 V rms
S1, S2, S3, S4 to GND . . . . . . . . . . . . . . . . . . . . \(\pm 350 \mathrm{~V}\) dc
Any Logical Input to GND . . . . . . . . . . . . . -0.4 V to \(+\mathrm{V}_{\mathrm{L}}\)
Case to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 20 \mathrm{~V}\) dc
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
CAUTION:
\({ }^{1}\) Correct polarity voltages must be maintained on the \(+\mathrm{V}_{\mathrm{s}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins. \({ }^{2}\) The +5 V power supply must never go below GND potential.

\section*{NOTE}

Absolute maximum ratings are those values beyond which damage to the device may occur.

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


PIN CONFIGURATION
\begin{tabular}{l|c} 
Bit Number & Weight in Degrees \\
\hline 1 (MSB) & 180.0000 \\
2 & 90.0000 \\
3 & 45.0000 \\
4 & 22.5000 \\
5 & 11.2500 \\
6 & 5.6250 \\
7 & 2.8125 \\
8 & 1.4063 \\
9 & 0.7031 \\
10 & 0.3516 \\
11 & 0.1758 \\
12 (LSB for \(1741 / 1742)\) & 0.0879 \\
13 & 0.0439 \\
14 (LSB for 1740 ) & 0.0220 \\
\hline
\end{tabular}

Table I. Bit Weight Table

PIN FUNCTION DESCRIPTION
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1-14 & Bit 1-14 (1740) & Parallel output data bits. \\
\hline 1-12 & Bit 1-12 (1741/1742) & \\
\hline 15 & REF LO & Input pins for the reference signal. \\
\hline 16 & REF HI & \\
\hline 17 & S4 OR N/C & S4 signal input for Resolver option. N/C for Synchro option. \\
\hline 18 & S3 & \\
\hline 19 & S2 & Synchro/Resolver input signals. \\
\hline 20 & S1 & \\
\hline 21 & N/C & No Connection. \\
\hline 22 & N/C & No Connection. \\
\hline 23 & CASE & Should be connected to 0V GND. \\
\hline 24 & N/C & No Connection. \\
\hline 25 & ENABLE L & ENABLE L enables the 6 or 4 least significant bits. \\
\hline 26 & \(\overline{\text { ENABLE } M}\) & \begin{tabular}{l}
ENABLE \(M\) enables the 8 most significant bits. \\
Logic High sets the output data bits to a high impedance state; a Logic Low presents the data in the latches to the output pins.
\end{tabular} \\
\hline 27 & BUSY & Converter busy. A Logic High output indicates that the output latches are being updated and data should not be transferred. \\
\hline 28 & INHIBIT & Logic Low inhibits the data transfer from the counter to the output latches. \\
\hline 29 & \(+\mathrm{V}_{\text {S }}\) & Main positive power supply. \\
\hline 30 & 0V GND & Power supply ground. \\
\hline 31 & \(-\mathrm{V}_{\mathrm{S}}\) & Main negative power supply. \\
\hline 32 & \(+\mathrm{V}_{\mathrm{L}}\) & Logic power supply. \\
\hline
\end{tabular}


\section*{THEORY OF OPERATION}

In the synchro-to-digital converter configuration, the 3 -wire synchro output should be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format, i.e.,
\[
\begin{align*}
& \mathrm{V}_{1}=\mathrm{K} \mathrm{E}_{\mathrm{O}} \sin \omega \mathrm{t} \sin \theta  \tag{SIN}\\
& \mathrm{~V}_{2}=\mathrm{K} \mathrm{E}_{\mathrm{O}} \sin \omega \mathrm{t} \cos \theta \tag{COS}
\end{align*}
\]
where \(\theta\) is the angle of the synchro shaft.
In the resolver-to-digital converter configuration, the 4 -wire resolver output should be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.
To understand the conversion process, then assume that the current word state of the up-down counter is \(\phi\).
\(V_{1}\) is multiplied by \(\operatorname{COS} \phi\) and \(V_{2}\) is multiplied by \(\operatorname{SIN} \phi\) to give:
\(\mathrm{K}_{\mathrm{O}} \sin \omega \mathrm{t} \sin \theta \cos \phi\)
and \(K E_{O} \sin \omega t \cos \theta \sin \phi\).
These signals are subtracted by the error amplifier to give:
\[
K E_{\mathrm{O}} \sin \omega \mathrm{t}(\sin \theta \cos \phi-\cos \theta \sin \phi)
\]
or \(\mathrm{K} \mathrm{E}_{\mathrm{O}} \sin \omega t \sin (\theta-\phi)\).
A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null \(\sin (\theta-\phi)\). The digital output (counter \(\phi\) ), then represents the synchro/resolver shaft angle \(\theta\) within the specified accuracy of the converter.

\section*{INHIBIT INPUT}

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a busy pulse to refresh the output data.

\section*{ENABLE INPUTS}

The ENABLE inputs determine the state of the output data. A Logic High maintains the output data pins in the high impedance condition, and application of a Logic Low presents the data in the latches to the output pins. ENABLE M enables the most significant 8 bits, while ENABLE L, enables the least significant 4 bits ( 6 bits in the SDC/RDC1740). The operation of the ENABLE inputs has no effect on the conversion process.

\section*{DATA TRANSFER}

Data transfer can be accomplished using either the INHIBIT input or the trailing edge, positive to negative transition of the BUSY pulse output.
The data will be valid 640 ns after the application of a Logic Lo to the \(\overline{\text { INHIBIT }}\) input. This is regardless of the time when the \(\overline{\text { INHIBIT }}\) is applied and allows time for an active busy pulse to clear. By using the ENABLE M and ENABLE L inputs the two bytes of data can be transferred after which the INHIBIT should be returned to a Logic Hi state to enable the output latches to be updated.


Figure 2. Timing Diagram

\section*{SDC/RDC1740/1741/1742}

\section*{BUSY OUTPUT}

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL levels. A BUSY is initiated each time the input moves by an analog equivalent of an LSB and the internal counter is incremented or decremented or the INHIBIT input is released.
Typically the width of the BUSY pulse is 400 ns during the position data output updates. The trailing edge, positive to negative transition, of the BUSY pulse indicates that the position data output has been updated and is ready for transfer (data valid). The maximum load on the BUSY output using the trailing edge of the BUSY pulse is 2 TTL loads.

\section*{CONNECTING THE CONVERTER}

The power supply voltages connected to \(+\mathrm{V}_{\mathrm{S}}\) and \(-\mathrm{V}_{\mathrm{S}}\) pins should be \(\pm 15 \mathrm{~V}\) and must not be reversed. The digital logic supply \(\mathrm{V}_{\mathrm{L}}\) is connected to +5 V .
It is suggested that a parallel combination of a \(0.1 \mu \mathrm{~F}\) ceramic and a \(6.8 \mu \mathrm{~F}\) electrolytic capacitor is placed from each of the three supply pins to GND.

The pin marked CASE is connected electrically to the case and should be taken to a convenient zero volt potential in the system.
The digital output is taken from Pin 1 through to Pin 12 for the SDC/RDC1741/1742 and Pin 1 through to Pin 14 for the SDC/RDC1740 where Pin 1 is the MSB.
The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to S1, S2 and S3 according to the following convention:
\[
\begin{aligned}
& \mathrm{E}_{\mathrm{S} 1-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \theta \\
& \mathrm{E}_{\mathrm{S} 3-\mathrm{S} 2}=\mathrm{E}_{\mathrm{RLO}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \left(\theta+120^{\circ}\right) \\
& \mathrm{E}_{\mathrm{S} 2-\mathrm{S} 1}=\mathrm{E}_{\mathrm{RILO-RHI}} \sin \omega \mathrm{t} \sin \left(\theta+240^{\circ}\right)
\end{aligned}
\]

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:
\[
\begin{aligned}
& \mathrm{E}_{\mathrm{Sl}-\mathrm{S} 3}=\mathrm{E}_{\mathrm{RL}, \mathrm{O}-\mathrm{RHI}} \sin \omega \mathrm{t} \sin \theta \\
& \mathrm{E}_{\mathrm{S} 2-\mathrm{S} 4}=\mathrm{E}_{\mathrm{RHI}-\mathrm{RLO}} \sin \omega \mathrm{t} \cos \theta
\end{aligned}
\]

The BUSY, \(\overline{\text { INHIBIT }}\) and \(\overline{\text { ENABLE }}\) pins should be connected as described under the heading Data Transfer.

\section*{PESICTIVE SCALINGG OF INTUTS}

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any change of input signal and reference voltages.
This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.
Note: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling.
To calculate the values of the external scaling resistors in the case of a synchro converter, add \(1.11 \mathrm{k} \Omega\) per extra volt of signal in series with \(\mathrm{S} 1, \mathrm{~S} 2\) and S 3 and \(1 \mathrm{k} \Omega\) per extra volt of reference in series with RHI. In the case of a resolver-to-digital converter, add \(2.22 \mathrm{k} \Omega\) in series with S 1 and S2 per extra volt of signal and \(1 \mathrm{k} \Omega\) per extra volt of reference in series with RHI.

\section*{DYNAMIC PERFORMANCE}

The transfer function of the converter is given below.


Figure 3. Transfer Function of SDC/RDC1740/1741/1742

Open loop gain:
\[
\frac{\theta_{\mathrm{OUT}}}{\theta_{\mathrm{IN}}}=\frac{\mathrm{K}_{\mathrm{a}}}{\mathrm{~S}^{2}} \cdot \frac{1+\mathrm{ST}_{1}}{1+\mathrm{ST}_{2}}
\]

Closed loop gain:
\[
\frac{\theta_{\mathrm{OUT}}}{\theta_{\mathrm{IN}}}=\frac{1+\mathrm{ST}_{1}}{1+\mathrm{ST}_{1}+\frac{\mathrm{S}^{2}}{\mathrm{~K}_{\mathrm{a}}}+\frac{\mathrm{S}^{3} \mathrm{~T}_{2}}{\mathrm{~K}_{\mathrm{a}}}}
\]

\section*{Model SDC/RDC1740}

Where \(K_{a}=56,000\)
\(\mathrm{Tl}=0.01\)
\(\mathrm{T} 2=0.001525\)
The gain and phase diagrams are shown in Figures 4 and 5.
Model SDC/RDC1741/1742
Where \(\mathrm{K}_{\mathrm{a}}=80,000\)
\(\mathrm{T} 1=0.0087\)
\(\mathrm{T} 2=0.001569\)
The gain and phase diagrams are shown in Figures 6 and 7.

\section*{ACCELERATION ERROR}

A tracking converter employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant \(\mathrm{K}_{\mathrm{a}}\) of the converter.
\[
\mathrm{K}_{\mathrm{a}}=\frac{\text { Input Acceleration }}{\text { Error in Output Angle }}
\]

The numerator and denominator have the same units. \(\mathrm{K}_{\mathrm{a}}\) does not define maximum acceleration, only the error due to acceleration, maximum acceleration is in the region of 5 times the \(\mathrm{K}_{\mathrm{a}}\) figure. The following is an example using the \(\mathrm{K}_{\mathrm{a}}\) of the SDC1740.

Acceleration of 50 revolutions \(\sec ^{-2}\) with \(\mathrm{K}_{\mathrm{a}}=56000\)
Error in LSBs \(=\frac{50 \times 16384}{56000}=14.62 \mathrm{LSBs}\)


Figure 4. SDC/RDC1740 Gain Plot


Figure 5. SDC/RDC1740 Phase Plot


Figure 8. SDC/RDC1740/41/42 MTBF Curve


Figure 6. SDC/RDC1741/1742 Gain Plot


Figure 7. SDC/RDC1741/1742 Phase Plot

\section*{RELIABILITY}

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.
As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217E, Figure 8 shows the MTBF in years versus case temperature in naval sheltered conditions for SDC/RDC1740/41/42.

\section*{ORDERING INFORMATION}

For full definition, the converter part number should be suffixed by an option code. All the standard options and their option codes are shown below. For options not shown, please consult Analog Devices.


\section*{OTHER PRODUCTS}

Many other hybrid products concerned with the conversion of synchro data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.
The SDC/RDC1767 and SDC/RDC1768 are hybrid synchro-to-digital converters with isolating microtransformers similar to the SDC/RDC1740/41/42 described on this data sheet with the additional features of analog velocity output and dc error output.
The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts, over a frequency range of 0 to 10 kHz .
The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output hybrid digital-to-resolver converters. The accuracies available are \(\pm 2\) and \(\pm 4\) arc mins, and the outputs can supply 2 VA at 7 V rms.

FEATURES
40-Pin Hybrid
Tachogenerator Velocity Output
User Selectable Resolution
DC Error Output
Sub LSB Output
Angle Offset Input
Reference Frequency of \(\mathbf{2 k H z}\) to \(\mathbf{1 0 k H z}\)
Logic Outputs for Extension Pitch Counter
APPLICATIONS
Numerical Control of Machine Tools
Feed Forward Velocity Stabilizing Loops
Robotics
Closed Loop Motor Drives
Brushless Tachometry
Single Board Controllers

\section*{GENERAL DESCRIPTION}

The 1S74 is a hybrid device that converts standard resolver inputs to digital position and analog velocity outputs. All the essential features of multiturn or multipitch operation are included for numerically controlled machine tool and velocity feedback applications.
Typically, the input signal would be obtained from a brushless resolver and the resolver/converter combination gives a parallel absolute angular output word similar to that provided by an absolute encoder. The ratiometric conversion principle of the 1S74 ensures high noise immunity and tolerance of lead length when the converter is at a distance from the resolver.
In conjunction with the IPA1764 preamplifier, the IS74 is also suitable for use with Inductosyns \({ }^{\circledR}\).
The output word is in three-state digital logic form with a high and low byte enable input so that the converter can communicate with an 8 - or 16-bit digital highway.
A unique feature of the converter is its internally generated tachogenerator velocity output offering a linear voltage-speed relationship. Only one external resistor is required to scale the velocity output to the user's chosen volts/rpm relationship.
Repeatability is 1LSB under constant temperature conditions.
The resolution of the 1S74 converter is user selectable by means of applying a specific binary code to two of the converter's pins.
Four resolutions can be selected, all operating over a frequency range of 2 kHz to 10 kHz .
10 bit up to 40,800 revolutions per minute.
12 bit up to 10,200 revolutions per minute.
14 bit up to 2,550 revolutions per minute.
16 bit up to 630 revolutions per minute.

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{APPLICATIONS}

The 1S74 has been designed for motor position control in the CNC, robotic and military fields. The use of a type 2 tracking servo loop circuit with high inherent noise immunity, makes the product ideally suited to these applications.

\section*{USER BENEFITS}

Allows both velocity and position measurement from a single, low cost, standard, brushless resolver.
80 dB dynamic range of velocity output.
\(0.5 \%\) ripple on velocity signal.
\(0.1 \%\) linearity of velocity signal.
Cost effective tachogenerator/encoder replacement.
Tracks at 5 to 10 times the rate of equivalent resolution encoders.
Analog output for interpolation between digital codes.
Direction and Ripple Clock (Datum) outputs facilitate revolution counting.
Hybrid construction offering small size and MTBF of \(>200\) years at \(50^{\circ} \mathrm{C} \mathrm{GB}\).
MIL operating temperature range and spec. options available.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Resolution & 10 Bits & 12 Bits & 14 Bits & 16 Bits & Units \\
\hline \multicolumn{6}{|l|}{RESOLVER INPUTS} \\
\hline Signal Voltage & 2.0 ( \(\pm 5 \%\) ) & * & * & * & V rms \\
\hline Reference Voltage & 2.0 (+50\%-20\%) & * & * & * & V rms \\
\hline Signal \& Reference Frequency & \(2 \mathrm{k}-10 \mathrm{k}\) & * & * & * & Hz \\
\hline Signal Input Impedance & 10 (min) & * & * & \(\star\) & \(\mathrm{M} \Omega\) \\
\hline Allowable Phase Shift & 125 & * & * & * & \(\mathrm{k} \Omega\) \\
\hline Allowable Phase Shift (Signal to Reference) & \(\pm 10\) & * & * & * & Degrees \\
\hline \multicolumn{6}{|l|}{POSITION OUTPUT} \\
\hline Resolution & 10 & 12 & 14 & 16 & Bits \\
\hline 1 LSB & 0.35 & 0.088 & 0.022 & 0.0055 & Degrees \\
\hline \multicolumn{6}{|l|}{Accuracy (maximum error over temperature range)} \\
\hline \multirow[t]{2}{*}{5 YO} & \(\pm 25.0\) (0.42) & \(\pm 8.5\) (0.14) & \(\pm 5.3\) (0.09) & \(\pm 4.0\) (0.07) & arc-mins (degrees) \\
\hline & \(\pm 0.12\) & \(\pm 0.04\) & \(\pm 0.025\) & \(\pm 0.019\) & \%F.S. \\
\hline \multirow[t]{2}{*}{4YO} & \(\pm 25.0\) (0.42) & \(\pm 8.5\) (0.14) & \(\pm 5.3\) (0.09) & \(\pm 2.6\) (0.04) & arc-mins (degrees) \\
\hline & \(\pm 0.12\) & \(\pm 0.04\) & \(\pm 0.025\) & \(\pm 0.012\) & \% F.S. \\
\hline Digital Position Output Format & Parallel natural binary & * & * & * & \\
\hline Load & 6 (max) & * & \(\star\) & \(\star\) & LSTTL \\
\hline Monotonicity & Guaranteed & * & * & * & \\
\hline Repeatability & 1 & * & * & * & LSB \\
\hline \multicolumn{6}{|l|}{DATA TRANSFER} \\
\hline Busy Output & Logic "Hi" when busy & * & \(\star\) & * & \\
\hline Load & 6 (max) & \(\star\) & * & * & LSTTL \\
\hline Busy Width & 380 (min) 530 (max) & * & * & * & ns \\
\hline ENABLE INPUTS & Logic "Lo" to enable & \(\star\) & \(\star\) & * & \\
\hline Load & 1 & \(\star\) & * & * & LSTTL \\
\hline Enable \& Disable Times & 250 (max) & \(\star\) & \(\star\) & * & ns \\
\hline INHIBIT INPUT & Logic "Lo" to inhibit & \(\star\) & * & \(\star\) & \\
\hline Load & 1 & * & * & * & LSTTL \\
\hline Direction Output (DIR) & \multicolumn{5}{|l|}{Logic "Hi" when counting up, logic "Lo" when counting down.} \\
\hline Load & 6 (max) & * & * & * & LSTTL \\
\hline Ripple Clock (RC) & Negative pulse indicating whe vice versa. & ternal counter & change from & ' 1 's" to all "0's' & \\
\hline Load & 6(max) & * & * & * & LSTTL \\
\hline Width & \(1 \mu(\max ) 850 \mathrm{n}(\min )\) & \(\star\) & \(\star\) & * & secs \\
\hline \multicolumn{6}{|l|}{DYNAMICCHARACTERISTICS} \\
\hline \multicolumn{6}{|l|}{Tracking Rate} \\
\hline with \(\pm 15 \mathrm{~V}\) Supplies & 40,800 (min) & 10,200 (min) & 2,550 (min) & 630 (min) & rpm \\
\hline with \(\pm 12 \mathrm{~V}\) Supplies & 34,680 (min) & 8,670 (min) & 2,168 (min) & 536 (min) & rpm \\
\hline \multicolumn{6}{|l|}{Acceleration Constant} \\
\hline \(\mathrm{K}_{\mathrm{a}}\) & 220,000 & * & * & * & \(\sec ^{-2}\) \\
\hline Settiing Time ( \(1 / ソ^{\text {c }}\) step input) & 25 (max) & 35 (max) & 60 (max) & 120 (max) & ms \\
\hline Bandwidth & 230 & * & * & * & Hz \\
\hline \multicolumn{6}{|l|}{VELOCITY OUTPUT} \\
\hline Polarity & Positive for increasing angle & * & * & * & \\
\hline Tachogenerator Voltage Scaling & 0.25 & 1.00 & 4 & 16 & V/K rpm \\
\hline Scale Factor Accuracy & \(\pm 1\) (max) & \(\star\) & * & * & \% of output \\
\hline Scale Factor Tempco & 200 (max) & * & \(\star\) & \(\star\) & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline Reversion Error & \(\pm 0.2(\mathrm{max})\) & * & * & * & \% \\
\hline Reversion Error Tempco & 50 (max) & * & \(\star\) & * & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline Linearity & 0.1 & * & * & * & \% of output \\
\hline Over Full Temperature Range & 0.25 (max) & * & * & * & \% of output \\
\hline \multicolumn{6}{|l|}{Ripple and Noise} \\
\hline Steady State ( 200 Hz B/W) & 100 & 150 & 300 & 1300 & \(\mu \mathrm{V}\) rms \\
\hline Dynamic Ripple (av-pk) & 0.5 (max) & \(\star\) & \(\star\) & * & \% of output \\
\hline Zero Offset & \(\pm 500\) & * & * & \(\star\) & \(\mu \mathrm{V}\) \\
\hline Zero Offset Tempco & 50 (max) & * & \(\star\) & * & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Output Load & 5 (min) & * & * & * & \(\mathrm{K} \Omega\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Resolution & 10 Bits & 12 Bits & 14 Bits & 16 Bits & Units \\
\hline \multicolumn{6}{|l|}{SPECIAL FUNCTIONS} \\
\hline dc Error Output Voltage & 450 & * & * & * & \(\mathrm{mV} / \mathrm{deg}\) \\
\hline Inter LSB Output & \(\pm 1( \pm 20 \%)\) & \(\star\) & \(\star\) & * & V/LSB \\
\hline Load & 1 k (min) & * & \(\star\) & * & \(\Omega\) \\
\hline Angle Offset Input (over operating temperature range) & 320 ( \(\pm 10 \%\) ) & * & * & \(\star\) & nA/LSB \\
\hline Maximum Input & 32 & * & * & * & LSB \\
\hline \multicolumn{6}{|l|}{POWER REQUIREMENTS} \\
\hline \multicolumn{6}{|l|}{Power Supplies} \\
\hline \(\pm \mathrm{V}_{\text {S }}\) & \(\pm 15( \pm 5 \%)\) or \(\pm 12( \pm 5 \%)\) & * & * & * & V dc \\
\hline \(+5 \mathrm{~V}\) & +4.75 to +5.25 & * & * & * & Vdc \\
\hline \multicolumn{6}{|l|}{Power Supply Consumption} \\
\hline \(+\mathrm{V}_{\text {S }}\) & 30 (max) & * & * & * & mA \\
\hline \(-\mathrm{V}_{\text {S }}\) & 30 (max) & * & * & * & mA \\
\hline \(+5 \mathrm{~V}\) & 125 (max) & * & * & * & mA \\
\hline Power Dissipation & 1.5 (max) & * & * & * & W \\
\hline \multicolumn{6}{|l|}{TEMPERATURE RANGE} \\
\hline Operating 5YO Option & 0 to +70 & \(\star\) & * & * & \({ }^{\circ} \mathrm{C}\) \\
\hline 4YO Option & -55 to +125 & * & * & \(\star\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage 5YO Option & -55 to +125 & * & * & * & \({ }^{\circ} \mathrm{C}\) \\
\hline 4YO Option & -60 to +150 & * & * & * & \({ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{6}{|l|}{DIMENSIONS} \\
\hline 5YOOption & \[
2.1 \times 1.1 \times 0.195
\] & * & * & * & Inches \\
\hline & \[
(53.5 \times 28 \times 4.95)
\] & * & \(\star\) & \(\star\) & \[
(\mathrm{mm})
\] \\
\hline 4YO Option & \[
\begin{aligned}
& 2.14 \times 1.14 \times 0.18 \\
& (54.5 \times 29 \times 4.6)
\end{aligned}
\] & \(\star\) & * & * & Inches (mm) \\
\hline WEIGHT & 1(28) & * & * & * & oz. (grams) \\
\hline
\end{tabular}

Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM INPUTS (with respect to GND)}
\begin{tabular}{|c|c|}
\hline \(+\mathrm{V}_{\mathrm{s}}{ }^{1}\) & 0 V to +17 Vdc \\
\hline - \(\mathrm{V}^{1}{ }^{1}\) & 0 V to -17 V dc \\
\hline \(+5 \mathrm{~V}^{2}\) & 0 V to +6.0 V dc \\
\hline Reference & \(\pm 17 \mathrm{~V}\) dc \\
\hline Sine & \(\pm 17 \mathrm{Vdc}\) \\
\hline Cosine & \(\pm 17 \mathrm{Vdc}\) \\
\hline Any Logical Input & V to +5.5 V \\
\hline
\end{tabular}

\section*{CAUTION:}
1. Correct polarity voltages must be maintained on the \(+\mathrm{V}_{\mathrm{S}}\) and \(-V_{s}\) pins.
2. The +5 volt power supply must never go below GND potential.

\section*{FUNCTIONAL DIAGRAM}


\section*{OPERATION OF THE CONVERTER}

The lS74 is a tracking converter, this means that the output automatically follows the input for speeds up to the maximum tracking rate for the resolution option. No convert command is necessary as the conversion is initiated by each LSB increment of the input. Each LSB increment of the converter initiates a BUSY pulse.

\section*{POSITION OUTPUT}

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.

The static angular accuracy quoted for each converter type is the worst case error that can occur over the full operating temperature range with the following input conditions:
a) Signal input amplitudes within \(5 \%\) of the nominal values.
b) Signal and reference frequency within the specified operating range.
c) Phase shift between signal and reference less than 10 degrees.
d) Signal and reference waveform harmonic distortion less than 10 percent.

These test conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. in practice, the converters can be used well outside these operating conditions providing the following points are observed.

\section*{SIGNAL AMPLITUDE (SINE AND COSINE INPUTS)}

The amplitude of the signal inputs should be maintained within \(5 \%\) of the nominal values if full performance is required from the analog outputs and inputs of the converter such as velocity, inter LSB position and angle offset.
The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than \(10 \%\) will result in a dramatic loss in accuracy due to internal overload. Reducing level will result in a steady decline in accuracy. With the signal levels at \(50 \%\) of the correct value the angular error will increase by an amount equivalent to 1.3LSB. At this level the repeatability will also degrade to 2 LSB and the dynamic response will also change, since the \(\mathrm{K}_{\mathrm{a}}\) is proportional to signal level.

\section*{PIN CONNECTIONS}
\begin{tabular}{|c|c|c|c|}
\hline 12 & 0 & PIN 10 & 13 \\
\hline 11 & 0 & 0 & 14 \\
\hline 10 & 0 & 0 & 15 \\
\hline 9 & 0 & 0 & 16 \\
\hline 8 & 0 & 0 & SC2 \\
\hline 7 & 0 & 0 & SC1 \\
\hline 6 & 0 & 0 & INH \\
\hline 5 & 0 & 0 & BUSY \\
\hline 4 & 0 & BOTTOM 0 & \(\mathrm{R}_{\text {Ext }}\) \\
\hline 3 & 0 & VIEW 0 & VEL \\
\hline 2 & 0 & 0 & ANGLE OFFSET \\
\hline 1 & 0 & 0 & GND REF \\
\hline ENL. & 0 & 0 & INTER LSB \\
\hline ENM & 0 & 0 & RC \\
\hline GND & 0 & 0 & DIR \\
\hline +5V & 0 & 0 & CASE \\
\hline \(+\mathrm{V}_{\mathrm{s}}\) & 0 & 0 & REF \\
\hline \(-V_{s}\) & 0 & 0 & AGND \\
\hline N/C & 0 & 0 & SIN \\
\hline DCER & 0 & 0 & cos \\
\hline \multicolumn{4}{|l|}{NOTES} \\
\hline \multicolumn{4}{|l|}{1. "REXT" SHOULD BE CONNECTED TO "VEL" FOR UNITY GAIN.} \\
\hline 2. CASE & N C & ECTED ON 460 OP & ON ONLY \\
\hline
\end{tabular}

SIGNAL AND REFERENCE FREQUENCY
Any frequency within the specified range of the converter may be used. It should be noted that the signal and reference input voltages must be in resolver format.

\section*{REFERENCE VOLTAGE LEVEL}

The amplitude and waveform of the reference signal applied to the converter's input is not critical, however it is essential that the zero crossing points are maintained in the correct place to drive the converter's phase sensitive detector.

\section*{HARMONIC DISTORTION}

The amount of harmonic distortion allowable on the signal and reference lines mainly depends on the type of transducer being used.
Square and triangle waveforms can be used but the input levels should be adjusted so that the average value after rectification is 1.9 volts. (For example - a square wave should be 1.9 V peak.)

NOTE: The figure specified of \(\mathbf{1 0 \%}\) harmonic distortion is for calibration convenience only.

PHASE SHIFT (BETWEEN SIGNAL AND REFERENCE)
See Section on "Dynamic Accuracy vs. Resolver Phase Shift".

\section*{RESOLUTION PROGRAMMING}

The 1S74 converter can be programmed for resolutions of 10 , 12,14 , and 16 bit by applying a binary code to the pins " SCl " and "SC2".

The dc error output and maximum revolutions per minute for full scale are scaled internally according to the particular zecolution selected.
Table I gives the binary code, dc error output and maximum tracking rate for the resolutions available.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Resolution} & \multicolumn{2}{|l|}{Binary Code} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { DC Error } \\
& (\mathrm{mV} / \mathrm{Bit})
\end{aligned}
\]} & \multirow[t]{2}{*}{Tracking Rate for FS ( \(\pm 10 \mathrm{~V}\) ) rpm} \\
\hline & SC1 & SC2 & & \\
\hline 10 Bit & 0 & 0 & 160 & 40,800 \\
\hline 12 Bit & 0 & 1 & 40 & 10,200 \\
\hline 14 Bit & 1 & 0 & 10 & 2,550 \\
\hline 16 Bit & 1 & 1 & 2.5 & 630 \\
\hline
\end{tabular}

NOTE: When changing resolution under dynamic conditions, a period of uncertainty will exist before position and velocity data is valid.

For more information ask for the relevant application note.

\section*{DATA TRANSFER}

BUSY Output:
The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the analog equivalent of an LSB and the internal counter is incremented or decremented.

\section*{INHIBIT Input:}

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.
NOTE: With the INHIBIT input pin in the "Hi" TTL state, data will be transferred automatically to the output latches.

\section*{ENABLE Inputs:}

Two ENABLE inputs are provided, \(\overline{\text { ENABLE } M}\) for the most significant 8 -bits and ENABLE L for the least significant remainder. These ENABLES determine the state of the output data. A TTL logic "Hi" maintains the output data pins in a high impedance condition, the application of a logic "Lo" presents the data in the latches to the output pins. The operation of these ENABLES has no effect on the conversion process.
Two methods are available for transferring data, by using the inputs and outputs described.
One method is to transfer data when the BUSY is in a "Lo" state or clock the data out on the trailing edge of the BUSY pulse. Both the INHIBIT and the ENABLES must be in their correct state of "Hi" and "Lo's" respectively.
The alternative method is to use the INHIBIT input. Data will always be valid one microsecond after the application of a logic "Lo" to the INHIBIT. This is regardless of the time when the INHIBIT is applied.

\section*{RIPPLE CLOCK (RC) AND DIRECTION (DIR) OUTPUTS:}

As the digital output of the converter passes through the major carry, i.e., all " 1 's" to all " 0 's" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.


Figure 1. Timing Diagram

The DIRECTION (DIR) logic output indicates the direction of input rotation and this data is always valid in advance of the RIPPLE CLOCK pulse, and stays valid until the direction changes (see Timing Diagram).
These two logic outputs are provided so that the user can count the input revolutions or pitches. An external extension counter is required. Figure 2 shows the application circuit which should be used to perform this counting function.


Figure 2. Connections for Use with LS Extension Counters

\section*{VELOCITY OUTPUT}

The tracking conversion technique produces an internal signal at the input to the voltage controlled oscillator (VCO) that is proportional to the rate of the input angle. In the 1 S 74 additional circuitry is included to linearize this signal, which is closely characterized, producing a high quality tachogenerator velocity output at the VELOCITY (VEL) pin.
This analog tachogenerator velocity output is resistively scaled internally to give a full scale output of \(\pm 10 \mathrm{~V}\) dc at the specified tracking rate for the converter.
However, a full scale output of \(\pm 10 \mathrm{~V}\) dc can be obtained for lower speeds by changing the gain of the internal scaling amplifier using only an external resistor. The external resistor, \(\mathrm{R}_{\text {EXT }}\), should be connected between " \(\mathrm{R}_{\text {EXT }}\) " pin and ground, and calculated using the following equation.
\[
\mathbf{R}_{\mathrm{EXT}}=\frac{10 \times \mathrm{A}}{\mathrm{~B}-\mathrm{A}} \mathrm{k} \text { ohms }
\]

Where \(A=\) required rpm to be represented by \(\pm 10 \mathrm{~V}\) FS \(B=\) specified rpm for the converter.
NOTE: A cannot be greater than B and for unity gain "VEL" and " \(\mathrm{R}_{\text {EXT }}\) " pins should be linked.
Ripple and noise on the velocity signal consists of two compo-nents-steady state noise and dynamic noise.
Steady state noise-this is internally generated noise produced by the converter's circuitry and is the only noise signal present under static input conditions.

Dynamic noise-this is the noise produced, in addition to steady state noise, under dynamic operating conditions.
The two main components of the dynamic noise signal are due to the "non-zero" angular error of the resolver/converter combination. The figures given in the specification are typical for a size 11,7 arc-minutes, brushless resolver.

It should be noted that when operating at low tracking rates it is critical to maintain the signal input voltage at its nominal value in order to keep the noise level on the velocity signal to an absolute minimum. The effect of variation in signal voltage at low tracking rates is to produce low energy spikes on the velocity output on the rising edge of the BUSY pulse. The amplitude of these spikes will be in the region of \(30 \mu \mathrm{~V}\) per percent variation in signal input voltage level.
NOTE: The velocity signal output and max tracking rate derates by \(15 \%\) (max) for operation with \(\pm 12\) volt power supplies.

\section*{SPECIAL FUNCTIONS}

DC ERROR: The signal at the output of the phase sensitive detector is the input to the internal nulling loop and hence is proportional to the error between the input angle and the output digital angle. As the converters are a type 2 servo loop, this DC ERROR signal will increase if the output angle fails to track the input for any reason. It is therefore an indication that the input has exceeded the maximum tracking rate of the converter, or due to some internal malfunction, the converter is unable to reach a null. By the use of two external comparators this voltage can be used as a "built in test".
INTER LSB OUTPUT: In order to overcome the "free play" inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of the digital angle output.
The output is therefore proportional to the inter LSB resolved position with a maximum output representing 1LSB.


Figure 3.
Figure 3 illustrates how the INTER LSB output compensates for the instances where, due to hysteresis, there is no change in the digital count output for 1LSB change in input angle. The sum of the digital count output and INTER LSB output equals the actual input angle.
ANGLE OFFSET: A unique feature of the 1S74 converter is the angle offset input which allows the user to electrically "rotate" the input shaft of the resolver.
Injecting a current of 320 nA into the angle offset input pin will offset the digital output of the converter by 1LSB relative to the angle defined by the resolver inputs. It is recommended that an
offset equivalent to no greater than 30LSB's be applied to this input.
This input is a virtual ground, therefore a current source can be generated by a voltage source connected by a single resistor.

\section*{DYNAMIC PERFORMANCE}

The transfer function of the converter is given below:


Positional Transfer Function:
\[
\begin{aligned}
& \frac{\theta_{\mathrm{OUT}}}{\theta_{\mathrm{IN}}}=\frac{\mathrm{K}_{1} \mathrm{~K}_{2}}{\mathrm{~s}^{2}} \cdot \frac{1+\mathrm{sT} \mathrm{~T}_{1}}{1+\mathrm{sT}_{2}} \text { open loop } \\
& \frac{\theta_{\mathrm{OUT}}}{\theta_{\mathrm{IN}}}=\frac{1+s T_{1}}{1+s T_{1}+\frac{\mathrm{s}^{2}}{\mathrm{~K}_{1} \mathrm{~K}_{2}}+\frac{\mathrm{s}^{3} \mathrm{~T}_{2}}{\mathrm{~K}_{1} \mathrm{~K}_{2}}} \text { closed loop }
\end{aligned}
\]
where \(K_{1} K_{2}=K_{a}\)
Tachogenerator Transfer Function:
\[
\begin{aligned}
& \frac{\text { Tachogenerator Output }}{\theta_{\mathrm{IN}}}=\frac{\mathrm{K}_{1}\left(1+\mathrm{sT} \mathrm{~T}_{1}\right)}{\mathrm{s}\left(1+\mathrm{sT} T_{2}\right)} \text { open loop } \\
& \frac{\begin{array}{c}
\text { Tachogenerator } \\
\text { Output }
\end{array}}{\theta_{\mathrm{IN}}}=\frac{\mathrm{s}\left(1+\mathrm{sT} T_{1}\right)}{\mathrm{K}_{2}\left(1+\mathrm{sT} \mathrm{~T}_{1}\right)+\frac{\mathrm{s}^{2}}{\mathrm{~K}_{1}}+\frac{\mathrm{s}^{3} \mathrm{~T}_{2}}{\mathrm{~K}_{1}}} \text { closed loop } \\
& \text { Where: } \mathrm{K}_{1}=3.23 \\
& \mathrm{~K}_{2}=68.2 \times 10^{3} \\
& \mathrm{~K}_{\mathrm{a}}=220 \times 10^{3} \\
& \mathrm{~T}_{1}=4.46 \mathrm{~ms} \\
& \mathrm{~T}_{2}=0.21 \mathrm{~ms}
\end{aligned}
\]

Refer: Figures 4 and 5


Figure 4. Gain Plot


Figure 5. Phase Plot
DYNAMIC ACCURACY VS. RESOLVER PHASE SHIFT
Under static operating conditions phase shift between signal and reference lines theoretically does not affect the converter's static accuracy:

However, when rotating, most resolvers, particularly those of the brushless type, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions, to an additional error defined by:

\section*{\(\frac{\text { SHAFT SPEED (RPS) } \times \text { Phase Shift (DEGS) }}{\text { Reference Frequency }}\)}

For example, for a phase shift of \(20^{\circ}\), a shaft rotation of 22 rps and a reference frequency of 5 kHz , the converter will exhibit an additional error of:
\[
\frac{20 \times 22}{5000}=0.088^{\circ}
\]

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver.

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.


Figure 6. Electrical Connections

\section*{CONNECTING THE CONVERTER}

The electrical connection of the converter is straight-forward. The power supply voltages connected to \(+V\), and \(-V\), pins can be \(\pm 12 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) but must not be reversed. The +5 V supply connects to the +5 V pin and should not be allowed to become negative with respect to the GND pin.
It is suggested that decoupling capacitors are connected in parallel between the power lines \(\left(+V_{s},-V_{s}\right.\) and +5 V ) and GND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The converter has some \(\mathrm{H} / \mathrm{F}\) decoupling provided internally, as well as input protection on the signal and reference inputs.

The resolver connections are made to the sine and cosine inputs, reference and analog ground as shown in the electrical connection diagram (Figure 6). The 2 V rms reference supply, which can be provided by the OSC1758 oscillator, should be connected to the resolver rotor.

\section*{1574}

PROCESSING FOR HIGH RELIABILITY
STANDARD PROCESSING
As part of the standard manufacturing procedure, all converters receive the following processing:

Process

\section*{Condition}
1. Pre-Cap Visual Inspection
2. Burn-In
3. Constant Acceleration

In-House Criteria
\(70^{\circ} \mathrm{C}\)
4. Gross Leak Test In-House Criteria
5. Final Electrical Test Performed at \(25^{\circ} \mathrm{C}\)

\section*{HI-REL PROCESSING}

All models ordered to high reliability requirements will be identified with a \(B\) suffix, and will have received the following processing:
1. Internal visual inspection
2. Stabilization bake, 24 hours at \(150^{\circ} \mathrm{C}\)
3. Temperature cycling, \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
4. Constant acceleration, 5000 g
5. Powered burn-in, 160 hours at \(125^{\circ} \mathrm{C}\)
6. Final electrical test at \(T_{\text {min }}\) and \(T_{\text {max }}\)
7. Seal test, fine and gross
8. External visual inspection

\section*{ORDERING INFORMATION}

1S74


OUTLINE DIMENSIONS
Dimensions Shown in inches and (mm).
PACKAGE FOR 560 OPTION


PACKAGE FOR 460 AND 460B OPTIONS


\section*{OTHER PRODUCTS}
1S14/1S24/1S44/1S64-
IS10/1S20/1S40/1S60/1S61-
IRDC1732-
IPA1751-
OSC1754-
OSC1758-
IPA1764-
MCI1794-

10-, 12-, 14- and 16-Bit Hybrid Resolver-to-Digital Converters with High Specification Tachometer Output.
\(10-, 12-, 14\) - and two \(16-\) Bit Inductosyn \({ }^{\text {TM/ }}\) / Resolver-to-Digital Converters (Hybrid) Inductosyn \({ }^{\text {TM }} /\) Resolver-to-Digital Converter (Hybrid), Low Cost
Inductosyn \({ }^{\text {TM }}\) Pre-Amplifier
Power Oscillator
Power Oscillator (Hybrid)
Inductosyn \({ }^{\text {TM }}\) Pre-Amplifier (Hybrid)
3 Channel Inductosyn \({ }^{\text {TM }} /\) Resolver-to-Digital Converter (Multibus Compatible Card)

FEATURES
Internal Signal Conditioning
Direct Conversion to Digits
Reference Frequency \(\mathbf{4 0 0 H z}\) or \(\mathbf{1 k H z}\) to \(\mathbf{1 0 k H z}\) High MTBF
No External Trims
Absolute Encoding
APPLICATIONS
Industrial Measurement and Gauging
Numerical Control
Avionic Control Systems
Valves and Actuators
Limit Sensing

\section*{GENERAL DESCRIPTION}

The 2S50 series converters translate the outputs from LVDT and RVDT transducers into digits directly. No signal conditioning, trims, preamplifiers, demodulators or filters are required. The 2 S 50 series can also be used as general purpose ratiometric A-toD converters; very compatible with load cells, strain gauge bridges, some pressure transducers and interferometers.
The 2S50 linearly converts ac signals into an 11-bit parallel digital word. The digital output is an offset binary word which is the ratio of the signal and reference inputs. When used with LVDT and RVDT transducers, the digital output represents the linear or rotary displacements of the transducer. The converter is a continuous tracking type using a type 2 servo loop.

\section*{PRINCIPLE OF OPERATION}

The 2 S50 is a tracking converter. This means that the output automatically follows the input without the necessity of a convert command.
A conversion is initiated by a change of input signal equivalent to 1LSB of the output.
Each LSB increment of the output is indicated by a "Busy" pulse.

With an LVDT connected to give a null at center position, the output will track the input from digital " \(1+\) all zeroes" to digital "all ones" for plus full scale, and digital " \(1+\) all zeroes" to digital "all zeroes" for negative full scale.
The \(2 S 50\) operates only on the ratio of the two inputs for the conversion process. As such the whole system, consisting of excitation oscillator, LVDT and converter, is insensitive to change in excitation voltage, amplitude, frequency and waveshape.
Since a phase sensitive demodulator is included with the conversion loop of the 2 S 50 , the system has a high rejection to signals that are not phase and frequency coherent with the excitation voltage. This feature, combined with ratiometric conversion gives a very high standard of integrity to digitized LVDT and RVDT systems.

FUNCTIONAL BLOCK DIAGRAM


\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{l}
\(-V_{s}\) \\
\(+V_{s}\) \\
+5 V \\
GND \\
\\
\(\left.\begin{array}{l}\text { Bit } 1-11 \\
\text { Ref } \mathrm{Hi} \\
\text { Diff } \mathrm{Hi} \\
\text { Ref Lo } \\
\text { Diff Lo }\end{array}\right\}\) \\
\hline INHIBIT
\end{tabular}

\section*{BUSY}

ENABLE

CASE

N/C
Logic supply. Reference voltage low.
Parallel output data bits.
Analog reference input (Hi).
Analog difference input \((\mathrm{Hi})\).
Analog reference input (Lo).
Analog difference input(Lo). track. while BUSY is "Hi".

Main negative power supply -15 V dc.
Main positive power supply +15 V dc.

Power supply ground. Digital ground.

Inhibit logic input. Taking this pin "Lo" inhibits data transfer from counter to output latches. The conversion loop continues to

Converter BUSY. A 'Hi" output indicates that the output latches are being updated. Data should not be transferred from the converter

The output data bits are set to a low impedance state by application of a logic "Lo".

\section*{ORDERING INFORMATION}


This should normally be grounded. Case can be taken to any voltage with a low impedance up to \(\pm 20 \mathrm{~V}\).
Pins designated N/C not connected internally.
\(X=50\) to \(+70^{\circ} \mathrm{C}\) operating temperature range (Ceramic Package)

2S50-SPECIFICATIONS
(typical @ \(+25^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline Models & 2S50/510 & 2S50/560 & 2S50/410 & 2S50/460 \\
\hline RESOLUTION & 11 Bits & * & * & * \\
\hline ACCURACY \({ }^{1}\) & 0.1\%(Full Scale) & 0.1\% & 0.2\% & 0.2\% \\
\hline LINEARITY & \(\pm 1 / 2 \mathrm{LSB}\) & * & * & * \\
\hline REFERENCE FREQUENCY & 400 Hz & \(1 \mathrm{kHz}-10 \mathrm{kHz}\) & 400 Hz & \(1 \mathrm{kHz}-10 \mathrm{kHz}\) \\
\hline SIGNAL INPUTS \({ }^{2}\) & 2.5 V rms & * & * & * \\
\hline INPUTIMPEDANCE & \(5 \mathrm{M} \Omega\) (min) & * & * & * \\
\hline SLEW RATE (Min) & 200LSB/ms & 400LSB/ms & 200LSB/ms & 400LSB/ms \\
\hline SETTLING TIME (99\% FS Step) & 50 ms & 25 ms & 50 ms & 25 ms \\
\hline ACCELERATION CONSTANT ( \(\mathrm{k}_{\mathrm{a}}\) ) & 70,000 & 650,000 & 70,000 & 650,000 \\
\hline BUSY PULSE & \[
\begin{aligned}
& 1 \mu \mathrm{~s}(\max ) \\
& \text { 1LSTTL Load }
\end{aligned}
\] & \[
\begin{aligned}
& \star \\
& \star
\end{aligned}
\] & \[
\star
\] & \\
\hline INHIBIT INPUT & \begin{tabular}{l}
Logic "Lo" to Inhibit \\
1 LSTTLLoad
\end{tabular} & \[
\star
\] &  & \\
\hline POWER DISSIPATION & 550 mW & * & * & * \\
\hline POWER SUPPLIES \({ }^{3}\) & \[
\begin{aligned}
& \text { - 15V@18mA (typ) } 25 \mathrm{~mA}(\max ) \\
& \text { +15V@18mA(typ) } 25 \mathrm{~mA}(\max ) \\
& +5 \mathrm{~V} @ 3 \mathrm{~mA}(\max )
\end{aligned}
\] & * & * & \\
\hline \begin{tabular}{l}
TEMPERATURERANGE \\
Operating Storage
\end{tabular} & \[
\begin{aligned}
& 0 \text { to }+70^{\circ} \mathrm{C} \\
& -60^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{aligned}
\] &  & \[
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] & \[
\star \star
\] \\
\hline DIMENSIONS & \[
\begin{aligned}
& 1.72^{\prime \prime} \times 1.1^{\prime \prime} \times 0.205^{\prime \prime} \\
& (43.5 \times 28.0 \times 5.2 \mathrm{~mm})
\end{aligned}
\] & \[
{ }_{\star}^{*}
\] & \[
\begin{aligned}
& 1.74^{\prime \prime} \times 1.14^{\prime \prime} \times 0.28^{\prime \prime} \\
& (44.2 \times 28.9 \times 7.1 \mathrm{~mm})
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline \begin{array}{l}
\text { ** }
\end{array} \\
\hline \star
\end{array}
\] \\
\hline WEIGHT & 1 oz . \(\mathbf{2 8 \mathrm { g }}\) ) & * & * & * \\
\hline PACKAGEOPTIONS \({ }^{4}\) & DH-32E & DH-32E & M-32 & M-32 \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Accuracy applies over \(\pm 20 \%\) signal voltage, \(\pm 20 \%\) excitation frequency and full temperature range, and for not greater than \(3^{\circ}\) phase error between reference and difference inputs.
\({ }^{2}\) This is a nominal value.
\({ }^{3} \pm 12\) volts to \(\pm 17\) volts.
\({ }^{4}\) DH-32E \(=\) Bottom Brazed Ceramic DIP; \(M=\) Metal Platform DIP. For outline information
see Package Information section.
*Specifications same as \(\mathbf{2 S 5 0 / 5 1 0}\).
**Specifications same as 2S50/410.
Specifications subject to change without notice.

PIN CONFIGURATION


ABSOLUTE MAXIMUM INPUTS (with respect to GND)
\(+V_{\text {S }}\). . . . . . . . . . . . . . . . . . . . . . \(0 V\) to +17 V dc
-VE...............................
+5 V . . . . . . . . . . . . . . . . . . . . . 0 V to +5.5 V dc
Ref, Hi to Lo . . . . . . . . . . . . . . . . . . . . \(\pm 20 \mathrm{~V}\) dc
Diff, Hi to Lo . . . . . . . . . . . . . . . . . . . . \(\pm 20 \mathrm{~V}\) dc
Case to GND . . . . . . . . . . . . . . . . . . . . \(\pm 20 \mathrm{~V}\) dc
Any Logical Input . . . . . . . . . . . . -0.4 V to +5.5 V dc

\section*{FEATURES}

Direct Conversion of LVDT and RVDT Outputs into Digital Format
Ratiometric Conversion for Extremely High Stability
High Resolution (14-16 Bit) Parallel Digital Output
User Definable Input Gain
Quadrature Rejection
Operation Over 360 Hz to 11 kHz Frequency Range
Linearity Better than \(\pm \mathbf{0 . 0 1 \%}\)
Internal Bridge Completion Resistors
1 LSB Repeatability
75\% Overrange Capability
Extended Temperature Range Versions
APPLICATIONS
Direct LVDT/RVDT-to-Digital Conversion
Industrial Measurement and Gauging
Valve and Actuator Control
Limit Sensing
Aircraft Control Systems
Semiconductor Wafer Profiling
AC-to-Digital Conversion

\section*{GENERAL DESCRIPTION}

The 2S56 series of converters linearly converts the outputs of ac energized Linear and Rotary Variable Differential Transformers (LVDTs, RVDTs) directly into a high resolution digital format. For example, with a \(\pm 1 \mathrm{~mm}\) stroke LVDT, the least significant bit (LSB) of the 2 S 56 will represent 0.061 microns.

The \(2 S 58\), a high gain variant of the \(2 S 56\), can offer even higher positional resolution. Using the same \(\pm 1 \mathrm{~mm}\) stroke LVDT over a reduced range, the 2 S 58 can realize an LSB weighting of 1.22 nm .

The ratiometric conversion technique employed by the converters obviates the need for high stability oscillators. The performance quoted for the devices can be achieved with as much as a \(\pm 10 \%\) variation in reference amplitude.

The converters are complete - no signal conditioning, preamplifiers or filters are required. The user need only supply a suitable reference oscillator.
The converters operate on a Type II, tracking, servo loop principle which means that the digital output continuously follows the transducer input without the need for external convert commands as in conventional A-to-D converters. The conversion technique also ensures that there is no lag between digital output and transducer input under constant velocity conditions.
To facilitate interfacing with various types of LVDTs and RVDTs, all inputs are fully differential. In addition, the converters have the flexibility of setting the input gain with a single

\section*{FUNCTIONAL BLOCK DIAGRAM}

external resistor or link. In order to simplify the transducer interface, both the output of the gain stage as well as the reference voltage are brought out to enable simplified measurement.
The parallel digital output word is through tri-state drivers to enable direct connection to system data buses. Included is a High/Low byte enable which allows communication on both 8 and 16 -bit busses. A separate line is provided to indicate the direction of transducer travel. A BUSY pulse is provided indicating that data is changing and not valid for transfer.

\section*{APPLICATIONS/USER BENEFITS}

Because the 2S56 series of converters operates on the ratio of the transducer output signal to the excitation (reference) voltage, the entire measurement system is insensitive to changes in reference voltage, frequency and wave shape. The resulting stability makes conversion technique unrivaled, particularly in applications with poor voltage regulation.
The converters can also be connected in a mode which allows the \(2 \mathrm{~S} 54 / 56 / 58\) to be galvanically isolated from the excitation source. This configuration has the added benefit of minimizing the effect of phase shifts and signal input quadrature.
Because of the use of a phase sensitive demodulator in the tracking loop, the system has extremely high rejection of signals which are not phase and frequency coherent with the excitation voltage. The resulting noise immunity makes the converters an ideal choice for industrial and airborne applications.

The high precision of the conversion, together with the stability offered by ratiometric conversion, make the 2S56 series good candidates for applications previously beyond the capability of LVDTs. For example, the 2 S 58 can realize performance competitive with optical interferometric measurement systems.

\section*{2S54/2S56/2S58 - SPECIFICATIONS \({ }^{1}\)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Models & 2 S 54 & \(2 \mathrm{S56}\) & \(2 \mathrm{S58}\) & Comments & Units \\
\hline \[
\begin{aligned}
& \hline \text { DIGITAL OUTPUT } \\
& \text { Format } \\
& \text { Overrange }^{2}
\end{aligned}
\] & \[
\begin{aligned}
& \text { 14-Bit Binary } \\
& 75 \% \text { of FS }
\end{aligned}
\] & 16-Bit Binary & 16-Bit Binary & Output Coding Parallel Natural Binary & \\
\hline ```
INPUTS (DIFFERENTIAL)
    \(\mathrm{V}_{\mathrm{REF}}\)
    \(V_{2}\)
    \(V_{1}{ }^{3}\)
    Input Gain
    Input Impedance \(\left(V_{\text {REF }}, V_{1}\right)^{2}\)
    CMRR \({ }^{2}\)
        @ \(\times 1\) Gain
        @ \(\times 10\) Gain
        @ \(\times 50\) Gain
``` & \[
\begin{aligned}
& 2 \\
& 2 \\
& 0.2(\min ) 2.0(\mathrm{max}) \\
& \times 1 \text { to } \times 10 \\
& 1 \mathrm{G} \Omega \\
& \\
& 100(\mathrm{~min}) \\
& 100(\mathrm{~min}) \\
& \mathrm{NA}
\end{aligned}
\] &  & \[
\begin{aligned}
& 0.04(\mathrm{~min}) 0.2(\mathrm{max}) \\
& \times 10 \text { to } \times 50 \\
& 6 \mathrm{M} \Omega \\
& \\
& \mathrm{NA} \\
& 120(\mathrm{~min}) \\
& 120(\mathrm{~min})
\end{aligned}
\] & See "INPUT GAIN" and "SCALING INPUTS" & \begin{tabular}{l}
V rms \\
V rms \\
V rms \\
dB \\
dB \\
dB
\end{tabular} \\
\hline \begin{tabular}{l}
BRIDGE COMPLETION RESISTORS \({ }^{2}\) \\
Value (XYO Options) \\
Ratio Match \\
Tracking Temperature Coefficient
\end{tabular} & \[
\begin{aligned}
& 9990(\min ) 10010(\max ) \\
& 0.025 \\
& 2
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { NA } \\
& \text { NA } \\
& \text { NA }
\end{aligned}
\] & (Only in 2S54/2S56) & \[
\begin{aligned}
& \Omega \\
& \% \\
& \mathrm{ppm} /{ }^{\circ \mathrm{C}}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
REFERENCE FREQUENCY \({ }^{2}\) \\
50 Hz Bandwidth Option (2S54, 2S56) \\
140 Hz Bandwidth Option (2S54, 2S56) \\
300 Hz Bandwidth Option (2S58 Only)
\end{tabular} & \[
\begin{aligned}
& 360(\mathrm{~min}) 5000(\mathrm{max}) \\
& 1000(\mathrm{~min}) 5000(\mathrm{max}) \\
& \text { NA }
\end{aligned}
\] & NA & \[
\begin{aligned}
& \text { NA } \\
& \text { NA } \\
& 7000(\min ) 11000(\max )
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{Hz} \\
& \mathrm{~Hz} \\
& \mathrm{~Hz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL OUTPUT (BIT 1-BIT 16) \\
Output Voltage \\
(Logic Low \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}\) ) \\
(Logic High \(\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}\) ) \\
Tristate Leakage Current \\
\(\left(\mathrm{V}_{\mathrm{OZL}}=0.4 \mathrm{~V} \mathrm{dc}\right)\) \\
\(\left(\mathrm{V}_{\mathrm{OZH}}=2.4 \mathrm{~V} \mathrm{dc}\right)\)
\end{tabular} & \[
\begin{aligned}
& 0.4(\mathrm{max}) \\
& 2.4(\mathrm{~min}) \\
& \pm 20(\mathrm{max}) \\
& \pm 20(\mathrm{max})
\end{aligned}
\] &  &  & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \mathrm{dc}
\] \\
Logic Low \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}\) \\
Logic High \(\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}\) \\
\(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}\) dc \\
Logic Low \(\mathrm{V}_{\text {OzL }}=0.4 \mathrm{~V} \mathrm{dc}\) \\
Logic High \(\mathrm{V}_{\mathrm{OZH}}=2.4 \mathrm{~V}\) dc
\end{tabular} & \begin{tabular}{l}
V dc \\
V dc \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
(INHIBIT, \(\overline{\text { ENABLE } M}, \overline{\text { ENABLE }}\) ) \\
Low Input Voltage \\
High Input Voltage \\
Low Input Current \\
High Input Current
\end{tabular} & \[
\begin{aligned}
& 0.7(\max ) \\
& 2.0(\min ) \\
& -400(\max ) \\
& 20(\max )
\end{aligned}
\] &  &  & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{L}}=+5 \mathrm{Vdc} \\
& \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{Vdc} \\
& \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{Vdc} \\
& \mathrm{~V}_{\mathrm{IH}}=+2.4 \mathrm{~V} \mathrm{dc}
\end{aligned}
\] & \begin{tabular}{l}
V dc \\
V dc \(\mu \mathrm{A}\) \(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DATA TRANSFER \({ }^{2}\) BUSY Pulse Width BUSY Pulse Load \({ }^{4}\) \\
Enable/Disable Time Data Setup Time
\end{tabular} & \[
\begin{aligned}
& 380 \text { (min) } 530 \text { (max) } \\
& 6 \\
& 120 \text { (typ) } 220 \text { (max) } \\
& 600
\end{aligned}
\] & * \({ }_{\text {* }}\) & *
*
*
* & \begin{tabular}{l}
See Figure 12 \\
BUSY Is "Hi" When Output Is Changing
\end{tabular} & \begin{tabular}{l}
ns \\
LSTTL \\
Loads \\
ns \\
ns
\end{tabular} \\
\hline ```
ACCURACY \({ }^{5}\)
    Conversion Accuracy
    Gain Accuracy \({ }^{6,7}\)
        @ \(\times 1\) Gain
            0 to \(+70^{\circ} \mathrm{C}\) (5Y0)
            \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ( 4 Y 0 )
        @ \(\times 10\) Gain
            0 to \(+70^{\circ} \mathrm{C}\) (5Y0)
            \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) (4Y0)
        @ \(\times 50\) Gain
            0 to \(+70^{\circ} \mathrm{C}\) (5Y0)
            \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) (4Y0)
``` & \begin{tabular}{l}
\[
\begin{aligned}
& \pm 0.7 \\
& \\
& \pm 0.03(\max ) \\
& \pm 0.03(\max ) \\
& \\
& \pm 0.07(\max ) \\
& \pm 0.10(\max )
\end{aligned}
\] \\
NA \\
NA
\end{tabular} & \[
\begin{array}{|l} 
\pm 2.5 \\
\star \\
\star \\
\star \\
\star \\
\\
\text { NA } \\
\text { NA } \\
\hline
\end{array}
\] & \(\pm 1\)
NA
NA
\(\star\)
\(\star\)
\(\pm 0.09(\max )\)
\(\pm 0.12(\max )\) & \begin{tabular}{l}
2S54/2S56 Only \\
2S54/2S56 and 2S58 \\
2S58 Only
\end{tabular} & LSB
\% FSR
\% FSR
\% FSR
\% FSR
\% FSR
\% FSR \\
\hline
\end{tabular}

2S54/2S56/2S58
\begin{tabular}{|c|c|c|c|c|c|}
\hline Models & 2S54 & 2S56 & 2S58 & Comments & Units \\
\hline \begin{tabular}{l}
Integral Linearity \({ }^{6,7}\) \\
\(0^{\circ}\) Phase Shift, \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{V}_{1}\) \\
\(1^{\circ}\) Phase Shift, \(\mathrm{V}_{\text {Ref }}\) to \(\mathrm{V}_{1}\) \\
\(5^{\circ}\) Phase Shift, \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{V}_{1}\) \\
Differential Linearity \({ }^{6}\) \\
Temperature Dependent Position Offset \({ }^{2}\)
\end{tabular} & \[
\begin{aligned}
& \pm 0.006(\max ) \\
& \pm 0.008(\max ) \\
& \pm 0.01 \text { (max }^{2} \\
& \pm 0.5 \text { (max }^{2} \\
& \pm 0.04(\max )
\end{aligned}
\] &  & \[
\begin{aligned}
& \pm 0.00312(\max ) \\
& \pm 0.00437(\max ) \\
& \pm 0.00625(\max )
\end{aligned}
\] & See "PHASE SHIFT AND QUADRATURE EFFECTS" & \begin{tabular}{l}
\% FSR \\
\% FSR \\
\% FSR LSB \\
\% FSR
\end{tabular} \\
\hline \begin{tabular}{l}
REPEATABILITY \({ }^{5}\) \\
Over 0 to \(+70^{\circ} \mathrm{C}^{2}\) Hysterisis
\end{tabular} & \[
\begin{aligned}
& \pm 1 \\
& 0.5(\min ) 1(\max )
\end{aligned}
\] &  &  & & \[
\begin{aligned}
& \text { LSB } \\
& \text { LSB }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC CHARACTERISTICS \({ }^{5}\) \\
Slew Rate \({ }^{2}\) \\
50 Hz Bandwidth Option (2S54, 2S56) \\
140 Hz Bandwidth Option (2S54, 2S56) \\
300 Hz Bandwidth Option (2S58 Only) \\
Settling Time (Half FS Step) \\
50 Hz Bandwidth Option (2S54, 2S56) \\
140 Hz Bandwidth Option (2S54, 2S56) \\
300 Hz Bandwidth Option (2S58 Only)
\end{tabular} & \[
\begin{aligned}
& 150 \\
& 360 \\
& \text { NA } \\
& \\
& 160 \\
& 70 \\
& \text { NA }
\end{aligned}
\] & \[
\begin{aligned}
& \star \\
& \star \\
& \mathrm{NA} \\
& \\
& 300 \\
& 160 \\
& \mathrm{NA}
\end{aligned}
\] & \begin{tabular}{l}
NA \\
NA \\
688 \\
NA \\
NA \\
65
\end{tabular} & \begin{tabular}{l}
Half FS Step \\
Half FS Step \\
Step From +FSR \\
to -FSR
\end{tabular} & \begin{tabular}{l}
LSB/ms LSB/ms LSB/ms \\
ms \\
ms \\
ms
\end{tabular} \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
DIFF O/P (Max Allowable Swing) \\
REF O/P (Max Allowable Swing)
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & 夫 & * & & V p-p \\
\hline \begin{tabular}{l}
POWER REQUIREMENTS
\[
\begin{aligned}
& +V_{\mathrm{S}} \\
& -\mathrm{V}_{\mathrm{S}} \\
& +5 \mathrm{~V}
\end{aligned}
\] \\
Supply Currents
\[
\begin{aligned}
& \pm \mathrm{V}_{\mathrm{S}} \\
& +5 \mathrm{~V}
\end{aligned}
\] \\
Power Dissipation
\end{tabular} & \[
\begin{aligned}
& +15 \pm 5 \% \\
& -15 \pm 5 \% \\
& +5 \pm 5 \% \\
& \\
& 25 \text { (typ) } 40 \text { (max) } \\
& 105 \text { (typ) } 125 \text { (max) } \\
& 1.3 \text { (typ) } 1.8 \text { (max) }
\end{aligned}
\] &  &  & Quiescent Condition & \begin{tabular}{l}
V dc \\
V dc \\
V dc \\
mA \\
mA \\
Watts
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE Operating \\
Storage
\end{tabular} & \[
\left\lvert\, \begin{aligned}
& 0 \text { to }+70 \text { (5Y0 Option) } \\
& -55 \text { to }+125 \text { (4Y0 Option) } \\
& -55 \text { to }+125
\end{aligned}\right.
\] & \(\star\) & * & & \[
\left\lvert\, \begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}\right.
\] \\
\hline DIMENSIONS & \[
\begin{aligned}
& 2.145 \times 1.145 \times \\
& 0.227(\max ) \\
& 54.5 \times 29.1 \times 5.76(\max )
\end{aligned}
\] & | * & * & See Packaging Specifications & Inches mm \\
\hline WEIGHT & \[
\begin{array}{|l|}
\hline 1 \\
28
\end{array}
\] & |* & \[
\star
\] & & Ounces Grams \\
\hline PACKAGE OPTIONS \({ }^{8}\) & DH-40A & DH-40A & DH-40A & & \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Tested with nominal supply ( \(\pm 15 \mathrm{~V} \mathrm{dc},+5 \mathrm{~V}\) dc), reference/signal voltages and frequency.
\({ }^{2}\) Guaranteed by design, test not required.
\({ }^{3} \mathrm{~V}_{1}\) is the signal input to the converter directly from the transducer. \(\mathrm{V}_{2}\) is the output of the internal gain stage. Because \(\mathrm{V}_{2}\) needs to be maintained at \(2 \mathrm{~V} \pm 10 \%\) in order to meet the converter accuracy (see Note 5), the gain and the maximum value of \(\mathrm{V}_{1}\) should be carefully chosen. Furthermore, because the converter operates on the ratio of \(\mathrm{V}_{2}\) and \(\mathrm{V}_{\mathrm{REF}}\), care should be taken to see these voltages are matched in order to achieve the full dynamic range of the converter.
\({ }^{4}\) Maximum output current is 2.4 mA .
\({ }^{5}\) Specified over the operating temperature range of the option and for:
a. \(\pm 10 \%\) difference in both \(\mathrm{V}_{\text {REF }}\) and \(\mathrm{V}_{2}\) amplitudes
b. \(10 \%\) harmonic distortion in \(\mathrm{V}_{\text {REF }}\) and \(\mathrm{V}_{1}\).
c. The accuracy is specified for the preset gains of \(\times 1, \times 10\), and \(\times 50\). For accuracy in the intermediate range, see Section "PHASE SHIFT AND QUADRATURE EFFECTS."
\({ }^{6}\) Tested with input gains 1,10 and 50 with \(\mathrm{V}_{1}\) attenuated by 1,10 and 50 , respectively.
\({ }^{7}\) Full-Scale Range (FSR) is defined as \(V_{2}=+V_{\text {REF }}\) to \(V_{2}=-V_{\text {REF }}\). This would usually correspond to the utilized LVDT stroke.
\({ }^{8}\) DH-40A \(=\) Hermetic Metal Can DIP.
*Specifications the same as the 2 S 54 .
Specifications subject to change without notice.

\section*{MODELS AVAILABLE}

The 2S56 series is available in three versions:
\begin{tabular}{llll} 
2S54 & 14-Bits & Input Gain & \(1-10\) \\
2S56 & 16-Bits & Input Gain & \(1-10\) \\
2S58 & 16-Bits & Input Gain & \(10-50\)
\end{tabular}

The 2S54 and 2S56 are available in two bandwidth options. The 50 Hz bandwidth option operates over the reference frequency range of 360 Hz to 5 kHz , while the 140 Hz bandwidth option operates over the range of 1 kHz to 5 kHz . The 2 S 58 is available only in a 300 Hz bandwidth version which operates with reference frequencies between 7 kHz and 11 kHz .
All three devices are available in both commercial \(\left(0\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) and military \(\left(-50^{\circ} \mathrm{C}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\) operating temperature versions.
Full ordering information is given on the back page of this data sheet.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline + \(\mathrm{V}_{\text {S }}\) to GND & 17 V dc \\
\hline \(-\mathrm{V}_{\mathrm{S}}\) to GND & -17 V dc \\
\hline \(\mathrm{V}_{\text {REF }}\) & 35 V p-p \\
\hline \(+\mathrm{V}_{\mathrm{L}}\) to GND & +7 V dc \\
\hline V1 & . 35 V p-p \\
\hline Logical Input to GND (max) & +5.5 V dc \\
\hline Logical Input to GND (min). & -0.4 V dc \\
\hline Case to GND & \(\pm 20 \mathrm{~V} \mathrm{dc}\) \\
\hline Power Dissipation & 1.8 Watts \\
\hline Junction Temperature. & \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{CAUTION:}
1. Absolute Maximum Ratings are the limits beyond which damage to the device may occur.
2. Correct polarity voltages must be maintained on the \(+V_{S}\) and \(-V_{S}\) pins.
3. The +5 V power supply must never go below GND.

\section*{PRINCIPLES OF OPERATION}

The principle of operation is shown in Figure 1.


Figure 1. Principle of Operation of the \(2 S 56\) Series Converters

\section*{USING THE 2 S56 SERIES CONVERTERS}

The 2 S56 series of converters operates on a tracking principle. This means that the output digital word always automatically represents the position of the LVDT or RVDT without the need for external convert commands and status wait loops. As the transducer moves through a position equivalent to 1 Least Significant Bit (LSB) on the output, the output digital word is automatically updated. Each LSB update initiates a BUSY pulse.

\section*{INPUT GAIN}

Since the transformation ratio of an LVDT or RVDT from excitation voltage to signal voltage is typically in the order of \(1: 0.15\), provision for gain scaling has been provided. The gain can, therefore, be selected to ensure that the full-scale output of the converter represents the maximum stroke position of the transducer.

The gain setting is accomplished by means of Pins 21 and 22 ( G 1 and G2). A link between the two pins gives a preset gain of \(\times 10\) ( \(\times 50\) on the 2 S 58 ) whereas no connections between them gives a preset gain of \(\times 1\) ( \(\times 10\) on the \(2 S 58\) ).
\[
G=\frac{R_{1}}{R_{G}+R_{2}}+G \infty
\]
where \(R_{G}\) is the value of the external resistor in \(k \Omega\) and \(G\) is the realized gain.
For the 2 S 54 and 2S56:
\[
\begin{aligned}
& \mathrm{R}_{1}=27[\mathrm{k} \Omega] \\
& \mathrm{R}_{2}=3[\mathrm{k} \Omega] \\
& \mathrm{G} \infty=1
\end{aligned}
\]

For the 2S58:
\[
\begin{aligned}
& \mathrm{R}_{1}=108[\mathrm{k} \Omega] \\
& \mathrm{R}_{2}=2.7[\mathrm{k} \Omega] \\
& \mathrm{G}^{\infty}=10
\end{aligned}
\]

The internal resistors each have absolute accuracies of \(0.02 \%\) at \(25^{\circ} \mathrm{C}\). Their absolute temperature coefficient is \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Therefore, if the temperature coefficient and absolute accuracy of the external gain setting resistor, \(\mathrm{R}_{\mathrm{G}}\), is known, the accuracy of the input gain stage can be calculated. This additional inaccuracy must be added to the gain error of the converter.

\section*{DIGITAL OUTPUT CODES}

The 2S56 series of converters employs an offset binary output code, the null position of the LVDT being represented by the MSB being high and all other bits low. Representative digital output codes are shown in Figure 2. For the 2S54 (14-bit resolution), the two least significant bits are unused.
NOTE: A negative position is defined as being when the V1 and \(\mathrm{V}_{\text {REF }}\) are out of phase. A positive position is when they are in phase.

\section*{OVERRANGE}

The digital output code format shown in Figure 2 enables the user to determine if the LVDT has exceeded the negative or positive full-scale position and has gone into overrange. An indication of overrange can be obtained by performing an "exclusive OR" on Bits 1 and 2 (MSB and 2nd MSB). Alternatively this function can be performed in software.


Figure 2. Output Code Format

\section*{PHASE SHIFT AND QUADRATURE EFFECTS}

Reference to signal phase shift can be high in LVDTs, sometimes in the order of 70 degrees. If the converter is connected as in Figures 3 and 4, any effects due to this phase shift are minimized. This connection method, therefore, provides outstanding benefits.
The additional gain error caused by reference to signal phase shifts is given by:
\[
(1-\cos \theta) \times 100 \% \text { of } F S R
\]
where
\[
\theta=\text { phase shift between } \mathrm{V}_{\mathrm{REF}} \text { and } \mathrm{V} 1
\]

When the phase shift between \(\mathrm{V}_{\text {REF }}\) and V 1 is zero, additional quadrature on the signal will have no effect on the converter. This is another benefit of the conversion method.

\section*{CONNECTING LVDTS}

Since all input connections to 2 S 56 converters are truly differential, there is great flexibility in the input sensor connection configuration. Some of the various methods are shown in Figures 3, 4 and 5.
(It should be noted that a ground reference point should always be included and connected to either the \(\mathrm{V}_{\mathrm{REF}}\) or V 1 inputs.)

It is suggested that decoupling capacitors be connected in parallel between the power supply lines \(\left(+\mathrm{V}_{\mathrm{S}},-\mathrm{V}_{\mathrm{S}},+5 \mathrm{~V}\right)\) and GND, adjacent to the converter. Suggested values are: \(6.8 \mu \mathrm{~F}\) tantalum and 47 nF disc capacitors connected in parallel. When more than one converter is on a card, separate decoupling should be used for each converter, particularly the 47 nF capacitors.
The \(+V_{S}\) and the \(-V_{S}\) pins should be connected to dc power supplies of the appropriate polarity in the range of \(\pm 15 \mathrm{~V} \pm 5 \%\). Care should be taken to ensure that the polarity can never become reversed. The +5 V pins should be connected to a \(+5 \mathrm{~V} \pm 5 \%\) dc supply. The +5 V supply must never be allowed to go negative with respect to ground.


Figure 3. Half Bridge LVDT Connection

*bRIDGE COMPLETION RESISTORS ARE
INTERNAL ONLY ON THE 2S54/2S56
Figure 4. Three- or Four-Wire LVDT Connection


Figure 5. Two-Wire LVDT Connection

\section*{Half Bridge Type LVDT Connection}

In this method of connection, shown in Figure 3, the internal bridge completion resistors, R1 and R2, in the 2S54 and 2S56 are used. If this configuration is used with the 2S58, external precision resistors must be employed. The "BRIDGE COMPLETION RESISTORS" in the SPECIFICATIONS section details the required precision. The internal resistors in the 2S54 and 2 S 56 have nominal values of \(10 \mathrm{k} \Omega\) and are matched sufficiently to ensure that the null position of the LVDT is represented by the correct output code. The common connection between the two resistors (i.e., \(\mathrm{R}_{\mathrm{C} 2}\) to \(\mathrm{R}_{\mathrm{C} 3}\) on the \(2 \mathrm{~S} 54,2 \mathrm{S56}\) ) can be replaced by a potentiometer if the null needs to be adjusted. For differential measurements, the resistors can be replaced by another LVDT. The system is nonisolated.

\section*{Three or Four Wire LVDT Connection}

In this method of connection, shown in Figure 4, the converters digital output is proportional to the ratio:
\[
\frac{(A-B)}{(A+B) / 2}
\]
where \(A\) and \(B\) are the individual LVDT secondary output voltages. Inspection of Figure 4 should demonstrate why this relationship is true. (A-B) is simply the voltage across the series connected secondaries of the LVDT and is applied to the V1 input to the converter. \((\mathrm{A}+\mathrm{B}) / 2\) is effectively the average of the two secondary voltages as computed by the balanced bridge completion resistors and the grounding of the secondary center-tap.
Note: This method of connection is appropriate only for where ( \(A+B\) ) is a constant, independent of LVDT position. Any lack of constancy in ( \(\mathbf{A}+\mathbf{B}\) ) will be reflected as an additional non-linearity in the output. It is up to the user to determine if \((A+B)\) is sufficiently constant over the particular stroke length employed. \((A+B) / 2\) can be monitored on the "REF O/P" pin.
This method will usually restrict the usable LVDT range to half of its full range. The restriction can be eliminated, however, by attenuating V 1 by a factor of 2 or increasing \(\mathrm{V}_{\text {REF }}\) by a factor of 2 .

This connection method has the tremendous advantage of being insensitive to temperature related phase shifts and excitation oscillator instabililty effects usually associated with more conventional LVDT conversion syatumb.
As in the case of the Half Bridge Type LVDT Connection, R1 and R2 are the bridge completion resistors (internal on the \(2 \mathrm{~S} 54,2 \mathrm{~S} 56\); external on the \(2 \mathrm{S58}\) ) and are matched to a degree sufficient to ensure that the digital output representing the null position does not vary from the LVDT's natural null position. If null adjustment is required, a potentiometer can be used in place of the common connection between the two resistors.

\section*{Two-Wire LVDT Connection}

This method should be used in cases where the sum of the LVDT secondary output voltages ( \(\mathbf{A}+\mathrm{B}\) ) is not constant with LVDT displacement over the desired stroke length. The method of connection, shown in Figure 5, still maintains the ratiometric operation and the insensitivity to variations in reference amplitude and frequency. However, the phase shift between \(\mathrm{V}_{\text {REF }}\) and V1 should be minimized to maintain accuracy (see Section "PHASE SHIFT AND QUADRATURE EFFECTS"). Suggested phase compensation circuits are shown in Figure 5.


Figure 6. Multiplexing 4 LVDTs into the 2S54/2S56

\section*{MULTIPLEXING THE CONVERTERS}

Although the 2 S 56 series of converters are primarily intended for use as single channel, continuous conversion devices, they can also be used in small multiplexed systems as shown in Figure 6. However, when switching between LVDT channels, ample time must be allowed for the converters to settle prior to transferring data.

Using the 2S54/X40 as in Figure 6 and allowing a time between samples of 70 ms , the maximum settling time of the converter can yield four 14-bit results from the 4 LVDTs in 280 ms . The gain can be programmed, as shown, to accommodate various transformation rations of dissimilar LVDTs. Note, however, that the finite "ON" resistance of the analog switch used with the gain setting resistor can introduce gain inaccuracies. This error is minimized for lower gains as the "ON" resistance of the switch will be negligible compared to the gain setting resistor. The error introduced can be calculated from the equation for the preamplifier gain in the "INPUT GAIN" section.

\section*{SCALING THE INPUTS}

In cases where there is a requirement for a particular LVDT stroke length to correspond to full-scale on the digital output, the input gain must be chosen accordingly. It is important to remember that it is the relationship between V 2 and \(\mathrm{V}_{\text {REF }}\), not V 1 and \(\mathrm{V}_{\text {REF }}\), which determines the full-scale digital output. Furthermore, it should be ensured that these voltages are each \(2 \mathrm{~V} \mathrm{rms} \pm 10 \%\), respectively. For monitoring purposes, V2 is brought to the "DIFF O/P" pin and \(\mathrm{V}_{\text {REF }}\) is brought to the "REF O/P" pin.


Figure 7. TransferFunction

\section*{DYNAMIC PERFORMANCE}

The transfer function of the converters, shown in Figure 7 is given by:
Open Loop Gain:
\[
\frac{\Delta_{\text {OUT }}}{\Delta_{I N}}=\frac{K_{a}}{S^{2}} \cdot \frac{1+s T_{1}}{1+s T_{2}}
\]

Closed Loop Gain:
\[
\frac{\Delta_{O U T}}{\Delta_{I N}}=\frac{1+s T_{1}}{1+s T_{1}+s^{2} / K_{a}+s^{3} T_{2} / K_{a}}
\]
where:
\begin{tabular}{lrrc} 
& \multicolumn{1}{c}{\(\mathrm{k}_{\mathrm{a}}\)} & \multicolumn{1}{c}{T 1} & T 2 \\
2S54/56 X10 options & \(12000 \mathrm{sec}^{-2}\) & 14.7 ms & 2.3 ms \\
2S54/56 X40 options & \(93600 \mathrm{sec}^{-2}\) & 5.9 ms & 1.0 ms \\
2S58 & \(450000 \mathrm{sec}^{-2}\) & 2.4 ms & 0.4 ms
\end{tabular}

The gain and phase response of each of the three options is shown in Figures 8, 9, 10, 11, 12 and 13.


Figure 8. Gain Plot 410 and 510 Options (2S54/2S56)


Figure 10. Gain Plot 440 and 540 Options (2S54/2S56)


Figure 12. Gain Plot for 2 S58


Figure 9. Phase Plot 410 and 510 Options (2S54/2S56)


Figure 11. Phase Plot 440 and 540 Options (2S54/2S56)


Figure 13. Phase Plot for \(2 S 58\)

\section*{ACCELERATION ERROR}

Tracking converters such as the 2 S56 series, employing a type 2 servo loop, do not suffer any velocity lag. However, there is an additional error when the LVDT is undergoing periods of acceleration.
The additional error can be defined using the \(\mathrm{K}_{\mathrm{a}}\) constant of the converter (see DYNAMIC PERFORMANCE section) as follows:
\[
K_{a}=\frac{\text { Input acceleration }}{\text { Error in output position }}
\]
where the numerator and the denominator are defined in the same units.
\(\mathrm{K}_{\mathrm{a}}\) does not define the maximum acceleration, only the error due to the acceleration.

\section*{DATA TRANSFER}

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, due to a change in displacement of the LVDT, the signal appearing on the converter's BUSY output pin is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the equivalent of an LSB and the internal up-down counter is incremented or decremented.

With the INHIBIT input pin in the "Hi" state, data will be transferred automatically to the output latches.
The two three-state enable inputs, ENABLE L and ENABLE \(M\), allow the digital input to be transferred on to a data bus in two separate bytes. ENABLE \(M\) enables the most significant 8 bits of the output word while ENABLE L enables the remaining least significant bits.

Figure 14 shows the timing diagram.
There are two methods of transferring the output data. The first is to detect the state of the "BUSY" which is "Hi" for \(1 \mu \mathrm{~s}\) max
and then transfer the data when the BUSY is "Lo". Both INHIBIT, ENABLE \(M\) and ENABLE L must be in their correct state of "Hi" and "Lo" respectively, in order that the data is presented to the output.
The alternative method is to use the INHIBIT input. Taking this input to a "Lo" state prevents the internal monostable circuits being triggered and consequently the latches being updated. Data will always be valid \(1 \mu \mathrm{~s}\) after the application of a logic "Lo" to the INHIBIT. However, if INHIBIT is applied while BUSY is in the "Lo" state (with ENABLE M and ENABLE L also "Lo"), data is valid instantaneously.
The internal tracking operation of the converter cannot in any way be affected by the logic state present on either the INHIBIT or the ENABLE pins.

\section*{OTHER INPUTS AND OUTPUTS \\ Differential Output (DIFF O/P)}

This signal is in fact V2 and is brought out to a pin in order to simplify scaling of the V1 signal.

\section*{Direction (DIR)}

This TTL output signal indicates the direction of the transducer. It is a logic "Hi" when counting up and a logic "Lo" when counting down.

\section*{Reference Output (REF O/P)}

This is the reference signal after the input buffer stage. It can be used as a single ended measurement point for the \(\mathrm{V}_{\text {REF }}\) input.
It can also be used as a BITE (Built in Test Equipment) signal to detect if the LVDT has become disconnected or the reference supply has failed.

\section*{SUPPORT OSCILLATOR}

A power oscillator, OSC1758, is available for use as a reference generator for LVDT and RVDT transducers. It is capable of providing up to 7 volts rms at 1.4 VA .


Figure 14. 2S56 Data Transfer Timing Diagram

\section*{PIN CONFIGURATIONS}


MEAN TIME BETWEEN FAILURES (MTBF)
The predicted reliability of these converters is exceptionally high due to the extensive uses of LSI custom circuitry. Figure 15 shows the MTBF of the 4 YZ options as calculated according to MIL HDBK 217D at various temperatures under ground benign environment. For MTBF calculations under other environments, please consult the factory.


Figure 15.

\section*{PIN FUNCTION DESCRIPTION}
\(-V_{S} \quad\) Main negative power supply
\(+V_{S} \quad\) Main positive power supply.
+5 V Logic power supply.
GND
Bit 1-14 (2S54) Parallel output data bits.
Bit 1-16 (2S56, 2S58))
\(\overline{\text { INHIBIT }}\) Inhibit logic input. Taking this pin "Lo" inhibits data transfer from counter to output latches. The conversion loop continues to track.

BUSY

ENABLE M

ENABLE L
\(\left.\begin{array}{l}\mathbf{R}_{\mathrm{C} 1} \\ \mathbf{R}_{\mathrm{C} 2}\end{array}\right\}\)
\(\left.\begin{array}{l}\mathrm{R}_{\mathrm{C} 3} \\ \mathrm{R}_{\mathrm{C} 4}\end{array}\right\}\)
DIR

AGND
\(\mathrm{V}_{\text {REF }} \mathrm{HI}\)
\(\mathrm{V}_{\text {REF }} \mathrm{LO}\)
V1 (A)
V1 (B) \()\)
G1
G2
DIFF O/P
REF Ôí

CASE

TP

Converter BUSY. A "Hi" output indicates that the output latches are being updated. Data should not be transferred from the converter while BUSY is "Hi."

The 8 most significant output data bits are set to a high impedance state by application of a logic "Hi."
The 6 least significant bits of a 2 S 54 , or the 8 least significant bits of a \(2 S 56\) "and 2 S 58 ," are set to a high impedance state by application of a logic "Hi."
Connections to R1, internal bridge completion resistor (2S54/2S56 only).
Connections to R2, internal bridge completion resistor (2S54/2S56 only).
TTL output indicating the direction of movement of the transducer.

Analog ground.
Input pins for the Reference signal.

Input pins for the Signal.

A gain setting resistor, or a link, can be connected between these pins.
This is a V1 after scaling (V2).
This is the reference signal atter the input buffer stage.

This should normally be grounded. Case can be taken to any voltage with a low impedance up to \(\pm 20 \mathrm{~V}\).
Test Point. Do not make connections to this pin.

\section*{STANDARD PROCESSING}

As part of the standard manufacturing procedure, all converters receive the following processing:

\section*{Process}
1. Preseal Burn In
2. Precap Visual Inspection
3. Seal Test, Fine and Gross
4. Final Electrical Test

\section*{Condition}

64 Hours at \(+125^{\circ} \mathrm{C}\)
In-House Criteria
In-House Criteria

Extended temperature range versions receive additional processing as follows:
4. Final Electrical Test Performed at Maximum and Minimum Operating Temperatures

\section*{PROCESSING FOR HIGH RELIABILITY}

All extended temperature range models are available with high reliability screening. The parts are identified with a B suffix, and will receive the following processing.

\section*{Process}
1. Preseal Burn In
2. Precap Visual Inspection
3. Temperature Cycling
4. Constant Acceleration
5. Interim Electrical Tests
6. Operating Burn In
7. Seal Test, Fine and Gross
8. Final Electrical Testing (Group A)
9. External Visual Inspection

\section*{Conditions}

64 Hours at \(+125^{\circ} \mathrm{C}\)
MIL-STD-883, Method 2017
10 Cycles, \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
5000G, Y1 Plane
96 Hours at \(+125^{\circ} \mathrm{C}\)
MIL-STD-883, Method 1014
Performed at \(\mathrm{T}_{\min }, \mathrm{T}_{\mathrm{AMB}}\), and \(\mathrm{T}_{\text {max }}\)
MIL-STD-883, Method 2009

NOTE: Test and screening data can be supplied. Further information on request.

\section*{OTHER TRANSDUCER INTERFACE PRODUCTS}

2S80/2S81/2S82 10-16 Bit Variable Resolution Resolver to Digital Converter (Monolithic IC)
2S50

OSC1758
IPA1764

10 Bit + Sign, LVDT to Digital Converter (Hybrid)
Power Oscillator (Hybrid)
Inductosyn Pre-Amplifier (Hybrid)

ORDERING INFORMATION


\section*{OUTLINE DIMENSIONS}

Dimensions shown in inches and (mm).

40-Pin Bottom Brazed Ceramic DIP (DH-40A)


\section*{Communications Products Contents}
Page
Communications Products - Section 4 ..... 4-1
Selection Tree ..... 4-2
Selection Guides ..... 4-3
Orientation ..... 4-6
AD28msp01 - Echo-Cancelling Modem Analog Front End ..... 4-9
AD28msp02 - Linear Codec ..... 4-25
AD230-241 - +5 V Powered CMOS RS-232 Drivers/Receivers ..... 4-29
AD231A/232A/233A - High Speed Enhanced, +5 V CMOS RS-232 Drivers/Receivers ..... 4-41
AD7001 - LC \({ }^{2}\) MOS GSM Baseband I/O Port ..... 4-47
AD7002 - LC \({ }^{2}\) MOS GSM Baseband I/O Port ..... 4-59
AD7005 - LC \({ }^{2}\) MOS Baseband I/O Converter ..... 4-75
AD7008 - CMOS DDS IF Modulator ..... 4-91
AD7306 - +5 V Powered RS-232, RS-422 Transceiver ..... 4-93
AD7341/7371 - LC \({ }^{2}\) MOS Voiceband Reconstruction and Antialiasing Filter Set ..... 4-99
AD9901 - Ultrahigh Speed Phase/Frequency Discriminator ..... 4-115
AD9950 - 32-Bit 300 MSPS Phase Accumulator for DDS ..... 4-123
LIU-01 - Serial Data Receiver ..... 4-135
RPT-82/83 - PCM Repeaters ..... 4-147
RPT-85 - PCM Repeater ..... 4-155
RPT-86/87 - Low Power PCM Repeaters ..... 4-163

\section*{Selection Tree}

\section*{Communications Producis}


\section*{Selection Guide Communications Products}

\section*{Analog I/O Ports}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Model & \begin{tabular}{l}
DAC/ADC \\
Resolution Bits
\end{tabular} & \begin{tabular}{l}
DAC/ADC \\
SNR + THD \\
dB
\end{tabular} & \begin{tabular}{l}
Through- \\
put \\
kSPS
\end{tabular} & Ref. Volt Int/Ext & \begin{tabular}{l}
Bus \\
Interface
\end{tabular} & Package Options \({ }^{1}\) & Temp Range \({ }^{2}\) & Page & Comments \\
\hline *AD7001 & 10/8 & 56/44 & 2170 & 2.5 V, Int & \[
\begin{aligned}
& \text { 10, } 8, \\
& \text { Serial, } \mu \mathrm{P}
\end{aligned}
\] & 10 & \(\mathrm{C}^{3}\) & C I 4-47 & GSM Baseband I/O Port \\
\hline *AD7002 & 10/12 & -/62 & \[
\begin{aligned}
& 4333 \text { (DAC) } \\
& 541.7 \text { (ADC) }
\end{aligned}
\] & 2.5 V, Int & Serial, \(\mu \mathbf{P}\) & 10 & \(\mathrm{C}^{3}\) & C I 4-59 & GSM Baseband I/O Port with On-Board GMSK Modulation \\
\hline *AD7005 & 10/12 & -/62 & \[
\begin{aligned}
& 97.2 \text { (DAC) } \\
& 194.4 \text { (ADC) }
\end{aligned}
\] & 2.3 V , Int & Serial, \(\mu \mathbf{P}\) & 10 & \(\mathrm{C}^{3}\) & C I 4-75 & TIA Baseband I/O Port \\
\hline *AD7868 & 12/12 & 72/72 & 83 & 3.0 V, Int & Serial, \(\mu \mathrm{P}\) & 2,3, 6 & I, M & C III 8-79 & Complete 12-Bit Analog I/O System \\
\hline *AD7869 & 14/14 & 78/78 & 83 & 3.0 V, Int & Serial, \(\mu \mathrm{P}\) & 2,3, 6 & I, M & C III 8-95 & Complete 14-Bit Analog I/O System \\
\hline *AD28msp02 & 16/16 & 65/65 & 8 & 2.5 V, Int & Serial, \(\mu \mathrm{P}\) & 6 & C & C I 4-25 & Complete Voice Band Linear Codec with On-Chip Filtering \\
\hline *AD28msp01 & 16/16 & 80/80 & 7.2/8.0/9.6 & \(\mathbf{2 . 5} \mathrm{V}\), Int & Serial, \(\mu \mathrm{P}\) & 6 & C & C I 4-9 & Complete Analog Front End for High Performance DSP-Based Modems \\
\hline
\end{tabular}

\section*{Analog Filters}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Model & \begin{tabular}{l}
SNR \\
(typ) dB
\end{tabular} & Bus Interface & Package Options \({ }^{1}\) & Temp Range \({ }^{2}\) & Page & Comments \\
\hline AD7341 & 75 & Parallel, \(\mu \mathrm{P}\) & 2, 5 & C & C I 4-99 & Voiceband Reconstruction Filter \\
\hline AD7371 & 75 & Parallel, \(\mu \mathrm{P}\) & 2, 5 & C & C I 4-99 & Voiceband Antialiasing Filter \\
\hline
\end{tabular}
\({ }^{1}\) Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; \(5=\) Plastic Leaded Chip Carrier; \(6=\) Small Outline "SOIC" Package; \(7=\) Hermetic Metal Can; \(8=\) Hermetic Metal Can DIP; \(9=\) Ceramic Flatpack; \(10=\) Plastic Quad Flatpack; \(11=\) Single-in-Line "SIP" Package; \(12=\) Ceramic Leaded Chip Carrier; \(13=\) Nonhermetic Ceramic/
Glass DIP; \(14=\mathrm{J}\)-Leaded Ceramic Package; \(15=\) Ceramic Pin Grid Array; \(16=\) TO-92.
\({ }^{2}\) Temperature Ranges: \(\mathrm{C}=\) Commercial 0 to \(+70^{\circ} \mathrm{C} ; \mathrm{I}=\) Industrial, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) (Some older products \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ); \(\mathrm{M}=\) Military, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
\({ }^{2}\) Temperature Ranges
\({ }^{3}{ }^{3}\) Operates to \(-25^{\circ} \mathrm{C}\).
Boldface type: Product recommended for new design.
*Boldface type: Product recommended for new design.
*New product since the publication of the most recent Databooks.

\section*{Selection Guide}

\section*{- Communications Products}

\section*{Direct Digital Synthesis}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Model & Bus Interface & Package Options \({ }^{1}\) & Temp Range \({ }^{2}\) & Comments & Page \\
\hline *AD7008 & 8/16 \(\mu \mathrm{P}\) & 10 & \(\mathrm{C}^{3}\) & DDS IF Modulator with 32-Bit Phase Accumulator and 10-bit DAC, 20 MHz Output Capability, Single 5 V Supply, Low Power & C I 4-91 \\
\hline AD9901 & & 3, 4, 5 & C, M & Ultrahigh Speed Digital Phase/Frequency Discriminator, No "Dead Zone," Linear Transfer Function up to \(200 \mathbf{~ M H z}\) & C I 4-11 \\
\hline *AD9950 & 8/16 \(\mu \mathbf{P}\) & 14 & C, M & 32-Bit, 300 MSPS Phase Accumulator for DDS, On-Board Quad Logic & C I 4-1 \\
\hline
\end{tabular}

\section*{Telecommunications}
\begin{tabular}{|c|c|c|c|c|}
\hline Model & Description & Package Options \({ }^{1}\) & Temp Range \({ }^{2}\) & Page \\
\hline LIU-01 & Serial Data Receiver Reconstructs Clock and Data & 2, 3, 6 & I & C I 4-135 \\
\hline RPT-82 & T1/E1 PCM Repeater Featuring Automatic ALBO & 3, 6 & I & C I 4-147 \\
\hline RPT-83 & T1/E1 PCM Repeater with ALBO and Clock Shutdown Circuit & 3, 6 & I & C I 4-147 \\
\hline RPT-85 & T1/E1 PCM Repeater with XR-T445 Pinout & 3, 6 & I & C I 4-155 \\
\hline RPT-86 & T1/E1 Low Power PCM Repeater with ALBO & 2, 3, 6 & I & C I 4-163 \\
\hline RPT-87 & T1/E1 Low Power PCM Repeater with ALBO and Clock Shutdown Circuit & 2, 3, 6 & I & C I 4-163 \\
\hline
\end{tabular}

\section*{Line Drivers/Receivers}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Model & \begin{tabular}{l}
Power \\
Supply Voltage
\end{tabular} & No. of Drivers & No. of Receivers & External Capacitors & \begin{tabular}{l}
Low Power \\
Shutdown (SD)
\end{tabular} & \begin{tabular}{l}
TTL Three- \\
State \(\overline{\mathbf{E N}}\)
\end{tabular} & No. of Pins & Package Options \({ }^{1}\) & Temp Range \({ }^{2}\) & Page \\
\hline *AD230 & +5 V & 5 (232) & 0 & 4 & Yes & No & 20 & 2, 3, 6 & C, I & C I 4-29 \\
\hline *AD231 & +5V \& 7.5 V to 13.2 V & 2 (232) & 2 (232) & 2 & No & No & 14 & 2,3, 6 & C, I, M & C I 4-29 \\
\hline *AD231A & +5V\&7.5 V to 13.2 V & 2 (232) & 2 (232) & 2 & No & No & 14 & 2,3, 6 & C, I, M & C I 4-41 \\
\hline *AD232 & \(+5 \mathrm{~V}\) & 2 (232) & 2 (232) & 4 & No & No & 16 & 2,3, 6 & C, I, M & C I 4-29 \\
\hline *AD232A & \(+5 \mathrm{~V}\) & 2 (232) & 2 (232) & 4 & No & No & 16 & 2,3, 6 & C, I, M & C I 4-41 \\
\hline *AD233 & \(+5 \mathrm{~V}\) & 2 (232) & 2 (232) & None & No & No & 20 & 2 & C, I & C I 4-29 \\
\hline *AD233A & +5 V & 2 (232) & 2 (232) & None & No & No & 20 & 2 & C, I & C I 4-41 \\
\hline *AD234 & +5 V & 4 (232) & 0 & 4 & No & No & 16 & 2, 3, 6 & C, I & C I 4-29 \\
\hline *AD235 & +5 V & 5 (232) & 5 (232) & None & Yes & Yes & 24 & 2, 3 & C, I & C I 4-29 \\
\hline *AD236 & +5 V & 4 (232) & 3 (232) & 4 & Yes & Yes & 24 & 2,3, 6 & C, I, M & C I 4-29 \\
\hline *AD237 & +5 V & 5 (232) & 3 (232) & 4 & No & No & 24 & 2,3, 6 & C, I & C I 4-29 \\
\hline *AD238 & +5 V & 4 (232) & 4 (232) & 4 & No & No & 24 & 2,3, 6 & C, I, M & C I 4-29 \\
\hline *AD239 & +5V\&12 V & 3 (232) & 5 (232) & 2 & No & Yes & 24 & 2,3, 6 & C, I, M & C I 4-29 \\
\hline *AD241 & +5 V & 4 (232) & 5 (232) & 4 & Yes & Yes & 28 & 6 & C, I & C I 4-29 \\
\hline *AD7306 & +5 V & 2 (232) & 1 (232) & 4 & No & No & 24 & 6 & C, I & C I 4-93 \\
\hline & & 1 (422) & 1 (232/422) & & & & & & & \\
\hline
\end{tabular}

\footnotetext{
Package Options: \(1=\) Hermetic DIP, Ceramic or Metal; \(2=\) Plastic or Epoxy Sealed DIP; \(3=\) Cerdip; \(4=\) Ceramic Leadless Chip Carrier; \(5=\) Plastic Leaded Chip Carrier; \(6=\) Small Outline "SOIC" Package; \(7=\) Hermetic Metal Can; \(8=\) Hermetic Metal Can DIP; \(9=\) Ceramic Flatpack; \(10=\) Plastic Quad Flatpack; \(11=\) Single-In-Line "SIP" Package; \(12=\) Ceramic Leaded Chip Carrier; \(13=\) Nonhermetic Ceramic \(7=\) Hermetic Metal Can; \(8=\) Hermetic Metal Can DIP; \(9=\) Ceramic Flatpack; \(10=\) Plas
Glass DIP; \(14=\) J-Leaded Ceramic Package; \(15=\) Ceramic Pin Grid Array; \(16=\) TO-92.
\({ }^{2}\) Temperature Ranges: \(\mathrm{C}=\) Commercial, 0 to \(+70^{\circ} \mathrm{C} ; \mathrm{I}=\) Industrial, \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) (Some older products \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ); \(\mathrm{M}=\) Military, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\({ }^{3}\) Operates to \(-25^{\circ} \mathrm{C}\).
Boldface Type: Product recommended for new design.
*New product since the publication of the most recent Databooks.
}

\title{
Orientation \\ Communications Products
}

Analog Devices produces a wide range of products serving the needs of the communications industry. Our product portfolio contains devices designed for such applications as digital mobile radio, radar, telecommunications, LANs, and other serial data transmission applications. A brief description of our communications product portfolios along with their respective applications is given below.

\section*{ANALOG I/O PORTS}

The Analog I/O Ports product portfolio displayed in this section contains application specific devices used in telecommunication and digital mobile radio applications. The AD7001, AD7002, are baseband modulators designed specifically to meet the requirements of the European Groupe Speciale Mobile (GSM) digital cellular telephone system. The AD7005 meets the requirements of the North American Telecommunications Industries Association (TIA) standard for its digital cellular telephone system.
The AD7001 provides two 10-bit DACs and filters to generate a Gaussian Minimum Shift Keyed (GSMK) modulated bit-stream at \(220 \mathrm{Kbits} / \mathrm{sec}\). This modulated bit-stream is guaranteed to meet the requirements of the GSM specification. The receive channel provides an IQ amplifier, a programmable gain amplifier and a sample-and-hold circuit mixing for necessary signal preconditioning. The circuit features independent shutdown control of the transmit and receive functions for low power operation and also includes an 8-bit DAC for control of functions such as AFC or AGC.
The AD7002 is also designed for GSM but includes the ROM and logic to produce the GMSK modulated digital inputs to the DACs. The transmit path consists of an on-board ROM, and two high accuracy, fast 10 -bit DACs with output reconstruction filters. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. Three control DACs ranging from 8 - to 10 -bit accuracy are also included for AFC, AGC, and carrier signal shaping functions. The device also features power shutdown capabilities.
The AD7005 is designed for the North American TIA standard. It features two 10 -bit transmit DACs and filtering required for the TIA standard. Two sigma-delta 12 -bit ADCs are provided for the receive channel along with digital FIR filtering. Three auxiliary DACs are also provided. This device also has power shutdown capabilities.
The AD28msp01 is a complete analog front-end for high performance modems and the AD28msp02 is a voiceband codec providing a complete analog front end for high performance voiceband DSP applications. Both devices have similar architectures and contain a 16 -bit sigma-delta ADC and DAC with on-chip antialiasing and smoothing filters.
The AD7868 and AD7869 are 12- and 14-bit 83 kSPS I/O ports designed for modems and other communications equipment. Both devices provide simple interfaces to the serial ports of standard DSP processors such as the ADSP-2101 and are fully specified in terms of ac and dc performance. Both devices have an analog input/output range of \(\pm 3 \mathrm{~V}\) and have low power consumption ( 130 mW typical).

The specifications pertaining to the Analog I/O Ports are similar to the ADC and DAC specifications, and the definitions to these specifications may be found in the orientation segments of each respective product section.

\section*{VOICEBAND FILTERS}

The AD7341 and AD7371 are a switched capacitor voiceband reconstruction and antialiasing filter chipset, respectively. These devices are designed to be used in conjunction with the AD7871/AD7872 and AD7840 14-bit A/D and D/A converters or the 14-bit AD7869 analog I/O port to form a complete analog front-end for voiceband DSP applications. This chipset substitutes for discrete active filters and/or digital filtering used on high performance DSP front-ends thus reducing design time, component cost, and PCB real estate. Specifications along with definitions are provided on the data sheets.

\section*{DIRECT DIGITAL SYNTHESIS/PHASE LOCK LOOP}

The AD7008 and AD9950 are designed for direct digital synthesis (DDS) applications used for dynamic sine waveform synthesis. The AD7008 is a numerically controlled oscillator employing a 32 -bit phase accumulator and a 10 -bit DAC integrated on a single CMOS chip. The device is capable of phase modulation, frequency modulation, and both in-phase and quadrature amplitude modulation suitable for SSB generation. Clock rates up to 50 MHz are supported, thus providing for usable analog outputs up to about 20 MHz . The AD9950 is a 32 -bit, 300 MHz phase accumulator used as a building block for higher speed DDS applications. This device supports DDS applications using clock rates between 100 MHz and 300 MHz . The AD9901 is a digital phase/frequency discriminator used in phase-lock loop applications and is capable of directly comparing phase/frequency inputs up to 200 MHz . Specifications along with definitions are provided on the data sheets.

\section*{SERIAL COMMUNICATIONS}

The AD232 family of parts consists of low power, high performance driver/receiver products for the RS-232 transmission standard. The parts are designed to meet the requirements of EIA-232-C, EIA-232-D and CCITT V.28. The AD231, AD232, AD233 support the basic RTS-CTS and XON-XOFF protocols, while the AD230, AD234, AD235, AD236, AD237, AD238, AD239 and AD241 provide a selection of different receiver and driver combinations that can be used to implement a wide variety of interface types. The AD241 is particularly suited to the standard PC serial interface. This part has been designed to meet the specific needs of a PC environment and provides ample driver current to directly drive a mouse.
The AD231A, AD232A, AD233A are enhanced pin-compatible versions of the AD231, AD232, and AD233 offering 116 Kbaud operation while using \(0.1 \mu \mathrm{~F}\) charge pump capacitors.
The parts feature single 5 V supply operation and low operating current. A selection of features including tri-stateable outputs, on-board capacitors and a \(1 \mu \mathrm{~A}\) shutdown mode are available. On-board slew rate control ensures compliance to the standards with no requirement for external slew rate control capacitors. Under power-off conditions, driver output impedance is greater than 300 ohms and the receivers are designed to reject any noise impulses on the line that are faster than about \(1 \mu \mathrm{~s}\).

The AD7306 is a multiprotocol driver that supports both RS-232 and RS-422 standards. This is the industry's first single 5 V supply, multiprotocol part. It operates on-board-saving \(0.1 \mu \mathrm{~F}\) capacitors and provides RS-422 transmission rates up to 10 MHz . It also features very low output driver skew.

\section*{TELECOMMUNICATIONS}

Our repeater and receiver line of communications products serves the needs of the serial data transmission networks used in telecommunications and LANs. These products perform the difficult interfacing function between the analog nature of a transmission line and the digital world of the microprocessor. The repeater products regenerate data which has been attenuated and distorted along the transmission line and retransmit the information synchronized to the original clock rate. The receiver products terminate the transmission line and separate the incoming clock and data information into microprocessor-compatible signals. Both are compatible with NRZ and RZ data transmissions, and both operate transparent to data formatting.
The RPT-82/RPT-83 are monolithic PCM repeaters used to regenerate alternate-mark-inversion pulses in PCM carrier systems at T1 ( 1.544 Mbps ) and T148 ( 2.048 Mbps ) data rates. These repeaters contain a high gain preamplifier and ALBO circuitry to achieve over 40 dB of input signal dynamic range. RPT-86/RPT-87 are next generation PCM repeaters similar to the RPT-82/RPT-83 with many additional performance enhancements. These repeaters operate from a single 5.6 V supply and are compatible with T1, T148, and the higher data rate T1C ( 3.152 Mbit ) systems. The RPT-86/RPT-87 both contain dual ALBO ports for an increased dynamic range of over 50 dB . They also exhibit greatly improved stability versus temperature and supply voltage fluctuations. Both the RPT-83 and RPT-87 also contain a clock shutdown function to prevent the transmission of false data when the incoming signal falls below a usable level.
The LIU-01 is a versatile serial data receiver. It also contains dual ALBO ports for over 60 dB of dynamic range and operates at data rates from 300 bps to over 6 Mbps . Unlike the repeaters, the LIU-01 presents both data and clock as TTL-CMOS compatible outputs. It also outputs a LOSS OF CARRIER signal indicating that the incoming signal has fallen below a usable level.

\section*{DEFINITIONS OF SPECIFICATIONS} (REPEATER/RECEIVER PRODUCTS)
ALBO Diode Impedance-The small-signal impedance of the ALBO diode measured from the ALBO input to ground. The ac impedance is the parallel combination of two diode-connected transistors and approximately 3 pF of stray capacitance. The impedance of the transistors is inversely proportional to the current flowing through them, \(R_{D}=13 / I_{D}\), where \(R_{D}\) is the ALBO diode impedance in ohms and \(I_{D}\) is the ALBO diode current in mA.
ALBO Threshold-The differential voltage, measured between the preamp outputs, that is required to activate the internal peak detector which drives current through the ALBO diodes.

AMI-Alternate Mark Inversion. A form of digital signal transmission where each successive 1-bit is of opposite polarity.
Automatic Line Build Out, ALBO-An automatic-gain-control circuit which operates by simulating the attenuation and frequency distortion of an extension of the transmission line.
Bipolar Violation, BPV-The transmission of two consecutive pulses of the same polarity.
Bit Error Rate, BER-A count of the errored data bits received per second of transmission.
Clock Threshold-The differential voltage, measured between the preamp outputs, that is required to activate the clock synchronization circuitry.
Data Threshold-The differential voltage, measured between the preamp outputs, that is required to activate the data detection circuitry.
Equalizing Network-A network which compensates for the attenuation and frequency response of the transmission cable over the operating bandwidth.
Eye Pattern-The trace obtained on an oscilloscope by viewing a serial data receiver's/repeater's preamplifier output while receiving a QRSS input signal.
Interference Margin - The ratio of the signal amplitude to the maximum noise amplitude that a system can tolerate without errors. Interference Margin \(=20 \log (\mathrm{~S} / \mathrm{N}) \mathrm{dB}\).
Loss of Carrier, LOC-An output indicating that the incoming signal has fallen below a usable level. This signal is active low.
Maximum Density-An input signal pattern consisting of all 1s.
Minimum Density-For T1 format, this is a repeating signal pattern consisting of two 1 s followed by fourteen 0 s .
Oscillator Bias Voltage-A dc level used to set the center point of an LC oscillator tank's operation.
Output-Pulse Rise (Fall) Time-Measured from the 10\% to 90\% points.
Output-Pulse-Width Differential-In a T1 carrier system, a typical transmitted data pulse width is 324 ns . The pulse-width differential is the difference in pulse width of two successive outputs.
Preamplifier Bandwidth-3 dB bandwidth of the preamplifier circuit.
Quasi-Random Signal Source, QRSS-A signal consisting of random 1 s and 0 s.
RCLK-Received clock data extracted from the incoming data signal.
RNEG-Received data extracted from negative incoming signal levels.
RPOS-Received data extracted from positive incoming signal levels.

\section*{FEATURES}

16-Bit Sigma-Delta A/D Converter
16-Bit Sigma-Delta D/A Converter
80-dB SNR and THD
Linear Phase Antialias and Anti-Image Filters
Digital Resampling/Interpolation Filter On-Chip Voltage Reference
7.2 kHz, 8.0 kHz, and 9.6 kHz Sampling Rates
\(8 / 7\) Mode for 8.23 kHz, \(9.14 \mathbf{k H z}\), and 10.97 kHz Sampling
Synchronous and Asynchronous DAC/ADC Modes
Bit and Baud Clock Generation
Transmit Digital Phase-Locked Loop for Terminal Synchronization
Independent Transmit and Receive Phase Adjustment DSP-Compatible Serial Port
Single +5 V Supply with Power-Down Mode 28-Pin DIP

\section*{APPLICATIONS}

High Performance DSP-Based Modems V.32ter, V.32bis, V.32, V.22bis, V.22, V.21, Bell 212A, 103
Fax and Cellular-Compatible Modems V.33, V.29, V.27ter, V.27bis, V.27, V.26bis

Integrated Fax, Modem, and Speech Processing

\section*{GENERAL DESCRIPTION}

The AD28msp01 is a complete analog front end for high performance DSP-based modems. The device includes all data conversion, filtering, and clock generation circuitry needed to implement an echo-cancelling modem with one companion digital signal processor. Software-programmable sample rates and clocking modes support all established modem standards.

The AD28msp01 utilizes advanced sigma-delta technology to move the entire echo-cancelling modem implementation into the digital domain. The device maintains 80 dB SNR and THD throughout all filtering and data conversion. Purely DSP-based echo cancellation algorithms can thereby maintain robust bit error rates under worst case signal attenuation and echo amplitude conditions. The AD28msp01's on-chip interpolation filter resamples the received signal after echo cancellation in the DSP, freeing the processor for other voice or data communications tasks.
On-chip bit and baud clock generation circuitry allows either synchronous or asynchronous operation of the transmit (DAC)

\section*{FUNCTIONAL BLOCK DIAGRAM}

and receive (ADC) paths. Each path features independent phase advance and retard adjustments via software control. The AD28msp01 can also synchronize modem operation to an external terminal bit clock.
Packaged in a 28 -pin DIP, the AD28msp01 provides a compact solution for space-constrained environments. The device operates from a single +5 V supply and offers a low power sleep mode for battery-powered systems.
A detailed block diagram of the AD28msp01 is shown in Figure 1.

The following abbreviations are used in this data sheet:
DAC-Digital-to-Analog Converter
ADC-Analog-to-Digital Converter
SPORT-Serial Port
soft reset-in a soft reset, the AD28msp01 is reset but the control register values do not change.
\begin{tabular}{|c|c|c|c|}
\hline Name & Pin & Type & Description \\
\hline \multicolumn{4}{|l|}{Analog Interface} \\
\hline \(\mathrm{V}_{\text {IN }}\) & 27 & I & Inverting terminal of the input amplifier to the receiver (ADC). Refer to Figure 2 for the analog input interface connections. \\
\hline \(\mathrm{V}_{\text {FB }}\) & 26 & 0 & Feedback terminal of the input amplifier to the receiver. Refer to Figure 2 for the analog input interface connections. \\
\hline \(\mathrm{V}_{\text {OUT }+}\) & 2 & 0 & Noninverting output terminal of the output differential amplifier, from the transmitter (DAC). Refer to Figure 3 for the analog output interface connections. \\
\hline \(\mathrm{V}_{\text {OUT- }}\) & 3 & 0 & Inverting output terminal of the output differential amplifier from the transmitter. Refer to Figure 3 for analog output interface connections. \\
\hline REFCAP & 28 & 0 & Voltage reference decoupling pin. An external \(0.1 \mu \mathrm{~F}\) capacitor is recommended on this pin for optimum noise performance. \\
\hline \multicolumn{4}{|l|}{Serial Interface} \\
\hline SCLK & 18 & O/Z & Serial clock used for clocking data or control bits to/from the serial port (SPORT). The frequency of this clock is 1.7280 MHz . This pin is tristated when the chip select pin is low. \\
\hline SDI & 22 & I & Serial input of the SPORT used to supply data or control information to the AD28msp01. This pin is ignored when the chip select pin is low. \\
\hline SDIFS & 21 & I & Framing synchronization signal for serial data transfers to the AD28msp01 (via the SDI pin). This pin is ignored when the chip select pin is low. \\
\hline SDO & 19 & O/Z & Serial output of the SPORT used to obtain data or control information from the AD28msp01. This pin is tristated when the chip select pin is low. \\
\hline SDOFS & 20 & O/Z & Framing synchronization signal for serial data transfers from the AD28msp01 (via the SDO pin). This pin is tristated when the chip select pin is low. \\
\hline \multicolumn{4}{|l|}{Clock Generation} \\
\hline TSYNC & 7 & I & Transmit Synchronization Clock. This signal is used to synchronize the transmit clocks and the converter clocks to an external terminal/bit-rate clock. It is used in the V. 32 TSYNC and asynchronous TSYNC modes and is ignored in other operating modes. The frequency of the external clock must be programmed in Control Register 0 . This pin must be tied high or low if it is not being used. \\
\hline TBIT & 9 & 0 & Transmit Bit Rate Clock. This is an output clock whose frequency is programmable via Control Register 3. It is synchronized to the TCONV clock. \\
\hline TBAUD & 10 & 0 & Transmit Baud Rate Clock. This is an output clock whose frequency is programmable via Control Register 3. It is synchronized to the TCONV clock. \\
\hline TCONV & 8 & 0 & Transmit Conversion Clock. This clock indicates when the ADC has finished a sampling cycle. The frequency of TCONV is programmed by setting the sample rate field in Control Register 0. The programmed TCONV rate can be scaled by a factor of \(8 / 7\) by setting Bit 9 in Control Register 1. The phase of TCONV can be adjusted by writing the Transmit Phase Adjust Register. \\
\hline RBIT & 12 & 0 & Receive Bit Rate Clock. This is an output clock whose frequency is programmable via Control Register 2. It is synchronized to the RCONV clock. \\
\hline RBAUD & 13 & 0 & Receive Baud Rate Clock. This is an output clock whose frequency is programmable via Control Register 2. It is synchronized to the RCONV clock. \\
\hline RCONV & 11 & 0 & Receive Conversion Clock. This clock indicates when the DAC has finished a sampling cycle. The frequency of RCONV is programmed by setting the sample rate field in Control Register 0. The programmed RCONV rate can be scaled by a factor of \(8 / 7\) by setting Bit 9 in Control Register 1. The phase of RCONV can be äujusicu by wricing the Keceive Phase Adjust Register. \\
\hline \multicolumn{4}{|l|}{Miscellaneous} \\
\hline MCLK & 14 & I & AD28msp01 Master Clock Input. The frequency of this clock must be exactly 13.824 MHz to guarantee the correct frequency response for the device's digital filters. \\
\hline \(\overline{\text { RESET }}\) & 6 & I & Active-Low Chip Reset. This signal sets all AD28msp01 control registers to their default values and clears the device's digital filters. SPORT output pins are tristated when RESET is active. SPORT input pins are ignored when RESET is active. \\
\hline CS & 23 & I & Active-high chip select. This signal tristates all SPORT output pins and forces the AD28msp01 to ignore all SPORT input pins. Note that the AD28msp01's ADC, DAC, and digital filters continue operating when CS is de-asserted. \\
\hline \multicolumn{4}{|l|}{Power Supplies} \\
\hline \(\mathrm{V}_{\text {DDA }}\) & 1 & & Analog Supply Voltage (Nominally +5 V ). \\
\hline GNDA & 4, & & Analog Ground. \\
\hline \(V_{\text {DDD }}\) & & & Digital Supply Voltage (Nominally +5 V ). \\
\hline GNDD & & & Digital Ground. \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


\section*{FUNCTIONAL DESCRIPTION}

ADC
The analog input is applied to the input amplifier via external gain setting resistors (see Figure 2, which can be found on the following page). The output of this amplifier, now biased by the on-chip voltage reference, is applied to an analog sigma-delta modulator which noise-shapes it and produces 1-bit samples at a 1.7280 MHz rate. The spectral content of this bit stream is noise-shaped such that in-band noise supports \(80-\mathrm{dB}\) SNR. Out-of-band noise is rejected in subsequent filtering.
This bit stream is fed to a decimation filter which has a Sinc \({ }^{4}\) transfer function. The output of this decimation filter consists of a parallel data stream with a reduced sampling rate of 28.8 kHz , 32.0 kHz or 38.4 kHz (depending on the input sample rate), which is now processed by the digital antialiasing low-pass filter. This filter low-pass filters the data stream and further reduces the sampling rate by a factor of four. Finally the high-pass filter removes input frequency components at the low end of the spectrum.
Either the high-pass filter alone or the high-pass/low-pass filter combination can be bypassed by setting the appropriate bit in Control Register 1, thus producing samples at \(7.2 / 8.0 / 9.6 \mathrm{kHz}\) or \(28.8 / 32.0 / 38.4 \mathrm{kHz}\), respectively. The frequency response of the AD28msp01 is altered when these filters are bypassed. The DSP processor that receives samples from the AD28msp01 may need to compensate for this change.
Each resultant sample is then loaded into the SPORT for transmission.

\section*{Analog Input Interface}

The recommended analog input interface is shown in Figure 2. Since the AD28msp01 operates from a single 5 V power supply, an arbitrary analog input signal with 0 V dc bias must be offset and scaled appropriately to avoid clipping and to ensure successful conversion. The scaling of the analog input is achieved by the resistors \(\mathrm{R}_{\mathrm{IN}}\) and \(\mathrm{R}_{\mathrm{FB}}\). The gain \(-\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{IN}}\) should be
selected to ensure that a full-scale analog input signal at \(A_{\text {IN }}\) does not exceed a 3.156 V peak-to-peak signal at the output of the input amplifier (monitored at \(\mathrm{V}_{\mathrm{FB}}\) ). The dc offsetting of the analog input is performed with an on-chip generated reference voltage of 2.5 V (nominal). The \(\mathrm{A}_{\text {IN }}\) signal must be ac-coupled with a capacitor \(\left(\mathrm{C}_{\mathrm{AC}}\right)\).
Since the receiver uses a highly oversampled implementation approach which transfers the bulk of the antialiasing filtering requirement into the digital domain, the analog input antialiasing filter need only be of low order. This first stage of antialiasing is performed by the \(\mathrm{R}_{\mathrm{FB}} / \mathrm{C}_{\mathrm{FB}}\) combination, allowing the user to arbitrarily set the input 3 dB point. An acceptable 3 dB point range is \(20 \mathrm{kHz} \pm 10 \%\), which should be achieved using components in the ranges indicated. See Figure 2. Note that all frequency response specifications given in this data sheet do not include the slight in-band rolloff caused by the use of a feedback capacitor ( \(\mathrm{C}_{\mathrm{FB}}\) ).
This input structure also allows the easy combination of a number of analog inputs before conversion via the summing node \(\left(\mathrm{V}_{\mathrm{IN}}\right)\), as indicated in Figure 2.


Figure 2. Analog Input Interface

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD28msp01}

\section*{DAC}

The transmitter receives 16 -bit samples at a \(7.2 \mathrm{kHz}, 8.0 \mathrm{kHz}\) or 9.6 kHz rate from the SPORT. These samples are low-pass filtered by the anti-imaging filter which also raises the sampling rate to \(28.8 / 32.0 / 38.4 \mathrm{kHz}\). The low-pass anti-imaging filter can be bypassed by setting the appropriate bit in Control Register 1. If the filter is bypassed, the DSP that transmits data to the AD28msp01 must be able to transmit at the \(28.8 / 32.0 / 38.4 \mathrm{kHz}\) rate.

The samples from the output of the anti-imaging filter are then fed to the Interpolator which raises the sampling rate to 1.7280 MHz by interpolating between the incoming samples. These 1.7280 MHz 16-bit samples are then processed by the digital sigma-delta modulator which noise-shapes the data stream and reduces the sample width to one.
This one-bit data stream at 1.7280 MHz is then fed to the ana\(\log\) smoothing filter in which the bit stream is converted to an analog voltage and low-pass filtered. The output of the analog smoothing filter is a differential signal that is fed to the output amplifier, from which differential analog outputs are available, biased by the internal reference voltage.

\section*{Analog Output Interface}

The differential analog output signal will be dc-biased at the internal reference voltage and, therefore, should be ac-coupled using \(\mathrm{C}_{\mathrm{AC}+}\) and \(\mathrm{C}_{\mathrm{AC}-}\) before applying to a load as shown in Figure 3. Load resistances in the range \(2 \mathrm{k} \Omega\) to \(\propto\) can be accommodated.


Figure 3. Analog Output Interface

A single-ended output can be achieved without ac coupling by means of an external differential-to-single-ended amplifier configuration (as shown in Figure 3). In this case, the output gain can be set by the appropriate selection of resistor values.

\section*{Clock Generation}

The AD28msp01 generates all transmit and receive clocks necessary to implement standard voice-grade modems. The AD28msp01 can generate six different clock signals for transmit and receive timing as well as an additional clock signal for serial port timing.
The receive clocks are the RCONV, RBIT and RBAUD signals. The individual clock rates are programmable and are all synchronized to RCONV.
The transmit clocks are the TCONV, TBIT and TBAUD signals. The individual clock rates are programmable and are all synchronized to TCONV.

Depending on the operating mode, the converter clocks can be synchronized to an external clock signal (TSYNC) or can be generated internally. The clocks can be adjusted in phase by setting the appropriate phase adjust register.

\section*{Resampling Interpolation Filter}

In V. 32 modems the ADC of the receiving modem samples at the same frequency as the transmitting modem's DAC, but at an unknown phase difference. The receiving modem must execute a timing recovery algorithm to force the received data to be sampled in phase with the received signal. The AD28msp01
includes a digital resampling interpolation filter to resample the received signal at the correct phase.
The resampling interpolation filter interpolates the data to a 1.7280 MHz rate. The data is then resampled (decimated) at the sample rate but in phase with the RCONV clock. The frequency response characteristics of the resampling interpolation filter are identical to the frequency response characteristics of the DAC.
Since the resample phase is locked to RCONV, it can be
advanced or slipped by writing a signed-magnitude value to the Receive Phase Adjust Register (Control Register 2). The register decrements or increments to zero to determine the phase shift. The AD28msp01 implements the phase shift by adjusting the phase of an internal clock signal, the oversampling clock. The amount of time added or subtracted is relative to one period of the master clock (MCLK). The phase advance or slip is equal to the master clock period ( 13.824 MHz ) multiplied by the signedmagnitude 9-bit value in Control Register 4 (or 5).
The change in phase requires a maximum of two RCONV cycles to complete. If the value written to Control Register 4 is less than the oversampling ratio, then the change will complete in one RCONV cycle.

\section*{Control Registers}

The AD28msp01 contains six control registers which configure various modes of device operation-sampling rate, phase shift, clock rate, etc. All of the control registers are read and written via the serial port. Unused bits in the control registers should always be set to zero.
The control registers should be set up for the desired mode of operation before bringing the AD 28 msp 01 out of power down (by writing ones to the power-down analog and power-down digital bits in Control Register 1).

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

The sampling rate should be set before writing ones to the power-down bits. Changing the sampling rate at any other time will force a soft reset. Changing from an asynchronous operating mode to a V. 32 mode or vice versa will also force a soft reset (see the Operating Modes section of this data sheet).
In a soft reset, the AD 28 msp 01 is reset but the control register values do not change.
The table below shows when a soft reset is caused by changing the values of certain control register bits while the device is operating. When these bits are modified, the AD28msp01 will perform a soft reset and start up again in the new configuration.

\section*{Bits}

Configures
Control Register 0, SR1-SR0 Sampling rate
Control Register 0, OP2-OP0 Clock generation operating modes (async-to-V. 32 or V.32-to-async)
Control Register 0, TS3-TS0 TSYNC rate
Control Register 1, FB2-FB0 Filter bypass configuration
Control Register 1, SA87
Sampling rate scaling by \(8 / 7\)

Control Register \(0 \quad\) address \(=0 \times 00\)
This register is used to:
- Enable/disable the resampling interpolation filter
- Set the external TSYNC clock rate
- Select the sampling rate
- Select the operating mode

Control Register 1
This register is used to:
- Increase the sampling rate to \(8 / 7\) the rate selected in Control Register 0
- Power down the device
- Bypass the digital filters

If any low-pass filter is bypassed, the resampling interpolation filter should be disabled (in Control Register 0.)

\section*{Control Register 2}
\[
\text { address }=0 \times 02
\]

This register is used to:
- Select the frequency of the Receive baud clock (RBAUD)
- Select the frequency of the Receive bit clock (RBIT)

\section*{Control Register 3}
address \(=0 \times 03\)
This register is used to:
- Select the frequency of the Transmit baud clock (TBAUD)
- Select the frequency of the Transmit bit clock (TBIT)

\section*{Control Register \(4 \quad\) address \(=0 \times 04\)}

This register is used to:
- Change the phase of the Receive clocks (RBAUD, RBIT,
RCONV) RCONV)
This register must be equal to zero before its value can be changed. Once you have written a value to the register, subsequent writes are ignored until the register is finished incrementing/decrementing to zero. If the register is read while incrementing/ decrementing, its current value is returned (not the value originally loaded).
Any value written to this register prior to the first rising edge of the conversion clock (RCONV) is ignored.
The phase advance or slip is equal to the master clock period ( 13.824 MHz ) multiplied by the signed-magnitude 9 -bit value in Control Register 4. The AD28msp01 decrements Control Register 4 as it adjusts the phase of RCONV. Control Register 4 will equal zero when the phase shift is complete.

This register is used to:
- Change the phase of the Transmit clocks (TBAUD, TBIT, TCONV
This register must be equal to zero before its value can be changed. Once you have written a value to the register, subsequent writes are ignored until the register is finished incrementing/decrementing to zero. If the register is read while incrementing/decrementing, its current value is returned (not the value originally loaded).
Any value written to this register prior to the first rising edge of the conversion clock (TCONV) is ignored.
The phase advance or slip is equal to the master clock period ( 13.824 MHz ) multiplied by the signed-magnitude 9 -bit value in Control Register 5. The AD28msp01 decrements Control Register 5 as it adjusts the phase of TCONV. Control Register 5 will equal zero when the phase shift is complete.


Address Word

\section*{AD28msp01}


Control Register 0


Control Register 1


Control Register 2 (Receive Bit and Baud Rate Selection)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Control Register 3 (Transmit Bit and Baud Rate Selection)


\section*{Control Register 4 (ADC Phase Adjust)}


The amount of time slipped or advanced is defined as the number represented by P7-P0 times the master clock period.

Control Register 5 (DAC Phase Adjust)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD28msp01}

\section*{DATA REGISTERS}

The AD28msp01 contains four data registers.
Data Register \(0 \quad\) address \(=0 \times 06\)
DAC Input Register (write-only): The 16 -bit twos complement values written to this register are input to the AD28msp01's digital-to-analog converter.

Data Register \(1 \quad\) address \(=\mathbf{0 x 0 7}\)
Interpolation Filter Input Register (write-only): The 16-bit twos complement values written to this register are input to the resampling interpolation filter.

\section*{Data Register 2 address \(=0 \times 08\)}

ADC Output Register (read-only): The 16-bit twos complement values read from this register are the output of the
AD28msp01's analog-to-digital converter.

\section*{Data Register 3}
address \(=0 \times 09\)
Interpolation Filter Output Register (read-only): The 16-bit twos complement values read from this register are the output of the resampling interpolation filter.
Addresses \(0 \times 0 \mathrm{~A}-0 \mathrm{x} 1 \mathrm{~F}\) are reserved.
Table I. Register Addresses
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Address \\
Bits 4-0
\end{tabular} & Register & Description \\
\hline 00000 & Control Register 0 & Data Rate and Synchronization Rate Selects, Interpolation Filter Enable \\
\hline 00001 & Control Register 1 & Filter Bypass, Test, Power-Down Mode Bits, V. 32 ter Mode Select Bits \\
\hline 00010 & Control Register 2 & ADC Bit and Baud Rate Selects \\
\hline 00011 & Control Register 3 & DAC Bit and Baud Rate Selects \\
\hline 00100 & Control Register 4 & ADC Phase Adjust \\
\hline 00101 & Control Register 5 & DAC Phase Adjust \\
\hline 00110 & Data Register 0 & DAC Input Register \\
\hline 00111 & Data Register 1 & Interpolation Filter Input Register \\
\hline 01000 & Data Register 2 & ADC Output Register \\
\hline 01001 & Data Register 3 & Interpolation Filter Output Register \\
\hline 01010 & Reserved & \\
\hline . . . . & & \\
\hline & & \\
\hline 11111 & Reserved & \\
\hline
\end{tabular}

\section*{Serial Port}

The AD28msp01 includes a full-duplex synchronous serial port (SPORT) used to communicate with a host processor. The SPORT is used to read and write all data and control registers in the AD28msp01. The SPORT transfers 16 -bit words, MSB first, at a serial clock rate of 1.7280 MHz .
When the AD28msp01 exits reset, both the analog circuitry and the digital circuitry are powered down. The serial port will not transmit data to the host until the host sets the power-down bits in Control Register 1 to 1 . All control registers should be initialized before these bits are set.
The SPORT is configured for an externally generated receive frame sync (SDIFS), and an internally generated serial clock (SCLK) and transmit frame sync (SDOFS). The host processor should be configured for an external serial clock and receive frame sync and an internal transmit frame sync. For example, to
configure serial port 0 (SPORT0) of the ADSP-2101 processor to communicate with the AD28msp01, the following ADSP2101 assembly language code fragment is used:
```

AXO = 0x2A0F;
DM(0x3FF6) = AX0;

```

The AD28msp01-to-DSP processor interface is shown in Figure 4.


Figure 4. AD28msp01-to-DSP Processor Interface
Transferring Data and Control Words to the AD28msp01 Data and control word transfers to the AD28msp01 can only be initiated by the host processor. When transferring data to the AD28msp01, the host processor specifies the destination register by first transmitting a 16 -bit address word and then transmitting the 16 -bit data word. The read/write bit in the address word must be de-asserted. The serial data stream from the host processor will consist of a sequence of alternating address and data words. The AD28msp01 will not write the target register until both the address word and data word are completely transferred.
The address word is defined as follows:
Bit \(15 \quad 1=\) Read, \(0=\) Write
Bit 14-5 Ignored (zeros when transfers originate from the AD28msp01)
Bit 4-0 \(\quad\)-bit address field (see Table I)

\section*{Example}

Transferring the following 16-bit words to the AD28msp01 will initialize Control Registers 0-3:

0x0000 Control Register 0 Address Word
\(0 \times 0254 \quad\) Write this value to Control Register 0
\(0 \times 0002 \quad\) Control Register 2 Address Word
\(0 \times 0031 \quad\) Write this value to Control Register 2
0x0003 Control Register 3 Address Word
\(0 \times 0032 \quad\) Write this value to Control Register 3
0x0001 Control Register 1 Address Word
0x0018 Write this value to Control Register 1

Note that the power-down bits in Control Register 1 are released (set to 1 ) only after the AD28msp01 is fully configured by writing to Control Registers 0, 2, and 3.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{Transferring Data from the AD28msp01 to the Host}

Data transfers to the host processor can only be initiated by the AD28msp01. When transferring data the AD28msp01 first specifies the source register by transferring a 16 -bit address word and then transfers the contents of the source register. Bits 14-5 of the address word will always be forced to zero. When transferring data, the serial data stream from the AD28msp01 will consist of a sequence of alternating address and data words.

\section*{Transferring Control Words from the AD28msp01 to the Host} All control registers in the AD28msp01 are host readable. To read a control register, the host must transmit a 16 -bit address word with the Read/Write bit set, then transmit a dummy data word. The AD28msp01 will respond by first completing any AD28msp01-to-Host transfer in progress. As soon as the dummy data word is received, the device will transfer a 16 -bit word with the control register address and then transmit the contents of the control register.

\section*{Example}

The following data streams show how a host can read the contents of an AD28msp01 control register:
\begin{tabular}{lll}
\begin{tabular}{ll} 
Host \\
Transfer
\end{tabular} & \begin{tabular}{l} 
AD28msp01 \\
Transfer
\end{tabular} & Description \\
\(0 \times 8001\) & & \begin{tabular}{l} 
Read Control Register 0
\end{tabular} \\
\(0 \times 1234\) & & \begin{tabular}{l} 
Dummy Data Word
\end{tabular} \\
& \(0 \times-\) & AD28msp01 completes data \\
& \(0 \times-\) & Transfer in progress \\
& \(0 \times 0001\) & Address word \\
& \(0 \times 0023\) & Contents of Control Register 1
\end{tabular}

\section*{Serial Port Timing}

All serial transfers are synchronous. The receive data (SDI) and receive frame sync (SDIFS) are clocked into the device on the falling edge of SCLK. The receive frame sync (SDIFS) must be asserted one SCLK cycle before the first data bit is transferred. When receiving data, the AD 28 msp 01 ignores the receive frame sync pin until the least significant bit is being received.
When transmitting data, the AD28msp01 asserts transmit frame sync (SDOFS) and transmit data (SDO) synchronous with the
rising edge of SCLK. Transmit frame sync is transmitted one SCLK cycle before the first data bit is transferred.

All input signals to the serial port must meet setup and hold times as specified in this data sheet.

\section*{OPERATING MODES}

The AD28msp01 is capable of operating in several different modes, as described below.

\section*{V. 32 TSYNC Mode}

In V. 32 TSYNC Mode, the AD28msp01's transmit circuitry is synchronized to an external TSYNC signal. The AD28msp01's receive circuitry is sampled synchronous to the transmit circuitry, but the data can be resampled at a different phase through the resampling interpolation filter.
TCONV, TBIT and TBAUD are generated internally but are phase-locked to the external TSYNC input signal with the digital phase-locked loop. RCONV, RBIT and RBAUD are generated internally and can be phase adjusted with the Receive

TCONV initiates a new DAC sample update and loads the ADC register (Data Register 2) with a new sample.
The digital resampling interpolation filter can be used for digital resampling of the received signal. Enable this function by setting Bit 9 in Control Register 0. The phase of the resampled signal is adjusted with the Receive Phase Adjust Register. Samples are loaded into the interpolator at the TCONV rate and are resampled at the RCONV rate.
When entering V. 32 TSYNC Mode, RCONV is locked to TCONV before TCONV is locked to TSYNC. If this mode is entered from a non-V. 32 mode, the device performs a soft reset. The time required to lock TCONV to RCONV is dependent on the phase difference between RCONV and TCONV when entering the mode.
This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 \(\mathrm{kHz}, 8.0 \mathrm{kHz}\) or 7.2 kHz by setting the sample rate bit field in


Figure 5. V. 32 TSYNC Mode Block Diagram
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 6. V. 32 Internal Sync Mode Block Diagram

Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit rates, baud rates and TSYNC rate can be set to any combination of clock rates listed in the control register descriptions. The TSYNC field on Control Register 0 must be set to the frequency of the input pin.

\section*{Example}

Transferring the following word sequence to the AD28msp01 will configure the device for V. 32 TSYNC Mode at the clock rates indicated:

\section*{Word Transferred Description}

0x0000
0x0254
0x0002
0x0002
0x0003
0x0023
0x0001
0x0018
Control Register 0 address word Enable interpolation filter, TSYNC \(=7200\), sample rate \(=7200\), mode \(=\) V. 32 TSYNC
Control Register 2 address word RBAUD \(=2400\), RBIT \(=7200\) Control Register 3 address word TBAUD \(=1200\), TBIT \(=4800\) Control Register 1 address word Configure and power-up device


\section*{V. 32 Internal Sync Mode}

In V. 32 Internal Sync Mode, the AD28msp01's transmit clocks are generated internally. The receive circuitry operates synchronous to the transmit circuitry, but the data can be resampled at a different phase through the resampling interpolation filter.
TCONV, TBIT and TBAUD are generated internally and can be phase adjusted with the Transmit Phase Adjust Register (Control Register 5). RCONV, RBIT and RBAUD are also generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4).
TCONV initiates a new DAC sample update and loads the ADC register (Data Register 2) with a new sample.
The digital resampling interpolation filter can be used for digital resampling of the received signal. Enable this function by setting Bit 9 in Control Register 0. The phase of the resampled signal is adjusted with the Receive Phase Adjust Register. Samples are loaded into the interpolator at the TCONV rate and are resampled at the RCONV rate.
When entering V. 32 Internal Sync Mode, RCONV is first locked to TCONV. RCONV is then phase adjusted whenever a new value is written to the Receive Phase Adjust Register (Control Register 4). If this mode is entered from a non-V. 32 mode, the device performs a soft reset. The time required to lock ICONV to RCONV is dependent on the phase difference between RCONV and TCONV when entering the mode.
This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 \(\mathrm{kHz}, 8.0 \mathrm{kHz}\) or 7.2 kHz by setting the sample rate bit field in Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit and baud rates can be set to any combination of clock rates listed in the control register descriptions.

Figure 7. V. 32 Loopback Mode Block Diagram

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{V. 32 Loopback Mode}

In V. 32 Loopback Mode, the AD28msp01's receive circuitry and transmit circuitry are locked together.
RCONV is generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4). RBIT, RBAUD, TCONV, TBIT and TBAUD are all locked to RCONV.

RCONV initiates a new DAC sample update and loads the ADC register (Data Register 2) with a new sample. The RCONV rate can be set to \(9.6 \mathrm{kHz}, 8.0 \mathrm{kHz}\) or 7.2 kHz by setting the sample rate bit field in Control Register 0. The bit and baud rates can be set to any combination of clock rates listed in the control register descriptions.

\section*{V.32ter TSYNC Mode}

This mode is identical to V. 32 TSYNC Mode except all clocks are scaled by a factor of \(8 / 7\) over the corresponding V. 32
TSYNC rate. In this mode, the maximum value to which the phase adjust registers (Control Registers 4 and 5) may be set is +192 .

Both TBIT and RBIT can be set to a \(19,200 \mathrm{~Hz}\) rate that will not be scaled by a factor of \(8 / 7\), by setting the appropriate fields in Control Registers 2 and 3.

\section*{V.32ter Internal Sync Mode}

This mode is identical to V. 32 TSYNC Mode except all clocks are scaled by a factor of \(8 / 7\) over the corresponding V. 32 TSYNC rate. In this mode, the maximum value to which the phase adjust registers (Control Registers 4 and 5) may be set is +192 .
Both TBIT and RBIT can be set to a \(19,200 \mathrm{~Hz}\) rate that will not be scaled by a factor of \(8 / 7\), by setting the appropriate fields in Control Registers 2 and 3.

\section*{Asynchronous Fallback TSYNC Mode}

TCONV, TBIT and TBAUD are generated internally but phase locked to the external TSYNC input signal. RCONV, RBIT and RBAUD are generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4).
This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to \(9.6 \mathrm{kHz}, 8.0 \mathrm{kHz}\) or 7.2 kHz by setting the sample rate bit field in Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit rates, baud rates and TSYNC rate can be set to any combination of clock rates listed in the control register descriptions.

\section*{Asynchronous Fallback Mode}

TCONV, TBIT and TBAUD are generated internally and can be phase adjusted with the Transmit Phase Adjust Register (Control Register 5). RCONV, RBIT and RBAUD are generated internally and can also be phase adjusted with the Receive Phase Adjust Register (Control Register 4). The digital phaselocked loop is not used in this operating mode
This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 \(\mathrm{kHz}, 8.0 \mathrm{kHz}\) or 7.2 kHz by setting the sample rate bit field in Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit and baud rates can be set to any combination of clock rates listed in the control register descriptions.


Figure 8. Asynchronous Fallback TSYNC Driven Mode Block Diagram

Figure 9. Asynchronous Fallback Mode Block Diagram


\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{AD28msp01}

\section*{Transitions Between Operating Modes}

The AD28msp01 will perform a soft reset when transitioning between the following modes:
- V. 32 Modes to Asynchronous Fallback Modes
- Asynchronous Fallback to V. 32 Modes

Operating Modes Summary
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Mode & \begin{tabular}{l}
Initial Phase \\
Lock After \\
Entering Mode
\end{tabular} & Normal DPLL* Operation & Phase Register Programmable** & Resampling Interpolator &  & er Operation onous to DAC & Control Register 0 OP2-0 \\
\hline Async Fallback & No Phase Lock & No Phase Lock & ADC, DAC & Not Used & RCONV & TCONV & 000 \\
\hline Async TSYNC & TCONV Lock to TSYNC & TCONV Lock to TSYNC & ADC & Not Used & RCONV & TCONV & 111 \\
\hline V. 32 TSYNCH & RCONV Lock to TCONV & TCONV Lock to TSYNC & ADC & Input Synchronous and In Phase with TCONV, Output Synchronous and In Phase with RCONV & TCONV & TCONV & 100 \\
\hline V. 32 Internal Sync & RCONV Lock to TCONV & No Phase Lock & ADC, DAC & Input Synchronous and In Phase with TCONV, Output Synchronous and In Phase with RCONV & TCONV & TCONV & 101 \\
\hline V. 32 Loopback & TCONV Lock to RCONV & No Phase Lock & ADC \(\dagger\) & Not Used & TCONV & TCONV & 110 \\
\hline
\end{tabular}
*DPLL-Digital Phase-Locked Loop.
**ADC phase adjusted via Control Register 4, DAC phase adjusted via Control Register 5.
\(\dagger\) Adjusting ADC phase also adjusts DAC phase in this mode.
NOTE
All receive clocks: RBIT, RBAUD are synchronous to RCONV. All transmit clocks: TBIT, TBAUD are synchronous to TCONV.

PIN CONFIGURATION


PIN ASSIGNMENTS
\begin{tabular}{c|l|l|l}
\hline Pin & Name & Pin & Name \\
\hline 1 & V \(_{\text {DDA }}\) & 15 & GNDD \\
2 & V \(_{\text {OUTP }}\) & 16 & V \(_{\text {DDD }}\) \\
3 & V \(_{\text {OUTN }}\) & 17 & V \(_{\text {DDD }}\) \\
4 & GNDA & 18 & SCLK \\
5 & GNDD & 19 & SDO \\
6 & RESET & 20 & SDOFS \\
7 & 1 SYNC & 21 & SDIFS \\
8 & TCONV & 22 & SDI \\
9 & TBIT & 23 & CS \\
10 & TBAUD & 24 & GNDD \\
11 & RCONV & 25 & GNDA \\
12 & RBIT & 26 & V \(_{\text {FB }}\) \\
13 & RBAUD & 27 & V \(_{\text {IN }}\) \\
14 & MCLK & 28 & REFCAP \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{SPECIFICATIONS}

DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS
\begin{tabular}{ll|l|l|c}
\hline Parameter & Test Condition & Min & Typ & Max \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input High Voltage & \(\mathrm{V}_{\mathrm{DD}}=\max\) & Unit \\
\(\mathrm{V}_{\mathrm{IL}}\) & Input Low Voltage & \(\mathrm{V}_{\mathrm{DD}}=\min\) & & \\
\(\mathrm{V}_{\mathrm{OH}}\) & Output High Voltage & \(\mathrm{V}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}\) & 2.4 & 0.8 \\
\(\mathrm{~V}_{\mathrm{OL}}\) & Output Low Voltage & \(\mathrm{V}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\) & V \\
\(\mathrm{I}_{\mathrm{IH}}\) & High Level Input Current & \(\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\mathrm{IN}}=\max\) & & 0.4 \\
\(\mathrm{I}_{\mathrm{IL}}\) & Low Level Input Current & V \\
\(\mathrm{I}_{\mathrm{OZL}}\) & Low Level Output 3-State Leakage Current & \(\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & V \\
\(\mathrm{I}_{\mathrm{OZH}}\) & High Level Output 3-State Leakage Current & \(\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\mathrm{IN}}=\max\) & & 10 \\
\(\mathrm{C}_{\mathrm{IN}}\) & Digital Input Capacitance & & & 10 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Param & & Min & Typ & Max & Unit \\
\hline \multicolumn{6}{|l|}{Power Dissipation} \\
\hline \(\mathrm{V}_{\text {DDA }}\) & Analog Operating Voltage & & 5 & & V \\
\hline \(V_{\text {DDD }}\) & Digital Operating Voltage & & 5 & & V \\
\hline \(\mathrm{I}_{\text {DDA }}\) & \(\mathrm{V}_{\text {DDA }}\) Operating Current Active & & 40 & & mA \\
\hline \(\mathrm{I}_{\text {DDD }}\) & \(\mathrm{V}_{\text {DDD }}\) Operating Current Active & & & & mA \\
\hline \(\mathrm{P}_{1}\) & Power Dissipation ( \(\mathrm{V}_{\mathrm{DDA}}\) and \(\mathrm{V}_{\text {DDD }}\) Active) & & & & mW \\
\hline \(\mathrm{I}_{\text {DDA }}\) &  & & 0.5 & & mA \\
\hline \(\mathrm{I}_{\mathrm{DDD}}\) & \(\mathrm{V}_{\text {DDD }}\) Operating Current Inactive \({ }^{\text {a }}\) & & & & mA \\
\hline \(\mathrm{P}_{0}\) & Power Dissipation ( \(V_{\text {DDA }}\) and \(V_{\text {DDD }}\) ) Inactive & & & & mW \\
\hline
\end{tabular}
\begin{tabular}{l|l|l|l|l}
\multicolumn{5}{l}{} \\
RECOMMENDED OPERATING CONDITIONS \\
\hline
\end{tabular}

Refer to Environmental Conditions for information on case temperature and thermal specifications.
Specifications subject to change without notice.

\begin{abstract}
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V Input Voltage . . . . . . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) Output Voltage Swing . . . . . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) Operating Temperature Range (Ambient) . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature ( 5 sec ) PLCC . . . . . . . . . . . . . . \(+280^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\end{abstract}

\section*{ESD SENSITIVITY}

The AD28msp01 features proprietary input protection circuitry to dissipate high energy discharges (Human Body Model). Per Method 3015 of MIL-STD-883C, the AD28msp01 has been classified as a Class 1 device.
Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges readily accumulate on the human body and test equipment and discharge
 without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.

\section*{SPECIFICATIONS—AD28msp01}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & & Min & Max & Unit \\
\hline \multicolumn{5}{|l|}{Serial Ports} \\
\hline \multicolumn{5}{|l|}{Timing Requirement:} \\
\hline \(\mathrm{t}_{\text {scs }}\) & SDI/SDIFS Setup before SCLK Low & 10 & & ns \\
\hline \(\mathrm{t}_{\text {SCH }}\) & SDI/SDIFS Hold after SCLK Low & 10 & & ns \\
\hline \multicolumn{5}{|l|}{Switching Characteristic} \\
\hline \(\mathrm{t}_{\text {SCK }}\) & SCLK Period & & & ns \\
\hline \(\mathrm{t}_{\text {RD }}\) & SDOFS Delay from SCLK High & & 15 & ns \\
\hline \(\mathrm{t}_{\mathrm{RH}}\) & SDOFS Hold after SCLK High & 0 & & ns \\
\hline \(\mathrm{t}_{\text {SCDH }}\) & SDO Hold after SCLK High & 0 & & ns \\
\hline \(\mathrm{t}_{\text {SCDD }}\) & SDO Delay from SCLK High & & 30 & ns \\
\hline
\end{tabular}

\begin{tabular}{ll|l|l}
\hline Parameter & Min & Max & I Init \\
\hline Serial Port Tristate & & & \\
Switching & Characteristic: & & \\
\(\mathfrak{t}_{\text {SPD }}\) & CS Low to SDO, SDOFS, SCLK Disable & & \\
\(\mathfrak{t}_{\text {SPE }}\) & CS High to SDO, SDOFS, SCLK Enable & & ns \\
\(\mathfrak{t}_{\text {SPV }}\) & CS High to SDO, SDOFS, SCLK Valid & & ns \\
\hline
\end{tabular}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & & Test Condition & Min & Typ & Max & Unit \\
\hline \multicolumn{7}{|l|}{ADC:} \\
\hline \(\mathrm{I}_{\mathrm{L}}\) & Input Leakage Current at \(\mathrm{V}_{\text {IN }}\) & & & 10 & & nA \\
\hline \(\mathrm{R}_{\mathrm{I}}\) & Input Resistance at \(\mathrm{V}_{\mathbf{I N}}\) & & & 100 & & \(\mathrm{M} \Omega\) \\
\hline \(\mathrm{C}_{\text {IL }}\) & Input Load Capacitance at \(\mathrm{V}_{\mathrm{FB}}\) & & & 10 & & pF \\
\hline \(\mathrm{V}_{\text {inmax }}\) & Maximum Input Range at \(\mathrm{V}_{\text {IN }}\) & & & 3.156 & & V p-p \\
\hline \multicolumn{7}{|l|}{DAC:} \\
\hline \(\mathrm{R}_{0}\) & Output Resistance for Voice Frequencies* & & & 1 & & \(\Omega\) \\
\hline \(\mathrm{V}_{\text {OOFF }}\) & Output dc Offset Between \(\mathrm{V}_{\text {OUT+ }}\) and \(\mathrm{V}_{\text {Out- }}\) & & & 100 & & mV \\
\hline \(\mathrm{C}_{\mathrm{OL}}\) & Output Load Capacitance^ & & & & 100 & pF \\
\hline \(\mathrm{V}_{0}\) & Maximum Voltage Output Swing (p-p) Across \(\mathrm{R}_{\mathrm{L}}\) Differential & & & 6.312 & & V \\
\hline \(\mathrm{R}_{\mathrm{L}}\) & Load Resistance* & & 2 & & & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}
*At \(\mathrm{V}_{\text {OUT+ }}\) and \(\mathrm{V}_{\text {OUT- }}\)
\begin{tabular}{l|c|cc|c}
\hline Parameter & Test Conditions & Min & Typ & Max
\end{tabular} Unit
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Test Conditions & Min & Max & Unit \\
\hline Gain Tracking (Reference Level \(=0 \mathbf{d B m 0}\) ) & \[
5
\] & & & \\
\hline ADC Gain Tracking Error & +3 to -50 dBm 0 & & \(\pm 0.1\) & dB \\
\hline Sinusoidal Input * & & & & \\
\hline Decoder Gain Tracking Error & +3 to -50 dBm 0 & & \(\pm 0.1\) & dB \\
\hline
\end{tabular}

\section*{Typical Frequency Responses}

The frequency responses of the ADC and DAC are given below.
\begin{tabular}{l|l|l|l}
\hline & 9.6 kHz & 8.0 kHz & 7.2 kHz \\
\hline ADC & & & \\
Passband Ripple & \(<0.1 \mathrm{~dB}\) & \(<0.1 \mathrm{~dB}\) & \(<0.1 \mathrm{~dB}\) \\
Low-Pass Passband Cutoff Frequency & 3.4 kHz & 3.4 kHz & 3.3 kHz \\
Low-Pass Stopband Cutoff Frequency & 4.8 kHz & 4.0 kHz & 220 kHz \\
High-Pass Passband Cutoff Frequency & 220 Hz & 220 Hz & 60 Hz \\
High-Pass Stopband Cutoff Frequency & 60 Hz & -55 dB \\
Low-Pass Stopband Rejection & -55 dB & -50 dB \\
High-Pass Stopband Rejection & -50 dB & -55 dB & \\
DAC & -50 dB & \(<0.1 \mathrm{~dB}\) \\
Passband Ripple & \(<0.1 \mathrm{~dB}\) & \(<0.1 \mathrm{~dB}\) & 3.3 kHz \\
Passband Cutoff Frequency & 3.4 kHz & 3.4 kHz & 3.6 kHz \\
Low-Pass Stopband Cutoff Frequency & 4.8 kHz & 4.0 kHz & -55 dB \\
\hline Stopband Rejection & -55 dB & -55 dB & \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{SPECIFICATIONS—AD28msp01}
\begin{tabular}{l|l|l|l|l}
\hline Parameter & Test Conditions & Min & Typ & Max
\end{tabular} Unit
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Test Conditions & Min & Typ & Max & Unit \\
\hline \multicolumn{6}{|l|}{PSRR and Crosstalk} \\
\hline \(\mathrm{V}_{\text {DDA }}\) \& \(\mathrm{V}_{\text {DDD }}\) Power Supply Rejection, ADC Channel & 100 mV p \(\rightarrow \mathrm{p}, 1.02 \mathrm{kHz}\) on Supplies & & -35 & & dB \\
\hline \(\mathrm{V}_{\text {DDA }}\) \& \(\mathrm{V}_{\text {DDD }}\) Power Supply Rejection, DAC Channel & \(100 \mathrm{mV} \mathrm{p-p}\),1.02 kHz on Supplies & & -35 & & dB \\
\hline Crosstalk, ADC Channel-to-DAC Channel & ADC Input: 1.02 kHz at 0 dBm 0 DAC Input: IDLE CODE Measure \(\mathrm{V}_{\text {Out }}\) at 1.02 kHz & & -80 & & dB \\
\hline Crosstalk, DAC Channel-to-ADC Channel & ADC Input: Analog Ground DAC Input: 1.02 kHz at \(\mathrm{DmW}^{\star}\) Measure ADC Output at 1.02 kHz & & -80 & & dB \\
\hline
\end{tabular}
*DmW \(=\) digital milliwatt
\begin{tabular}{l|l|l|l|l}
\hline & \(\mathbf{9 . 6} \mathbf{~ k H z}\) & \(\mathbf{8 . 0} \mathbf{~ k H z}\) & \(7.2 \mathbf{k H z}\) & Unit \\
\hline Typical Group Delay & 12 & 13 & 15 & ms \\
ADC Low-Pass Filter Group Delay & 2 & 3 & 5 & ms \\
ADC High-Pass Filter Group Delay & 10 & 10 & 10 & ms \\
nAC Grour Delay & 2 & 3 & 5 & mis \\
Resampling Filter Group Delay & 2 & 3 & 5 & ms \\
\hline
\end{tabular}

\section*{ORDERING GUIDE}
\begin{tabular}{l|l}
\hline Model & Package Option \({ }^{\star}\) \\
\hline AD28msp01 & N-28 \\
\hline
\end{tabular}
\({ }^{*} \mathrm{~N}=\) Plastic DIP. For outline information see Package Information section.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

FEATURES
Complete Linear Coded Codec
16-Bit Sigma-Delta ADC
16-Bit Sigma-Delta DAC
On-Chip Antialiasing and Anti-Imaging Filters
On-Chip Voltage Reference
8 kHz Sampling Frequency
Twos Complement Coding
65 dB SNR and THD
Programmable Gain on DAC and ADC
DSP Compatible Serial Port
24-Pin (0.3 Inch) DIP/SOIC
Single 5 V Power Supply

\section*{GENERAL DESCRIPTION}

The AD28msp02, as shown in Figure 1, is a complete analog front end for high performance voiceband DSP applications. Compared to traditional \(\mu\)-law and A-law codecs, the AD28msp02's linear coded ADC and DAC maintain wide dynamic range throughout the transfer function while maintaining far superior SNR and THD.
A sampling rate of 8.0 kHz coupled with 65 dB SNR and THD performance make the AD28msp02 attractive in many datacom and telecom applications (e.g., cellular radio, telephones, etc.).

SIMPLIFIED BLOCK DIAGRAM


The inclusion of on-chip antialiasing and anti-imaging filters, 16 -bit ADC, 16 -bit DAC and programmable gain amplifiers in a 24 -pin DIP/SOIC ensures a highly integrated and compact solution to voiceband analog processing requirements.
The serial I/O port provides easy interface to industry standard DSP processors such as the ADSP-2101, ADSP-2111, ADSP2105, MC56001 and the TMS320C25.


Figure 1. AD28msp02 Block Diagram

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

The 1.0 MHz 16-bit samples are processed by the digital sigmadelta modulator which noise-shapes the data stream and reduces the sample width to 1 bit. This 1 -bit data stream is fed at a 1.0 MHz rate to the analog smoothing filter in which the bit stream is converted into an analog voltage and low pass filtered. The gain of this smoothing filter can be adjusted via the control register from -15 dB to +6 dB in 3 dB steps. The output of the analog smoothing filter is a differential signal which is fed to the output amplifier.

\section*{Serial Port}

The serial interface consists of an I/O port which can be used to transmit and receive data or control information to and from the AD28msp02.

\section*{Control Register}

The control register determines the configuration of the AD28msp02 and can be read and written via the SPORT by driving the DATA/CNTRL pin low. It is possible to program the encoder and decoder gain settings, filter bypass options, power-down option and encoder multiplexer selection using this register.

\section*{DETAILED BLOCK DESCRIPTIONS}

\section*{Analog Input Interface}

The recommended analog input interface is shown in Figure 2. Since the AD28msp02 operates from a single 5 V power supply, an arbitrary analog input signal with 0 V de bias must be offset and scaled appropriately to avoid clipping and to ensure successful conversion. The scaling of the analog input is achieved by the resistors RIN and RFB. The gain -RFB/RIN - should be selected to ensure that a full-scale analog input signal at AIN produces a 3.156 V peak-to-peak signal at the encoder input. The dc offsetting of the analog input is done with an on-chip generated reference voltage \(\mathrm{V}_{\text {REFOUt }}\). Both the NORM and the AUX inputs must be ac coupled for proper operation. The coupling capacitor, CAC, should be \(0.1 \mu \mathrm{~F}\) or greater. The RIN resistors should be chosen to ensure a coupling corner frequency of 30 Hz .


Figure 2. Analog Input Interface
Since the encoder uses a highly oversampled implementation approach which transfers the bulk of the antialiasing filtering requirement into the digital domain, the analog input antialiasing filter need only be of low order. This antialiasing is done by the \(\mathrm{RFB} / \mathrm{CFB}\) combination, allowing the user to arbitrarily set
the input 3 dB point. An acceptable 3 dB point range is 20 kHz \(\pm 10 \%\) which should be achieved using components in the ranges indicated. (See Figure 2.)
The two separate input amplifiers NORM and AUX can be individually configured to allow for the variations in microphone sensitivity. The 20 dB gain stage can be selected when there is not enough gain in the input amplifier.
This input structure also allows the easy combination of a number of analog inputs before conversion. Figure 2 shows two inputs summed together at the NORM input.

\section*{Analog Output Interface}

The differential analog output signal is dc biased at the internal reference voltage and therefore can either be ac coupled using CAC+ and CAC- (Figure 3a) or can drive a differential load directly (Figure 3b). Load resistances in the range \(2 \mathrm{k} \Omega\) to \(\infty\) can be accommodated. The output gain can be programmed via the control register from -15 dB to +6 dB in 3 dB steps. The nominal node differential swing is +3.156 V to -3.156 V .
A single-ended output can be achieved without ac coupling, by means of an external differential-to-single-ended amplifier configuration (Figure 3b). In this case, the output gain can be set by the appropriate selection of resistor values. Alternatively, single-ended outputs may be used directly with degraded performance. Load resistances greater than \(2 \mathrm{k} \Omega\) can be driven. The nominal maximum single-ended output signal is 3.156 V peak-to-peak ( \(3,17 \mathrm{dBm} 0\) ).

\(R L \geq 2 k S 2\)
\(C A C \geq \frac{1}{60 \pi R L}\)
CAC + , CAC- OPTIONAL
a. Differential Load with AC Coupling

b. Single-Ended Output

Figure 3. Analog Output Interface

\section*{Serial Ports}

There is a bidirectional serial port (SPORT) for transmitting data between the AD28msp02 and the host processor, with a minimum of external hardware (Figure 4).
All serial transfers are 16 bits long, MSB first, at the SCLK rate. SCLK is internally set to the master clock frequency divided by 5 , exactly 2.6 MHz .
When data is written to the AD28msp02 via the SPORT, the transfer is initiated by the host processor driving the SDIFS input on the SPORT high shortly after the rising edge of SCLK and maintaining SDIFS high for one cycle. The DATA/CNTRL line must be driven high when SDIFS is driven high. Data is then driven from the processor shortly after the rising edge of

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD28msp02}
the next clock and clocked into the AD28msp02 on the falling edge of SCLK in that cycle. All data bits are thus clocked into the AD28msp02 on the falling edge of SCLK starting with the MSB first.
If the SDIFS input is driven high again before the end of the present transfer, it is not recognized until the falling edge of SCLK in the LSB cycle.
The TSEN pin can be used to three-state the SPORT pins and disable communication to the host processor. This capability is useful in multi-codec configurations where the host processor can control each TSEN as a memory-mapped pin.

a. Single AD28msp02 to Single-Port DSP

b. Single Codec to Two DSPs

Figure 4. Single Codecs

\section*{CONTROL REGISTER}

The AD28msp02 has a control register for configuring various gain and power down modes. The host processor can read or write the control register via the serial port.

\section*{Control Register Writes}

To write the control register, the host processor must assert DATA/CNTRL low when it asserts SDIFS. If the MSB of the bit stream is also low, the SPORT recognizes the incoming serial data as a new control word and copies it to the AD28msn02 control register. The format for the control word is listed in Table I.

\section*{Control Register Reads}

To read the control register, the host processor must transfer two control words. For each transfer, the DATA/ \(\overline{\mathrm{CNTRL}}\) pin must be low when SDIFS is asserted. If the MSB of the bit stream is high, the SPORT recognizes the incoming serial data as a request for control information. The protocol for reading the control register is as follows:
a. The host processor sends a "Read Request" control word to the AD28msp02. Since the MSB of this control word is high, the SPORT recognizes the incoming serial data as a read request and does not overwrite the AD28msp02 control register.
b. When the AD 28 msp 02 receives the read request, it finishes any data transfers in progress and waits for a "Read Ready" control word.
c. The host processor then transfers a "Read Ready" control word to the AD28msp02. Upon receiving this control word, the AD28msp02 transfers the control register contents to the host processor via the serial port.
d. When the SPORT completes the control register transfer, it immediately restarts transmitting data at an 8 kHz rate.
This scheme allows any data transfers in progress to complete and resolves any ambiguities between data and control words. The format for the control words is listed in Table I.
Control Register Write:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & RG2 & RG1 & RGO & 0 & PWDD & PWDA & ADBY & DABY & TMS & TPS \\
\hline
\end{tabular}

RG2-RG0 Receive Gain Setting
\begin{tabular}{llll} 
RG2 & RG1 & RG0 & \\
0 & 0 & 0 & +6 dB \\
0 & 0 & 1 & +3 dB \\
0 & 1 & 0 & 0 dB \\
0 & 1 & 1 & -3 dB \\
1 & 0 & 0 & -6 dB \\
1 & 0 & 1 & -9 dB \\
1 & 1 & 0 & -12 dB \\
1 & 1 & 1 & -15 dB
\end{tabular}

PWDD Power Down Digital: \(0=\) power down, \(1=\) running
PWDA Power Down Analog: \(0=\) power down, \(1=\) running
ADBY ADC High Pass Filter Bypass Select: \(0=\) use, 1=bypass
DABY DAC High Pass Filter Bypass Select: \(0=\) use, 1=bypass
TMS Transmit Multiplexer Select: \(1=\) AUX input, \(0=\) NORM input
TPS Transmit Pre-Amplifier Select: \(1=+20 \mathrm{~dB}, 0=0 \mathrm{~dB}\)
Read Request Control Word: 100000000000000
Read Ready Control Word: 110000000000000
Table I. Control Word Format

FEATURES
Single 5 V Power Supply
Meets All RS-232-C and V. 28 Specifications
Multiple Drivers and Receivers
On-Board DC-DC Converters
\(\pm 9\) V Output Swing with +5 V Supply
Low Power CMOS: 5 mA Operation
Low Power Shutdown \(\leq 1 \mu \mathrm{~A}\)
3-State TTL/CMOS Receiver Outputs
\(\pm 30\) V Receiver Input Levels
Plug-In Replacement for MAX230-241

\section*{APPLICATIONS}

Computers
Peripherals
Modems
Printers
Instruments

\section*{GENERAL DESCRIPTION}

The AD230 family of 5 V only, RS-232 line drivers/receivers provides a variety of configurations to fit most communication needs, especially in applications where \(\pm 12 \mathrm{~V}\) is not available. The AD230, AD235, AD236 and AD241 feature a low power shutdown mode which reduces power dissipation to less than \(5 \mu \mathrm{~W}\) making them ideally suited for battery powered equipment. The AD233 and AD235 do not require any external components and are particularly useful in applications where printed circuit board space is critical.

AD232 TYPICAL OPERATING CIRCUIT


All members of the AD230 family, except the AD231 and the AD239, include two internal charge pump voltage converters which allow operation from a single +5 V supply. These converters convert the +5 V input power to the \(\pm 10 \mathrm{~V}\) required for RS-232 output levels. The AD231 and AD239 are designed to operate from +5 V and +12 V supplies. An internal +12 V to -12 V charge pump voltage converter generates the -12 V supply.
In order to minimize the package count in all applications, a wide selection of driver/receiver combinations is available (see table below).

\section*{SELECTION TABLE}
\begin{tabular}{l|l|l|l|l|l|l|l}
\hline \begin{tabular}{l} 
Part
\end{tabular} & \begin{tabular}{l} 
Power \\
Supply Voltage
\end{tabular} & \begin{tabular}{l} 
No. of \\
RS-232 \\
Drivers
\end{tabular} & \begin{tabular}{l} 
No. of \\
RS-232 \\
Receivers
\end{tabular} & \begin{tabular}{l} 
External \\
Capacitors
\end{tabular} & \begin{tabular}{l} 
Low Power \\
Shutdown \\
(SD)
\end{tabular} & \begin{tabular}{l} 
TTL \\
Three-State \\
EN
\end{tabular} & \begin{tabular}{l} 
No. of \\
Pins
\end{tabular} \\
\hline AD230 & +5 V & 5 & 0 & 4 & Yes & No & 20 \\
AD231 & +5 V \& +7.5 V & 2 & 2 & 2 & No & No & 14 \\
& to 13.2V & & & & & & \\
AD232 & +5 V & 2 & 2 & 4 & No & No & 16 \\
AD233 & +5 V & 2 & 2 & None & No & No & 20 \\
AD234 & +5 V & 4 & 0 & 4 & No & No & 16 \\
AD235 & +5 V & 5 & 5 & None & Yes & Yes & 24 \\
AD236 & +5 V & 4 & 3 & 4 & Yes & Yes & 24 \\
AD237 & +5 V & 5 & 3 & 4 & No & No & 24 \\
AD238 & +5 V & 4 & 4 & 4 & No & No & 24 \\
AD239 & +5 V \& +12 V & 3 & 5 & 2 & No & Yes & 24 \\
AD241 & +5 V & 4 & 5 & 4 & Yes & Yes & 28 \\
\hline
\end{tabular}
\(A D 230-A D 241-S P E G F G A T M G \begin{aligned} & \left(V_{c c}=+5 V \pm 10 \%(A D 231, A D 232, ~ A D 234, ~ A D 236, ~ A D 238, ~ A D 239, ~\right.\end{aligned}\)
(AD231) \& \(\mathrm{V}+=12 \mathrm{~V} \pm 10 \%\) (AD23y); All Specifications \(\mathrm{T}_{\min }\) to \(\mathrm{T}_{\max }\) unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Test Conditions/Comments \\
\hline Output Voltage Swing & \(\pm 5\) & \(\pm 9\) & & Volts & All Transmitter Outputs Loaded with \(3 \mathrm{k} \Omega\) to Ground \\
\hline \(\mathrm{V}_{\mathrm{Cc}}\) Power Supply Current & & 4 & 10 & mA & No Load, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) \\
\hline & & 0.4 & 1 & mA & AD231, AD239 \\
\hline V+ Power Supply Current & & 5 & 10 & mA & No Load, V+ = 12 V AD231 \& AD239 Only \\
\hline Shutdown Supply Current & & 1 & 10 & \(\mu \mathrm{A}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {SD }}=+5 \mathrm{~V}\) \\
\hline Input Logic Threshold Low, \(\mathrm{V}_{\text {InL }}\) & & & 0.8 & V & \(\mathrm{T}_{\text {IN }}, \overline{\mathrm{EN}}, \mathrm{SD}\) \\
\hline Input Logic Threshold High, \(\mathrm{V}_{\text {INH }}\) & 2.0 & & & V & \(\mathrm{T}_{\mathrm{IN}}, \overline{\mathrm{EN}}, \mathrm{SD}\) \\
\hline Logic Pullup Current & & 15 & 200 & \(\mu \mathrm{A}\) & \(\mathrm{T}_{\mathrm{IN}}=0 \mathrm{~V}\) \\
\hline RS-232 Input Voltage Range & -30 & & +30 & V & \\
\hline RS-232 Input Threshold Low & 0.8 & 1.2 & & V & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline RS-232 Input Threshold High & & 1.7 & 2.4 & V & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline RS-232 Input Hysteresis & 0.2 & 0.5 & 1.0 & V & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) \\
\hline RS-232 Input Resistance & 3 & 5 & 7 & k ת & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline TTL/CMOS Output Voltage Low, \(\mathrm{V}_{\mathrm{OL}}\) & & & 0.4 & V & \(\mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}\left(\mathrm{AD} 231-\mathrm{AD} 233, \mathrm{I}_{\text {OUT }}=3.2 \mathrm{~mA}\right)\) \\
\hline TTL/CMOS Output Voltage High, \(\mathrm{V}_{\mathrm{OH}}\) & 3.5 & & & V & \(\mathrm{I}_{\mathrm{OUT}}=-1.0 \mathrm{~mA}\) \\
\hline TTL/CMOS Output Leakage Current & & 0.05 & \(\pm 10\) & \(\mu \mathrm{A}\) & \(\overline{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}}, 0 \mathrm{~V} \leq \mathrm{R}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}\) \\
\hline Output Enable Time ( \(\mathrm{T}_{\mathrm{EN}}\) ) & & 400 & & ns & \begin{tabular}{l}
AD235, AD236, AD239, AD241 \\
(Figure 25. \(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\) )
\end{tabular} \\
\hline Output Disable Time ( \(\mathrm{T}_{\text {DIS }}\) ) & & 250 & & ns & \begin{tabular}{l}
AD235, AD236, AD239, AD241 \\
(Figure 25. \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) )
\end{tabular} \\
\hline Propagation Delay & & 0.5 & & \(\mu \mathrm{s}\) & RS-232 to TTL \\
\hline Instantaneous Slew Rate \({ }^{1}\) & & & 30 & V/us & \(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3-7 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline Transition Region Slew Rate & & 3 & & V/us & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF} \\
& \text { Measured from }+3 \mathrm{~V} \text { to }-3 \mathrm{~V} \text { or }-3 \mathrm{~V} \text { to }+3 \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Output Resistance \\
RS-232 Output Short Circuit Current
\end{tabular} & 300 & \(\pm 10\) & & \[
\begin{aligned}
& \Omega \\
& \mathrm{mA}
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}+=\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V}\) \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Sample tested to ensure compliance.
Specifications subject to change without notice.

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Power Dissipation
\(\quad\) Cerdip (Derate \(9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) ) . . . . . . 675 mW}} \\
\hline & \\
\hline & Plastic DIP (Derate \(7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) ) . . . . 375 mW \\
\hline & SOIC (Derate \(7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) ) . . . . . . . 375 mW \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline & Commercial (J Version) . . . . . . . . . . . . . . . 0 to \(+70^{\circ} \mathrm{C}\) \\
\hline & Industrial (A Version) . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline & Extended (S Version) . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline & Storage Temperature Range . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline & Lead Temperature (Soldering, 10 secs) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\) \\
\hline & *This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. \\
\hline
\end{tabular}

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


\section*{ORDERING GUIDE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Model & Temperature Range & Package Option \({ }^{\star}\) & Model & Temperature Range & Package Option* & Model & Temperature Range & Package Option \({ }^{\star}\) \\
\hline AD230 & & & AD231 & & & AD232 & & \\
\hline AD230JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-20 & AD231JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-14 & AD232JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-16 \\
\hline AD230JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-20 & AD231JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-16 & AD232JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-16 \\
\hline AD230AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-20 & AD231AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-14 & AD232AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-16 \\
\hline AD230AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-20 & AD231AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-16 & AD232AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-16 \\
\hline AD230AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-20 & AD231AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-14 & AD232AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-16 \\
\hline & & & AD231SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Q-14 & AD232SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Q-16 \\
\hline AD233 & & & AD234 & & & AD235 & & \\
\hline AD233JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-20 & AD234JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-16 & AD235JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-24A \\
\hline AD233AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-20 & AD234JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-16 & AD235AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-24A \\
\hline & & & AD234AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-16 & AD235AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & D-24 \\
\hline & & & AD234AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-16 & & & \\
\hline & & & AD234AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-16 & & & \\
\hline & & & AD234SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Q-16 & & & \\
\hline AD236 & & & AD237 & & & AD238 & & \\
\hline AD236JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-24 & AD237JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-24 & AD238JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-24 \\
\hline AD236JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-24 & AD237JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-24 & AD238JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-24 \\
\hline AD236AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-24 & AD237AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-24 & AD238AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-24 \\
\hline AD236AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-24 & AD237AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-24 & AD238AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-24 \\
\hline AD236AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-24 & AD237AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-24 & AD238AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-24 \\
\hline AD236SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Q-24 & & & & AD238SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Q-24 \\
\hline AD239 & & & AD241 & & & & & \\
\hline AD239JN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & N-24 & AD241JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-28 & & & \\
\hline AD239JR & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & R-24 & AD241AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-28 & & & \\
\hline AD239AN & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & N-24 & & & & & & \\
\hline AD239AR & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & R-24 & & & & & & \\
\hline AD239AQ & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Q-24 & & & & & & \\
\hline AD239SQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Q-24 & & & & & & \\
\hline
\end{tabular}


Figure 1. AD230 DIP/SOIC Pin Configuration

-INTERNAL 400ksI PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
Figure 2. AD230 Typical Operating Circuit

\section*{AD230-AD241}


*INTERNAL 400k』 PULL-UP RESISTOR ON EACH TTL/CMOS INPUT **INTERNAL 5k』 PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 4. AD231 Typical Operating Circuit

Figure 3. AD231 DIP \& SOIC Pin Configurations


Figure 5. AD232 DIP/SOIC Pin Configuration


Figure 6. AD232 Typical Operating Circuit


Figure 7. AD233 DIP Pin Configuration

*INTERNAL 400k』2 PULL-UP RESISTOR ON EACH TTL/CMOS INPUT **INTERNAL 5k』 PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 8. AD233 Typical Operating Circuit


Figure 9. AD234 DIP/SOIC Pin Configuration

*INTERNAL 400kS PULL-UP RESISTOR ON EACH TTL/CMOS INPUT

Figure 10. AD234 Typical Operating Circuit
\begin{tabular}{|c|c|c|c|}
\hline T4 OUt 1 & \multirow[t]{5}{*}{} & 24 & R3 \({ }_{\text {N }}\) \\
\hline T3 out 2 & & 23 & R3 \({ }_{\text {out }}\) \\
\hline T1 \({ }_{\text {out }} 3\) & & 22 & T5 \({ }_{\text {IN }}\) \\
\hline T2 out 4 & & 21 & SD \\
\hline R2 \(\mathbf{I N}_{\text {IN }} 5\) & & 20 & EN \\
\hline R2 out 6 & \multirow[t]{7}{*}{\[
\begin{aligned}
& \text { AD235 } \\
& \text { TOP VIEW } \\
& \text { (Not to Scale) }
\end{aligned}
\]} & 19 & T5 out \\
\hline T2 \(\mathrm{IN}^{1 \times}\) & & 18 & R4 \({ }_{\text {IN }}\) \\
\hline \(\mathrm{T}_{1 \times 1} 8\) & & 17 & R4 \({ }_{\text {out }}\) \\
\hline R1 \({ }_{\text {out }} 9\) & & 16 & T4 \({ }_{\text {in }}\) \\
\hline R11 10 & & 15 & T3 \({ }_{\text {IN }}\) \\
\hline GND 11 & & 14 & R5 out \\
\hline \(v_{c c} 12\) & & 13 & R5 \({ }_{\text {IN }}\) \\
\hline
\end{tabular}

Figure 11. AD235 DIP Pin Configuration


Figure 12. AD235 Typical Operating Circuit


Figure 13. AD236 DIP/SOIC Pin Configuration


Figure 14. AD236 Typical Operating Circuit


Figure 15. AD237 DIP/SOIC Pin Configuration


Figure 16. AD237 Typical Operating Circuit


Figure 17. AD238 DIPISOIC Pin Configuration


Figure 18. AD238 Typical Operating Circuit


Figure 19. AD239 DIP/SOIC Pin Configuration


Figure 20. AD239 Typical Operating Circuit


Figure 21. AD241 SOIC Pin Configuration


Figure 22. AD241 Typical Operating Circuit

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|}
\hline Mnemonic & Function \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Power Supply Input \(5 \mathrm{~V} \pm 10 \%\) (AD231, AD232, AD234, AD236, AD238, AD239, AD241). \(5 \mathrm{~V} \pm 5 \%\) (AD233, AD235). \\
\hline V+ & Internally generated positive supply ( +10 V nominal) on all parts except AD231 and AD239. AD 231 requires external 7.5 V to 13.2 V supply; AD 239 requires external 10.8 V to 13.2 V supply. \\
\hline V- & Internally generated negative supply ( -10 V nominal). \\
\hline GND & Ground pin. Must be connected to 0 V . \\
\hline C+ & (AD231 and AD239 only). External capacitor (+ terminal) is connected to this pin. \\
\hline C- & (AD231 and AD239 only). External capacitor (- terminal) is connected to this pin. \\
\hline \(\mathrm{Cl}+\) & (AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (+ terminal) is connected to this pin. (AD233) The capacitor is connected internally and no external connection to this pin is required. \\
\hline C1- & (AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (- terminal) is connected to this pin. (AD233) The capacitor is connected internally and no external connection to this pin is required. \\
\hline C2+ & (AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (+ terminal) is connected to this pin. (AD233) Internal capacitor connections, Pins 11 and 15 must be connected together. \\
\hline C2- & (AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor ( - terminal) is connected to this pin. (AD233) Internal capacitor connections, Pins 10 and 16 must be connected together. \\
\hline \(\mathrm{T}_{\text {IN }}\) & Transmitter (Driver) Inputs. These inputs accept TTL/CMOS levels. An internal \(400 \mathrm{k} \Omega\) pull-up resistor to \(\mathrm{V}_{\mathrm{CC}}\) is connected on each input. \\
\hline \(\mathrm{T}_{\text {Out }}\) & Transmitter (Driver) Outputs. These are RS-232 levels (typically \(\pm 10 \mathrm{~V}\) ). \\
\hline \(\mathrm{R}_{\text {IN }}\) & Receiver Inputs. These inputs accept RS-232 signal levels. An internal \(5 \mathrm{k} \Omega\) pull-down resistor to GND is connected on each input. \\
\hline \(\mathrm{R}_{\text {Out }}\) & Receiver Outputs. These are TTL/CMOS levels. \\
\hline \(\overline{\mathrm{EN}}\) & Enable Input (AD235, AD236, AD239, AD241). This is an active low input which is used to enable the receiver outputs. With \(\overline{\mathrm{EN}}=0 \mathrm{~V}\), the receiver outputs are enabled. With \(\overline{\mathrm{EN}}=5 \mathrm{~V}\), the outputs are placed in a high impedance state. This facility is useful for connecting to microprocessor systems. \\
\hline SD & Shutdown Input. (AD230, AD235, AD236, AD241). With \(\mathrm{SD}=5 \mathrm{~V}\), the charge pump is disabled, the receiver outputs are placed in a high impedance state and the driver outputs are turned off. The supply current reduces to \(<5 \mu \mathrm{~A}\) making these parts ideally suited for battery operation. \\
\hline NC & \\
\hline
\end{tabular}

\section*{AD230-AD241}

\section*{GENERAL INFORMATION}

The AD230-AD241 family of RS-232 drivers/receivers are designed to solve interface problems by meeting the RS-232-C specifications while using a single digital +5 V supply. The RS232 -C standard requires transmitters which will deliver \(\pm 5 \mathrm{~V}\) minimum on the transmission channel and receivers which can accept signal levels down to \(\pm 3 \mathrm{~V}\). The AD230-AD241 meet these requirements by integrating step up voltage converters and level shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to an absolute minimum. A comprehensive range of transmitter/ receiver combinations is available to cover most communications needs.

The AD230, AD235, AD236 and AD241 are particularly useful in battery powered systems as they feature a low power shutdown mode which reduces power dissipation to less than \(5 \mu \mathrm{~W}\).
The AD233 and AD235 are designed for applications where space saving is important as the charge pump capacitors are molded into the package.
The AD231 and AD239 include only a negative charge pump converter and are intended for applications where a positive 12 V is available.
To facilitate sharing a common line or for connection to a microprocessor data bus the AD235, AD236, AD239 and AD241 feature an enable ( \(\overline{\mathrm{EN}}\) ) function. When disabled, the receiver outputs are placed in a high impedance state.

\section*{CIRCUIT DESCRIPTION}

The internal circuitry in the AD230-AD241 consists of three main sections. These are:
(a) A charge pump voltage converter
(b) RS-232 to TTL/CMOS receivers
(c) TTL/CMOS to RS-232 transmitters

\section*{Charge Pump DC-DC Voltage Converter}

The charge pump voltage converter consists of an oscillator and a switching matrix. The converter generates a \(\pm 10 \mathrm{~V}\) supply from the input 5 V level. This is done in two stages using a switched capacitor technique as illustrated in Figures 23 and 24. First, the 5 V input supply is doubled to 10 V using capacitor Cl as the charge storage element. The 10 V level is then inverted to generate -10 V using C 2 as the storage element.


Figure 23. Charge-Pump Voltage Doubler


Figure 24. Charge-Pump Voltage Inverter
Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors C 1 and C 2 may also be reduced at the expense of higher output impedance on the \(V+\) and \(V\) - supplies.
The \(\mathrm{V}+\) and V - supplies may also be used to power external circuitry if the current requirements are small.

\section*{Transmitter (Driver) Section}

The drivers convert TTL/CMOS input levels into RS-232-C output levels. With \(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\) and driving a typical RS-232-C load, the output voltage swing is \(\pm 9 \mathrm{~V}\). Even under worst case conditions the drivers are guaranteed to meet the \(\pm 5\) V RS-232-C minimum requirement.
The input threshold levels are both TTL and CMOS compatible with the switching threshold set at \(\mathrm{V}_{\mathrm{cc}} / 4\). With a nominal \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) the switching threshold is 1.25 V typical. Unused inputs may be left unconnected, as an internal \(400 \mathrm{k} \Omega\) pull-up resistor pulls them high forcing the outputs into a low state.
As required by the RS-232-C standard, the slew rate is limited to less than \(30 \mathrm{~V} / \mu \mathrm{s}\) without the need for an external slew limiting capacitor and the output impedance in the power-off state is greater than \(300 \Omega\).

\section*{Receiver Section}

The receivers are inverting level shifters which accept RS-232-C input levels ( \(\pm 5 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) ) and translate them into 5 V TTL/ CMOS levels. The inputs have internal \(5 \mathrm{k} \Omega\) pull-down resistors to ground and are also protected against overvoltages of up to \(\pm 30 \mathrm{~V}\). The guaranteed switching thresholds are 0.8 V minimum and 2.4 V maximum which are well within the \(\pm 3 \mathrm{~V}\) RS-232 requirement. The low level threshold is deliberately positive as it ensures that an unconnected input will be interpreted as a low level.

The receivers have Schmitt trigger inputs with a hysteresis level of 0.5 V . This ensures error-free reception for both noisy inputs and for inputs with slow transition times.

\section*{Shutdown (SD)}

The AD230, AD235, AD236 and AD241 feature a control input which may be used to disable the part and reduce the power consumption to less than \(5 \mu \mathrm{~W}\). This is very useful in battery operated systems. With \(\mathrm{SD}=5 \mathrm{~V}\), the charge pump is disabled, the receiver outputs are placed in a high impedance state and the driver outputs are turned off.

\section*{Enable Input}

The AD235, AD236, AD239 and AD241 feature an enable input \((\overline{\mathrm{EN}})\). It is used to enable the receiver outputs. With \(\overline{\mathrm{EN}}=0 \mathrm{~V}\) the outputs are enabled. With \(\overline{\mathrm{EN}}=5 \mathrm{~V}\) the outputs are placed in a high impedance state. This function allows the outputs to be connected directly to a microprocessor data bus. It can also be used to allow receivers from different devices to share a common data line. The timing diagram for the enable function is shown in Figure 25.


Figure 25. Enable Timing

\section*{APPLICATION HINTS}

\section*{Protection for Shorts to \(\pm \mathbf{1 5}\) V Supplies}

The driver outputs are internally protected against shorting to ground, to other driver outputs, to \(\mathrm{V}+\) or to \(\mathrm{V}-\). In practice, these are the highest voltages likely to be encountered in an application. If the possibility exists for shorting to \(\pm 15 \mathrm{~V}\), then it is recommended that external protection be provided. This may be done by connecting a series \(220 \Omega\) resistor on each transmitter output.


Figure 26. Protection for Shorts to \(\pm 15 \mathrm{~V}\)

Over-Voltage Protection for AD231, AD239
The AD231 and AD239 require an external +12 V supply as they do not contain an internal \(\mathrm{V}+\) generator. It is important that this supply be switched on before the \(5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}\) supply.

If there is a possibility that the \(\mathrm{V}_{\mathrm{CC}}\) supply will be switched on first, or if the 12 V supply may be inadvertently shorted to ground, then it is recommended that a diode (1N914 or equivalent) be connected in series with the 12 V input. This will not affect normal operation but it ensures that under fault conditions, the device will be protected.


Figure 27. Diode Protection Scheme for AD231 and AD239

\section*{High Baud Rate Operation}

The RS-232-C standard requires that "For Data and Timing interchange Circuits, the time for the signal to pass through the transition region shall not exceed one millisecond or four percent of the nominal duration of the signal element on that interchange circuit, whichever is the lesser." With the maximum transmission rate of 19.2 kbaud , this translates into a minimum slew rate of \(3 \mathrm{~V} / \mu \mathrm{s}\). The typical slew rate of the AD230-AD241 is \(3 \mathrm{~V} / \mathrm{\mu s}\) under maximum loading conditions and therefore meets the standard.
The V. 28 standard is more stringent and requires a transition time which will not exceed three percent of the nominal signal duration. This translates into a slew rate of \(4 \mathrm{~V} / \mu \mathrm{s}\) at the maximum 19.2 kbaud rate. In practice, less than ideal slew rates will have negligible affect on the data transmission. The result is that the valid mark/space duration is slightly shorter than the optimum because the signal spends more time in the transition region. The valid duration remains more than adequate for errorfree reception even at maximum transmission rates and under worst case load conditions.

\section*{Driving Long Cables}

In accordance with the RS-232-C standard, long cables are permissible provided that the total load capacitance does not exceed 2500 pF . For longer cables which do exceed this, then it is possible to trade off baud rate vs. cable length. Large load capacitances cause a reduction in slew rate, and hence the maximum transmission baud rate is decreased. The AD230-AD241 are designed so that the slew rate reduction with increasing load capacitance is minimized.
For the receivers, it is important that a high level of noise immunity be inbuilt so that slow rise and fall times do not cause multiple output transitions as the signal passes slowly through the transition region. The AD230-AD241 have 0.5 V of hysteresis to guard against this. This ensures that, even in noisy environments, error-free reception can be achieved.

\section*{AD231/AD232A/AD233A}

\section*{FEATURES}

100 kB Transmission Rate
Small Charge Pump Capacitors
Single 5 V Power Supply
Meets All RS-232-C and V. 28 Specifications
Two Drivers and Two Receivers
Onboard DC-DC Converters
\(\pm 9\) V Output Swing with +5 V Supply
Low Power CMOS: 10 mA Operation
\(\pm 30\) V Receiver Input Levels
APPLICATIONS
Computers
Peripherals
Modems
Printers
Instruments

\section*{GENERAL DESCRIPTION}

The AD231A/AD232A/AD233A RS-232 line drivers/receivers are enhanced replacements for the AD2XX family offering a much higher transmission rate of 100 kilobaud. A highly effi cient charge pump design allows smaller charge pump capacitors \((0.1 \mu \mathrm{~F})\) to be used giving a large reduction in PCB board space. All three parts contain two RS-232 drivers and two RS-232 receivers.

The AD231A is designed to operate from +5 V and +12 V supplies. An internal +12 V to -12 V charge pump voltage converter generates the -12 V supply.
The AD232A contains two internal charge pump voltage converters which make operation from a single +5 V supply possible. These converters convert the +5 V input power to the \(\pm 10 \mathrm{~V}\) required for RS-232 output levels.

FUNCTIONAL BLOCK DIAGRAM


The AD233 does not require any external components and is particularly useful in applications where printed circuit board space is critical. On this part the charge pump capacitors are internally molded into the package.

Table I. Selection Table
\begin{tabular}{l|l|l}
\hline \begin{tabular}{l} 
Part \\
Number
\end{tabular} & \begin{tabular}{l} 
Power \\
Supply Voltage
\end{tabular} & \begin{tabular}{l} 
External \\
Capacitors
\end{tabular} \\
\hline AD231A & \(+5 \mathrm{~V} \&+7.5 \mathrm{~V}\) to 13.2 V & 2 \\
AD232A & +5 V & 4 \\
AD233A & +5 V & None \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Test Conditions/Comments \\
\hline Output Voltage Swing & \(\pm 5\) & \(\pm 9\) & & Volts & All Transmitter Outputs Loaded with \(3 \mathrm{k} \Omega\) to Ground \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) Power Supply Current & & 10 & 15 & mA & No load, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) \\
\hline V+ Power Supply Current & & 5 & 10 & mA & No load, V \(+=12 \mathrm{~V}\) (AD231 Only) \\
\hline Input Logic Threshold Low, \(\mathrm{V}_{\text {INL }}\) & & & 0.8 & V & \(\mathrm{T}_{\text {IN }}\) \\
\hline Input Logic Threshold High, \(\mathrm{V}_{\text {INH }}\) & 2.0 & & & V & \(\mathrm{T}_{\text {IN }}\) \\
\hline Logic Pull-Up Current & & 15 & 200 & \(\mu \mathrm{A}\) & \(\mathrm{T}_{\mathrm{IN}}=0 \mathrm{~V}\) \\
\hline RS-232 Input Voltage Range & -30 & & +30 & V & \\
\hline RS-232 Input Threshold Low & 0.8 & 1.2 & & V & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline RS-232 Input Threshold High & & 1.7 & 2.4 & V & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline RS-232 Input Hysteresis & 0.2 & 0.5 & 1.0 & V & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) \\
\hline RS-232 Input Resistance & 3 & 5 & 7 & k ת & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline TTL/CMOS Output Voltage Low, \(\mathrm{V}_{\text {OL }}\) & & & 0.4 & V & \(\mathrm{I}_{\text {OUT }}=3.2 \mathrm{~mA}\) \\
\hline TTL/CMOS Output Voltage High, \(\mathrm{V}_{\mathrm{OH}}\) & 3.5 & & & V & \(\mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~mA}\) \\
\hline Propagation Delay & & 0.5 & & \(\mu \mathrm{s}\) & RS-232 to TTL \\
\hline Instantaneous Slew Rate \({ }^{1}\) & & & 30 & V/us & \(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3-7 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) \\
\hline Transition Region Slew Rate & & 10 & & V/us & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}
\] \\
Measured from +3 V to -3 V or -3 V to +3 V
\end{tabular} \\
\hline Output Resistance RS-232 Output Short Circuit Current & 300 & \(\pm 5\) & \(\pm 7\) & \[
\begin{aligned}
& \Omega \\
& \mathrm{mA}
\end{aligned}
\] & \[
\mathrm{V}_{\mathrm{CC}}=\mathrm{V}+=\mathrm{V}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 2 \mathrm{~V}
\] \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Sample tested to ensure compliance.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS*}
\begin{tabular}{|c|c|}
\hline ( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unle & \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{V+} \\
\hline V-- ... . . . . . . . . . . . . . +03 V tom 13 V & +0.3V to - 13 V \\
\hline \multicolumn{2}{|l|}{Input Voltages} \\
\hline \(\mathrm{T}_{\text {IN }}\) & -0.3 V to \(\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)\) \\
\hline \(\mathrm{R}_{\text {IN }}\) & \(\ldots \pm 30 \mathrm{~V}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Output Voltages & \\
\hline T OUt & \(\mathrm{V}+,+0.3 \mathrm{~V})\) to \((\mathrm{V}-,-0.3 \mathrm{~V})\) \\
\hline \[
\mathrm{R}_{\mathrm{OUI}}
\] & -0.3 V to \(\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)\) \\
\hline
\end{tabular}

\footnotetext{
Short Circuit Duration
\(\mathrm{T}_{\text {OUT }}\)
Continuous
}

Power Dissipation
* Cerdip . . . . . . . . . . . . . . . . . . . . . . . . . . . . 675 mW (Derate \(9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) )
Plastic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . 375 mW
(Derate \(7 \mathrm{~mW} / 0^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) )
SOIC
375 mW
(Derate \(7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) )
Operating Temperature Range
Commercial (J Version) . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Industrial (A Version) . . . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Extended (S Version) . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

\section*{CAUTHEN}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


AD231A DIP



TINTERNAL \(400 \mathrm{~K} \Omega\) PULL-UP RESISTOR ON EACH TTL/CMOS INPUT *TINTERNAL 5k 2 PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 1. AD231A Typical Operating Circuit

*INTERNAL 400k』 PULL-UP RESISTOR ON EACH TTL/CMOS INPUT **INTERNAL 5k 2 PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 2. AD232A Typical Operating Circuit

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PIN CONFIGURATION}

AD233A DIP/SOIC


*INTERNAL \(400 \mathrm{~K} \Omega\) PULL-UP RESISTOR ON EACH TTL/CMOS INPUT /iNTERNAL 5KS, PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 3. AD233A Typical Operating Circuit

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{ll}
\hline Mnemonic & Function \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & \begin{tabular}{l} 
Power supply input \(5 \mathrm{~V} \pm 10 \%\). \\
\(\mathrm{I}+\)
\end{tabular} \\
\begin{tabular}{l} 
Internally generated positive supply \((+10 \mathrm{~V}\) nominal) on AD232, AD233. AD231 requires external 7.5 V to 13.2 V \\
supply.
\end{tabular} \\
\(\mathrm{V}-\) & \begin{tabular}{l} 
Internally generated negative supply \((-10 \mathrm{~V}\) nominal). \\
GND
\end{tabular} \\
Cround pin. Must be connected to 0 V.
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{GENERAL INFORMATION}

The AD231A, AD232A, AD233A family of RS-232 drivers/ receivers are designed to solve interface problems by meeting the RS-232-C specifications while using a single digital +5 V supply. The RS-232-C standard requires transmitters which will deliver \(\pm 5 \mathrm{~V}\) minimum on the transmission channel and receivers which can accept signal levels down to \(\pm 3 \mathrm{~V}\). The parts achieve this by integrating step up voltage converters and level shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to an absolute minimum.

The AD232 contains an internal voltage doubler and a voltage inverter which generates \(\pm 10 \mathrm{~V}\) from the +5 V input. External \(0.1 \mu \mathrm{~F}\) capacitors are required for the internal voltage converter.
The AD233 is designed for applications where space saving is important as the charge pump capacitors are molded into the package.
The AD231 contains only a negative charge pump converter and is intended for applications where a positive 12 V is available.

\section*{CIRCUIT DESCRIPTION}

The internal circuitry consists of three main sections. These are:
(a) A charge pump voltage converter
(b) RS-232 to TTL/CMOS receivers
(c) TTL/CMOS to RS-232 transmitters.

\section*{Charge Pump DC-DC Voltage Converter}

The charge pump voltage converter consists of an ascillator and a switching matrix. The converter generates a 410 V supply from the input 5 V level. This is done in two stages using a switched capacitor technique as illustrated below. Firstly the 5 V input supply is doubled to 10 V using capacitor Cl as the charge storage element. The 10 V level is then inverted to generate -10 V using C 2 as the storage element.
Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors C 1 and C2 may also be reduced at the expense of higher output impedance on the \(\mathrm{V}+\) and V - supplies.
The \(\mathrm{V}+\) and V - supplies may also be used to power external circuitry if the current requirements are small.


Figure 4. Voltage Doubler


Figure 5. Voltage Inverter

\section*{Transmitter (Driver) Section}

The drivers convert TTL/CMOS input levels into RS-232-C output levels. With \(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\) and driving a typical RS-232-C load, the output voltage swing is \(\pm 9 \mathrm{~V}\). Even under worst case conditions the drivers are guaranteed to meet the \(\pm 5 \mathrm{~V}\) RS-232-C minimum requirement.
The input threshold levels are both TTL and CMOS compatible with the switching threshold set at \(\mathrm{V}_{\mathrm{CC}} / 4\). With a nominal \(\mathrm{V}_{\mathrm{CC}}\) \(=5 \mathrm{~V}\) the switching threshold is 1.25 V typical. Unused inputs may be left unconnected, as an internal \(400 \mathrm{k} \Omega\) pull-up resistor pulls them high forcing the outputs into a low state.
As required by the RS-232-C standard the slew rate is limited to less than \(30 \mathrm{~V} / \mu \mathrm{s}\) without the need for an external slew limiting capacitor and the output impedance in the power-off state is greater than \(300 \Omega\).

\section*{Receiver Section}

The receivers are inverting level shifters which accept RS-232-C input levels \(( \pm 5 \mathrm{~V}\) to \(\pm 15 \mathrm{~V})\) and translate them into 5 V TTL/ CMOS levels. The inputs have internal \(5 \mathrm{k} \Omega\) pull-down resistors to ground and are also protected against overvoltages of up to \(\pm 30 \mathrm{~V}\). The guaranteed switching thresholds are 0.8 V minimum and 2.4 V maximum which are well within the \(\pm 3 \mathrm{~V}\) RS-232 requirement. The low level threshold is deliberately positive as it ensures that an unconnected input will be interpreted as a low level.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}

Single +5 V Supply
Single Channel 8-Bit A/D Converter
2.16 MHz Sampling Rate

Receive Difference Amplifier
Programmable Gain Amplifier
Two 10-Bit D/A Converters 2 MHz Throughput Rate
Simultaneous Update Mode
4th Order Antialias Filters
Single Serial Auxiliary 8-Bit D/A Converter
Fast Interface Port
Power Down Mode(s)
On-Chip Voltage Reference
44-Pin PQFP

\section*{APPLICATIONS}

Digital Cellular Telephony
Private Mobile Telephony
Satellite Baseband Digitization
Radar Signal Processing
Signal Generation and Acquisition

\section*{GENERAL DESCRIPTION}

The AD7001 is a complete low power, LC \(^{2}\) MOS, input/output port with single +5 V power supply. The part is designed to perform the conversion of \(I\) and \(Q\) signals in the transmit and receive data paths of Pan-European Digital Cellular Telephone (GSM) systems. However, the device can be used in any application requiring fast and accurate signal conversion in the sub600 kHz band.
Besides providing two high accuracy 10-bit digital-to-analog converters in the transmit path and a single fast analog-to-digital converter in the receive path, the part also provides antialiasing filters and signal conditioning functions. The difference amplifier is usable in the I and \(Q\) mixing function.

AFC, AGC and carrier signal shaping in the IF/RF portion of the system.
All logic necessary for control of this device is contained on board. A fast data bus allows easy interface with all commonly available microprocessors.
As it is a necessity for all GSM mobile systems to use the lowest possible power, the device has power down options for both the transmit path and the receive path which are independent of each other. The AD7001 is housed in a space efficient 44-pin PQFP (Plastic Quad Flatpack).

\section*{FUNCTIONAL BLOCK DIAGRAM}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD7001-SPECIFICATIONS \({ }^{1}\)
\(\left(V_{D D} T x=V_{D D} R X=+5 \mathrm{~V} \pm 10 \%\right.\); Test \(=\operatorname{AGNDTX}=\operatorname{AGNDRX}=\operatorname{DGNDTX}=\) DGNDRX \(=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\), POWER-UP \(T \mathrm{X}=\) POWER-UP \(R X=V_{D D}\), unless otherwise stated)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7001A & Units & Test Conditions/Comments \\
\hline \multicolumn{4}{|l|}{ADC SPECIFICATIONS} \\
\hline Resolution & & Bits & \\
\hline Signal Input Range & \(\mathrm{V}_{\text {REF }} \pm \mathrm{V}_{\text {REF }} / 2\) & Volts & PGA \(=1\) \\
\hline & \(\mathrm{V}_{\text {REF }} \pm \mathrm{V}_{\text {REF }} / 4\) & Volts & PGA \(=2\) \\
\hline & \(\mathrm{V}_{\text {REF }} \pm \mathrm{VREF} / 8\) & Volts & PGA \(=4\); All Biased on \(\mathrm{V}_{\text {REF }}\) \\
\hline Sampling Rate & 2.17 & MSPS & \\
\hline \multicolumn{4}{|l|}{DC Accuracy} \\
\hline Integral Nonlinearity & \(\pm 1\) & LSB max & \\
\hline Differential Nonlinearity & \(\pm 1\) & LSB max & No Missing Codes Guaranteed \\
\hline \multicolumn{4}{|l|}{Offset Error} \\
\hline \(@+25^{\circ} \mathrm{C}\) & \(\pm 1.5\) & LSB max & PGA \(=1\) \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & \(\pm 3\) & LSB max & PGA \(=1\) \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & TBD & LSB max & \(\mathrm{PGA}=2\) or 4 \\
\hline Full-Scale Error & & & Positive and Negative \\
\hline @ \(+25^{\circ} \mathrm{C}\) & \(\pm 2.5\) & LSB max & PGA \(=1\) \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & \(\pm 3.5\) & LSB max & PGA \(=1\) \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & TBD & LSB max & \(\mathrm{PGA}=2\) or 4 \\
\hline Input Resistance (DC) & 5 & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance & 50 & pF max & \[
1
\] \\
\hline Dynamic Specifications & & & \(\mathrm{V}_{\mathbf{I N}}=500 \mathrm{kHz}\) Full-Scale Sine Wave, \\
\hline Signal-to-Noise Ratio & 44 & dB min & \(\mathrm{f}_{\text {SAMPLE }}=2.16 \mathrm{MHz}, \mathrm{PGA}=1\) \\
\hline Peak Spurious Noise & TBD & dB max & - \\
\hline Total Harmonic Distortion & -46 & dB max & \\
\hline Gain Accuracy & \(\pm 0.5\) & dB max & \(\mathrm{PGA}=1,2\) or 4 \\
\hline Coding & Binary & - & 1 - \\
\hline Power Down Option & Yes & - 0 - & POWER-UP Rx \(=0 \mathrm{~V}\) \\
\hline \multicolumn{4}{|l|}{DIFFERENCE AMPLIFIER SPECIFICATIONS} \\
\hline Differential Gain & 20 , & dB min & \(\mathrm{V}_{\text {IN }}=474 \mathrm{kHz} \pm 80 \mathrm{kHz}\); Biased on \(\mathrm{V}_{\text {REF }}\) \\
\hline Gain Accuracy & \(\pm 1\) & dB max & \\
\hline Input Common-Mode Rejection Ratio & 30 & \(\mathrm{dB}_{\mathrm{min}}\) & \[
\mathrm{RxA}=\mathrm{RxB}=0.4 \mathrm{~V} \mathrm{pk}-\mathrm{pk} @ 500 \mathrm{kHz}
\] \\
\hline Distortion & -40 & dB max & \(\mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V}\) pk-pk @ 500 kHz ; Biased on \(\mathrm{V}_{\mathrm{REF}}\) \\
\hline Input Impedance & & & \\
\hline RxA to REF OUT & 20/60 & \(\mathrm{k} \Omega\) min/max & \(40 \mathrm{k} \Omega\) Typical \\
\hline RxB to REF OUT & 10/40 & \(\mathrm{k} \Omega\) min/max & \(25 \mathrm{k} \Omega\) Typical \\
\hline RxA to RxB & 3/10 & \(\mathrm{k} \Omega\) min/max & \(6.5 \mathrm{k} \Omega\) Typical \\
\hline & & & \\
\hline \[
@+25^{\circ} \mathrm{C}
\] & \(\pm 5\) & mV max & At RxC When Inputs Are Floating \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & \(\pm 10\) & mV max &  \\
\hline Power-Down Option & Yes & & POWER-UP Rx \(=0 \mathrm{~V}\) \\
\hline \multicolumn{4}{|l|}{SIGNAL DAC SPECIFICATIONS} \\
\hline Resolution & 10 & Bits & \\
\hline Number of Channels & 2 & & \\
\hline Upuâté Raic & 2.17 & MSPS & \\
\hline \multicolumn{4}{|l|}{DC Accuracy} \\
\hline Integral Nonlinearity & \(\pm 2\) & LSB typ & \\
\hline Differential Nonlinearity & \(\pm 2\) & LSB typ & \\
\hline Output Signal Range & \(\mathrm{V}_{\mathrm{REF}} \pm \mathrm{V}_{\mathrm{REF}} / 2\) & Volts & Biased on \(\mathrm{V}_{\text {ReF }} ; 10 \mathrm{k} \Omega / 20 \mathrm{pF}\) Load \\
\hline Offset Error & \(\pm 50\) & mV max & 1000000000 Loaded to DAC \\
\hline Dynamic Specifications & & & \\
\hline Gain & \(\pm 0.5\) & dB max & Measure at 66.65 kHz \\
\hline Gain Matching Between Channels & \(\pm 0.1\) & dB max & Generating 66.65 kHz Sine Waves \\
\hline Differential Group Delay & 200 & ns max & Measured Relative to the Absolute Group Delay at 10 kHz in the Frequency Band \(10 \mathrm{kHz}-200 \mathrm{kHz}\) \\
\hline Phase Matching Between Channels & \(\pm 3\) & \({ }^{\circ}\) max & Measured at 66.65 kHz \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


\section*{NOTES}
\({ }^{1}\) Operating temperature ranges as follows: A Version; \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2}\) AUX DAC DC linearity is measured between codes 3 and 255 , see terminology.
\({ }^{3}\) Variation of the Reference between different POWER-UP Tx and POWER-UP Rx modes.
\({ }^{4}\) Measured while the digital inputs to the transmit interface are static.
\({ }^{5}\) Measured while the digital inputs to the receive interface are static.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}} \mathrm{Tx}, \mathrm{V}_{\mathrm{DD}} \mathrm{Rx}\) to AGND . . . . . . . . . . . -0.3 V to +6 V
AGND to DGND . . . . . . . . . . . . . . . . . -0.3 V to +0.3 V
Digital I/O Voltage to DGND . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Analog I/O Voltage to AGND . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Industrial (A Version) . . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . 450 mW
Derates Above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{PIN CONFIGURATION}




Figure 1. Load Circuit for Access Time Test

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{TERMINOLOGY}

\section*{Signal Input Range}

The input signal range for Rx SIGNAL is biased about \(\mathrm{V}_{\text {REF }}\). It can go \(\pm \mathrm{V}_{\mathrm{REF}} / 2, \pm \mathrm{V}_{\mathrm{REF}} / 4\) or \(\pm \mathrm{V}_{\mathrm{REF}} / 8\) volts (depending on the PGA setting) about this point.

\section*{Integral Nonlinearity}

This is the maximum deviation from a straight line passing through the endpoints of the DAC or ADC transfer function.

\section*{Differential Nonlinearity}

Differential nonlinearity is the difference between the measured change and an ideal 1 LSB change between any two adjacent codes.

\section*{Auxiliary DAC Linearity}

The AUX DAC output amplifier can have an internal negative offset, even though the part operates from a single ( 5 V ) supply. However, because the negative rail is 0 V , the output cannot actually go below ground, resulting in the transfer function shown below. This "Knee" is an offset effect, not a linearity error, and the transfer function would have followed the dotted line if the output voltage could have gone negative.


\section*{Effect of Negative Offset}

Normally, linearity is measured between zero (all 0 s ) and full scale (all 1s) after offset and full scale have been adjusted out, but this is not possible with the AD7001 AUX DAC if the offset is negative. Instead, linearity of the AUX DAC is measured between full scale and the lowest code which is guaranteed to produce a positive output voltage. This code is calculated from the maximum specification for negative offset. For the AD7001 AUX DAC the linearity is measured between codes 3 and 255.

\section*{Bias Offset Error}

This is the offset error (in LSBs) in the DAC or ADC and is measured with respect to \(\mathrm{V}_{\text {REF }}\).

\section*{Signal-to-Noise Ratio}

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( \(\mathrm{f}_{\mathrm{S}} / 2\) ), excluding dc.

SNR is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by:
\[
S N R=(6.02 N+1.76) d B
\]

\section*{Differential Group Delay}

Absolute group delay is the rate of change of phase versus frequency, \(\mathrm{d} \phi / \mathrm{df}\). For the AD7001, differential group delay is the absolute group delay in a specified band relative to the absolute group delay at 10 kHz . The specified band for the AD7001 is \(10 \mathrm{kHz}-200 \mathrm{kHz}\).

\section*{Group Delay Between Channels}

This is the difference between the group delay of the I and Q channels and is a measure of the phase matching characteristics of the two.

\section*{Output Signal Span}

This is the output signal range for the transmit channel section and the auxiliary DAC section. For the transmit channel the span is \(\pm 1.25\) yolts centered on \(\mathrm{V}_{\text {REF }}\) and for the auxiliary DAC section it is 0 to \(+V_{\text {REF }}\).

\section*{Output Signal Full-Scale Accuracy}

This is the accuracy of the full scale output (all 1s loaded to the DACs ) on the transmit channel and is expressed in dBs.
DAC Offset Error
This is the amount of offset in the transmit DACs and the auxiliary DACs and is expressed in mVs for the transmit section and in LSBs for the auxiliary section.
DAC Gain Error
This is a measure, expressed in LSBs, of the output error between an ideal DAC and the actual device output with all \(1 s\) loaded after offset error has been adjusted out. In the AD7001, gain error is specified for the auxiliary section.

\section*{Output Impedance}

This is a measure, expressed in \(\mathrm{k} \Omega \mathrm{s}\), of the drive capability of the auxiliary DAC output.

\section*{GMSK Spectrum Mask}

This is the output spectrum of the I and Q transmit channels when transmitting a random sequence of data bits using GMSK modulation, as specified in the GSM standard, using a bit truncation of \(\pm 4\)-bit periods.

\section*{GMSK Phase Trajectory Error}

This is a measure of the phase error between the transmitted phase of an ideal GMSK modulator and the actual phase transmitted by the AD7001, when transmitting a random sequence of data bits. It is specified as a peak phase error and also as a rms phase error.
\begin{tabular}{l|l|l|l|l}
\hline & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{1}\) & 100 & 100 & \(\mu \mathrm{~min}\) & POWER-UP Rx to Rx STROBE Setup Time \\
\(\mathrm{t}_{2}\) & 380 & 380 & ns min & Rx STROBE to New Rx DATA \\
& 440 & 440 & ns max & \\
\(\mathrm{t}_{3}\) & 460 & 460 & ns min & Rx STROBE Period \\
\(\mathrm{t}_{4}\) & 200 & 200 & ns min & Rx STROBE High Period \\
\(\mathrm{t}_{5}\) & 200 & 200 & ns min & Rx STROBE Low Period \\
\(\mathrm{t}_{6}\) & 3680 & 3680 & ns max & ADC Settling Time After Switching from \\
& & & & ns min \\
\(\mathrm{t}_{7}\) & 0 & 0 & POWER to SIGNAL \\
& 40 & 40 & ns max & 3-State \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) See Figure 1.
\({ }^{3} \mathrm{t}_{2}\) is measured with the load circuit of Figure 1 and is defined as the time required for an output to cross 0.8 V or 2.4 V .
\({ }^{4} \mathrm{t}_{7}\) is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1 . The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, \(\mathrm{t}_{7}\), quoted in the timing characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances.


Figure 2. ADC Timing Diagram
PGA TIMING \(\begin{aligned} & \left(\begin{array}{l}\left(V_{D D} T x=V_{D D} R x=+5 V\right. \\ \text { unless otherwise stated })\end{array}\right.\end{aligned}\)
\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{2 5}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5} 5^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{6}\) & 150 & 150 & ns min & GCLK Period \\
\(\mathrm{t}_{7}\) & 75 & 75 & ns min & GCLK Low Period \\
\(\mathrm{t}_{8}\) & 75 & 75 & ns min & GCLK High Period \\
\(\mathrm{t}_{7}\) & 40 & 40 & ns min & GDATA to GCLK Sêtup Tiume \\
\(\mathrm{t}_{10}\) & 50 & 50 & ns min & GDATA to GCLK Hold Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) All input signal rise and fall times measured from \(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V} ; \mathrm{tr}=\mathrm{tf}=10 \mathrm{~ns}\).
\({ }^{2}\) Timing measurement reference level is \(\left(\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}\right) / 2\).


Figure 3. PGA Timing Diagram
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\(\left(V_{D D} T x=V_{D D} R x=+5 V \pm 10 \%\right.\); Test = AGND \(T x=A G N D R x=D G N D T x=D G N D R x=O V\); unless otherwise stated)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Units & Description \\
\hline \(\mathrm{t}_{11}\) & 100 & 100 & \(\mu s\) min & POWER-UP Tx to Tx STROBE Setup Time. \\
\hline \(\mathrm{t}_{12}\) & 100 & 100 & ns min & IDAC, QDAC Pulse Width \\
\hline \(\mathrm{t}_{13}\) & 40 & 40 & ns min & Tx DATA Setup Time \\
\hline \(\mathrm{t}_{14}\) & 10 & 10 & ns min & Tx DATA Hold Time \\
\hline \(\mathrm{t}_{15}\) & 50 & 50 & ns min & IDAC to Tx STROBE Setup Time \\
\hline \(\mathrm{t}_{16}\) & 50 & 50 & ns min & QDAC to Tx STROBE Setup Time \\
\hline \(\mathrm{t}_{17}\) & 100 & 100 & \(n s \min\) & Tx STROBE Pulse Width \\
\hline \(\mathrm{t}_{18}\) & 400 & 400 & ns min & Tx STROBE Period \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) All input signal rise and fall times measured from \(10 \%\) to \(90 \%\) of +5 V ; \(\mathrm{tr}=\mathrm{tf}=20 \mathrm{~ns}\).
\({ }^{2}\) Timing measurement reference level is \(\left(\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}\right) / 2\).


Figure 4. Signal DAC Timing Diagram
\(\left(V_{D D} T x=V_{D D} R x=+5 V \pm 10 \%\right.\); Test \(=\) AGND \(T x=\) AGND \(R x=D G N D T x=D G N D R x=0 V ;\) unless otherwise stated)
\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5}{ }^{\circ} \mathbf{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{2 5} \mathbf{C}\) to \(+85^{\circ} \mathbf{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{19}\) & 75 & 75 & ns min & AUX CLOCK Low Duration \\
\(\mathrm{t}_{20}\) & 75 & 75 & ns min & AUX CLOCK High Duration \\
\(\mathrm{t}_{21}\) & 40 & 40 & ns min & AUX DATA to AUX CLOCK Setup Time \\
\(\mathrm{t}_{22}\) & 50 & 50 & ns min & AUX DATA to AUX CLOCK Hold Time \\
\(\mathrm{t}_{23}\) & 50 & 50 & ns min & AUX LATCH to AUX CLOCK Setup Time \\
\(\mathrm{t}_{24}\) & 40 & 40 & ns min & AUX LATCH to AUX CLOCK Hold Time \\
\(\mathrm{t}_{25}\) & \(8\left(\mathrm{t}_{1}+\mathrm{t}_{2}\right)\) & \(8\left(\mathrm{t}_{1}+\mathrm{t}_{2}\right)\) & ns min & AUX LATCH Duration \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) All input signal rise and fall times measured from \(10 \%\) to \(90 \%\) of +5 V ; \(\mathrm{tr}=\mathrm{tf}=20 \mathrm{~ns}\).
\({ }^{2}\) Timing measurement reference level is \(\left(V_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}\right) / 2\).


Figure 5. Auxiliary DAC Timing Diagram
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD7001}

\section*{TRANSMIT SECTION}

The transmit section of the AD7001 performs the baseband conversion of I and Q (In-phase and Quadrature) waveforms for the GSM Pan-European Digital Cellular Communications system. The transmit channel consists of two 10-bit DACs, followed by 4th order Bessel reconstruction filters. Also included in the transmit channel is a single 8 -bit auxiliary DAC.

\section*{Transmit DACs}

The 10-bit DACs can be used to perform the conversion of I and \(Q\) waveforms when implementing GMSK modulation in accordance with the GSM 5.04 standard.

\section*{Reconstruction Filters}

The reconstruction filters smooth the DAC output signals, providing continuous time I and Q waveforms at the output pins. These are 4th order Bessel low-pass filters with a cutoff frequency of approximately 300 kHz . Figure 6 shows a typical transmit filter frequency response, while Figure 7 shows a typical plot of group delay versus frequency. The filters are designed to have a linear phase response in the passband and due to the reconstruction filters being on-chip, the phase mismatch between the I and Q transmit channels is kept to a minimum.

\section*{Transmit DACs Digital Interface}

The 10-bit DACs are double buffered, allowing the DACs to be simultaneously updated via a single 10 -bit data bus (DX0-DX9), Figure 4 illustrates the Timing interface for the I and Q DACs. The \(I\) and \(Q\) latches are loaded on the rising edges of IDAC and QDAC, respectively, with data on the data bus. When both latches have been updated, Tx STROBE is then used to transfer the contents of both \(I\) and \(Q\) Latches to the \(10-B i t\) DACs.
The transmit DACs are put into sleep mode (drawing minimum current) by bringing POWER-UP Tx low. During sleep mode the I Tx and Q Tx outputs go into high impedance. On POWER-UP Tx going high, the I and Q DACs are reset to \(\mathrm{V}_{\mathrm{REF}}\), which prevents any imbalance between the I and Q channels when the I Tx and Q Tx outputs are ac coupled to the IF/RF modulator. Allow time for the transmit section to fully power-up before updating the I and Q latches. Figure 8 shows a typical GSM transmission burst.


Figure 6. Transmit Filter Frequency Response


Figure 7. Transmit Filter Group Delay


Figure 8. Typical GSM Transmission Burst

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}


Figure 9. GMSK Spectrum Mask Generated Using the I Transmit Channel


Figure 11. Frequency Plot of the I Channel Generating a Sine Wave at 66.65 kHz


Figure 13. Typical Plot of the GMSK I and Q Waveforms Generated Using the I and \(Q\) Transmit Channels


Figure 10. GMSK Spectrum Mask Generated Using the \(Q\) Transmit Channel


Figure 12. Frequency Plot of the \(Q\) Channel Generating a Sine Wave at 66.65 kHz


Figure 14. Typical Plot of the GMSK Phase Error Trajectory Generated Using the AD7001 I and Q Transmit Channels

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{Auxiliary DAC}

An 8-bit auxiliary serial DAC is also provided for such functions as Automatic Gain Control or for ramping up/down the transmit power amplifiers during the beginning/end of a transmit burst. Interfacing to the auxiliary section is accomplished via a serial interface.
The AD7001 auxiliary DAC is a voltage mode DAC, consisting of R-2R ladder network, constructed from highly stable thinfilms resisters and high speed single pole, double throw switches.
The output of the voltage mode auxiliary DAC is buffered by a noninverting CMOS amplifier with a gain of two. This scales the output of the R-2R network from a voltage range of \(0-\) \(\mathrm{V}_{\mathrm{REF}} / 2\) to a voltage range of \(0-\mathrm{V}_{\mathrm{REF}}\). Due to the single supply operation of the buffer it has limited sink capability near ground.

\section*{AUX DAC Digital Interface}

The serial interface timing is illustrated in Figure 5. The serial interface is controlled using AUX CLOCK, AUX LATCH and AUX DATA. AUX LATCH must go low prior to the clocking of new serial data, this prevents the AUX DAC output from being corrupted while new serial data is being loaded. The AUX CLOCK must be a gated clock; i.e., it must only be active when loading the auxiliary DAC. AUX DATA is latched on the rising edge of AUX CLOCK. When eight data bits have loaded, where DB0 is the LSB and DB7 is the MSB, AUX LATCH is brought high to update the AUX DAC output.
The auxiliary DAC is also put into sleep mode by bringing POWER-UP Tx low. During sleep mode the AUX DAC output is put into high impedance. The auxiliary DAC does not lose its contents while in sleep mode and will power-up to its previous value and settle within \(100 \mu \mathrm{~s}\). The auxiliary DAC can also be loaded with new data while in sleep mode thereby allowing the AUX DAC output to power-up to a different value. However, while exercising the serial interface during sleep mode, the sleep current will increase.

\section*{RECEIVE SECTION}

The receive channel consists of a low power, two stage flash 8 -bit analog to digital converter (ADC) combined with an on-chip sample and hold amplifier (SHA) and a PGA. The PGA provides programmable gains settings of 1,2 or 4 . Also included in the receive path is a differential amplifier.

\section*{Differential Amplifier}

The differential amplifier provides a means for amplifying the IF receive signal before being digitized. The differential inputs can configured either for single-ended or for differential-ended operation. The RxC output can be directly connected to the Rx SIGNAL pin. For optimum performance the inputs (RxA and RxB ) should be ac coupled, as this ensures proper internal biasing around \(\mathrm{V}_{\mathrm{REF}}\). The output ( RxC ) of the differential amplifier is given as:
\[
R x C=10(R x B-R x A)+V_{R E F}
\]

POWER-UP Rx is used to put the differential amplifier into sleep mode. Figure 15 illustrates the operation of the differential amplifier under the control of POWER-UP Rx and Rx STROBE. While the receive section is in sleep mode (POWERUP Rx low), the differential inputs ( \(R x A\) and \(R x B\) ) are open circuit. On POWER-UP Rx going high, the differential inputs are then connected to \(\mathrm{V}_{\text {REF }}\) through a nominal impedance of \(300 \Omega\). The inputs are connected for normal operation after two Rx STROBE cycles, i.e, on the third rising edge of Rx STROBE. The output ( RxC ) also sits at \(\mathrm{V}_{\mathrm{REF}}\) while the inputs are connected to \(\mathrm{V}_{\mathrm{REF}}\), which allows the ADC to measure the value of the reference with no AC signal being applied to the \(R x\) SIGNAL pin.
PGA
The PGA allows Rx SIGNAL to be amplitude by a factor 1,2 or 4 depending on the value loaded into the 2-bit PGA register. When power is applied to the part, the 2-bit PGA register will be uninitialized and, therefore, must be initialized as described in the following section.

Table I. PGA Truth Table
\begin{tabular}{l|l|l}
\hline MSB & LSB & PGA Gain \\
\hline 0 & 0 & 1 \\
0 & 1 & 2 \\
1 & 0 & 2 \\
1 & 1 & 4 \\
\hline
\end{tabular}


Figure 15. Operation of the Differential Amplifier
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{PGA Digital Interface}

The receive channel PGA is programmed via a two pin serial interface (GCLK and GDATA). Figure 3 illustrates the serial interface timing diagram for the PGA. GDATA is latched on the falling edge of GCLK. GCLK must be a gated clock, active only when updating the PGA. Eight clock cycles are required to update the PGA setting, where the first six cycles are dummy cycles and only the last two clock cycles load new data into the 2-bit PGA register. These last two data bits are loaded MSB first. On the last falling edge of GCLK the PGA is set to a gain of 1,2 or 4 , depending on the 2 -bit value contain in the PGA register. Table I illustrates the truth table for the PGA setting.
On initial power being applied to the part, the PGA serial logic will be in an undetermined state; however, each time the receive section is brought out of sleep mode (POWER-UP Rx brought high) the serial logic is reset. In order to correctly initialize the 2-bit PGA register, one must first reset the serial logic after power has initially been applied to the part. The PGA can be updated at any time, except when the serial logic is being reset. Hence, one should not attempt to update the PGA register immediately before or after POWER-UP Rx goes high. A guard band of 150 ns before and 300 ns after POWER-UP Rx going high is sufficient for correct operation.

\section*{SHA and ADC}

The 8-bit flash ADC, combined with the on-board Sample and Hold Amplifier (SHA), generates 8 -bit samples up to a data rate of 2.17 MHz . When the receive section is brought out of sleep mode the receive path is initially connected to \(\mathrm{V}_{\text {REF }}\) to enable the ADC to measure on-chip offsets. Hence the first two ADC conversions, following POWER-UP Rx going high, are a measurement of the reference. However, the AD7001 does not sub. tract the offset measurement from subsequent conversions and, if so required, should be carried by the DSP/ASIC following the receive section. As these two conversions may not yield the same offset value, one should average the two conversions to obtain an overall offset value.

\section*{ADC Digital Interface}

Figure 2 illustrates the receive timing interface. Control of the receive interface is effected through the use of the POWER-UP Rx and Rx STROBE pins with the receive data available on a parallel interface (DR0-DR7).
On POWER-UP Rx going high, time ( \(\mathrm{t}_{1}\) ) must be provided to allow the receive circuitry to become fully powered up. Rx STROBE can now be activated to initial ADC conversions. As described earlier, the first two conversions are of the reference, after which the input to the PGA is switched from the reference to the Rx SIGNAL input pin. Although the ADC will continue to convert, time ( \(\mathrm{t}_{6}\) ) must be allowed for the ADC conversions to settle due to the internal switching from \(\mathrm{V}_{\text {REF }}\) to the Rx SIGNAL input. Conversions are initiated on the rising edge of Rx

Figure 6. ADC Transfer Function

STROBE and once the conversion is complete, the DR0-DR7 pins are updated.

\section*{VOLTAGE REFERENCE}

The AD7001 contains an on-chip bandgap reference which provides a low noise, temperature compensated reference to the I/Q transmit DACs and the I/Q receive ADC. The reference is also made available on the REF OUT pin and can be used to bias other analog circuitry in the IF section.
When both the transmit section and the receive section are in sleep mode (POWER-UP Tx and POWER-UP Rx low), the reference output buffer is also powered down by approximately \(80 \%\).


Figure 17. Typical Plot of Reference Variation vs. Temperature

Table II. Truth Table for I \(_{\text {DD }}\) Control
\begin{tabular}{c|c|l|c}
\hline POWER-UP Tx & POWER-UP Rx & Operation & \(\mathbf{I}_{\mathbf{D D}} \max\) \\
\hline 0 & 0 & All Sections Powered Down & 2 mA \\
0 & 1 & Tx Section Powered Down, Rx Section Operational & 35 mA \\
1 & 0 & Tx Section Operational, Rx Section Powered Down & 20 mA \\
1 & 1 & All Sections Operational & 50 mA \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
PQFP Pin \\
Number
\end{tabular} & Mnemonic & Function \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline 34 & \(\mathrm{V}_{\text {DD }} \mathrm{Tx}\) & Positive Power Supply for transmit section. \\
\hline 22 & \(\mathrm{V}_{\mathrm{DD}} \mathrm{Rx}\) & Positive Power Supply for receive section. Both \(\mathrm{V}_{\text {DD }}\) pins must be tied together. \\
\hline 32 & AGND Tx & Analog Ground for transmit section. \\
\hline 23 & AGND Rx & Analog Ground for receive section. Both AGND pins must be tied together. \\
\hline 42 & DGND Tx & Digital Ground for transmit section. \\
\hline 13 & DGND Rx & Digital Ground for receive section. Both DGND pins must be tied together. \\
\hline \multicolumn{3}{|l|}{ANALOG SIGNAL AND REFERENCE} \\
\hline 28 & REF OUT & Reference Output, this is 2.5 V nominal. \\
\hline 24 & Rx SIGNAL & Analog Input for receive channel. \\
\hline 30 & I Tx & Analog Output Voltage from the I transmit channel. This output comes from a 10 -bit DAC and is filtered by a 4th order Bessel low-pass filter. \\
\hline 33 & Q Tx & Analog Output Voltage from the Q Transmit channel. This output comes from a 10 -bit DAC and is filtered by a 4th order Bessel low-pass filter. \\
\hline 29 & AUX DAC & Analog Output Voltage from the 8-bit Auxiliary DAC. This output comes from a buffer amplifier. \\
\hline 27 & RxA & Analog Input for the inverting input of the differential amplifier. \\
\hline 26 & RxB & Analog Input for the noninverting input of the differential amplifier. \\
\hline 25 & RxC & Analog Output Voltage from the differential amplifier. \\
\hline \multicolumn{3}{|l|}{TRANSMIT INTERFACE AND CONTROL} \\
\hline 5 & Tx STROBE & Transmit Strobe, Digital Input. Tx STROBE transfers the contents of both the I and Q Latches, on a rising edge, to the I and Q 10 -bit DACs, respectively. This is used to update both 10 -bit DACs simultaneously after the \(I\) and \(Q\) latches have been loaded via a single 10-bit port. \\
\hline 4 & I DAC & I Latch Update, Digital Input. I DAC is used to update the I latch via DX9-DX0. This is an edge triggered latch, DX9-DX0 are latched on the rising edge of I DAC. \\
\hline 3 & Q DAC & Q Latch Update, Digital Input. Q DAC is used to update the Q latch via DX9-DX0. This is an edge triggered latch, DX9-DX0 are latched on the rising edge of Q DAC. \\
\hline 2,1 & DX9, DX8 & Transmit Data Bit 9 and Data Bit 8, digital inputs. DX9 is the most significant bit (MSB). \\
\hline 44, 43 & DX7, DX6 & Transmit Data Bit 7 and Data Bit 6, digital inputs. \\
\hline 41-36 & DX5-DX0 & Transmit Data Bits 5 to 0, digital inputs. DX0 is the least significant bit (LSB). \\
\hline 7 & AUX CLOCK & Auxiliary Clock, edge triggered digital input. Serial data bits are latched on the rising edge AUX CLOCK when AUX LATCH is low. AUX CLOCK must be a gated clock, which is only active when data is being loaded into the serial register \\
\hline 6 & AUX DATA & Auxiliary Data, digital input. This data input is used in conjunction with AUX CLOCK and AUX LATCH to load the 8 -bit Auxiliary DAC register. \\
\hline 8 & AUX LATCH & Level triggered Digital Input. AUX LATCH controls the transfer of data between the AUX DAC serial register and the AUX DAC latch. When high, the AUX DAC latch is transparent. Data is latched when AUX LATCH is brought low. \\
\hline 55 & PUWER-UP Tx & Power-Up Transmit, Digital Input. When this goes low the transmit section goes into standby mode, drawing minimum current. \\
\hline \multicolumn{3}{|l|}{RECEIVE INTERFACE AND CONTROL} \\
\hline 18 & Rx STROBE & Receive Strobe, Digital Input. Rx STROBE initiates an ADC conversion, at the end of which DR7-DR0 are updated. \\
\hline 9-12 & DR7-DR4 & Receive Data Bits 7 to 4, Digital Outputs. DR7 is the most significant bit (MSB). \\
\hline 14-17 & DR3-DR0 & Receive Data Bits 3 to 0, Digital Outputs. DR0 is the least significant bit (LSB). \\
\hline 20 & GCLK & PGA Clock, Digital Input. GDATA bits are latched on the falling edge of GCLK. The PGA must be loaded using 8 GCLKs, the last two bits that are loaded are used to set the PGA. \\
\hline 21 & GDATA & Programmable Gain Data, Digital Input. This input is used in conjunction with GCLK to set the gain for the PGA. \\
\hline 19 & POWER-UP Rx & Power-Up Receive, Digital Input. When this goes low the receive section goes into standby mode, drawing minimal current. \\
\hline 31 & TEST & Test mode, Digital Input. This pin is used to put the device into a special factory test mode. For normal device operation this pin must be tied to DGND. \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD7002}

\section*{FEATURES}

Single +5 V Supply
2-Channel Sigma-Delta ADC
13 MHz Sampling Rate
Simultaneous Sampling
Digital Filter
2-Channel 10-Bit D/A Converter
4 MHz Throughput Rate
Simultaneous Update
4th Order Reconstruction Filters
GMSK ROM
3 Auxiliary D/A Converters
Fast Interface Port
Power-Down Modes
On-Chip Voltage Reference
44-Pin PQFP

\section*{APPLICATIONS}

\section*{GSM}

PCN

GENERAL DESCRIPTION
The AD7002 is a complete low power, two-channel, input/output port with signal conditioning. The device is utilized as a baseband digitization subsystem performing signal conversion between the DSP and the IF/RF sections in the Pan-European telephone system (GSM).
The transmit path consists of an on-board ROM, containing all the code necessary for performing Gaussian Minimum Shift Keying (GMSK), two high accuracy, fast DACs with output reconstruction filters. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. A common bandgap reference feeds the ADCs and signal DACs.
Three control DACs (AUX DAC1 to AUX DAC3) are included for such functions as AFC, AGC and carrier signal shaping. In addition, AUX FLAG is the DAC Shift Register output and may be used for routing digital control information through the device to the IF/RF sections.
As it is a necessity for all GSM mobile systems to use the lowest power possible, the device has power-down or sleep options for all sections (transmit, receive and auxiliary).
The AD7002 is housed in 44-pin PQFP (Plastic Quad Flatpack).
FUNCTIONAL BLOCK DIAGRAM


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\title{
\(\left(A V_{D D}=+5 V \pm 5 \% ; D V_{D D}=+5 V \pm 5 \% ;\right.\) AGND Tx \(=A G N D ~ R x=\) \\ AD7002-SPECIFICATIONS \\  SLEEP \(_{2}=\mathrm{Tx}\) SLEEP \(=0 \mathrm{~V}\), unless otherwise stated)
}
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7002A & Units & Test Conditions/Comments \\
\hline \multicolumn{4}{|l|}{ADC SPECIFICATIONS} \\
\hline Resolution & 12 & Bits & \\
\hline Signal Input Span & \(\pm \mathrm{V}_{\mathrm{REF}} / 2\) & Volts & Biased on \(\mathrm{V}_{\text {REF }}(2.5 \mathrm{~V})\) \\
\hline Sampling Rate & 13 & MSPS & \\
\hline Output Word Rate & 270.8 & kHz & RATE 0 \\
\hline & 541.7 & kHz & RATE 1 \\
\hline Accuracy & & & \\
\hline Integral & \(\pm 1\) & LSB & \\
\hline Differential \({ }^{2}\) & 0 & & \\
\hline Bias Offset Error @ \(+25^{\circ} \mathrm{C}\) & \(\pm 5\) & LSB & After Calibration \\
\hline \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) & \(\pm 12\) & LSB & After Calibration \\
\hline Input Resistance (DC) & 300 & \(\mathrm{k} \Omega\) min & \\
\hline Input Capacitance & 10 & pF max & \\
\hline \multicolumn{4}{|l|}{Dynamic Specifications} \\
\hline Dynamic Range & 64 & dB min & \\
\hline Signal to (Noise+Distortion) & 62 & dB min & \\
\hline Gain Match Between Channels & 0.05 & dB max & Input Frequency \(=67.5 \mathrm{kHz}\) \\
\hline Filter Settling Time & 46.7 & \(\mu \mathrm{s}\) typ & - \\
\hline \multicolumn{4}{|l|}{Frequency Response} \\
\hline \(0-100 \mathrm{kHz}\) & \(\pm 0.05\) & dB max & 4. \\
\hline 110 kHz & -0.8 & dB max & \% \\
\hline 122 kHz & -3.0 & dB max & \\
\hline 200 kHz & -66 & dB max & 4 \\
\hline \(>400 \mathrm{kHz}\) & -72 & dB max & \\
\hline Absolute Group Delay & 22.563 & \(\mu \mathrm{s}\) typ & 3 , \({ }^{2}\) \\
\hline Group Delay Between Channels (0-120 kHz) & 5 & ns typ & \\
\hline Coding & Twos Comp & 2. \({ }^{2}\) & \\
\hline Power Down Option & Yes & - & Independent of Transmit \\
\hline \multicolumn{4}{|l|}{TRANSMIT DAC SPECIFICATIONS} \\
\hline Resolution & 10 - & Bits & \\
\hline Number of Channels & 2 \% & , & \\
\hline Update Rate & 4.33 & MSPS & \(16 \times\) Oversampling of the Bit Rate \\
\hline \multicolumn{4}{|l|}{DC Accuracy} \\
\hline Integral & \(\pm 2\) & LSB typ & \\
\hline Differential & \(\pm 2\) & LSB typ & \\
\hline Output Signal Span & \(\pm \mathrm{V}_{\text {REF }} / 2\) & Volts & Centered on \(\mathrm{V}_{\text {ReF }}\) Nominal ( \(100 \mathrm{k} \Omega / 20 \mathrm{pF}\) Load) \\
\hline Output Signal Full-Scale Accuracy & \(\pm 1\) & dB typ & \\
\hline Offset Error & \(\pm 25\) & mV max & 1000000000 Loaded to DAC \\
\hline Gain Matching Between Channels & \(\pm 0.1\) & dB max & \\
\hline Absolute Group Delay & 10 & \(\mu \mathrm{s}\) typ & Measured at 67.5 kHz \\
\hline Group Delay Linearity ( \(0-120 \mathrm{kHz}\) ) & 30 & ns typ & Each Channel, \(10 \mathrm{kHz}<\mathrm{F}_{\text {OUT }}<100 \mathrm{kHz}\) \\
\hline Phase Matching Between Channels & TBD & \({ }^{\circ}\) max & Generating 67.5 kHz Sine Waves \\
\hline \multicolumn{4}{|l|}{GMSK Spectrum Mask \({ }^{3} \mathrm{l|l|l\mid l}\)} \\
\hline 100 kHz & -3 & dB min & \\
\hline 200 kHz & -32 & dB min & \\
\hline 250 kHz & -35 & UD пии & \\
\hline 400 kHz & -63 & dB min & \\
\hline \(600-1800 \mathrm{kHz}\) & -73 & dB min & \\
\hline GMSK Phase Trajectory Error \({ }^{3}\) & 3
10 & \begin{tabular}{l}
\({ }^{\circ}\) rms max \\
- peak max
\end{tabular} & \\
\hline \multicolumn{4}{|l|}{Output Impedance} \\
\hline I Tx & 120 & \(\Omega\) typ & \\
\hline Q Tx & 120 & \(\Omega\) typ & \\
\hline GMSK ROM & Yes & & Contains GMSK Coding, Four-Bit Impulse Response \\
\hline Power Down Option & Yes & & Independent of Receive \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7002A & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
AUXILIARY DAC SPECIFICATIONS \\
Resolution \\
DC Accuracy \\
Integral \\
Differential \\
Offset Error \\
Gain Error \\
LSB Size \\
Output Signal Span \\
Output Impedance \\
Coding \\
Power-Down
\end{tabular} & \begin{tabular}{lll} 
AUX1 & AUX 2 & AUX 3 \\
9 & 11 & 8 \\
& & \\
\(\pm 4\) & \(\pm 4\) & \(\pm 2\) \\
\(\pm 1\) & \(\pm 1\) & \(\pm 1\) \\
\(\pm 2\) & \(\pm 4\) & \(\pm 1\) \\
\(\pm 4\) & \(\pm 4\) & \(\pm 2\) \\
4.88 & 2.44 & 9.77 \\
0 to \(V_{\text {REF }}\) & 0 to \\
10 & 10 & 10 \\
8 & 8 & 8 \\
Binary & 8 Binary & 8 \\
Binary \\
Yes & Yes & Yes
\end{tabular} & Bits
LSB max
LSB max
LSB max
LSB max
mV typ
Volts
\(\mathrm{k} \Omega\) max
\(\mathrm{k} \Omega\) typ & \begin{tabular}{l}
Guaranteed Monotonic \\
Unloaded Output \\
AUX DACs Have Unbuffered Resistive Outputs \\
Power-down Is Implemented by Loading All 1s or All 0s
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE SPECIFICATIONS \\
REF OUT, Reference Output REF OUT, Reference Output @ \(+25^{\circ} \mathrm{C}\) Reference Temperature Coefficient Reference Variation \({ }^{4}\) Output Impedance
\end{tabular} & \[
\begin{aligned}
& 2.4 / 2.6 \\
& 2.48 \\
& \text { TBD } \\
& \pm 5 \\
& 60
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} \min / \mathrm{V} \max\) \\
V typ \\
ppm \(/{ }^{\circ} \mathrm{C}\) typ \\
mV max \\
\(\Omega\) typ
\end{tabular} & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \\
& \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
LOGIC INPUTS \\
\(\mathrm{V}_{\mathrm{INH}}\), Input High Voltage \\
\(\mathrm{V}_{\mathrm{INL}}\), Input Low Voltage \\
\(\mathrm{I}_{\text {INH }}\), Input Current \\
\(\mathrm{C}_{\text {IN }}\), Input Capacitance
\end{tabular} & \[
\begin{aligned}
& 3.15 \\
& 0.9 \\
& 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
\(V \min\) \\
\(V \max ^{2}\) \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \[
5
\] \\
\hline \begin{tabular}{l}
LOGIC OUTPUTS \\
\(\mathrm{V}_{\mathrm{OH}}\), Output High Voltage \\
\(\mathrm{V}_{\text {OL }}\), Output Low Voltage
\end{tabular} & 4.0
\[
0.4
\] &  & \[
\left\lvert\, \begin{array}{|l|l}
\mid \mathrm{I}_{\text {OUT }} \\
\mid \mathrm{I}_{\text {OUT }}
\end{array} \leq 200 \mu \mathrm{~mA}\right.
\] \\
\hline ```
POWER SUPPLIES
    \(A V_{D D}\)
    \(\mathrm{DV}_{\mathrm{DD}}\)
    \(\mathrm{I}_{\mathrm{DD}}\)
        All Sections Active
        ADC and Auxiliary Paths Active \({ }^{5}\)
        Transmit DAC and AUX Paths Active \({ }^{6}\)
        Auxiliary Path only Active \({ }^{5}\), 6, 7
``` & \[
\begin{aligned}
& 4.7515 .25 \\
& 4.7515 .25
\end{aligned}
\] & \(V \min V \max\) \(V \min / V \max\) \(m A \max\) \(m A\) max \(m A \max\) \(m A \max\) &  \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Operating temperature ranges as follows: A Versions: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2}\) Unmeasurable: sigma-delta conversion is inherently free of differential nonlinearities.
\({ }^{3}\) See terminology.
\({ }^{4}\) Change in reference voltage due to a change in Tx SLEEP or Rx SLEEP modes.
\({ }^{5}\) Measured while the digital inputs to the transmit interface are static.
\({ }^{6}\) Measured while the digital inputs to the receive interface are static.
\({ }^{7}\) Measured while the digital inputs to the auxiliary interface are static.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{DV}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
\(\mathrm{AV}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
AGND to DNGD . . . . . . . . . . . . . . . . . -0.3 V to +0.3 V
Digital Input Voltage to DGND . . . -0.3 V to \(\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Analog Input Voltage to AGND . . . -0.3 V to \(\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Input Current to Any Pin Except Supplies \({ }^{2}\). . . . . . \(\pm 10 \mathrm{~mA}\)
Operating Temperature Range
Industrial Plastic (A Version) . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . 450 mW
Derates Above \(+75^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)

\section*{NOTES}
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those listed in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{2}\) Transient currents of up to 100 mA will not cause SCR latch-up.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{TERMINOLOGY}

\section*{Signal Input Span}

The input signal range for the \(I\) and \(Q\) channels is biased about \(\mathrm{V}_{\mathrm{REF}}\). It can go \(\pm 1.25\) volts about this point.

\section*{Sampling Rate}

This is the rate at which the modulators on the receive channels sample the analog input.

\section*{Output Rate}

This is the rate at which data words are made available at the Rx DATA pin (Mode 0 ) or the I DATA and Q DATA pins (Mode 1). There are two rates depending on whether the device is operated in RATE 0 or RATE 1.

\section*{Integral Nonlinearity}

This is the maximum deviation from a straight line passing through the endpoints of the DAC or ADC transfer function.

\section*{Differential Nonlinearity}

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the DAC or ADC.

\section*{Bias Offset Error}

This is the offset error (in LSBs) in the ADC section.

\section*{Dynamic Range}

Dynamic Range is the ratio of the maximum output signal to the smallest output signal the converter can produce ( LSB), expressed logarithmically, in decibels \(\left[\left(\mathrm{dB}=20 \log _{10}\right.\right.\) (ratio) ]. For an N -bit converter, the ratio is theoretically very nearly equal to \(2^{\mathrm{N}}\left[\left(\mathrm{in} \mathrm{dB}, 20 \mathrm{~N} \log _{10}(2)=6.02 \mathrm{~N}\right)\right]\). However, this theoretical value is degraded by converter noise and inaccuracies in the LSB weight.

\section*{Signal to (Noise + Distortion) Ratio}

This is the measured ratio of signal to (noise + distortion) at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( \(\mathrm{f}_{\mathrm{s}} / 2\) ), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for a sine wave is given by:
\[
\text { Signal to }(\text { Noise }+ \text { Distortion })=(6.02 \mathrm{~N}+1.76) \mathrm{dB}
\]

\section*{Absolute Group Delay}

Absolute group delay is the rate of change of phase versus frequency, \(\mathrm{d} \phi / \mathrm{df}\). It is expressed in microseconds.

\section*{Group Delay Linearity}

The group delay linearity or differential group delay is the group delay over the full band relative to the group delay at one particular frequency. The reference frequency for the AD7002 is 1 kHz .

\section*{Group Delay Between Channels}

This is the difference between the group delay of the I and Q channels and is a measure of the phase matching characteristics of the two.

\section*{Phase Matching Between Channels}

This is a measure of the phase matching characteristics of the I and Q transmit channels. It is obtained by transmitting all ones and then measuring the difference between the actual phase shift between the I and Q outputs and the ideal phase shift of \(90^{\circ}\).

\section*{Settling Time}

This is the digital filter settling time in the AD7002 receive section. On initial power-up or after returning from the sleep mode, it is necessary to wait this amount of time to get useful data.

\section*{Output Signal Span}

This is the output signal range for the transmit channel section and the auxiliary DAC section. For the transmit channel the span is \(\pm 1.25\) volts centered on 2.5 volts and for the auxiliary DAC section it is 0 to \(+\mathrm{V}_{\mathrm{REF}}\).

\section*{Output Signal Full-Scale Accuracy}

This is the accuracy of the full-scale output (all 1s loaded to the DACs ) on the transmit channel and is expressed in dBs .

\section*{Offset Error}

This is the amount of offset in the transmit DACs and the auxiliary DACs and is expressed in mVs for the transmit section and in LSBs for the auxiliary section.

\section*{Gain Error}

This is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out and is expressed in LSBs. In the AD7002, gain error is specified for the auxiliary section.

\section*{Output Impedance}

This is a measure of the drive capability of the auxiliary DAC outputs and is expressed in \(\mathrm{k} \Omega \mathrm{s}\).

\section*{GMSK Spectrum Mask}

This is the output spectrum of the \(I\) and \(Q\) transmit channels, when transmitting a random sequence of data bits using GMSK modulation as specified in GSM 5.04.

\section*{GMSK Phase Trajectory Error}

This is a measure of the phase error between the transmitted phase of an ideal GMSK modulator and the actual phase transmitted by the AD7002, when transmitting a random sequence of data bits. It is specified as a peak phase error and also as an rms phase error.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{INPUT CLOCK TIMING SPECIFICATIONS \({ }^{1}{ }^{\left(A V_{00}\right.}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{VV}_{00}=+5 \mathrm{~V} \pm 5 \%\); AGND Tx \(=A G N D \mathrm{Rx}=\) \(D G N D=O V_{;} T_{A}=T_{\text {mM }}\) to \(T_{\text {max }}\), unless otherwise stated)}
\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5} 5^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{2 5}{ }^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{1}\) & 76 & 76 & ns min & CLK1, CLK2, AUX CLK Cycle Time \\
\(\mathrm{t}_{2}\) & 30 & 30 & ns min & CLK1, CLK2, AUX CLK High Time \\
\(\mathrm{t}_{3}\) & 30 & 30 & ns min & CLK1, CLK2, AUX CLK Low Time \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathbf{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Units & Description \\
\hline \(\mathrm{t}_{4}\) & 0 & 0 & ns min & Tx SLEEP Hold Time \\
\hline \(\mathrm{t}_{5}\) & 25 & 25 & ns min & Tx SLEEP Setup Time \\
\hline \(\mathrm{t}_{6}\) & \(24 \mathrm{t}_{1}+80\) & \(24 \mathrm{t}_{1}+80\) & ns max & Tx CLK Active After CLK1 Rising Edge \\
\hline \(\mathrm{t}_{7}\) & \(48 \mathrm{t}_{1}\) & \(48 \mathrm{t}_{1}\) & ns & Tx CLK Cycle Time \\
\hline \(\mathrm{t}_{8}\) & \(24 \mathrm{t}_{1}\) & \(24 \mathrm{t}_{1}\) & ns & Tx CLK High Time \\
\hline \(\mathrm{t}_{9}\) & \(24 \mathrm{t}_{1}\) & \(24 \mathrm{t}_{1}\) & ns & Tx CLK Low Time \\
\hline \(\mathrm{t}_{10}\) & 30 & 30 & ns max & - Propagation Delay from CLK1 to Tx CLK \\
\hline \(\mathrm{t}_{11}\) & 25 & 25 & ns max & Data Setup Time \\
\hline \(\mathrm{t}_{12}\) & 10 & 10 & ns min & Data Hold Time \\
\hline \(\mathrm{t}_{13}\) & 0 & 0 & ns min & Tx CLK to Tx SLEEP Asserted for Last Tx CLK Cycle \({ }^{3}\) \\
\hline & \(23 \mathrm{t}^{1}\) & \(23 t_{1}\). & ns max & \\
\hline \(\mathrm{t}_{14}\) & 10 & 10 & - ns min & Digital Output Rise Time \\
\hline \(\mathrm{t}_{15}\) & 10 & 10 - & ns max & Digital Output Fall Time \\
\hline
\end{tabular}
\[
\begin{aligned}
& 13 \mathrm{MHz} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {mix }} \text { to } \mathrm{T}_{\text {MAX }} \text {, uniess otherwise stated) }
\end{aligned}
\]
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Units & Description \\
\hline \(\mathrm{t}_{16}\) & 15 & 15 & ns min & AUX DATA Setup Time \\
\hline \(\mathrm{t}_{17}\) & 5 & 5 & ns min & AUX DATA Hold Time \\
\hline \(\mathrm{t}_{18}\) & 25 & 25 & ns min & AUX LATCH to SCLK Falling Edge Setup Time \\
\hline \(\mathrm{t}_{19}\) & 20 & 20 & ns min & AUX LATCH to SCLK Falling Edge Hold Time \\
\hline \(\mathrm{t}_{20}\) & 50 & 50 & ns max & AUX LATCH High to AUX FLAG Valid Delay \\
\hline \(\mathrm{t}_{21}\) & 10 & 10 & ns max & Digital Output Rise Time \\
\hline \(\mathrm{t}_{22}\) & 10 & 10 & ns max & Digital Output Fall Time \\
\hline \multicolumn{5}{|l|}{} \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
 \\
\({ }^{2}\) Digital output rise and fall times specify the time required for the output to go between \(10 \%\) and \(90 \%\) of 5 V . \\
\({ }^{3} \mathrm{t}_{13}\) specifies a window, that Tx SLEEP should be asserted for the current Tx CLK to be the last prior to entering SLEEP mode.
\end{tabular}} \\
\hline \multicolumn{5}{|l|}{Specifications subject to change without notice.} \\
\hline
\end{tabular}


Figure 1. Clock Timing


Figure 2. Load Circuit for Timing Specifications

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{RECEIVE SECTION TIMING \\ \(\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%\right.\); AGND Tx = AGND Rx \(=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK} 1}=\) \(\mathrm{f}_{\text {CLK2 } 2}=13 \mathrm{MHz} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\), unless otherwise stated)}
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Units & Description \\
\hline \(\mathrm{t}_{23}\) & 0 & 0 & ns min & Rx SLEEP Hold Time After CLK1, CLK2 High \\
\hline \(\mathrm{t}_{24}\) & 25 & 25 & ns min & Rx SLEEP Setup Time Before CLK1, CLK2 High \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{25}\)} & 0 & 0 & ns min & Rx SYNC to Rx SLEEP Asserted; See Note 4 \\
\hline & \(39 \mathrm{t}_{1}\) & \(39 \mathrm{t}_{1}\) & ns max & RATE 0 \\
\hline & \(15 \mathrm{t}_{1}\) & \(15 \mathrm{t}_{1}\) & ns max & RATE 1 \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{26}\)} & & & & Rx CLK Active After CLK1 Rising Edge Following Falling Edge of Rx SLEEP \\
\hline & \(32 \mathrm{t}_{1}+\mathrm{t}_{2}\) & \(32 \mathrm{t}_{1}+\mathrm{t}_{2}\) & ns & Mode 0 \\
\hline & \(31 \mathrm{t}_{1}+\mathrm{t}_{2}\) & \(31 \mathrm{t}_{1}+\mathrm{t}_{2}\) & ns & Mode 1 \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{27}\)} & & & & Rx CLK Cycle Time \\
\hline & \(\mathrm{t}_{1}\) & \(\mathrm{t}_{1}\) & ns & MODE 0 约 \\
\hline & \(2 \mathrm{t}_{1}\) & \(2 \mathrm{t}_{1}\) & ns & \begin{tabular}{l}
MODE 1 \\
Rx CL K High Pulse Width
\end{tabular} \\
\hline \multirow{2}{*}{\(\mathrm{t}_{28}\)} & 30 & 30 & ns min & MODE 0 - \\
\hline & 90 & 90 & ns min & MODE1 \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{29}\)} & & & & Rx CLK Low Pulse Width \\
\hline & 30
30 & 30
30 & ns min \({ }_{\text {ns } \text { min }}\) & \begin{tabular}{l}
MODE 0 \\
MODE 1
\end{tabular} \\
\hline \(\mathrm{t}_{30}\) & 30
25 & 30
25 & ns min & Propagation Delay from CLK1, CLK2 High to Rx CLK High \\
\hline \(\mathrm{t}_{31}\) & 20 & 20 - & ns min & Rx SYNC Valid Prior to Rx CLK Falling \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{32}\)} & & & & Rx SYNC High Pulse Width \\
\hline & \(\mathrm{t}_{1}\) & \(\mathrm{t}_{1}\) & ns & MODE 0 - \\
\hline & \(2 t_{1}\) & & & MODE 1
Rx SYNC Cycle Time \\
\hline \multirow[t]{4}{*}{\(\mathrm{t}_{33}\)} & \(24 \mathrm{t}_{1}\) & \(24 \mathrm{t}_{1}\) & ns & MODE 0 RATE 0 \\
\hline & \(12 \mathrm{t}_{1}\) & \(12 \mathrm{t}_{1}\) & ns \% & MODE 0 RATE 1 \\
\hline & \(48 \mathrm{t}_{1}\) & \(48 \mathrm{t}_{1}\) & & MODE 1 RATE 0 \\
\hline & \(24 \mathrm{t}_{1}\) & \(24 \mathrm{t}_{1}\) & ns & MODE 1 RATE 1 \\
\hline \(\mathrm{t}_{34}\) & 15 & 15 & ns min & Rx DATA Valid After Rx CLK Rising Edge \\
\hline \(\mathrm{t}_{35}\) & 15 & 15 & ns max & Propagation Delay from Rx CLK Rising Edge to I/ \(\overline{\mathbf{Q}}\) \\
\hline \(\mathrm{t}_{36}\) & 10 & 10 & ns max & Digital Output Rise Time \({ }^{2}\) \\
\hline \(\mathrm{t}_{37}\) & 10 & 10 & ns max & Digital Output Fall Time \({ }^{2}\) \\
\hline
\end{tabular}

\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{2 5}{ }^{\circ} \mathrm{C}\) to \(+\mathbf{8 5} 5^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{38}\) & 25 & 25 & ns min & SLEEP to CAL Setup Time \\
\(\mathrm{t}_{39}\) & \(608 \mathrm{t}_{1}\) & \(608 \mathrm{t}_{1}\) & ns min & CAL Pulse Width \\
\(\mathrm{t}_{40}\) & 25 & 25 & ns min & RATE, MODE or 3-STATE ENABLE Setup Time \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) Digital output rise and fall times specify the time required for the output to go between \(10 \%\) and \(90 \%\) of 5 V .
\({ }^{3}\) See Figure 4 for test circuit.
\({ }^{4} \mathrm{t}_{25}\) specifies a window, after Rx SYNC which marks the beginning of I data, that Rx SLEEP should be asserted for the subsequent IQ data pair to be last prior to entering SLEEP mode.
Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{CIRCUIT DESCRIPTION}

\section*{TRANSMIT SECTION}

The transmit section of the AD7002 generates GMSK I and Q waveforms in accordance with GSM specification 5.04. This is accomplished by a digital GMSK modulator, followed by 10 -bit DACs for the I and Q channels and on-chip reconstruction filters. The GMSK (Gaussian Minimum Shift Keying) digital modulator generates I and Q signals, at \(16 \times\) oversampling, in response to the transmit data stream. The \(I\) and \(Q\) data streams drive 10-bit DACs, which are filtered by on-chip 4th order Bessel low-pass filters.


Figure 3. GMSK Functional Block Diagram
Table I. Truth Table for the Differential Encoder
\begin{tabular}{l|l|l}
\hline Tx DATA \(_{\mathbf{i}}\) & Tx DATA & Differentially Encoded Data \\
\hline 0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\hline
\end{tabular}

\section*{GMSK Modulator}

Figure 3 shows the functional block diagram of the GMSK modulator. This is implemented using control logic with a ROM look up table, to generate I and Q data samples at 16 times the transmit data rate. The transmit data (Tx DATA) is first differentially encoded as specified by GSM 5.04 section 2.3 (Table I). The GMSK modulator generates 10 -bit I and Q waveforms (Inphase and Quadrature), in response to the encoded data, which are loaded into the 10 -bit, I and Q transmit DACs. The Gaussian filter, in the GMSK modulator, has an impulse response truncated to 4 data bits.
When the transmit section is brought out of sleep mode (Tx SLEEP low), the modulator is reset to a transmitting all 1 s state. When Tx SLEEP is asserted (Tx SLEEP high), the
transmit section powers down, with the I TX and Q TX outputs connected to \(\mathrm{V}_{\mathrm{REF}}\) through a nominal impedance of \(80 \mathrm{k} \Omega\).

\section*{Reconstruction Filters}

The reconstruction filters smooth the DAC output signals, providing continuous time I and Q waveforms at the output pins. These are 4th order Bessel low-pass filters with a cutoff frequency of approximately 300 kHz . Figure 6 shows a typical transmit filter frequency response, while Figure 7 shows a typical plot of group delay versus frequency. The filters are designed to have a linear phase response in the passband and due to the reconstruction filters being on-chip, the phase mismatch between the I and Q transmit channels is kept to a minimum.

\section*{Transmit Section Digital Interface}

Figure 4 shows the timing diagram for the transmit interface. Tx SLEEP is sampled on the falling edge of CLK1. When Tx SLEEP is brought low, Tx CLK becomes active after 24 master clock cycles. Tx CLK can be used to clock out the transmit data from the ASIC or DSP on the rising edge and Tx DATA is clocked into the AD7002 on the falling edge of Tx CLK. When Tx SLEEP is asserted the transmit section is immediately put into sleep mode, disabling Tx CLK and powering down the transmit section.


Figure 5. Typical Plot of the Transmit Phase Trajectory Error


NOTE: ( \(\mathbf{I}\) ) = DIGITAL INPUT; \((0)=\) DIGITAL OUTPUT
Figure 4. Transmit Section Timing Diagram

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 6. Transmit Filter Frequency Response


Figure 8. Typical Spectrum Plot of the I Channel When Transmitting Random Data


Figure 10. Typical Spectrum Plot of the I Channel When Transmitting All 1 s or All Os


Figure 7. Transmit Filter Group Delay
GMSK SPECTRUM TEST, DC TO 6.4 MHz .
FREQUENCY RESOLUTION: \(\mathbf{3 0 . 1 5 1 4 k H z}\)


Figure 9. Typical Spectrum Plot of the \(Q\) Channel When Transmitting Random Data


Figure 11. Typical Spectrum Plot of the \(Q\) Channel When Transmitting All 1s or All Os

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD7002}

\section*{RECEIVE SECTION}

The receive section consists of \(I\) and \(Q\) receive channels, each consisting of a simple switched capacitor filter followed by a 12-bit sigma-delta ADC. The data is available on a flexible serial interface, interfacing easily to most DSPs. The data can be configured to be one of two formats and is also available at two sampling rates. On-board digital filters, which form part of the sigma-delta ADCs, also perform critical system level filtering. Their amplitude and phase response characteristics provide excellent adjacent channel rejection. The receive section is also provided with a low power sleep mode to place the receive section on standby between receive bursts, drawing only minimal current.

\section*{Switched Capacitor Input}

The receive section analog front end is sampled at 13 MHz by a switched capacitor filter. The filter has a zero at 6.5 MHz as shown in Figure 12a. The receive channel also contains a digital low-pass filter (further details are contained in the following section) which operates at a clock frequency of 6.5 MHz . Due to the sampling nature of the digital filter, the pass band is repeated about the operating clock frequency and at multiples of the clock frequency (Figure 12b). Because the first null of the switched capacitor filter coincides with the first image of the digital filter, this image is attenuated by an additional 30 dBs (Figure 12c) further simplifying the external antialiasing requirements.

a. Switched Cap Filter Frequency Response

b. Digital Filter Frequency Response

c. Overall System Response of the Receive Channel

Figure 12.

\section*{SIGMA-DELTA ADC}

The AD7002 receive channels employ a sigma-delta conversion technique, which provides a high resolution 12-bit output for both I and Q channels with system filtering being implemented on-chip.
The output of the switched capacitor filter is continuously sampled at 6.5 MHz (master clock/2), by a charge balanced modulator, and is converted into a digital pulse train whose duty cycle contains the digital information. Due to the high oversampling rate, which spreads the quantization noise from

0 to \(3.25 \mathrm{MHz}\left(\mathrm{F}_{\mathrm{S}} / 2\right)\), the noise energy contained in the band of interest is reduced (Figure 13a). To reduce the quantization still further, a high order modulator is employed to shape the noise spectrum, so that most of the noise energy is shifted out of the band of interest (Figure 13b).

a. Effect of High Oversampling Ratio

b. Use of Noise Shaping to Further Improve SNR

c. Use of Digital Filtering to Remove the Out of Band Quantization Noise

Figure 13.
The digital filter that follows the modulator removes the large out of band quantization noise (Figure 13c), while converting the digital pulse train into parallel 12-bit wide binary data. The 12-bit I and Q data is made available, via a serial interface, in a variety of formats.

\section*{Digital Filter}

The digital filters used in the AD7002 receive section carry out two important functions. First, they remove the out of band quantization noise which is shaped by the analog modulator. Second, they are also designed to perform system level filtering, providing excellent rejection of the neighboring channels.
Digital filtering has certain advantages over analog filtering. First, since digital filtering occurs after the A/D conversion process, it can remove noise injected during the conversion process. Analog filtering cannot do this. Second, the digital filter combines low passband ripple with a steep roll off, while also maintaining a linear phase response. This is very difficult to achieve with analog filters.

However, analog filtering can remove noise superimposed on the analog signal before it reaches the ADC. Digital filtering cannot do this and noise peaks riding on signals near full-scale have the potential to saturate the analog modulator, even though the average value of the signal is within limits. To alleviate this problem, the AD7002 has overrange headroom built into the sigma-delta modulator and digital filter which allows overrange excursions of 100 mV .

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 14. ADC Transfer Function for I and \(Q\) Receive Channels

\section*{Filter Characteristics}

The digital filter is a 288 -tap FIR filter, clocked at half the master clock frequency. The frequency response is shown in Figure 15. The 3 dB point is at 122 kHz .

Due to the low pass nature of the receive filters, there is a settling time associated with step input functions, Output data will not be meaningful until all the digital filter taps have been loaded with data samples taken after the step change. Hence the AD7002 digital filters have a settling time of \(44.7 \mu \mathrm{~s}\) \(\left(288 \times 2 t_{1}\right)\).
When coming out of sleep, the digital filter taps are reset. Hence data, initially generated by the digital filters, will not be correct. Not until all 288 taps have loaded with meaningful data from the analog modulator, will the output data be correct. The analog modulator, on coming out of sleep, will generate meaningful data after 21 master clock cycles.

\section*{Calibration}

Included in the digital filter is a means by which receive signal offsets may be calibrated out. Calibration can be effected through the use of the CAL and MZERO pins.
Each channel of the digital low-pass filter section has an offset register. The offset register can be made to contain a value representing the dc offset of the preceding analog circuitry. In normal operation, the value stored in the offset register is subtracted from the filter output data before the data appears on the serial output pin. By so doing, the dc offset gets cancelled.

Figure 15. Digital Filter Frequency Response

In each channel the offset register is cleared (twos complement zero) when CAL is high and becomes loaded with the first digital filter resultafter CAL falls. This result will be a measure of the channel dc offset if the analog channel is switched to zero prior to CAL falling. Time must be provided for the analog circuitry and the digital filter to settle after the analog circuitry is switched to zero and before CAL falls. The offset register will then be loaded with the a proper representation of the dc offset.
CAL must be high for more than 608 master clock cycles (CLK1, CLK2). If the analog channels are switched to zero coincident with CAL rising, this time is also sufficient to satisfy the settling time of the analog sigma-delta modulators and the digital filters. CAL may be held high for an unlimited time if convenient or necessary. Only the digital result following the fall of CAL will be loaded into each offset register. After CAL falls, normal operation resumes immediately.
The offset registers are static and retain their contents even during sleep mode (Rx SLEEP \({ }_{1}\) and Rx SLEEP \(_{2}\) high). They need only be updated if drifts in the analog dc offsets are experienced or expected. However, on initial application of power to the digital supply pins the offset registers may contain grossly incorrect values and, therefore, calibration must be activated at least once after power is applied even if the facility of calibration is not regularly used.


Figure 16. Calibration and Control Timing Diagram

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Table II. Truth Table for the Mode and Rate Pins
\begin{tabular}{l|l|ll|l}
\hline Mode & Rate & \multicolumn{2}{|c|}{ Data Format } & Output Word Rate \\
\hline 0 & 0 & IQ Data & \(I / \bar{Q}\) & 270.8 kHz \\
0 & 1 & IQ Data & \(\mathrm{I} / \overline{\mathrm{Q}}\) & 541.7 kHz \\
1 & 0 & I Data & Q Data & 270.8 kHz \\
1 & 1 & I Data & Q Data & 541.7 kHz \\
\hline
\end{tabular}

The MZERO pin can be used to zero the sigma-delta modulators if calibration of preceding analog circuitry is not required. Each analog modulator has an internal analog multiplexer which is controlled by MZERO. With MZERO low, the modulator inputs are connected to the I Rx and Q Rx pins for normal operation. With MZERO high, both modulator inputs are connected to the \(\mathrm{V}_{\text {REF }}\) pin, which is analog ground for the modulators. Typically, the CAL and MZERO pins would be tied together and driven by the same digital signal. If calibration of external analog circuitry is desired, MZERO should be kept low during the calibration cycle.
The offset registers have enough resolution to hold the value of any dc offset between \(\pm 5 \mathrm{~V}\). However, the performance of the sigma-delta modulators will degrade if full scale signals with more that 100 mV of offset are experienced. If large offsets are present, these can be calibrated out, but signal excursions from the offsets should be limited such that the I Rx and \(Q R x\) voltages remain within \(\pm 1.35 \mathrm{~V}\) of \(\mathrm{V}_{\text {REF }}\).

\section*{Receive Section Digital Interface}

A flexible serial interface is provided for the AD7002 receive section. Four basic operating modes are available. Table II shows the truth table for the different serial modes that are available. The MODE pin determines whether the 1 and \(Q\) serial data is made available on two separate pins (MODE 1) or combined on to a single output pin (MODE 0). The RATE pin determines whether \(I\) and \(Q\) receive data is provided at 541.7 kHz (RATE 1) or at 270.8 kHz (RATE 0 ).

When the receive section is put into sleep mode, by bringing \(\mathbf{R x}\) SLEEP \(_{1}\) and Rx SLEEP \({ }_{2}\) high, the receive interface will complete the current IQ cycle before entering into a low power sleep mode.

\section*{MODE 0 RATE 1 Interface}

The timing diagram for the MODE 0 RATE 1 receive interface is shown in Figure 17. It can be used to interface to DSP processors requiring only one serial port.
When using MODE 0 , the serial data is made available on the Rx DATA pin, with the I/ \(\overline{\mathbb{Q}}\) pin indicating whether the 12 -bit word being clocked out is an I sample or a Q sample. Although the I data is clocked out before the \(Q\) data, internally both samples are processed together. RATE 1 selects an output word rate of 541.7 kHz , which is equal to the master clock (CLK1, CLK2) divided by 24.
When the receive section is brought out of sleep mode, by bringing Rx SLEEP \({ }_{1}\) and Rx SLEEP \({ }_{2}\) low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, always beginning with I data. Rx SYNC provides a framing signal that is used to indicate the beginning of an I or

Q, 12-bit data word that is valid on the next falling edge of \(R x\) CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the last bit of each 12 -bit word (both I and Q). Rx DATA is valid on the falling edge of Rx CLK and is clocked out MSB first, with the \(I / \bar{Q}\) pin indicating whether Rx DATA is I data or Q data.

\section*{MODE 0 RATE 0 Interface}

Figure 18 shows the receive timing diagram when MODE 0, RATE 0 is selected. Again I and Q data are shifted out on the Rx DATA pin but here the output word rate is reduced to 270.8 kHz , this being equal to master clock (CLK1, CLK2) divided by 48.
Once the receive section is brought out of sleep mode, (after 56 master clock cycles) the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which the I data is shifted out on the Rx DATA pin. Following this the Rx CLK remains high for 11 master clock cycles before clocking out the \(\mathbf{Q}\) data in exactly the same manner.
Rx DATA is valid on the falling edge of Rx CLK with the I/ \(\bar{Q}\) pin indicating whether Rx DATA is I data or Q data.

\section*{MODE 1 RATE 1 Interface}

Figure 19 shows the timing for MODE 1 RATE 1 receive digital interface. MODE 1 RATE 1 gives an output word rate of 541.7 kHz , but 1 and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and \(Q\) data is shifted out on the I/Q (Q DATA) pin. RATE 1 selects an output word rate of \(\$ 41.7 \mathrm{kHz}\) (this is equal to the master clock divided by 24).
When the receive section is brought out of sleep mode, by bringing Rx SLEEP \({ }_{1}\) and Rx SLEEP \({ }_{2}\) low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, on separate pins. Rx SYNC provides a framing signal that is used to indicate the beginning of an \(I\) or \(\mathrm{Q}, 12\)-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the I and Q LSBs. It takes 24 Rx CLKs (excluding the first framing pulse) to complete a single IQ cycle. I DATA and Q DATA are valid on the falling edge of Rx CLK and are clocked out MSB first.

\section*{MODE 1 RATE 0 Interface}

Figure 20 shows the receive timing diagram when MODE 1 RATE 0 is selected. MODE 1 RATE 0 , again I and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and Q data is shifted out on the I/ \(\overline{\mathrm{Q}}\) (Q DATA) pin. The output word rate is reduced to 270.8 kHz , this equal to master clock (CLK1, CLK2) divided by 48.
Once the receive section is brought out of sleep mode, and after 56 master clock cycles, the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which both the I and Q data is shifted out on I DATA and Q DATA pins. Following this the Rx CLK remains high for 22 master clock cycles before clocking out the next IQ data pair.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 17. MODE 0 RATE 1 Receive Timing


NOTE: ( 1 ) = DIGITAL INPUT; ( 0 ) = DIGITAL OUTPUT
Figure 18. MODE \(O\) RATE \(O\) Receive Timing


NOTE: \((\mathbf{I})=\) DIGITAL INPUT; (O) = DIGITAL OUTPUT
Figure 19. MODE 1 RATE 1, Receive Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Figure 20. MODE 1 RATE 0 Receive Timing

\section*{AUX DAC Digital Interface}

Communication with the auxiliary section is accomplished via a three-pin serial interface, as the timing diagram in Figure 23 illustrates. While AUX LATCH is low, data is clocked into a 16-bit shift register via the AUX DATA and AUX CLK pins. AUX DATA is clocked on the falling edge of AUX CLK, MSB first. The 16 -bit shift register is organized as a data field (DB0-DB9) and as a control field (DB10-DB15). The data field is 8,9- or 10 -bits wide, depending on the AUX DAC being loaded. The control field indicates which AUX DACs are being loaded and also determines the state of the AUX FLAG pin.

\section*{AUXILIARY DACs}

Three auxiliary DACs are provided for extra control functions such as automatic gain control, automatic frequency control or for ramping up/down the transmit power amplifiers during the beginning/end of a transmit burst. The three auxiliary DACs, AUX DAC1, AUX DAC2 and AUX DAC3, have resolutions of 9 -, \(10-\) and 8 -bits, respectively. In addition to the three auxiliary DACs, the auxiliary section contains a digital output flag (AUX FLAG) with three-state control. Communication and sleep control of the auxiliary section is totally independent of either the transmit or receive sections.

Figure 21. Auxiliary DAC Structure
The AD7002 AUX DACs are voltage mode DACs, consisting of R-2R ladder networks (Figure 21 shows AUX DACl architecture), constructed from highly stable thin-films resistors and high speed single pole, double throw switches. This design architecture leads to very low DAC current during normal operation. However, the AUX DACs have a high output impedance (typical \(8 \mathrm{k} \Omega\) ) and hence require external buffering. The AUX DACs have an output voltage range of 0 V to \(\mathrm{V}_{\text {REF }}-1\) LSB. Each AUX DAC can be individually entered into low-power sleep mode, simply by loading all ones or all zeros to that particular AUX DAC. This does not affect the normal operation of AUX DACs, as either of these two codes (all \(0 s=0 \mu \mathrm{~A}\), all \(1 \mathrm{~s}=50 \mu \mathrm{~A}\) typical) represent the operating points for lowest power consumption.
The digital AUX FLAG output is available for any external logic control that may be required. For instance, the AUX FLAG could be used to control the Tx SLEEP pin, turning on the transmit section prior to ramping up (using one of AUX DACs ) the RF amplifiers.



Figure 22. Auxiliary Section Serial Interface
When the shift register has been loaded, AUX LATCH is brought high to update the selected AUX DACs and the AUX FLAG pin. The control bits are active high, and since a control bit has been assigned to each AUX DAC, this facilitates the simultaneous loading of more than one AUX DAC (with the same data). DB10, DB11 and DB12 selected AUX DAC3, AUX DAC1 and AUX DAC2 respectively and DB15 determines the logic state of AUX FLAG while DB14 determines whether the 3 -state driver is enabled.


Figure 23. Auxiliary DAC Timing Diagram

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{VOLTAGE REFERENCE}

The AD7002 contains an on-chip bandgap reference which provides a low noise, temperature compensated reference to the IQ transmit DACs and the IQ receive ADCs. The reference is also made available on the REF OUT pin and can be used to bias other analog circuitry in the IF section.

When both the transmit section and the receive section are in sleep mode (Tx SLEEP and Rx SLEEP asserted), the reference output buffer is also powered down by approximately \(80 \%\).

\section*{PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
PQFP Pin \\
Number
\end{tabular} & Mnemonic & Function \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline 37 & \(\mathrm{AV}_{\mathrm{DD}}\) & Positive power supply for analog section. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 38 & AGND & Analog ground. \\
\hline 4, 15 & DV \({ }_{\text {DD }}\) & Positive power supply for digital section. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 5,16 & DGND & Digital ground. \\
\hline \multicolumn{3}{|l|}{ANALOG SIGNAL AND REFERENCE} \\
\hline 41 & I Tx & Analog output for the I (In-Phase) channel. This output comes from a 10 -bit DAC and is filtered by a 4th order Bessel low pass filter. The 10 -bit DAC is loaded with I data, which is generated by the GMSK modulator. \\
\hline 39 & Q Tx & Analog output for the Q (Quadrature) channel. This output comes from a 10 -bit DAC and is filtered by a 4th order Bessel low pass filter. The 10 -bit DAC is loaded with Q data, which is generated by the GMSK modulator. \\
\hline 44 & I Rx & Analog input for I receive channel. \\
\hline 42 & Q Rx & Analog input for \(Q\) receive channel. \\
\hline 34 & AUX DAC1 & Analog output voltage from the 9 -bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads. \\
\hline 36 & AUX DAC2 & Analog output voltage from the 10 -bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads. \\
\hline 35 & AUX DAC3 & Analog output voltage from the 8 -bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads. \\
\hline 40 & REF OUT & Reference output; this is 2.48 volts nominal. \\
\hline \multicolumn{3}{|l|}{TRANSMIT INTERFACE AND CONTROL} \\
\hline 7,11 & CLK1, CLK2 & Master clock inputs for both the transmit and receive sections. CLK1 and CLK2 must be externally hardwired together and driven from a 13 MHz TTL compatible crystal. \\
\hline 3 & Tx CLK & Clock output from the AD7002 which can be used to clock in the data for the transmit section. \\
\hline 2 & Tx DATA & Data input for the transmit section, data is clocked on the falling edge of Tx CLK. \\
\hline 1 & Tx SLEEP & Sleep control input for transmit section. When it is high, the transmit section goes into standby mode and draws minimal current. \\
\hline
\end{tabular}

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
PQFP Pin \\
Number
\end{tabular} & Mnemonic & Function \\
\hline \multicolumn{3}{|l|}{RECEIVE INTERFACE AND CONTROL} \\
\hline 13 & MODE & Digital control input. When High (MODE 1), the I and \(Q\) outputs are on separate pins ( \(Q\) DATA and I DATA). When Low (MODE 0), I and \(Q\) are on the same pin (Rx DATA). \\
\hline 12 & RATE & Digital control input. This determines whether the receive section interface operates at a word rate of 541.7 kHz or at a word rate of 270.8 kHz . When High (RATE 1), the output word rate is 541.7 kHz . When Low (RATE 0 ), the output word rate is 270.8 kHz . \\
\hline 18 & \[
\begin{aligned}
& \text { Rx DATA (I } \\
& \text { DATA) }
\end{aligned}
\] & This is a dual function digital output. When the device is operating in MODE 0 , the \(\mathbf{R x}\) DATA (both I and Q ) is available at this pin. When the device is operating in MODE 1, only I DATA is available at this pin. \\
\hline 19 & \[
\begin{aligned}
& \mathrm{I} / \overline{\mathbf{Q}}(\mathrm{Q} \\
& \mathrm{DATA})
\end{aligned}
\] & This is a dual function digital output. When the device is operating in MODE 0 , it indicates whether I DATA or Q DATA is present on Rx DATA pin. In MODE 1, Q DATA is available at this pin. \\
\hline 20 & Rx SYNC & Synchronization output for framing I and Q data at the receive interface. \\
\hline 21 & Rx CLK & Output clock for the receive section interface. \\
\hline 22 & \[
\begin{aligned}
& \text { 3-STATE } \\
& \text { CONTROL }
\end{aligned}
\] & This digital input controls the output 3 -state drivers on the receive section interface. When it is High, the outputs are enabled. When Low, they are in high impedance. \\
\hline 23 & CAL & Calibration control pin for digital filter section. When brought high, for a minimum of 608 master clock cycles, the receive section enters a callbration cycle. Where I and Q offset registers are updated, when the CAL pin is brought low again, with offset values which are subtracted out from subsequent ADC conversions. CAL should remain Low during normal operation. \\
\hline 29 & MZERO & Digital control input. When high the analog modulator input is internally grounded (i.e., tied to \(\mathrm{V}_{\text {REF }}\) ). MZERO, in conjunction with CAL, allows on-chip offsets to be calibrated out. Low for normal operation. \\
\hline 27, 24 & \[
\begin{aligned}
& \mathrm{Rx}_{\text {SLEEP }_{1}}, \\
& \text { Rx SLEEP }_{2}
\end{aligned}
\] & Power-down control inputs for receive section. When high, the receive section goes into standby mode and draws minimal current. Rx SLEEP \(_{1}\) and Rx SLEEP \(_{2}\) must be externally hardwired together for normal device operation. \\
\hline \multicolumn{3}{|l|}{AUXILIARY INTERFACE AND CONTROL} \\
\hline 32 & \begin{tabular}{l}
AUX \\
LATCH
\end{tabular} & Synchronization input for the auxiliary DACs' shift register and AUX OUT. \\
\hline 31 & AUX CLK & Clock input for the auxiliary DACs' 16 -bit shift register. AUX DATA is latched on the falling edge of AUX CLK while AUX LATCH is low. \\
\hline 30 & AUX DATA & Data input for the AUX DACs and the AUX FLAG serial interface. \\
\hline 33 & AUX FLAG & Digital output flag, this can be used as a digital control output and is controlled from the auxiliary serial interface. \\
\hline \multicolumn{3}{|l|}{TEST} \\
\hline 8, 26 & Test 1, Test 2 & Test pins for factory use only. These pins should be left unconnected and not used as routes for other circuit signals. \\
\hline 14, 43 & Teño 3, Tesi 4 & Test pins. Tinese must be tied to ground for normal device operation. \\
\hline
\end{tabular}

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
} Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{FEATURES}

Single +5 V Supply
2-Channel Sigma-Delta ADC
2.33 MHz Sampling Rate

Simultaneous Sampling
Digital Filter ( \(\mathbf{2 2} \mathbf{~ k H z}\) Bandwidth)
2-Channel 10-Bit D/A Converters
194.4 kHz Update Rate

Simultaneous Update
4th Order Bessel Low-Pass Filters
3 Auxiliary D/A Converters
Fast Interface Port
Power Down Modes
On-Chip Voltage Reference
44-Pin PQFP

\section*{APPLICATIONS}

TIA Digital Cellular Telephony Private Mobile Telephony Signal Generation/Acquisition FSK, PSK Demodulation

\section*{GENERAL DESCRIPTION}

The AD7005 is a complete low power, two-channel, input/ output port with signal conditioning. The device is utilized as a baseband digitization subsystem performing signal conversion between the DSP and the IF/RF sections in the American digital cellular telephone system.
The transmit path contains two high accuracy, fast DACs with output reconstruction filters. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. A common bandgap reference feeds the ADCs and signal DACs.
Three control DACs (AUX DAC1 to AUX DAC3) are included for such functions as AFC, AGC and transmit power control.
As it is a necessity for all mobile systems to use the lowest power possible, the device has power down or sleep options. Each of the three digital channels has an independent power down control.

All the device control logic is contained on-chip.
The AD7005 is housed in 44-pin PQFP.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD7005
\(\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \% ; D V_{D D}=+5 \mathrm{~V} \pm 5 \%\right.\); AGND \(=D G N D=0 \mathrm{~V}\), \(f_{\text {CLK } 1}=f_{\text {CLK } 2}=2.33 \mathrm{MHZ} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAx }}\), unless otherwise stated)


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{|c|c|c|c|}
\hline Parameter & AD7005A & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
LOGIC INPUTS \\
\(\mathrm{V}_{\text {INH }}\), Input High Voltage \\
\(\mathrm{V}_{\text {INL }}\), Input Low Voltage \\
\(\mathrm{I}_{\text {INH }}\), Input Current \\
\(\mathrm{C}_{\mathrm{IN}}\), Input Capacitance
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}-0.9 \\
& 0.9 \\
& 10 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
\(V\) min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & \\
\hline \begin{tabular}{l}
LOGIC OUTPUTS \\
\(\mathrm{V}_{\mathrm{OH}}\), Output High Voltage \\
\(\mathrm{V}_{\text {OL }}\), Output Low Voltage
\end{tabular} & \[
\begin{aligned}
& 4.0 \\
& 0.4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \text { min } \\
& \mathrm{V} \text { max }
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& \left|\mathrm{I}_{\text {OUT }}\right| \leq 200 \mu \mathrm{~A} \\
& \left|\mathrm{I}_{\text {OUT }}\right| \leq 1.6 \mathrm{~mA}
\end{aligned}\right.
\] \\
\hline ```
POWER SUPPLIES
    AV
    DV
    I
        All Sections Active
        ADC and Auxiliary Paths Active
        Transmit DAC and Aux Paths Active
        Auxiliary Path Only Active
``` & \[
\begin{array}{|ll}
4.75 / 5.25 & \\
4.75 / 5.25 & \\
& 25 \\
& 13 \\
& 12 \\
& 2
\end{array}
\] & \(\mathrm{V} \min / V \max\) \(V \min / V \max\) \(m A \max\) mA max mA max mA max &  \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Operating temperature ranges as follows: A Version: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
\({ }^{2}\) Unmeasurable: sigma-delta conversion is inherently free of differential nonlinearities.
\({ }^{3}\) Defined as the delay between \(V_{\text {REF }}\) transition on the I and \(Q\) output as each DAC is stepped from \(1 / 3\) to \(2 / 3\) full scale.
Specifications subject to change without notice.

\section*{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{DV}_{\mathrm{DD}}\) to AGND . ... . . . . . 4. . -0.3 V to +6 V
\(\mathrm{AV}_{\mathrm{DD}}\) to AGND . . . . . . . . . . . . -0.3 V to +6 V
AGND to DGND . . . . . . . . . . . 0.3 V to +0.3 V
Digital Input Voltage to DGND . -0.3 V to \(\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Analog Input Voltage to AGND . . -0.3 V to \(\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Input Current to Any Pin Except Supplies \({ }^{2}\). . . . . \(\pm 10 \mathrm{~mA}\)
Operating Temperature Range
Commercial Plastic (A Version) . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . 450 mW
Derates Above \(+75^{\circ} \mathrm{C}\) by . . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
NOTES
\({ }^{1}\) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those listed in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
\({ }^{2}\) Transient currents of up to 100 mA will not cause SCR latchup.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{C}\)
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{4} 0^{\circ} \mathrm{C}\) to \(+\mathbf{8 5}{ }^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{\mathbf{1}}\) & 300 & 300 & ns min & CLK1, CLK2 Cycle Time \\
\(\mathrm{t}_{\mathbf{2}}\) & 100 & 100 & ns min & CLK1, CLK2 High Time \\
\(\mathrm{t}_{\mathbf{3}}\) & 100 & 100 & ns min & CLK1, CLK2 Low Time \\
\hline
\end{tabular}

AUX/SIGNAL DAC TIMING \(\quad\left(V_{D D} T x=V_{D D} R x=+5 V \pm 10 \%\right.\); Test \(=A G N D=D G N D T x=D G N D R x=0 V\), unless otherwise stated)


NOTES
\({ }^{1}\) All input signal rise and fall times measured from \(10 \%\) to \(90 \%\) of \(+5 \mathrm{~V}, \mathrm{tr}=\mathrm{tf}=20 \mathrm{~ns}\).


Figure 1. Clock Timing


Figure 2. Load Timing Circuit


Figure 3. Aux/Signal DAC Timing Diagram

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

RECEIVE SECTION TIMING
\(\left(\mathrm{AV}_{\mathrm{DO}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{DV}_{\mathrm{DO}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK} 1}=\mathrm{f}_{\mathrm{CLK} 2}=2.33 \mathrm{MHZ} ;\right.\) \(T_{A}=T_{\text {mIN }}\) to \(T_{\text {MAx }}\), unless otherwise stated)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Limit at
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & Limit at
\[
\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] & Units & Description \\
\hline \(\mathrm{t}_{14}\) & 0 & 0 & ns min & Rx SLEEP Hold Time After CLK1, CLK2 High \\
\hline \(\mathrm{t}_{15}\) & 25 & 25 & ns min & Rx SLEEP Setup Time Before CLK1, CLK2 High \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{16}\)} & 0 & 0 & ns min & Rx SYNC to Rx SLEEP asserted, See Note \({ }^{4}\) \\
\hline & \(15 \mathrm{t}_{1}\) & \(15 \mathrm{t}_{1}\) & ns max & RATE 0 \\
\hline & \(39 \mathrm{t}_{1}\) & \(39 \mathrm{t}_{1}\) & ns max & RATE 1 \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{17}\)} & & & & Rx CLK Active after CLK1 Rising Edge Following Falling Edge of SLEEP \\
\hline & 56 & 56 & ns & RATE 0 \\
\hline & 32 & 32 & ns & RATE 1 \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{18}\)} & & & & Rx CLK Cycle Time \\
\hline & \(\mathrm{t}_{1}\) & \(\mathrm{t}_{1}\) & ns & MODE 0 \\
\hline & \(2 t_{1}\) & \(2 t_{1}\) & ns & MODE 1 \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{19}\)} & & & & Rx CLK High Pulse Width \\
\hline & 30 & 30 & ns min & MODE 0 \\
\hline & 90 & 90 & ns min & MODE 1 - \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{20}\)} & 30 & 30 & ns min & - Rx CLK Low Pulse Width \\
\hline & 30 & 30 & -ns min & MODE 1 \% \\
\hline \(\mathrm{t}_{21}\) & 25 & \(25 \times\) & ns max & Propagation Delay from CLK1, CLK2 High to Rx CLK High \\
\hline \(\mathrm{t}_{22}\) & 20 &  & ns max & Rx SYNC Valid Prior to Rx CLK Falling. \\
\hline \multirow[t]{2}{*}{\(\mathrm{t}_{23}\)} & & \(\mathrm{t}_{1}\) dex &  & \begin{tabular}{l}
Rx SYNC High Pulse Width \\
MODE 0
\end{tabular} \\
\hline & \(\mathrm{t}_{1}\) & \({ }^{\mathrm{t}_{1}}\) ¢ \(\mathrm{c}^{\text {a }}\) & ns & MODE 0 \\
\hline \multirow[t]{5}{*}{\(\mathrm{t}_{24}\)} & \(2 \mathrm{t}_{1}\) & & & Rx SYNC Cycle Time \\
\hline & \(24 \mathrm{t}_{1}\) & \(24 t_{1}\) 崖 & ns & MODE 0 RATE 0 \\
\hline & \(12 \mathrm{t}_{1}\) & \(12 \mathrm{t}_{1}\) & ns & MODE 0 RATE 1 \\
\hline & \(48 \mathrm{t}_{1}\) & \(48 \mathrm{t}_{1}\) & ns & MODE 1 RATE 0 \\
\hline & \(24 \mathrm{t}_{1}\) & \(24 \mathrm{t}_{1}\) & & MODE 1 RATE 1 \\
\hline \(\mathrm{t}_{25}\) & 15 & 15 & ns min & Rx DATA Valid After Rx CLK Rising Edge \\
\hline \(\mathrm{t}_{26}\) & 15 & 15 & ns max & Propagation Delay from Rx CLK Rising Edge to I/Q \\
\hline \(\mathrm{t}_{27}\) & 10 & 10 & ns max & Digital Output Rise Time \({ }^{2}\) \\
\hline \(\mathrm{t}_{28}\) & 10 & 10 & ns max & Digital Output Fall Time \({ }^{2}\) \\
\hline
\end{tabular}
\(\left(A V_{D D}=+5 V \pm 5 \% ; D V_{D D}=+5 V \pm 5 \% ;\right.\) AGND \(T x=A G N D R x=D G N D=\) \(0 \mathrm{~V}, \mathrm{f}_{\text {CLK1 }}, \mathrm{f}_{\text {CLK } 2}=2.33 \mathrm{MHz}, \mathrm{V}_{\text {REF }}=2.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MXX }}\), unless otherwise stated)
\begin{tabular}{l|l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}\) \\
\\
C
\end{tabular} & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=-\mathbf{4 0} 0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} & Units & Description \\
\hline \(\mathrm{t}_{29}\) & 25 & 25 & ns min & Rx SLEEP to CAL Setup Time \\
\(\mathrm{t}_{30}\) & \(608 \mathrm{t}_{1}\) & \(608 \mathrm{t}_{\mathbf{1}}\) & ns min & CAL Pulse Width \\
\(\mathrm{t}_{31}\) & 25 & 25 & ns min & RATE, MODE or 3-STATE ENABLE Setup Time \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Sample tested at \(25^{\circ} \mathrm{C}\) to ensure compliance. All input signals are specified with \(\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%\) to \(90 \%\) of 5 V\()\) and timed from a voltage level of 1.6 V .
\({ }^{2}\) Digital output rise and fall times specify the time required for the output to go between \(10 \%\) and \(90 \%\) of 5 V .
\({ }^{3}\) See Figure 2 for Test Circuit.
\({ }^{4} t_{16}\) specifies a window, after Rx SYNC which marks the beginning of I data, where Rx SLEEP should be asserted for the current IQ data pair to be last prior to entering SLEEP mode.

\section*{PIN FUNCTION DESCRIPTION}

PQFP Pin
\begin{tabular}{|c|c|c|}
\hline Number & Mnemonic & Function \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline 28 & \(\mathrm{AV}_{\mathrm{DD}}\) & Positive power supply for analog section. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 37 & AGND & Analog ground. \\
\hline 4, 15 & DV \({ }_{\text {D }}\) & Positive power supply for digital section. This is \(+5 \mathrm{~V} \pm 5 \%\), both \(\mathrm{DV}_{\mathrm{DD}}\) pins must be tied together. \\
\hline 7, 16 & DGND & Digital ground; both DGND pins must be tied together. \\
\hline \multicolumn{3}{|l|}{ANALOG SIGNAL AND REFERENCE} \\
\hline 5 & I Tx & Analog output for the I (In-phase) channel. This output comes from a 10 -bit DAC and is filtered by a 4th order Bessel low-pass filter. \\
\hline 3 & Q Tx & Analog output for the Q (Quadrature) channel. This output comes from a 10 -bit DAC and is filtered by a 4th order Bessel low-pass filter. \\
\hline 39 & IRX & Analog input for the I receive channel. \\
\hline 42, 40 & IC1, IC3 & An external capacitor can be connected between these two pins, in order to configure the I channel input conditioning circuit as a Sallen \& Key second order low-pass filter. Otherwise these pins should be left open circuit. \\
\hline 41 & IC2 & An external capacitor can be connected to this pin and AGND, in order to configure the I channel input conditioning circuit as a Sallen \& Key second order low-pass filter. Otherwise these pins should be left open circuit. \\
\hline 2 & QRX & Analog input for the \(Q\) receive channel \\
\hline 43, 1 & QC1, QC3 & An external capacitor can be conmected between these two pins, in order to configure the Q channel input conditioning circuit as a Sallen \& Key second order low-pass filter. Otherwise these pins should be left open circuit. \\
\hline 44 & QC2 & An external capacitor can be connected to this pin and AGND, in order to configure the Q channel input conditioning circuit as a Sallen \& Key second order low-pass filter. Otherwise these pins should be left open circuit. \\
\hline 34 & AUX DAC1 & Analog output voltage from the 9 -bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads. \\
\hline 36 & AUX DAC2 & Analog output voltage from the 10 -bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads. \\
\hline 35 & AUX DAC3 & Analog output voltage from the 8 -bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads. \\
\hline 38 & REF OUT & Reference output, this is 2.5 volts nominal. \\
\hline \multicolumn{3}{|l|}{TRANSMIT AND AUXILIARY INTERFACE AND CONTROL} \\
\hline ô, ii & Clikí, Clikz & Master clock inputs for both the transmit and receive sections. CLK1 and CLK2 must be externally hardwired together and driven from a 2.33 MHz TTL compatible crystal. \\
\hline 31 & DAC STROBE & DAC latch strobe, digital input. When DAC STROBE is brought low, it enables the 16 -bit shift register to be loaded. On the rising edge of DAC STROBE, the contains of the shift register is transferred to either the I and Q-latches or to the auxiliary DAC latches, depending on DAC SELECT. \\
\hline 32 & DAC SELECT & DAC SELECT, digital input. DAC SELECT determines whether the transmit DACs or the auxiliary DACs are being updated when loading the 16 -bit shift register. \\
\hline 30 & Tx CLK & Transmit clock, digital input. Serial data bits are loaded into the 16 -bit shift register on the rising edge of Tx CLK while DAC STROBE is low. \\
\hline 33 & Tx DATA & Transmit data, digital input. This input is used in conjunction with Tx CLK and DAC STROBE to load the 16 -bit shift register. \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

PQFP Pin
\begin{tabular}{|c|c|c|}
\hline Number & Mnemonic & Function \\
\hline \multicolumn{3}{|l|}{RECEIVE INTERFACE AND CONTROL} \\
\hline 13 & MODE & Digital control input. When high (MODE 1), the I and Q outputs are on separate pins ( Q DATA and I DATA). When low (MODE 0), I and Q are on the same pin (Rx DATA). \\
\hline 12 & RATE & Digital control input. This determines whether the receive section interface operates at a word rate of 97.2 kHz or at a word rate of 48.6 kHz . When high (RATE 1), the output word rate is 97.2 kHz . When low (RATE 0 ), the output word rate is 48.6 kHz . \\
\hline 18 & Rx DATA (I DATA) & This is a dual-function digital output. When the device is operating in MODE 0 , the Rx DATA (both I and Q) is available at this pin. When the device is operating in MODE 1 , only I DATA is available at this pin. \\
\hline 19 & I/Q (Q DATA) & This is a dual-function digital output. When the device is operating in MODE 0 , it indicates whether I DATA or Q DATA is present on Rx DATA pin. In MODE 1, Q DATA is available at this pin. \\
\hline 20 & Rx SYNC & Synchronization output for framing I and Q data at the receive interface. \\
\hline 21 & Rx CLK & Output clock for the receive section interface. \\
\hline 22 & 3-STATE CONTROL & This digital input controls the output 3 -state drivers on the receive section interface. When it is high, the outputs are enabled. When low, they are in high impedance. \\
\hline 23 & CAL & Calibration control pin for digital filter section. When brought high, for a minimum of 608 master clock cycles, the receive section enters a calibration cycle. Where I and Q offset registers are updated, when the CAL pin is brought low again, with offset values which are subtracted out from subsequent ADC conversions. CAL should remain low during normal operation. \\
\hline 29 & MZERO & Digital control input. When high the analog modulator input is internally grounded (i.e. tied to \(\mathrm{V}_{\text {REF }}\) ). MZERO, in conjunction with CAL, allows on-chip offsets to be calibrated out, Low for normal operation. \\
\hline 27, 24 & Rx SLEEP \(_{1}\), Rx SLE & Power down control inputs for receive section. When high, the receive section goes into stand-by mode and draws minimal current. Rx SLEEP \(_{1}\) and Rx SLEEP \(_{2}\) must be externally hardwired together for normal device operation. \\
\hline TEST & & \\
\hline 8, 26 & Test 1, Test 2 & Test pins for factory use only. These pins should be left unconnected and not used as routes for other circuit signals. \\
\hline 14 & Test 3 & Test pin. These must be tied to ground for normal device operation. \\
\hline
\end{tabular}

\section*{PIN CONFIGURATION}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{TERMINOLOGY}

\section*{Signal Input Span}

The input signal range for the I and Q channels is biased about \(\mathrm{V}_{\mathrm{REF}}\). It can go \(\pm 1.25\) volts about this point.

\section*{Sampling Rate}

This is the rate at which the sigma-delta modulators on the receive channels sample the analog input.

\section*{Output Rate}

This is the rate at which data words are made available at the Rx DATA pin (Mode 0 ) or the I DATA and Q DATA pins (Mode 1). There are two rates: RATE 0 and RATE 1 . When operating in RATE 1 the output word rate is equal to 97.2 kHz , and is equal to 48.6 kHz for RATE 0.

\section*{Integral Nonlinearity}

This is the maximum deviation from a straight line passing through the endpoints of the DAC or ADC transfer function.

\section*{Differential Nonlinearity}

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the DAC or ADC.

\section*{Bias Offset Error}

This is the offset error (in LSBs) in the ADC section.

\section*{Dynamic Range}

Dynamic Range is the ratio of the maximum output signal to the smallest output signal the converter can produce ( 1 LSB ), expressed logarithmically, in decibels ( \(\mathrm{dB}=20 \log _{10}\) (ratio)). For an N -bit converter, the ratio is theoretically very nearly equal to 2 N (in \(\mathrm{dB}, 20 \mathrm{Nlog}_{10}(2)=6.02 \mathrm{~N}\) ). However, this theoretical value is degraded by converter noise and inaccuracies in the LSB weight.
Signal to (Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( \(\mathrm{fs} / 2\) ), excluding dc.
The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for a sine wave is given by:
\[
\text { Signal to }(\text { Noise }+ \text { Distortion })=(6.02 N+1.76) d B
\]

\section*{Abselute Group Datay}

Absolute group delay is the rate of change of phase versus frequency, \(\mathrm{d} 0 / \mathrm{df}\). It is expressed in microseconds.

\section*{Group Delay Linearity}

The group delay linearity or differential group delay is the group over the full band relative to the group delay at one particular frequency. The reference frequency for the AD7005 is 1 kHz .

\section*{Group Delay Between Channels}

This is the difference between the group delay of the \(I\) and \(Q\) channels and is a measure of the phase matching characteristics of the two.

\section*{Settling Time}

This is the digital filter settling time in the AD7005 sigma-delta modulator section. On initial power up or after returning from the Sleep mode, it is necessary to wait this amount of time to get useful data.

\section*{Output Signal Span}

This is the output signal range for the transmit channel section and the auxiliary DAC section. For the transmit channel, the span is \(\pm 1.25\) volts centered on 2.5 volts and for the auxiliary DAC section it is 0 to \(+V_{\text {REF }}\).
Output Signal Full-Scale Accuracy
This is the accuracy of the full-scale output (all 1s loaded to the DACs) on the transmit channel and is expressed in dBs.

\section*{Offset Error}

This is the amount of offset in the transmit DACs and the auxiliary DACs and is expressed in mVs for the transmit section and in LSBs for the auxiliary section.

\section*{Gain Error}

This is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out and is expressed in LSBs. In the AD7005, gain error is specified for the auxiliary section.

\section*{Output Impedance}

This is a measure of the drive capability of the auxiliary DAC outputs and is expressed in \(\mathrm{k} \Omega \mathrm{s}\).

\section*{CIRCUIT DESCRIPTION}

\section*{TRANSMIT SECTION}

The transmit section of the AD7005 performs the baseband conversion of I and Q (In phase and Quadrature) waveforms for the TIA Digital cellular communications system. The transmit channel consists of two 10-bit DACs, followed by 4th order Bessel reconstruction filters.

\section*{Transmit DACs}

The 10-bit DACs can be used to perform the conversion of I and \(Q\) waveforms when implementing \(\pi / 4\) DQPSK modulation in accordance with the TIA digital telephony standard. When Tx SLEEP is set (DB13 = " 1 "), the transmit section powers down, with the \(I T x\) and \(Q T x\) outputs connected to \(V_{\text {REF }}\) through a nominal impedance of \(80 \mathrm{k} \Omega\).

\section*{Reconstruction Filters}

The reconstruction filters smooth the DAC output signals, providing continuous time I and Q waveforms at the output pins. These are 4th order Bessel low-pass filters with a cutoff frequency of approximately 19.4 kHz . Figure 5 shows a typical transmit filter frequency response, while Figure 6 shows a typical plot of group delay versus frequency. The filters are designed to have a linear phase response in the passband and due to the reconstruction filters' being on-chip, the phase mismatch between the \(I\) and \(Q\) transmit channels is kept to a

\section*{Digital Interface}

Mode 0 Interfacing, DAC SELECT = "0"
In Mode 0 interfacing, both the transmit DACs and auxiliary DACs can be updated using a three-pin serial interface. The 16-bit serial register is organized into a data field (DB0-DB9) and a control field (DB10-DB15). Data is clocked into a 16 -bit shift register on the rising edge of each Tx CLK, MSB first, and is framed by the DAC STROBE signal. On loading the 16-bit serial register, the DAC STROBE signal is brought high, preventing any further clocking of the serial register and updates the selected latch. Control bits DB13-DB15 relate to the transmit I and Q transmit DACs, and DB13 determines whether the transmit section is active \((\mathrm{DB} 13=0)\) or in sleep mode \((\mathrm{DB} 13\) \(=1\) ), while control bits DB14 \& DB15 relate to the individual loading of the I and Q 10-bit latches.

In order to simultaneously update the I and \(Q\) latches, a buffer latch is provided to temporarily store the contains for the Q latch. When DB14 \(=1\) and \(\mathrm{DB} 15=0\), the contains of the data field (DB0-DB9) is transferred to a Q-buffer latch. When DB14 = 1 and DB15 \(=1\), the contains of the data field is transferred to the I latch and, simultaneously, the contains of the Q-buffer latch is transferred to the \(Q\) latch on the rising edge of DAC STROBE Hence, to obtain simultaneous loading of the I and Q DACs, one must first load the Q buffer, then load the I latch. minimum.


Figure 4. Logical Representation of the Transmit/Auxiliary Interface when DAC SELECT is Low

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}


Figure 5. Transmit Filter Frequency Response

Mode 1 Interfacing, DAC SELECT \(=\) " 1 "
Mode 1 interfacing provided direct access to the transmit DACs but only 8 of the 10 bits are available. If the DAC SELECT pin is high prior to DAC STROBE falling then the 16 -bit serial register is organized as two 8 -bit words. The lower 8 bits (DB0-DB7) are mapped to the I DAC and the higher 8 bits (DB8-DB15) are mapped to the Q DAC. The 2 LSBs of each DAC are internally grounded. Data is loaded serially via the Tx DATA and Tx CLK pins, as illustrated in Figure 3. Data is clocked into a 16 -bit shift register on the rising edge of each \(T x\) CLK, MSB first, and is framed by the DAC STROBE signal.


Figure 6. Transmit Filter Group Delay

Once the 16 bits have been loaded, the rising edge of DAC STROBE updates both I and \(Q\) transmit DACs.

Figure 7 logically represents the serial interface when DAC SELECT is high. As with Mode 0 interfacing, the transmit DACs are put into sleep mode by setting a control bit (DB13) in the 16 -bit shift register when in Mode 0 (DAC SELECT \(=\) " 0 ")"



Figure 7. Logicai \(\overline{\text { repepresentatıon of the Transmit Interface when DAC SELECT is High }}\)

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

\section*{RECEIVE SECTION}

\section*{INPUT CONDITIONING CIRCUIT}

An input conditioning circuit, one for each channel, is provided so that antialiasing filters can be implemented on-chip, if required, and they can also be used to provide additional attenuation near the passband of the digital filter. The input conditioning circuits can be configured as a second order low-pass Sallen and Key active filter with the addition of only two external capacitors. They can also be configured as noninverting buffers by simply not connecting any external components. Figure 8 shows typical capacitor values, while Figures 9 and 10 show the frequency response and group delay for these capacitor values.


Figure 8. Equivalent Circuit for the IRX and ORX Inputs

\section*{SIGMA-DELTA ADC}

The AD7005 receive channels employ a sigma-delta conversion technique that provides a high resolution 12 -bit output for both I and Q channels with system filtering being implemented on-chip.
The output of the switched capacitor filter is continuously sampled at 1.165 MHz (master clock/2), by a charge-balanced modulator, and is converted into a digital pulse train whose duty cycle contains the digital information. Due to the high oversampling rate, which spreads the quantization noise from 0 to \(582.5 \mathrm{kHz}\left(\mathrm{F}_{\mathrm{S}} / 2\right)\), the noise energy contained in the band of interest is reduced (Figure 11a). To reduce the quantization still further, a high order modulator is employed to shape the noise spectrum, so that most of the noise energy is shifted out of the band of interest (Figure 11b).
The digital filter that follows the modulator removes the large out-of-band quantization noise (Figure 11c), while converting the digital pulse train into parallel 12-bit-wide binary data. The 12-bit I and Q data are made available, via a serial interface, in a variety of formats.

\section*{Digital Filter}

The digital filters used in the AD7005 receive section carry out two important functions. First, they remove the out-of-band quantization noise which is shaped by the analog modulator. Second, they are also designed to perform system level filtering, providing excellent rejection of the neighboring channels.


Figure 9. Frequency Response for Capacitors Values Shown

Figure 10. Absolute Group Delay for Capacitors Values Shown


Figure 11. a) Effect of High Oversampling Ratio. b) Use of Noise Shaping to Further Improve SNR. c) Use of Digital Filtering to Remove the Out of Band Quantization Noise.

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}


Figure 12. Frequency Response of the Receive Digital Filter

Digital filtering has certain advantages over analog filtering. First, since digital filtering occurs after the A/D conversion process, it can remove noise injected during the conversion process. Analog filtering cannot do this. Secondly, the digital filter combines low passband ripple with a steep roll off, while also maintaining a linear phase response. This is very difficult to achieve with analog filters.
However, analog filtering can remove noise superimposed on the analog signal before it reaches the ADC. Digital filtering cannot do this and noise peaks riding on signals near full-scale have the potential to saturate the analog modulator, even though the average value of the signal is within limits. To alleviate this problem, the AD7005 has overrange headroom built into the sigma-delta modulator and digital filter which allows overrange excursions of 100 mV .

\section*{Filter Characteristics}

The digital filter is a 288 -tap FIR filter, clocked at half the master clock frequency. The frequency response is shown in Figure 12. The 3 dB point is at 22 kHz . The digital filter has a linear phase response with an absolute group delay of \(123.6 \mu \mathrm{~s}\) \(\left(144 \times 2 t_{1}\right)\).
Due to the low-pass nature of the receive filters, there is a settling time associated with step input functions. Output data will not be meaningful until all the digital filter taps have been leaded with dâtâ sâmplos tâkèin afiè tuc siep cinange. Fience, the AD7005 digital filters have a settling time of \(247.2 \mu \mathrm{~s}\) \(\left(288 \times 2 \mathrm{t}_{1}\right)\).


Figure 13. \(A D C\) Transfer Function for \(I\) and \(Q\) Receive Channels

When coming out of sleep, the digital filter taps are reset. Hence, data initially generated by the digital filters will not be correct. Not until all 288 taps have been loaded with meaningful data from the analog modulator, will the output data be correct. The analog modulator, on coming out of sleep, will generate meaningful data after 21 master clock cycles.
Calibration
Included in the digital filter is a means by which receive signal offsets may be calibrated out. Calibration can be effected through the use of the CAL and MZERO pins.
Each channel of the digital low-pass filter section has an offset register. The offset register can be made to contain a value representing the dc offset of the preceding analog circuitry. In normal operation, the value stored in the offset register is subtracted from the filter output data before the data appears on the serial output pin. By so doing, the dc offset gets cancelled.

In each channel the offset register is cleared (twos complement zero) when CAL is high and becomes loaded with the first digital filter result after CAL falls. This result will be a measure of the channel dc offset if the analog channel is switched to zero prior to CAL falling. Time must be provided for the analog circuitry and the digital filter to settle after the analog circuitry is switched to zero and before CAL falls. The offset register will then be loaded with the proper representation of the dc offset.


Figure 14. Calibration and Control Timing

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
}

CAL must be high for more than 608 master clock cycles (CLK1, CLK2). If the analog channels are switched to zero coincident with CAL rising, this time is also sufficient to satisfy the settling time of the analog sigma-delta modulators and the digital filters. CAL may be held high for an unlimited time if convenient or necessary. Only the digital result following the fall of CAL will be loaded into each offset register. After CAL falls, normal operation resumes immediately.
The offset registers are static and retain their contents even during sleep mode (Rx SLEEP \({ }_{1}\) and Rx SLEEP \(_{2}\) high). They need only be updated if drifts in the analog dc offsets are experienced or expected. However, on initial application of power to the digital supply pins the offset registers may contain grossly incorrect values, and therefore calibration must be activated at least once after power is applied even if the facility of calibration is not regularly used.
The MZERO pin can be used to zero the sigma-delta modulators if calibration of preceding analog circuitry is not required. Each analog modulator has an internal analog multiplexer which is controlled by MZERO. With MZERO low, the modulator inputs are connected to the IRx and QRx pins for normal operat tion. With MZERO high, both modulators inputs are connected to the REF OUT pin, which is analog ground for the modula tors. Typically, the CAL and MZERO pins would be tied together and driven by the same digital signal. If calibration of external analog circuitry is desired, MZERO should be kept low during the calibration cycle.
The offset registers have enough resolution to hold the value of any dc offset between \(\pm 5 \mathrm{~V}\). However, the performance of the sigma-delta modulators will degrade if full-scale signals with more that 100 mV of offset are experienced. If large offsets are present, these can be calibrated out, but signal excursions from the offsets should be limited such that the I Rx and Q Rx voltages remain within \(\pm 1.35 \mathrm{~V}\) of \(\mathrm{V}_{\text {REF }}\).

\section*{Digital Interface}

A flexible serial interface is provided for the AD7005 receive section. Four basic operating modes are available. Table I shows the truth table for the different serial modes that are available. The MODE pin determines whether the \(I\) and \(Q\) serial data is made available on two separate pins (MODE 1) or, combined on to a single output pin (MODE 0 ). The RATE pin determines whether I and Q receive data is provided at 97.2 kHz (RATE 1) or at 48.6 kHz (RATE 0 ).

When the receive section is put back into sleep mode, by bringing Rx SLEEP \(_{1}\) and Rx SLEEP \(_{2}\) high, the receive interface will complete the current IQ cycle before entering into a low-power sleep mode.

\section*{MODE 0 RATE 1 Interface}

The timing diagram for the MODE 0 RATE 1 receive interface is shown in Figure 15. It can be use to interface to DSP processors requiring the use of only one serial port.
When using MODE 0 , the serial data is made available on the Rx DATA pin, with the I/Q pin indicating whether the 12-bit word being clocked out is an I sample or a Q sample. Although the I data is clocked out before the Q data, internally both samples are processed together. RATE 1 selects an output word rate
of 97.2 kHz , which is equal to the master clock (CLK1, CLK2) divided by 24.
When the receive section is brought out of sleep mode, by bringing Rx SLEEP \({ }_{1}\) and Rx SLEEP \(_{2}\) low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, always beginning with I data. Rx SYNC provides a framing signal that indicates the beginning of an I or \(\mathrm{Q}, 12\)-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the last bit of each 12 -bit word (both I and Q ). Rx DATA is valid on the falling edge of Rx CLK and is clocked out MSB first, with the I/Q pin indicating whether Rx DATA is I data or Q data.

\section*{MODE 0 RATE 0 Interface}

Figure 16 shows the receive timing diagram when MODE 0 , RATE 0 is selected, Again, I and Q data are shifted out on the Rx DATA pin, but here the output word rate is reduced to 48.6 kHz , this being equal to the master clock (CLK1, CLK2) divided by 48 .
Once the receive section is brought out of sleep mode, (after 56 master clock cycles) the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which the I data is shifted out on the Rx DATA pin. Following, the Rx CLK remains high for 11 master clock cycles before clocking out the \(Q\) data in exactly the same manner.
Rx DATA is valid on the falling edge of Rx CLK with the I/Q pin indicating whether Rx DATA is I data or Q data.

\section*{MODE 1 RATE 1 Interface}

Figure 17 shows the timing for MODE 1 RATE 1 receive digital interface. MODE 1 RATE 1 gives an output word rate of 97.2 kHz , but I and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and Q data is shifted out on the I/Q (Q DATA) pin. RATE 1 selects an output word rate of 97.2 kHz (this is equal to the master clock divided by 24).
When the receive section is brought out of sleep mode, by bringing Rx SLEEP \(_{1}\) and Rx SLEEP 2 low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, on separate pins. Rx SYNC provides a framing signal that is used to indicate the beginning of both the \(I\) and \(Q\), 12-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the I and Q LSBs. It takes 24 Rx CLKs (excluding the first framing pulse) to complete a single I/Q cycle. I DATA and Q DATA is valid on the falling edge of Rx CLK and is clocked out MSB first.

\section*{MODE 1 RATE 0 Interface}

Figure 18 shows the receive timing diagram when MODE 1 RATE 1 is selected. MODE 1 RATE 1 , again I and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and Q data is shifted out on the I/Q (Q DATA) pin. The output word rate is reduced to 48.6 kHz , which is equal to the master clock (CLK1, CLK2) divided by 48.

\section*{AD7005}

note:
(I) = DIGITAL INPUT; \((0)=\) DIGITAL OUTPUT

Figure 15. Mode 0, Rate 1 Receive Timing


Figure 16. Mode 0 , Rate 0 Receive Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
\(\square\)


NOTE:
(I) = DIGITAL INPUT; (O) = DIGITAL OUTPUT

Figure 17. Mode 1, Rate 1 Receive Timing


NOTE:
(I) = DIGITAL INPUT; (O) = DIGITAL OUTPUT

Figure 18. Mode 1, Rate 0 Receive Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{AD7005}

Once the receive section is brought out of sleep mode, and after 56 master clock cycles, the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which both the I and Q data is shifted out on I DATA and Q DATA pins. Following this the Rx CLK remains high for 22 master clock cycles before clocking out the next I/Q data pair.

\section*{AUXILIARY DACs}

The auxiliary DAC section provides three DACs for extra control functions like Automatic Gain Control, Automatic Frequency Control or ramping up/down the RF amplifier. The three auxiliary DACs: AUX DAC1, AUX DAC2 and AUX DAC3, have resolutions of 9,10 and 8 bits, respectively. Each auxiliary DAC can be powered down independently of the others and independently of either the transmit or receive section.


The AD7005 AUX DACs are voltage mode DACs, consisting of R-2R ladder networks (Figure 19), constructed from highly stable thin-films resisters and high speed single pole, double-throw switches. This design architecture leads to very low DAC current during normal operation. However, the AUX DACs have a high output impedance (typical \(8 \mathrm{k} \Omega\) ) and hence require external buffering. The AUX DACs have an output voltage range of 0 V to \(\mathrm{V}_{\text {REF }}-1\) LSB. Each AUX DAC can be individually entered into low power sleep mode simply by loading all zeros to that particular AUX DAC. This does not affect the normal operation of AUX DACs, as all zeros represent the DAC code where no currents flow in the R-2R ladder.


Figure 20. Typical Plot of the REFOUT Voltage versus Temperature

\section*{Digital Interface}

AUX DAC loading is accomplished via the same 16-bit shift register used for loading the transmit DACs. When loading any of the auxiliary DACs, the DAC SELECT signal must be low. Figure 4 logically represents the serial interface when DAC SELECT is low. The 16 -bit serial word is organized as a data field (DB0-DB9) combined with control field (DB10-DB13). The data field is 8,9 or 10 bits wide, depending on the AUX DAC being loaded. The control bits indicate which AUX DACs are being loaded (DB10-DB12), where DB10, DB11 \& DB12 updates AUX DAC1, AUX DAC2 \& AUX DAC3, respectively. These control bits are active high and, since a control bit has been assigned to each AUX DAC, this facilitates the simultaneous loading of several AUX DACs.

\section*{VOLTAGE REFERENCE}

The AD7005 contains an on-chip bandgap reference that provides a low noise, temperature compensated reference to the I/Q transmit DACs and the I/Q receive ADCs. The reference is also made available on the REF OUT pin and can be used to bias other analog circuitry in the IF section.
When both the transmit section and the receive section are in sleep mode (Tx SLEEP and Rx SLEEP asserted), the reference output buffer is also powered down by approximately \(80 \%\).

Table I. Truth Table for the Mode and Rate Pins
\begin{tabular}{l|l|ll|l}
\hline Mode & Rate & \multicolumn{2}{|l|}{ Data Format } & Output Word Rate \\
\hline 0 & 0 & IQ Data & \(\mathrm{I} / \overline{\mathrm{Q}}\) & 48.6 kHz \\
0 & 1 & IQ Data & \(\mathrm{I} / \overline{\mathrm{Q}}\) & 97.2 kHz \\
1 & 0 & I Data & Q Data & 48.6 kHz \\
1 & 1 & I Data & Q Data & 97.2 kHz \\
\hline
\end{tabular}

\footnotetext{
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.
} DDS IF Modulator AD7008

\section*{FEATURES}

32-Bit Phase Accumulator
10-Bit Analog DAC Output
50 MHz Clock
20 MHz Output Capability
Frequency, Phase and Amplitude Modulation
Full AM Quadrature Modulator for SSB
Unused Section Power Down
Bit Serial or Parallel Control Interface
Single +5 V Supply
Low Power
TTL/5 V CMOS Compatible Logic Inputs 8-/16-Bit Microprocessor Interface
44-Pin PQFP

\section*{GENERAL DESCRIPTION}

The AD7008 direct digital synthesis chip is a numerically controlled oscillator employing a 32-bit phase accumulator and a 10 -bit D/A converter integrated on a single CMOS chip. Modulation capabilities are provided for phase modulation, frequency modulation, and both in-phase and quadrature amplitude modu- lation suitable for SSB generation.

Clock rates up to 50 MHz are supported, yielding usable analog outputs up to about 20 MHz . Frequency accuracy can be controlled to one part in 4 billion. Modulation is controlled by loading registers either through the parallel microprocessor interface or the serial interface. A frequency select pin permits selection between two frequencies on a per cycle basis.
An amplitude modulator contains two multipliers fed with sine and cosine values from a ROM lookup table, and with amplitude values loaded from either the parallel or serial ports. When loaded with quadrature data, the sum of the two multipliers provides a SSB RF signal.
The serial and parallel interfaces may be operated independently and asynchronously from the DDS clock; the transfer control signals are internally synchronized to prevent metastability problems. The synchronizer can be bypassed to reduce the transfer latency in the event that the microprocessor clock is synchronous with the DDS clock.
A power-down pin allows external control of a power-down mode (also accessible through the microprocessor interface). The DAC may be adjusted for speed and power through a single external resistor.

\section*{FUNCTIONAL BLOCK DIAGRAM}


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

AD7008-SPECIFICATIONS \({ }^{1}\)
\(\left(V_{D D}+5 V \pm 5 \% ; T_{A}=T_{\text {MIN }}\right.\) to \(T_{\text {MAX }}\), unless otherwise stated)


\section*{ABSOLUTE MAXIMUM RATINGS*}
( \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) unless otherwise noted)
\(\mathrm{V}_{\mathrm{DD}} \mathrm{TX}, \mathrm{V}_{\mathrm{DD}}, \mathrm{RX}\) to AGND \(\ldots . . . . . .-0.3 \mathrm{~V}\) to +6 V
AGND to DGND . . . . . . . . . . . . . . . . . -0.3 V to +0.3 V
Digitial I/O Voltage to DGND . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Analog I/O Voltage to AGND . . . . . -0.3 V to \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\)
Operating Temperature Range
Industrial (A Version) . . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperate Range . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
Power Dissipation (Any Package) to \(+75^{\circ} \mathrm{C}\). . . . . . . 450 mW

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION


\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing. +5 V Powered RS-232, RS-422 Transceiver

FEATURES
RS-232 and RS-422 on One Chip
Single +5 V Supply
\(0.1 \mu \mathrm{~F}\) Capacitors
Short Circuit Protection
Excellent Noise Immunity
Low Power BiCMOS Technology
High Speed, Low Skew RS-422 Operation

\author{
APPLICATIONS \\ DTE-DCE Interface \\ Packet Switching \\ Local Area Networks \\ Data Concentration \\ Data Multiplexers \\ Integrated Services Digital Network (ISDN)
}

\section*{GENERAL DESCRIPTION}

The AD7306 line driver/receiver is a 5 V monolithic product which provides an interface between TTL signal levels and dual standard EIA RS-232/RS-422 signal levels. The part contains two RS-232 drivers, one RS-422 driver, one RS-232 receiver, and one receiver which can be configured either as RS-232 or as RS-422.

An internal charge pump voltage converter facilitates operation from a single +5 V power supply. The internal charge pump generates \(\pm 10 \mathrm{~V}\) levels allowing RS- 232 output levels to be developed without the need for external bipolar power supplies.

A highly efficient charge pump design allows operation using non polarized, miniature \(0.1 \mu \mathrm{~F}\) capacitors. This gives a considerable saving in printed circuit board space over conventional products which use up to \(10 \mu \mathrm{~F}\) capacitors. The charge pump output voltages may also be used to power external circuitry which requires dual supplies.

FUNCTIONAL BLOCK DIAGRAM


The RS-232 channels are suitable for communications rates up to 60 kHz and the RS-422 channels are suitable for high speed communications up to 500 kHz . The RS-422 transmitter complementary outputs are closely matched and feature low timing skew between the complementary outputs. This is often an essential requirement to meet tight system timing specifications.

All inputs feature ESD protection, all driver outputs feature high source and sink current capability and are internally protected against short circuits on the outputs. An epitaxial layer is used to guard against latch-up.
The part is available in 24 -pin DIP and SOIC packages.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units & Test Conditions/Comments \\
\hline \multicolumn{6}{|l|}{RS-232 DRIVER} \\
\hline TTL Input Logic Threshold Low, \(\mathrm{V}_{\text {INL }}\) & & 1.4 & 0.8 & V & \\
\hline TTL Input Logic Threshold High, \(\mathrm{V}_{\text {INH }}\) & 2.0 & 1.4 & & V & \\
\hline Input Logic Current & & 5 & 20 & \(\mu \mathrm{A}\) & \\
\hline RS-232 High Level Output Voltage & 5.0 & 7.3 & & V & \(\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega\) \\
\hline RS-232 Low Level Output Voltage & -5.0 & -6.5 & & V & \(\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega\) \\
\hline Output Short Circuit Current & \(\pm 5\) & \(\pm 12\) & & mA & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline Slew Rate & 4 & 15 & 30 & V/ \(/ \mathrm{s}\) & \(\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega\) \\
\hline Output Resistance (Powered Down) & 300 & & & \(\Omega\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}+=\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 3 \mathrm{~V}\) \\
\hline \multicolumn{6}{|l|}{RS-232 RECEIVER} \\
\hline Input Voltage Range & -15 & & +15 & V & \\
\hline RS-232 Input Threshold Low & +0.8 & +1.3 & & V & \\
\hline RS-232 Input Threshold High & & 1.7 & +2.4 & V & \\
\hline RS-232 Input Hysteresis & 0.1 & 0.4 & 1.0 & V & \\
\hline RS-232 Input Resistance & 3 & 5 & 7 & \(\mathrm{k} \Omega\) & \\
\hline TTL Output Voltage Low, \(\mathrm{V}_{\text {OL }}\) & & 0.2 & 0.4 & V & \(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=+4 \mathrm{~mA}\) \\
\hline TTL Output Voltage High, \(\mathrm{V}_{\mathrm{OH}}\) & 3.5 & 4.8 & & V & \(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-4 \mathrm{~mA}\) \\
\hline Output Short Circuit Current & & & \(\pm 85\) & mA & \(0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}\) \\
\hline \multicolumn{6}{|l|}{RS-422 DRIVER} \\
\hline TTL Input Logic Threshold Low, \(\mathrm{V}_{\text {INL }}\) & & & & & \\
\hline TTL Input Logic Threshold High, \(\mathrm{V}_{\text {INH }}\) & 2.0 & & , & & \\
\hline Logic Input Current & &  & +2 & \(\frac{\mu \mathrm{A}}{\mu \mathrm{A}}\) & \[
\begin{aligned}
& V_{\mathrm{IN}}=5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}
\end{aligned}
\] \\
\hline Differential Output Voltage & \[
2
\] & - & 5.0 & V & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \\
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega
\end{aligned}
\] \\
\hline Common-Mode Output Voltage \(\Delta V_{\text {OuT }}\) for Complementary O/P States Output Short Circuit Current & & 4 & 0.2
0.2
150 & \[
\begin{aligned}
& \mathbf{V} \\
& \mathbf{V} \\
& \mathrm{mA}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=100 \Omega \\
& -1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CMR}} \leq+7 \mathrm{~V}
\end{aligned}
\] \\
\hline \multicolumn{6}{|l|}{RS-422 RECEIVER} \\
\hline Common-Mode Voltage Range & & & \(\pm 7\) & V & Typical RS-422 Input Voltage \(<5 \mathrm{~V}\) \\
\hline Differential Input Threshold Voltage & -0.2 & & +0.2 & V & \\
\hline Input Voltage Hysteresis & & 70 & & mV & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) \\
\hline Input Resistance & 3 & 5 & 7 & \(\mathrm{k} \Omega\) & \\
\hline TTL Output Voltage Low, \(\mathrm{V}_{\text {OL }}\) & & & 0.4 & V & \(\mathrm{I}_{\mathrm{OUT}}=+4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\) \\
\hline TTL Output Voltage High, \(\mathrm{V}_{\mathbf{O H}}\) & 3.5 & & & V & \[
\mathrm{I}_{\mathrm{OUT}}=-4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}
\] \\
\hline Short Circuit Output Current & \(\pm 7\) & & \(\pm 85\) & mA & \(\mathrm{V}_{\text {OUT }}=\mathrm{GND}\) or \(\mathrm{V}_{\text {CC }}\) \\
\hline \multicolumn{6}{|l|}{POWER SUPPLY CURRENT} \\
\hline \(\mathrm{I}_{\mathrm{CC}}\) & & 18 & 30 & mA & Outputs Unloaded \\
\hline \multicolumn{6}{|l|}{CHARGE PUMP VOLTAGE GENERATOR} \\
\hline \multirow[t]{4}{*}{V+ Output Voltage} & 7.8 & 8.8 & & V & \(\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\) \\
\hline & 7.3 & 8.2 & & V & \(\mathrm{I}_{\mathrm{OUT}}=5 \mathrm{~mA}\) \\
\hline & 6.8 & 7.4 & & V & \(\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}\) \\
\hline & 5.8 & 6.6 & & V & \(\mathrm{I}_{\text {OUt }}=15 \mathrm{~mA}\) \\
\hline \multirow[t]{2}{*}{V- Output Voltage} & -7.3 & -8.6 & & V & \[
\mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}
\] \\
\hline & -6.3 & \(-7.3\) & & V & \(\mathrm{I}_{\text {OUT }}=-5 \mathrm{~mA}\) \\
\hline Generator Rise Time & & 200 & & \(\mu \mathrm{s}\) & \\
\hline
\end{tabular}

\footnotetext{
Specifications subject to change without notice.
}

TIMNG SPECFICAIONS umess
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Min & Typ & Max & Units \\
\hline \multicolumn{5}{|l|}{Switching Characteristics} \\
\hline \multicolumn{5}{|l|}{Propagation Delay RS-422} \\
\hline TTL/CMOS to RS-422 til & & 35 & 100 & ns \\
\hline TTL/CMOS to RS-422 trhL & & 35 & 100 & ns \\
\hline RS-422 O/P to O/P \(\mathrm{t}_{\text {SKEW }}\) & & 5 & 10 & ns \\
\hline Driver Rise/Fall Time \(\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}\) & & 15 & 40 & ns \\
\hline RS-422 Receiver & & & & \\
\hline Input to Output \(\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}\) & & 110 & 200 & ns \\
\hline RS-232 Disable to RS-422 Enable \(\mathrm{t}_{\mathrm{EN} 1}\) & & 25 & 100 & ns \\
\hline RS-422 Disable to RS-232 Enable \(\mathrm{t}_{\mathrm{EN} 2}\) & & 25 & 100 & ns \\
\hline Baud Rate & & & & \\
\hline RS-232 & 57.6 & & & kHz \\
\hline RS-422 & 500 & & & kHz \\
\hline
\end{tabular}


Figure 2. RS-422 Transmitter Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{ABSOLUTE MAXIMUM RATINGS*}


\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.


\section*{RIN CONFIGURATION}


Figure 3. Application Circuit

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

\section*{GENERAL DESCRIPTION}

The AD7306 drivers/receivers provide an interface which is compatible with RS-232/RS-422 standard interfaces. As both standards are widely accepted it is often necessary to provide an interface which is compatible with both. The AD7306 is ideally suited to this type of application as both standards may be met using only one package.

\section*{Charge Pump DC-DC Voltage Converter}

The charge pump voltage converter consists of an oscillator and a switching matrix. The converter generates a \(\pm 10 \mathrm{~V}\) supply from the input 5 V level. This is done in two stages using a switched capacitor technique as illustrated below. First the 5 V input supply is doubled to 10 V using capacitor Cl as the charge storage element. The 10 V level is then inverted to generate -10 V using C 2 as the storage element.


Figure 5. Voltage Inverter

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable.
The charge pump capacitors C 1 and C 2 may also be reduced at the expense of higher output impedance on the \(\mathrm{V}+\) and \(\mathrm{V}-\) supplies.
The V+ and V- supplies may also be used to power external circuitry if the current requirements are small.

The generator rise time after power up is \(200 \mu s\) typical. This time is necessary to completely charge the storage capacitors in the charge pump. Therefore, RS-232 data transmission should not be initiated until this time has elapsed after switch on. This will ensure that valid data is transmitted.

\section*{RS-232 Drivers}

The RS-232 drivers in the/AD7306 meet the EIA RS-232 specifications. The drivers are inverting level shifters which convert TTL/CMOS levels into RS-232-C output levels. The input switching threshold is typically 1.3 V . With a typical RS-232 load, the output levels are \(\pm 8 \mathrm{~V}\). Under worst case load conditions, the drivers are guaranteed to provide \(\pm 5 \mathrm{~V}\) which meets the minimum RS-232 requirement. The output slew rate is internally limited to \(<30 \mathrm{~V} / \mu \mathrm{s}\) without the need for an external slew-limiting capacitor. Short circuit protection is also provided which prevents damage in the event of output fault conditions. Active current limiting is provided which limits the output short circuit current but which does not degrade the output voltage swing with maximum load as conventional passive limiting would.

\section*{RS-232 Receivers}

The receivers are inverting level shifters which accept RS-232-C input levels ( \(\pm 3 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) ) and translates them into 5 V TTL/CMOS levels. The input switching thresholds are 0.75 V minimum and 2.5 V maximum which are well within the RS-232-C requirement of \(\pm 3 \mathrm{~V}\). Internal pull-down resistors to GND are provided on the receiver inputs. This ensures that an unconnected input will be interpreted as a low level giving a logic " 1 " on the TTL/CMOS output. Excellent noise immunity is achieved by the use of hysteresis and internal filtering circuitry. The filter rejects noise glitches of up to \(0.5 \mu \mathrm{~s}\) in duration.

\section*{RS-422 Drivers}

The RS-422 drivers on the AD7306 accept TTL/CMOS inputs and translate them into differential RS-422 level signals. The input switching threshold is typically 1.3 V . The unloaded output differential voltage is typically \(\pm 4.5 \mathrm{~V}\) (see Typical Performance Characteristics). Short circuit protection is provided on the output which limits the current to less than 100 mA . Only one output should be shorted at any time to avoid exceeding the total power dissipation for the package.

\section*{RS-422 Receivers}

The RS-422 receivers on the AD7306 accept differential input signals and translates them into TTL/CMOS output levels. Excellent noise immunity is achieved using the differential configuration.

\section*{Single-Ended Data Transmission}

Single-ended interfaces are used for low speed, short distance communications such as from a computer terminal to a printer. A single line is used to carry the signal. Various standards have been developed to standardize the communication link, the most popular of these being the RS-232. The RS-232 standard was introduced in 1962 by the EIA and has been widely used throughout the industry. It was developed for single-ended data transmission at relatively slow data rates over short distances. A typical RS-232 interface is shown in Figure 6.


Figure 6. Single-Ended RS-232 Interface

\section*{Differential Data Transmission}

When transmitting at high data rates, over long distances and through noisy environments, single-ended data transmission is often inadequate. In this type of application, differential data transmission offers superior performance. Differential transmission uses two signal lines to transmit data. It rejects ground shifts and is insensitive to noise signals which appear as common mode voltages on the transmission lines. To accommodate faster data communication, the differential RS-422 standard was developed. Therefore, it can be used to reliably transmit data at higher speeds and over longer distances than single-ended transmission. A typical RS-422 interface is shown in Figure 7.


Figure 7. Differential RS-422 Interface

Table 1. Comparison of RS-232 and RS-422
\begin{tabular}{l|l|l}
\multicolumn{4}{c}{} & \multicolumn{3}{l}{} \\
\hline Specification & RS-232-C & RS-422 \\
\hline Transmission Type & Single-Ended & Differential \\
Maximum Data Rate & \(20 \mathrm{kB} / \mathrm{s}\) & \(10 \mathrm{MB} / \mathrm{s}\) \\
Maximum Cable Length & 50 ft & 4000 ft \\
Minimum Driver Output Voltage & \(\pm 5 \mathrm{~V}\) & \(\pm 1.5 \mathrm{~V}\) \\
Slew Rate & \(30 \mathrm{~V} / \mu \mathrm{s} \mathrm{max}\) & - \\
Receiver Input Resistance & \(3 \mathrm{k} \Omega\) to \(7 \mathrm{k} \Omega\) & \(4 \mathrm{k} \Omega \mathrm{min}\) \\
Receiver Input Sensitivity & \(\pm 3 \mathrm{~V}\) & \(\pm 200 \mathrm{mV}\) \\
Receiver Input Voltage Range & \(\pm 15 \mathrm{~V}\) & \(\pm 7 \mathrm{~V}\) \\
No. of Drivers per Line & 1 & 1 \\
No. of Receivers per Line & 1 & 10 \\
\hline
\end{tabular}

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

FEATURES
AD7341 - Transmit (Reconstruction) Filter for 14-Bit DAC (AD7840)
Programmable Attenuation (0dB to -38dB)
AD7371 - Receive Filter for 14-Bit ADC (AD7871) Programmable Gain (0dB to 24dB)
70dB Stopband Attenuation
75dB In-Band Signal-to-Noise Ratio
Better Than -75dB Total Harmonic Distortion
CCITT V. 32 and V. 33 Compatible
Small, 0.3", 24-Pin Plastic Package and 28-Pin PLCC

\section*{GENERAL DESCRIPTION}

The AD7341 and AD7371 are reconstruction and antialiasing filters designed for use in high speed voiceband modems with speeds up to \(14.4 \mathrm{kbits} / \mathrm{sec}\), in accordance with CCITT V. 32 and V. 33 recommendations. These filters, along with the AD7840 DAC, the AD7871 ADC and a digital signal processor (DSP) can be used to implement a complete modem.
The AD7341 is the transmit or reconstruction filter. It implements the filter function using a seventh order low pass switched capacitor filter and a second order low pass continuous time filter. The cutoff frequency is 3.5 kHz .
The AD7371 is the receive filter. It is a high order bandpass filter with a lower cutoff frequency of 180 Hz and an upper cutoff frequency of 3.5 kHz . The filter function is implemented using a second order low pass continuous time filter, a fourth order high pass switched capacitor filter and a seventh order low pass switched capacitor filter.

\section*{FUNCTIONAL BLOCK DIAGRAMS}


\section*{AD7341/AD7371-SPECIFICATIONS}

TRANSMIT FITIER'
\(\left(V_{D D}=V_{\text {cC }}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \pm 5 \% ;\right.\) AGND \(=\) DGND \(=0 V_{;}\)CLKIN \(=288 \mathrm{kHz}\) (M/S Ratio \(=40 / 60\) to \(60 / 40\). \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\). Attenuator set at OdB, unless otherwise stated.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \text { AD7341JN } \\
& \text { AD7341JP }
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
INPUT CHARACTERISTICS \\
Input Signal Range Input Impedance
\end{tabular} & \[
\begin{aligned}
& \pm 3 \\
& 100
\end{aligned}
\] & \begin{tabular}{l}
V max \\
\(\mathrm{M} \Omega\) typ
\end{tabular} & \\
\hline \begin{tabular}{l}
FILTER CHARACTERISTICS \({ }^{2,3}\) \\
CLKIN Frequency \\
Cutoff Frequency \\
Second Harmonic \\
Third and Higher Harmonics \\
Passband Ripple \\
Passband Gain Error \\
Signal-to-Noise Ratio \\
Stopband Rejection \\
Differential Group Delay
\end{tabular} & \[
\begin{aligned}
& 288 \\
& 3.5 \\
& -80 \\
& -80 \\
& 0.4 \\
& \pm 0.5 \\
& 72 \\
& 75 \\
& 70 \\
& 70 \\
& 350
\end{aligned}
\] & \begin{tabular}{l}
kHz \\
kHz \\
dB typ \\
dB typ \\
dB max \\
dB max \\
dB min \\
dB typ \\
dB typ \\
dB min \\
\(\mu \mathrm{styp}\)
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{N} 1=1 \text { (i.e., } \mathrm{DP} 0=1, \mathrm{DP} 1=0 \text { ) }
\] \\
0.1 dB Down from the Lowest Point in the Passband
\[
0 \leq f \leq 3.3 \mathrm{kHz}
\] \\
Deviation from Nominal Setting on Programmable Attenuator
\[
0 \leq \mathrm{f} \leq 3.5 \mathrm{kHz}
\] \\
SNR Includes Noise and Harmonics \\
Attenuator Set at \(-30 \mathrm{~dB}, 0 \leq \mathrm{f} \leq 3.5 \mathrm{kHz}\)
\[
\mathrm{f} \geq 6.1 \mathrm{kHz}
\] \\
\(0 \leq f \leq 3.3 \mathrm{kHz}\) and Referenced to the Absolute Group Delay at 1 kHz
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT CHARACTERISTICS \\
Output Voltage Offset Voltage Attenuation Range Relative Accuracy \({ }^{3,4}\) Output Resistance
\end{tabular} & \[
\begin{aligned}
& \pm 3 \\
& \pm 70 \\
& 0 \text { to }-38 \\
& \pm 0.1 \\
& 0.2
\end{aligned}
\] & V max \(m V \max\) dB dB typ \(\Omega\) typ & \begin{tabular}{l}
\[
R_{L}=3 k \Omega, C_{L}=100 \mathrm{pF}
\] \\
Determined by DB2-DB7, See Table III
\end{tabular} \\
\hline \begin{tabular}{l}
LOGIC INPUTS \\
\(\overline{\mathrm{WR}}, \mathrm{DB} 2-\mathrm{DB} 7, \mathrm{DP} 0, \mathrm{DP} 1\), DS0-DS2, SYNCIN, CLKIN \\
\(\mathrm{V}_{\text {INH }}\), Input High Voltage \\
\(\mathrm{V}_{\text {INL }}\), Input Low Voltage \\
\(\mathrm{I}_{\text {INH }}\), Input Current \\
\(\mathrm{C}_{\text {IN }}\), Input Capacitance \\
CLKIN Divider Range (N1) \({ }^{5}\)
\end{tabular} & \[
\begin{aligned}
& 2.0 \\
& 0.8 \\
& 10 \\
& 10 \\
& 1 \text { to } 4
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \\
\(\mu \mathrm{A}\) max \\
pF max
\end{tabular} & CLKIN Can Be Set to \(288 \mathrm{kHz}, 576 \mathrm{kHz}, 864 \mathrm{kHz}\) or 1.152 MHz . N1 Is Set by DP0, DP1. \\
\hline \begin{tabular}{l}
LOGIC OUTPUTS SYNCOUT \({ }^{6}\) \\
Divider Range (N2) \\
Frequency \\
Pulse Width \\
\(\mathrm{V}_{\mathrm{OH}}\), Output High Voltage \\
\(V_{\text {or }}\). Output Low Voltage
\end{tabular} & \[
\begin{aligned}
& 1 \text { to } 8 \\
& \left.\mathrm{f}_{\mathrm{CLKIN}} / \mathrm{N} 1 \times 5 \times \mathrm{N} 2\right) \\
& 1 / \mathrm{f}_{\mathrm{CLKIN}} \\
& 2.4 \\
& 0.4
\end{aligned}
\] & \begin{tabular}{l}
kHz \\
\(\mu \mathrm{s}\) \\
V min \\
Y max
\end{tabular} & N2 Is Set by DS0-DS2.
\[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SINK }}=1.6 \mathrm{Gmi}
\end{aligned}
\] \\
\hline ```
POWER SUPPLIES
    \(V_{D D}\)
    \(\mathrm{V}_{\mathrm{Cc}}\)
    \(\mathrm{V}_{\text {ss }}\)
    \(\mathrm{I}_{\mathrm{DD}}+\mathrm{I}_{\mathrm{CC}}\)
    \(I_{\text {ss }}\)
    Power Dissipation
``` & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.75 / 5.25 \\
& -4.75 /-5.25 \\
& 25 \\
& 25 \\
& 265
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} \min / \mathrm{V} \max\) \\
\(\mathrm{V} \min / \mathrm{V} \max\) \\
\(\mathrm{V} \min / V \max\) \\
\(m A \max\) \\
mA max \\
mW max
\end{tabular} & \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Operating temperature ranges as follows: J versions: 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Specified for an input frequency of 288 kHz . This is internally divided by 5 to produce a switched capacitor filter frequency of 57.6 kHz . For input frequencies lower than 288 kHz , the filter response is shifted down by the ratio of this input frequency to 288 kHz .
\({ }^{3}\) Measured using a \(\pm 3 \mathrm{~V}, 1 \mathrm{kHz}\) sine wave.
\({ }^{4}\) Measured over the full attenuation range.
\({ }^{5}\) Required to derive internal frequency of 288 kHz from CLKIN.
\({ }^{6}\) Determined by data transmission rate.
Specifications subject to change without notice.
}

RECEIVE FILTER \({ }^{1}\)
\(\left(V_{D O}=V_{c C}=5 V \pm 5 \% ; V_{S S}=-5 V \pm 5 \% ;\right.\) AGND \(=D G N D=0 V ; C L K I N=288 k H z ~ M / S\) Ratio \(=40 / 60\) to \(60 / 40 . T_{A}=+25^{\circ} \mathrm{C}\). PGA set at OdB, unless otherwise stated.)
\begin{tabular}{|c|c|c|c|}
\hline Parameter & \[
\begin{aligned}
& \text { AD7371JN } \\
& \text { AD7371JP }
\end{aligned}
\] & Units & Test Conditions/Comments \\
\hline \begin{tabular}{l}
INPUT CHARACTERISTICS \\
Input Signal Range Input Impedance
\end{tabular} & \[
\begin{aligned}
& \pm 3 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \max \\
& \mathrm{k} \Omega \operatorname{typ}
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
FILTER CHARACTERISTICS \({ }^{2,3}\) \\
CLKIN Frequency \\
Lower Cutoff Frequency \\
Upper Cutoff Frequency \\
Second Harmonic \\
Third and Higher Harmonics \\
Passband Ripple \\
Passband Gain Error \\
Signal-to-Noise Ratio \\
Stopband Rejection \\
Differential Group Delay
\end{tabular} & \[
\begin{aligned}
& 288 \\
& 180 \\
& 3.5 \\
& -80 \\
& -80 \\
& 0.4 \\
& \pm 0.5 \\
& 72 \\
& 75 \\
& 60 \\
& 66 \\
& 40 \\
& 300
\end{aligned}
\] & \begin{tabular}{l}
kHz \\
Hz \\
kHz \\
dB typ \\
dB typ \\
dB max \\
dB max \\
dB min \\
dB typ \\
dB typ \\
dB min \\
dB typ \\
\(\mu \mathrm{styp}\)
\end{tabular} & \begin{tabular}{l}
\(\mathrm{N} 1=1\) (i.e., \(\mathrm{DP} 0=1, \mathrm{DPl}=0\) ) \\
0.1 dB Down from the Lowest Point in the Passband \\
0.1 dB Down from the Lowest Point in the Passband \\
\(200 \mathrm{~Hz} \leq \mathrm{f} \leq 3.3 \mathrm{kHz}\) \\
Deviation from Nominal Setting on PGA \\
\(180 \mathrm{~Hz} \leq \mathrm{f} \leq 3.5 \mathrm{kHz}\) \\
Input Signal Level of -24 dB ; PGA Gain Set at +24 dB \\
\(\mathrm{f} \geq 6.1 \mathrm{kHz}\) \\
\(\mathrm{f} \geq 60 \mathrm{kHz}\) \\
\(500 \mathrm{~Hz} \leq \mathrm{f} \leq 3.3 \mathrm{kHz}\) and Referenced to the Absolute \\
Group Delay at 1 kHz
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT CHARACTERISTICS \\
Output Voltage Offset Voltage Gain Range Relative Accuracy \({ }^{3,4}\) Output Resistance
\end{tabular} & \[
\begin{aligned}
& \pm 3 \\
& \pm 70 \\
& 0 \text { to }+24 \\
& \pm 0.1 \\
& 0.2
\end{aligned}
\] & \begin{tabular}{l}
V max mV max \\
dB \\
dB typ \\
\(\Omega\) typ
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}
\] \\
Determined by DB0-DB7, see Table VI
\end{tabular} \\
\hline \begin{tabular}{l}
LOGIC INPUTS \\
\(\overline{\mathrm{WR}}, \mathrm{DB} 0-\mathrm{DB} 7, \mathrm{DP} 0, \mathrm{DP1}\), DS0-DS2, \(\overline{\text { SYNCIN, }}\), CLKIN \\
\(\mathrm{V}_{\text {INH }}\), Input High Voltage \\
\(\mathrm{V}_{\text {INL }}\), Input Low Voltage \\
\(\mathrm{I}_{\text {INH }}\), Input Current \\
\(\mathrm{C}_{\mathrm{IN}}\), Input Capacitance \\
CLKIN Divider Range (N1) \({ }^{5}\)
\end{tabular} & \[
\begin{aligned}
& 2.0 \\
& 0.8 \\
& 10 \\
& 10 \\
& 1 \text { to } 4
\end{aligned}
\] & \begin{tabular}{l}
V min \\
V max \(\mu \mathrm{A}\) max pF max
\end{tabular} & CLKIN Can Be Set to \(288 \mathrm{kHz}, 576 \mathrm{kHz}, 864 \mathrm{kHz}\) or 1.152 MHz . N1 Is Set by DP0, DP1. \\
\hline \begin{tabular}{l}
LOGIC OUTPUTS SYNCOUT \(^{6}\) \\
Divider Range (N2) \\
Frequency \\
Pulse Width \\
\(\mathrm{V}_{\mathrm{OH}}\), Output High Voltage \\
\(\mathrm{V}_{\text {OL }}\), Output Low Voltage
\end{tabular} & \[
\begin{aligned}
& 1 \text { to } 8 \\
& \left.\mathrm{f}_{\mathrm{CLKIN}} / \mathrm{N} 1 \times 5 \times \mathrm{N} 2\right) \\
& 1 / \mathrm{f}_{\mathrm{CLKIN}} \\
& 2.4 \\
& 0.4
\end{aligned}
\] & \begin{tabular}{l}
kHz \\
\(\mu \mathrm{s}\) \\
V min \\
V max
\end{tabular} & N2 Is Set by DS0-DS2.
\[
\begin{aligned}
& \mathrm{I}_{\text {SOURCE }}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}
\end{aligned}
\] \\
\hline ```
POWER SUPPLIES
    \(V_{D D}\)
    \(\mathrm{V}_{\mathrm{Cc}}\)
    \(V_{\text {ss }}\)
    \(\mathrm{I}_{\mathrm{DD}}+\mathrm{I}_{\mathrm{CC}}\)
    \(\mathrm{I}_{\mathrm{ss}}\)
    Power Dissipation
``` & \[
\begin{aligned}
& 4.75 / 5.25 \\
& 4.75 / 5.25 \\
& -4.75 /-5.25 \\
& 25 \\
& 25 \\
& 265
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} \min / \mathrm{V} \max\) \\
\(\mathrm{V} \min / V \max\) \\
\(\mathrm{V} \min / \mathrm{V} \max\) \\
\(m A \max\) \\
mA max \\
mW max
\end{tabular} & \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Operating temperature ranges as follows: J versions: 0 to \(+70^{\circ} \mathrm{C}\).
\({ }^{2}\) Specified for an input frequency of 288 kHz . This is internally divided by 5 to produce a switched capacitor filter frequency of 57.6 kHz . For input frequencies lower than 288 kHz , the filter response is shifted down by the ratio of this input frequency to 288 kHz .
\({ }^{3}\) Measured using a \(\pm 3 \mathrm{~V}, 1 \mathrm{kHz}\) sine wave.
\({ }^{4}\) Measured over the full attenuation range.
\({ }^{5}\) Required to derive a switched capacitor filter frequency of 288 kHz from CLKIN.
\({ }^{6}\) Determined by data transmission rate.
Specifications subject to change without notice.

TIMING CHARACTERISTICS \({ }^{1}\)
\(\left(V_{D D}=V_{C C}=+5 V \pm 5 \%, V_{S S}=-5 V \pm 5 \%\right)\)
\begin{tabular}{l|l|l|l}
\hline Parameter & \begin{tabular}{l} 
Limit at \\
\(\mathbf{T}_{\mathbf{A}}=\mathbf{+ 2 5} \mathbf{C}\)
\end{tabular} & Units & Comments \\
\hline \(\mathbf{t}_{\text {WR }}\) & 80 & ns min & Write Pulse Width \\
\(\mathbf{t}_{\text {DS }}\) & 60 & ns min & Data Setup Time \\
\(\mathbf{t}_{\text {DH }}\) & 20 & ns min & Data Hold Time \\
\(\mathbf{t}_{\text {SYNCIN }}\) & 80 & ns min & SYNCIN Pulse Width \\
\hline
\end{tabular}

\section*{NOTE}
\({ }^{1}\) Timing specifications are sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance. All input control signals are specified with \(\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}(10 \%\) to \(90 \%\) of +5 V ) and timed from a voltage level of +1.6 V .
Specifications subject to change without notice.


Figure 1. AD7341/AD7371 Timing Diagram

Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10secs) . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\)
NOTE
\({ }^{1}\) RXOUT, TXOUT may be shorted to AGND, DGND, \(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{ss}}\) provided that the power dissipation of the package is not exceeded.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one absolute maximum rating may be applied at any one time.

\section*{CAUTION}

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.


ORDERING GIIIDF
\begin{tabular}{l|l|l|l}
\hline Model & Function & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD7341JN & Transmit Filter & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-24\) \\
AD7341JP & Transmit Filter & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-28A \\
AD7371JN & Receive Filter & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\mathrm{N}-24\) \\
AD7371JP & Receive Filter & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & P-28A \\
\hline
\end{tabular}
\({ }^{\star} \mathrm{N}=\) Plastic DIP; \(\mathbf{P}=\) Plastic Leaded Chip Carrier (PLCC). For outline information see Package Information section.

\section*{PIN CONFIGURATIONS}


\section*{TERMINOLOGY}

\section*{Cutoff Frequency}

The filter cutoff frequency is the point in the response where the amplitude begins to fall off. For the AD7341 and AD7371 it is defined as 0.1 dB down from the lowest point in the passband. The AD7341 low pass filter has one cut off frequency at 3.5 kHz while the AD7371 band pass filter has a lower cutoff frequency of 180 Hz and an upper cutoff frequency of 3.5 kHz .

\section*{Signal-to-Noise Ratio (SNR)}

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the filter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals (including harmonics) up to 3.5 kHz .

\section*{Second Harmonic}

Second harmonic is the ratio of the second harmonic amplitude to the fundamental amplitude, expressed in dBs .

\section*{Third and Higher Harmonics}

This is the amplitude ratio of the rms sum of the third and higher harmonics to the fundamental, expressed in dBs. Total harmonic distortion (THD) is the rms sum of the second harmonic and the third and higher harmonics.

\section*{Passband Ripple}

This is the ripple in the passband section of the frequency response and is expressed in dBs. For the AD7341, it is measured in the band 0 to 3.3 kHz , and for the AD7371 it is measured in the band 200 Hz to 3.3 kHz .

\section*{Passband Gain Error}

Passband gain error is the deviation of the actual passband level from the ideal passband level. For the AD7341, it is measured with the attenuation set to 0 dB (DB2-DB7 \(=1\) ); for the AD7371, it is measured with the gain set to 0 dB (DB0-DB7 = 1).

\section*{Stopband Rejection}

This is the magnitude of the stopband response relative to the passband magnitude. The stopband is specified for frequencies greater than 6.1 kHz .

\section*{Differential Group Delay}

Absolute group delay is the rate of change of phase versus frequency, d0/df. For the AD7341 and AD7371, differential group delay is the absolute group delay in a specified band relative to the absolute group delay at 1 kHz . The specified band for the AD7341 is 0 to 3.3 kHz and for the AD7371 it is 500 Hz to. 3.3 kHz .

\section*{Offset Voltage}

This is the amount of offset introduced into the input signal by the filter. For the AD7341 it is measured with the attenuation set at 0 dB , and for the AD7371 it is measured with the gain set at 0 dB .

\section*{Attenuation Range}

For the AD7341, this is the amount by which the output can be attenuated, using the digital inputs DB7-DB2. Table I gives a selection of attenuations for various values of digital input.

\section*{Gain Range}

For the AD7371, this is the amount by which the input can be amplified, using the digital inputs DB7-DB0. Table VI gives gain versus digital input code.

\section*{Relative Accuracy}

This is a measure of the accuracy with which either the AD7341 attenuation or the AD7371 gain can be programmed, having allowed for the passband gain error. It is expressed in dBs relative to attenuation or gain setting with a digital input code of all 1s.

\section*{AD7341/AD7371}

TYPICAL PERFORMANCE CURVES \(\left(\mathrm{v}_{00}=v_{c c}=+5 \mathrm{~V}, \mathrm{v}_{\mathrm{ss}}=-5 \mathrm{~V}, \mathrm{t}_{\mathrm{cuxm}}=288 \mathrm{KHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.\) unless otherwis stated \()\)


Figure 2. AD7341 Amplitude Response


Figure 5. AD7371 Phase Response


Figure 3. AD7371 Amplitude Response


Figure 6. Passband Ripple in the AD7341/AD7371


Figure 8. AD7371 Group Delay


Figure 9. AD7341 SNR vs. Temperature


Figure 4. AD7341 Phase Response


Figure 7. AD7341 Group Delay


Figure 10. AD7371 SNR vs. Temperature

\section*{AD7341 DIP PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & TXOUT & Signal output pin from filter. \\
\hline 2 & \(\mathrm{V}_{\text {ss }}\) & Negative supply pin for the device. This is \(-5 \mathrm{~V} \pm 5 \%\). \\
\hline 3 & SYNCOUT & This output pulse is derived from the SCF (Switched Capacitor Filter) clock and can be used in system synchronization. The pulse frequency is \(\mathrm{f}_{\text {SYNCOUT }}=\mathrm{f}_{\text {CLKIN }} /(\mathrm{N} 1 \times 5 \times \mathrm{N} 2)\), where \(\mathrm{f}_{\text {CLKIN }}\) is the input frequency at CLKIN, N 1 is the value loaded to the input programmable divider and N 2 is the value loaded to the output programmable divider. N1 is set by DP0 and DP1 (see Table II). N2 is set by DS0, DS1 and DS2 and varies from 1 to 8 . Table I shows the typical SYNCOUT frequencies which can be set when \(\mathrm{f}_{\text {CLKIN }}\) is 288 kHz and Nl is 1 . \\
\hline 4 & DS2 & Unlatched digital input which is used to set \(\overline{\text { SYNCOUT }}\) frequency. See Table I. \\
\hline 5 & DS1 & Unlatched digital input which is used to set \(\overline{\text { SYNCOUT }}\) frequency. See Table I. \\
\hline 6 & DS0 & Unlatched digital input which is used to set SYNCOUT frequency. See Table I. \\
\hline 7 & DGND & Ground point for on chip digital circuitry. \\
\hline 8 & \(\mathrm{V}_{\mathrm{CC}}\) & Positive supply pin for the on chip digital circuitry. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 9 & \(\overline{\text { SYNCIN }}\) & This asynchronous digital input resets the internal clock circuitry from which \(\overline{\text { SYNCOUT }}\) is derived. This allows SYNCOUT to be synchronized to an external signal. \\
\hline 10 & DP1 & Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table II. \\
\hline 11 & DP0 & Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table II. \\
\hline 12 & CLKIN & Clock input for the device. This is internally divided to produce the SCF clock. \\
\hline 13 & \(\overline{\mathrm{WR}}\) & Active low digital input. Data for the on chip programmable attenuation is loaded to the input latch when this signal goes low and is latched when it goes high. \\
\hline 14-19 & DB7-DB2 & Six-bit data bus which sets the attenuation level on the output. See Table III. \\
\hline 20 & NC & No connect. \\
\hline 21 & NC & No connect. \\
\hline 22 & AGND & Ground point for the on-chip analog circuitry. \\
\hline 23 & \(V_{\text {DD }}\) & Positive supply pin for the on-chip analog circuitry. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 24 & TXIN & Filter input. \\
\hline
\end{tabular}

Table I. Setting \(\overline{\text { SYNCOUT Frequency Using DS2, DS1, DSO }}\)
\begin{tabular}{c|c|c|c}
\hline DS2 & DS1 & DS0 & \begin{tabular}{c}
\(\overline{\text { SYNCOUT }}\) \\
Frequency
\end{tabular} \\
\hline 0 & 0 & 0 & 7.2 kHz \\
0 & 0 & 1 & 57.6 kHz \\
0 & 1 & 0 & 28.8 kHz \\
0 & 1 & 1 & 19.2 kHz \\
1 & 0 & 0 & 14.4 kHz \\
1 & 0 & 1 & 11.52 kHz \\
1 & 1 & 0 & 9.6 kHz \\
1 & 1 & 1 & 8.22 kHz \\
\hline
\end{tabular}

Table II. Setting CLKIN Divide Ratio Using DP1, DPO
\begin{tabular}{c|c|c}
\hline DP1 & DP0 & \begin{tabular}{c} 
CLKIN Divide \\
Ratio, N1
\end{tabular} \\
\hline 0 & 0 & 4 \\
0 & 1 & 1 \\
1 & 0 & 2 \\
1 & 1 & 3 \\
\hline
\end{tabular}

Table III. Output Attenuation vs. Digital Input Code
\begin{tabular}{c|c|c|c|c|c|c}
\hline DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & \begin{tabular}{c} 
Attenuation \\
\(\mathbf{d B}\)
\end{tabular} \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
0 & 1 & 1 & 1 & 1 & 1 & -6 \\
0 & 0 & 1 & 1 & 1 & 1 & -12 \\
0 & 0 & 0 & 1 & 1 & 1 & -18 \\
0 & 0 & 0 & 0 & 1 & 1 & -24 \\
0 & 0 & 0 & 0 & 0 & 1 & -30 \\
0 & 0 & 0 & 0 & 0 & 0 & -38 \\
\hline
\end{tabular}

\section*{AD7371 DIP PIN FUNCTION DESCRIPTION}
\begin{tabular}{|c|c|c|}
\hline Pin & Mnemonic & Description \\
\hline 1 & RXOUT & Signal output pin from filter. \\
\hline 2 & \(\mathrm{V}_{\text {ss }}\) & Negative supply pin for the device. This is \(-5 \mathrm{~V} \pm 5 \%\). \\
\hline 3 & SYNCOUT & This output pulse is derived from the SCF (switched capacitor filter) clock and can be used in system synchronization. The pulse frequency is \(\mathrm{f}_{\text {SYNCOUT }}=\mathrm{f}_{\text {CLKIN }} /(\mathrm{N} 1 \times 5 \times \mathrm{N} 2)\), where \(\mathrm{f}_{\text {CLKIN }}\) is the input frequency at CLKIN, N 1 is the value loaded to the input programmable divider and N 2 is the value loaded to the output programmable divider. N1 is set by DP0 and DP1 (see Table V). N2 is set by DS0, DS1 and DS2 and varies from 1 to 8 . Table IV shows the typical SYNCOUT frequencies which can be set when \(\mathrm{f}_{\text {CLKIN }}\) is 288 kHz and N 1 is 1 . \\
\hline 4 & DS2 & Unlatched digital input which is used to set \(\overline{\text { SYNCOUT }}\) frequency. See Table IV. \\
\hline 5 & DS1 & Unlatched digital input which is used to set SYNCOUT frequency. See Table IV. \\
\hline 6 & DS0 & Unlatched digital input which is used to set SYNCOUT frequency. See Table IV. \\
\hline 7 & DGND & Ground point for on chip digital circuitry. \\
\hline 8 & \(\mathrm{V}_{\mathrm{CC}}\) & Positive supply pin for the on chip digital circuitry. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 9 & SYNCIN & This digital input resets the internal clock circuitry from which \(\overline{\text { SYNCOUT }}\) is derived. This allows SYNCOUT to be synchronized to an external signal. \\
\hline 10 & DP1 & Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table V. \\
\hline 11 & DP0 & Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table V. \\
\hline 12 & CLKIN & Clock input for the device. This is internally divided to produce the SCF clock. \\
\hline 13 & \(\overline{\mathrm{WR}}\) & Active low digital input. Data for the on chip programmable gain is loaded to the input latch when this signal goes low and is latched when it goes high. \\
\hline 14-21 & DB7-DB0 & Eight-bit data bus which sets the gain level on the input. See Table VI. \\
\hline 22 & AGND & Ground point for the on-chip analog circuitry. \\
\hline 23 & \(\mathrm{V}_{\text {DD }}\) & Positive supply pin for the on-chip analog circuitry. This is \(+5 \mathrm{~V} \pm 5 \%\). \\
\hline 24 & RXIN & Filter input. \\
\hline
\end{tabular}

Table IV. Setting SYNCOUT Frequency Using DS2, DS1, DSO
\begin{tabular}{c|c|c|c}
\hline DS2 & DS1 & DS0 & \begin{tabular}{c}
\(\overline{\text { SYNCOUT }}\) \\
Frequency
\end{tabular} \\
\hline 0 & 0 & 0 & 7.2 kHzz \\
0 & 0 & 1 & 57.6 kHz \\
0 & 1 & 0 & 28.8 kHz \\
0 & 1 & 1 & 19.2 kHz \\
1 & 0 & 0 & 14.4 kHz \\
1 & 0 & 1 & 11.52 kHz \\
1 & 1 & 0 & 9.6 kHz \\
1 & 1 & 1 & 8.22 kHz \\
\hline
\end{tabular}

Table V. Setting CLKIN Divide Ratio Using DP1, DPO
\begin{tabular}{c|c|c}
\hline DP1 & DP0 & \begin{tabular}{c} 
CLKIN Divide \\
Ratio, N1
\end{tabular} \\
\hline 0 & 0 & 4 \\
0 & 1 & 1 \\
1 & 0 & 2 \\
1 & 1 & 3 \\
\hline
\end{tabular}

Table VI. Input Gain vs. Digital Input Code
\begin{tabular}{c|c|c|c|c|c|c|c|c}
\hline DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 & \begin{tabular}{c} 
Gain \\
dB
\end{tabular} \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 24 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 21 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 18 \\
0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 15 \\
0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 12 \\
0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 9 \\
0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 6 \\
1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 3 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular}

\section*{AD7341/AD7371}

\section*{CIRCUIT DESCRIPTION}

\section*{AD7341 Filter}

The AD7341 transmit filter performs the reconstruction or smoothing function for the transmit channel D/A converter. Figure 11 is the block diagram for the filter and programmable attenuation section.


Figure 11. AD7341 Filter Section
The transmit channel signal is applied at TXIN and is converted to a differential signal. It then goes to the fully differential switched capacitor low pass section. This is a seventh order elliptical filter which gives a 3.5 kHz cut off frequency and stopband attenuation of greater than 70 dB at frequencies above 6.1 kHz . The use of the differential filter structure ensures an excellent harmonic distortion figure and also gives improved rejection of common mode noise such as clock feedthrough in the switched capacitor switching transistors. The filter cut off frequency depends directly on the clock driving the switched capacitor section and upon the capacitor matching. Capacitor matching is typically better than \(2 \%\) and this means that if the clock is constant, cut off frequency variation from device to device will be less than \(2 \%\). Since the switched capacitor filters are sampled data systems (analog data) with a sampling frequency of 57.6 kHz , they must be followed by a smoothing filter to remove aliased components due to this clock. This smoothing filter is a second order low pass continuous time section. The differential
outputs of the two smoothing filters are then recombined to a single ended signal. The level of SCF clock feedthrough at the output is typically -65 dB . This can be further reduced by using a simple RC combination at the output ( \(39 \mathrm{k} \Omega\) and 1000 pF reduce the feedthrough to -80 dB ). The second order filter shown in Figure 22 reduces it to below -90 dB . After recombination of the differential signals, a programmable attenuation stage follows. The attenuator circuit diagram is shown in Figure 12. It consists of an 8 -bit multiplying DAC with the two LSBs (DB1, DB0) tied high. The transfer function is given by:
\[
\mathrm{A}=20 \log \frac{256}{4 \mathrm{~N}+3}
\]
where A is the attenuation in dBs and N is the 6-bit binary code loaded to the device. Expressing N in terms of A gives:
\[
\mathrm{N}=\frac{1}{4}\left[\frac{256}{10^{A / 20}}-3\right]
\]


Figure 12. AD7341 Output Attenuator

This allows the calculation of the device input code for a given output attenuation. The attenuation range is 0 to 38 dB and allows the user to adapt the output signal for different line specifications. Figure 13 shows how attenuation varies with input code, and Table III gives a selection of attenuations for specific codes.


Figure 13. Programmable Attenuation vs. Input Code for the AD7341

\section*{AD7341/AD7371}

\section*{AD7371 Filter}

The receive filter performs the antialiasing function for the receive channel \(A / D\) converter. It provides rejection of high frequency out-of-band signals, attenuation of low frequency noise at both 50 Hz and 60 Hz line frequencies and programmable gain for the input signal. Figure 14 is the block diagram for the filter and programmable gain section.


Figure 14. AD7371 Filter Section

The input signal is applied at RXIN and passes through the programmable gain stage. Figure 15 shows the circuit diagram for this. It consists of an 8-bit multiplying DAC and resistor combination in the feedback loop of an operational amplifier. The transfer function is given by:
\[
\mathrm{G}=20 \log \frac{272.2}{\mathrm{~N}+17.2}
\]

G is the gain in dBs and N is the 8 -bit binary code loaded to the device. Varying this code between 0 and 255 gives a gain range of 24 dB to 0 dB . Expressing N in terms of G gives:
\[
\mathrm{N}=\frac{272.2}{10^{\mathrm{G} / 20}}-17.2
\]


Figure 15. AD7371 Programmable Gain Amplifier
This equation can be used to calculate the code, N , needed to give the desired gain, G. Figure 16 is a graph of gain versus input code, and Table VI gives a selection of gains for specific codes.


Figure 16. Programmable Gain vs. Input Code for the AD7371

After the PGA stage, the receive signal is converted to a fully differential signal before going to the differential filters. The first differential filter is a second order continuous time section. This is necessary to provide antialiasing for the sampling switched capacitor filter. The continuous time filter eliminates any high frequency components from the input signal which would be aliased back into the passband of the switched capacitor filter and appear as noise. Following the continuous time filter, the fourth order elliptical high pass switched capacitor section has a cutoff frequency of 180 Hz , and the seventh order elliptical low pass switched capacitor section has a cutoff frequency of 3.5 kHz . As in the reconstruction filter, the cutoff frequency variation from device to device for fixed CLKIN is typically less than \(2 \%\). On recombination of the differential signals, the output goes to RXOUT.

\section*{SCF Clock and System Synchronization}

The clock generation circuitry for both the AD7341 and the AD7371 is identical and is shown in Figure 17. For the specified filter response, the switched capacitor clock must be 57.6 kHz . This means that CLKX in Figure 17 must always be \(288 \mathrm{kHz}(57.6 \mathrm{kHz} \times 5)\). The input programmable divider allows the user the option of four CLKIN frequencies \((288 \mathrm{kHz}\), \(576 \mathrm{kHz}, 864 \mathrm{kHz}\) or 1152 kHz ). The input divider can then be programmed to ensure that CLKX is 288 kHz .


Figure 17. AD7341/AD7371 Clock Generation Circuitry
The AD7341 and the AD7371 are always used with a DAC and ADC respectively. The DAC and ADC update and sample at a certain rate \((9.6 \mathrm{kHz}\) or 7.2 kHz , for example). The filters sample at 57.6 kHz . In order to ensure that there is no low frequency aliasing, the DAC/ADC rate must be synchronized with the SCF clock. This means the SCF rate must be an integral multiple of the DAC/ADC rate. The AD7341/AD7371 actually generates this required synchronized clock on chip. The output programmable divider allows division of the SCF clock by 1 to 8 . The divide ratio is determined by inputs DS0-DS2. The output of
the programmable divider goes to \(\overline{\text { SYNCOUT }}\) which is then used to drive either the CONVST input of an ADC or the \(\overline{\text { LDAC }}\) input of a DAC. The output programmable divider also has a reset input ( \(\overline{\text { SYNCIN }}\) ). This is normally tied high. When it is brought low, the counter is reset. On returning high, the counter is reactivated. By using this SYNCIN facility, it is possible to adjust the point in time at which sampling occurs while maintaining the same rate. This is useful in modem applications and is known as cycle slipping. Figure 18 shows the complete timing waveforms for the AD7341/AD7371.


Figure 18. AD7341/AD7371 Timing Waveforms

\section*{APPLYING THE AD7341/7371}

The prime application for the AD7341/7371 is in the analog front end for echo-cancelling modems. Here, the filters are combined with a high resolution DAC and ADC to provide the interface between the analog and the digital domain. The excellent noise performance of the AD7371 and the high resolution of the AD7871 (14-bit ADC) combine to allow the modem echocancelling loop to be implemented totally in the digital domain. This overcomes the disadvantage with lower resolution systems which need to do a digital approximation of the echo and reconstruct in analog form for an analog echo-cancelling loop.
Conversely, in the modem transmitter, the combination of AD7341 and high resolution DAC (14-bit AD7840) allows transmission of the signal with minimum impairments to the line.

Figure 19 shows a typical hardware interface between the analog front end chipset and the ADSP-2101 in an echo-cancelling modem. The ADSP-2101 is the new DSP microcomputer from Analog Devices. It has program memory and data memory on chip


Figure 19. Modem Analog Front End and Interface to ADSP-2101 DSP

\section*{AD7341/AD7371}
and is code compatible with the ADSP-2100. It also has two serial ports. The particular configuration, shown in Figure 19, uses the serial interface on both the AD7840 and AD7871 to talk to one of the ADSP-2101 serial ports. The system timing diagram is shown on Figure 20. The 288 kHz clock drives the two filters and the ADC. The SYNCIN pulse may be used to set the absolute sampling instant. DS0, DS1 and DS2 on the AD7371 are programmed to give a 9.6 kHz SYNCOUT signal. This drives the AD7871 CONVST input and is thus the sampling rate. SCLK on the AD7871 clocks out serial data on its rising edge. \(\overline{\text { SSTRB }}\) is the framing pulse for the serial data. Within this framing pulse, a 16 -bit data stream is output on the SDATA line. Each data bit is valid on the falling edge of SCLK. There are two leading zeros and the 14 -bit conversion result appears after these. When RFS on the ADSP-2101 goes low, data appearing on DR is clocked into the receive shift register on each falling edge of SCLK. Once the 16 data bits have been received an internal interrupt is set and the processor can read the data.


Figure 20. System Timing for Figure 19

The circuit of Figure 19 also uses the \(\overline{\text { SSTRB }}\) signal to frame the transmit data from the DSP. Thus, when SSTRB goes low, data contained in the transmit shift register ot the DSP is clocked out on each rising edge of SCLK. The AD7840, in turn, loads each data bit into its input register on the SCLK falling edges. The DAC output is updated when 16 data bits have been received.

Using the ADSP-2101 and the chipset, the modem hardware is simplified. The number of lines required to connect the chips is much less than a parallel interface structure would need and no external glue logic is required.

\section*{CHIPSET LAYOUT}

Figure 23 is the circuit diagram for a modem analog front end based on the Analog Devices chip set. The component overlay is given in Figure 21, while the PCB layout is given in Figures 24 and 25.

The modem analog front end uses the AD7341, AD7371, AD7840 and AD7871. Total channel SNR performance is better than 72 dB with a full scale input signal and unity gain on the filter chips. The 14 -bit resolution of the converters gives an instantaneous dynamic range of 84 dB . If greater dynamic range is required, then the AD7371 PGA can be used to give up to 24 dB extra.
The evaluation board makes full use of the flexible interfaces on the AD7840 and the AD7871. J1 is a 96 -way VME bus connector which carries the parallel interface for the board. This plugs directly into the connector on the evaluation board for the ADSP-2100, which is another in the Analog Devices family of Digital Signal Processors and is code compatible with the ADSP-2101. Thus, direct interfacing between the boards is possible. All the signals necessary for interfacing to other DSPs are available on J1. The 9 -way D-Type connector, J2, carries the serial interface for the board. This allows DSPs with serial ports to interface directly to the chipset.
Power supplies used to operate the board are \(\pm 15 \mathrm{~V}\) analog supplies and a single +5 V digital supply. \(\mathrm{A} \pm 5 \mathrm{~V}\) analog supply is derived from the \(\pm 15 \mathrm{~V}\) supply by using the 78L05/79L05 regulators. This supply is used for the AD7341, AD7371, AD7840 and AD7871. The supply grounds are tied together on the board so that there is no need to have them connected back at the supply source.

The analog input and output ranges are both \(\pm 10 \mathrm{~V}\). The analog input is attenuated by IC1 and associated circuitry to give the required \(\pm 3 \mathrm{~V}\) input range for the filter and ADC. Likewise, the analog output from the reconstruction filter ( \(\pm 3 \mathrm{~V}\) ) is gained up by the output amplifier (IC6) to give a \(\pm 10 \mathrm{~V}\) output. This output amplifier also contains a simple second order filter to further attenuate the switched capacitor clock noise at the output.
There are three digital inputs to the board. These are CLKIN, ADC SYNCIN and DAC SYNCIN. CLKIN provides the clock for the ADC and filters. The DIP switches on the board have been set up to accept a nominal clock of 288 kHz for the filters. ADC SYNCIN and DAC SYNCIN can be used to resynchronize the filters/converters with an external synchronizing signal. If this is not required, then both of these inputs should be tied high.


Figure 21. Component Overlay for Circuit of Figure 23

\section*{Parallel Interface}

If the parallel interface is required, then the four latch chips (IC7 to IC10) should be inserted into the sockets provided. Links L16, L17, L18, L5 and L6 should be omitted. This isolates the serial port from bus activity. Link L15 should be inserted to choose 14-bit parallel operation for the ADC. Omit links L14 and L13. Internal or external clock operation for the ADC may be chosen by L11 and L12. L11 gives external clock operation, while L12 gives internal clock operation. AD7871 conversion is started by CONVST (pin 1) going low. When conversion is complete, \(\overline{\text { INT }} / \overline{\text { BUSY }}\) (pin 4) goes low. IC13 extends this pulse. This is then used to read the ADC result into the latches and to interrupt the processor. The processor interrupt service routine then reads the latch contents. Note that the data format is 14 bits with sign extension to 16 bits.
On the AD7840 insert L2 to tie the chip select low and omit L1. Insert L3 to use SYNCOUT of filter to write to the DAC and omit L4. Thus, the processor writes data to the latches and the DAC gets updated on every rising edge of \(\overline{\mathrm{WR}} / \overline{\mathrm{SYNC}}\). The data format is 14 -bit right justified.

\section*{Serial Interface}

If the serial interface is required, then omit the four latches (74LS374) and use the serial connector (J2). Links L5, L6, L16, L17 and L18 must be inserted. Omit L15 and insert L14. This places the AD7871 in serial mode of operation with continuously running SCLK. As in the parallel mode, conversion is
started by CONVST going low. Serial data appears on Pin 9 (SDATA) as conversion is taking place, and it is latched into the processor shift register on each falling edge of SCLK. The frame synchronization pulse for the data is on Pin 7 ( \(\overline{\mathrm{SSTRB}})\). The data format is 16 -bit with the MSB first. The 16 bits of data are made up of two leading zeros and the 14 -bit conversion result. For the DAC in the serial mode omit L3 and insert L4. This provides the necessary inversion of the SYNCOUT pulse from the filter so that it can be used as the frame synchronization for the DAC and the processor. When this goes low data in the processor shift register is clocked out on each rising edge of SCLK and latched into the DAC shift register on each falling edge of SCLK. Since LDAC (Pin 24) is tied permanently low, the DAC register is updated automatically when the 16 -bit data stream has been received. The format of this data stream is set up by links L7 to L10. Consult Table I on the AD7840 data sheet for the appropriate settings. Figure 22, below, shows the pin designations for J 2 .


Figure 22. Pin Configuration for J2 (Front View)


Figure 23. Circuit Diagram for Modem Analog Front End


Figure 24. PCB Component Side Layout for Figure 23

\section*{AD7341/AD7371}


Figure 25. PCB Solder Side Layout for Figure 23


\section*{GENERAL DESCRIPTION}

The AD9901 is a digital phase/frequency discriminator capable of directly comparing phase/frequency inputs up to 200 MHz . Processing in a high speed trench-oxide isolated process, combined with an innovative design, gives the AD9901 a linear detection range, free of indeterminate phase detection zones common to other digital designs.
With a single +5 V supply, the AD9901 can be configured to operate with TTL or CMOS logic levels; it can also operate with ECL inputs when operated with a -5.2 V supply. The opencollector outputs allow the output swing to be matched to postfiltering input requirements. A simple current setting resistor controls the output stage current range, permitting a reduction in power when operated at lower frequencies.

A major feature of the AD9901 is its ability to compare phase/frequency inputs at standard IF frequencies without prescalers. Excessive phase uncertainty which is common with standard PLL configurations is also eliminated. The AD9901 provides the locking speed of traditional phase/frequency discriminators, with the phase stability of analog mixers.
The AD9901 is available as a commercial temperature range device, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), and as a military temperature device, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The commercial versions are packaged in a 14 -pin ceramic DIP and a 20 -pin PLCC.
The AD9901 Phase/Frequency Discriminator is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9901/883B data sheet for specifications.

FUNCTIONAL BLOCK DIAGRAM

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)} \\
\hline Positive Supply Voltage ( \(+\mathrm{V}_{\text {S }}\) for TTL Operation) & +7V \\
\hline Negative Supply Voltage ( \(-\mathrm{V}_{\text {S }}\) for ECL Operation) & . 7 V \\
\hline Input Voltage Range (TTL Operation) & 0 V to +5.5 V \\
\hline Differential Input Voltage (ECL Operation) & 4.0V \\
\hline \(\mathrm{I}_{\text {SET }}\) Current & 12 mA \\
\hline Output Current & 30 mA \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS \({ }^{1}\)
Positive Supply Voltage ( \(+\mathrm{V}_{\mathrm{S}}\) for TTL Operation) . . . . +7V
Negative Supply Voltage ( \(-\mathrm{V}_{\mathrm{S}}\) for ECL Operation) . . . . . -7V
ut Voltage Range (TTL Operation)

I \({ }_{\text {SET }}\) Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12mA
Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . 30mA

ELECTRICAL CHARACTERISTICS \(\left( \pm V_{s}=+5.0\right.\) (for TTIL or -5.2 V (for Ecll, unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{Temp} & \multirow[b]{2}{*}{Test Level} & \multicolumn{3}{|c|}{\[
\begin{gathered}
\text { Commercial Temperature } \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
\text { AD9901KQ } / \mathrm{KP}
\end{gathered}
\]} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline \multicolumn{7}{|l|}{INPUT CHARACTERISTICS} \\
\hline TTL Input Logic " 1 " Voltage & Full & VI & 2.0 & & & V \\
\hline TTL Input Logic " 0 " Voltage & Full & VI & & & 0.8 & V \\
\hline TTL Input Logic " 1 " Current \({ }^{3}\) & Full & VI & & & 0.6 & mA \\
\hline TTL Input Logic " 0 " Current \({ }^{3}\) & Full & VI & & & 1.6 & mA \\
\hline ECL Differential Switching Volt. & Full & VI & 300 & & & mV \\
\hline ECL Input Current & Full & VI & & & 20 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{OUTPUT CHARACTERISTICS} \\
\hline Peak-to-Peak Output Voltage Swing \({ }^{4}\) & Full & VI & 1.6 & 1.8 & 2.0 & V \\
\hline TTL Output Compliance Range & Full & V & & 3-7 & & V \\
\hline ECL Output Compliance Range & Full & V & & \(\pm 2\) & & V \\
\hline \(\mathrm{I}_{\text {Out }}\) Range & Full & V & & 0.9-11 & & mA \\
\hline Internal Reference Voltage & Full & VI & 0.42 & 0.47 & 0.52 & V \\
\hline \multicolumn{7}{|l|}{AC CHARACTERISTICS} \\
\hline \multicolumn{7}{|l|}{Linear Phase Detection Range \({ }^{4}\)} \\
\hline 40 kHz & \(+25^{\circ} \mathrm{C}\) & V & & 360 & & Degrees \\
\hline 30 MHz & \(+25^{\circ} \mathrm{C}\) & V & & 320 & & Degrees \\
\hline 70 MHz & \(+25^{\circ} \mathrm{C}\) & V & & 270 & & Degrees \\
\hline Functionality@ 70MHz & \(+25^{\circ} \mathrm{C}\) & I & & Pass/Fail & & \\
\hline \multicolumn{7}{|l|}{POWER SUPPLY CHARACTERISTICS} \\
\hline TTL Supply Current (+5.0V) \({ }^{5,6}\) & \(+25^{\circ} \mathrm{C}\) & I & & 43.5 & 54.0 & mA \\
\hline & Full & I & & 43.5 & 54.0 & mA \\
\hline ECL Supply Current ( \(-5.2 \mathrm{~V})^{5,6}\) & \(+25^{\circ} \mathrm{C}\) & I & & 42.5 & 52.5 & mA \\
\hline & Full & I & & 42.5 & 52.5 & mA \\
\hline Nominal Power Dissipation & \(+25^{\circ} \mathrm{C}\) & V & & 218 & & mW \\
\hline
\end{tabular}

NOTES
\({ }^{1}\) Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
\({ }^{2}\) Maximum junction temperature should not exceed \(+175^{\circ} \mathrm{C}\) for ceramic packages, \(+150^{\circ} \mathrm{C}\) for plastic packages. Junction temperature can be calculated by:
\(\mathrm{t}_{\mathrm{J}}=\mathrm{PD}\left(\theta_{\mathrm{JA}}\right)+\mathrm{t}_{\mathrm{A}}=\mathrm{PD}\left(\theta_{\mathrm{JC}}\right)+\mathrm{t}_{\mathrm{C}}\)
where:
PD = power dissipation
\(\theta_{\mathrm{JA}}=\) thermal impedance from junction to air \(\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)\)
\(\theta_{\mathrm{JC}}=\) thermal impedance from junction to case \(\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)\)
\(\mathrm{t}_{\mathrm{A}}=\) ambient temperature \(\left({ }^{\circ} \mathrm{C}\right)\)
\(\mathrm{t}_{\mathrm{C}}=\) case temperature \(\left({ }^{\circ} \mathrm{C}\right)\)
typical thermal impedances:
AD9901 Ceramic DIP \(=\theta_{\mathrm{JA}}=74^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=21^{\circ} \mathrm{C} / \mathrm{W}\)
AD9901 LCC \(=\theta_{\mathrm{JA}}=80^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=19^{\circ} \mathrm{C} / \mathrm{W}\)
AD9901 PLCC \(=\theta_{\mathrm{JA}}=88.2^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=45.2^{\circ} \mathrm{C} / \mathrm{W}\)
\({ }^{3} \mathrm{~V}_{\mathrm{L}}=+0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=+2.4 \mathrm{~V}\).
\({ }^{4} \mathrm{R}_{\mathrm{SET}}=47.5 \Omega ; \mathrm{R}_{\mathrm{L}}=182 \Omega\).
\({ }^{5}\) Includes load current of 10 mA (load resistors \(=182 \Omega\) ).
\({ }^{6}\) Supply should remain stable within \(\pm 5 \%\) for normal operation.
Specifications subject to change without notice.

\section*{INPUT/OUTPUT EQUIVALENT CIRCUITS}
(Based on DIP Pinouts)


AD9901 BURN-IN CIRCUIT
(Based on DIP ECL Pinouts)


DIE LAYOUT AND MECHANICAL INFORMATION


Die Dimensions . . . . . . . . . . . . . . \(63 \times 118 \times 16( \pm 2)\) mils
Pad Dimensions . . . . . . . . . . . . . . . . . . . . . . . . \(4 \times 4\) mils
Metalization . . . . . . . . . . . . . . . . . . . . . . . . . . Aluminum
Backing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . None
Substrate Potential . . . . . . . . . . . . . . . . . . . . . . . . . . - V
Passivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Nitride
Die Attach . . . . . . . . . . . . . . . . . . . . . . . . . Gold Eutectic
Bond Wire . . . . . . . . 1.25 mil Aluminum; Ultrasonic Bonding

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & Temperature & Description & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD9901KQ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 14-Pin Ceramic DIP & Q-14 \\
AD9901KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 20-Pin PLCC & P-20A \\
AD9901TQ/883 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 14-Pin Ceramic DIP & Q-14 \\
AD9901TE/883 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 20-Contact Ceramic LCC & E-20A \\
\hline
\end{tabular}

\section*{NOTES}
\({ }^{1} E=\) Leadless Ceramic Chip Carrier; \(P=\) Plastic Leaded Chip Carrier; \(\mathbf{Q}=\) Cerdip.
For outline information see Package Information section.
\({ }^{2}\) For specifications, refer to Analog Devices Military Products Databook.

TTL/CMOS MODE FUNCTIONAL PIN DESCRIPTIONS
GROUND Ground connections for AD9901. Connect all grounds together and to low-impedance ground plane as close to the device as possible.
\(+V_{S} \quad\) Positive supply connection; nominally +5.0 V for TTL operation.
BIAS \(\quad\) Connect to \(+\mathrm{V}_{\mathrm{S}}(+5 \mathrm{~V})\) for TTL operation.
VCO INPUT TTL compatible input; normally connected to the VCO output signal. VCO INPUT and REFERENCE INPUT are equivalent to one another.

OUTPUT
\(\mathrm{R}_{\text {SET }} \quad\) External \(\mathrm{R}_{\text {SET }}\) connection. The current through the \(\mathrm{R}_{\text {SET }}\) resistor is equal to the maximum full-scale output current. \(\mathrm{R}_{\mathrm{SET}}\) should be connected to ground through an external resistor in TTL mode. \(\mathrm{I}_{\mathrm{SET}}=\) \(0.47 \mathrm{~V} / \mathrm{R}_{\text {SET }}=\mathrm{I}_{\text {LOAD }}\) (max.)
OUTPUT The inverted output. In TTL/CMOS mode, the output swing is approximately +3.2 V to +5 V .

REFERENCE INPUT

TTL compatible input, normally connected to the reference input signal. The VCO INPUT and the REFERENCE INPUT are equivalent.


TTL Mode (Based on DIP Pinouts)

ECL MODE FUNCTIONAL PIN DESCRIPTIONS
reference input signal. The VCO INPUT and the REFERENCE INPUT are equivalent to one another.
REFERENCE
INPUT

BIAS
VCO INPUT
\(\begin{array}{ll}\text { VCO INPUT } & \begin{array}{l}\text { Noninverted side of ECL-compatible } \\ \text { differential input, normally connected to the }\end{array}\end{array}\) VCO output signal.
The noninverted output. In ECL mode, the output swing is approximately 0 V to -1.8 V .

Ground connections for AD9901. Connect all grounds together and to low-impedance ground plane as close to the device as possible.
External \(\mathrm{R}_{\text {SET }}\) connection. The current through the \(\mathrm{R}_{\text {SET }}\) resistor is equal to the maximum full-scale output current. \(\mathbf{R}_{\text {SET }}\) should be connected to \(-\mathrm{V}_{\mathrm{S}}\) through an external resistor in ECL mode. \(\mathrm{I}_{\text {SET }}=\) \(0.47 \mathrm{~V} / \mathrm{R}_{\mathrm{SET}}=\mathrm{I}_{\mathrm{LOAD}}(\max )\).
The inverted output. In ECL mode, the output swing is approximately 0 V to -1.8 V .
Noninverted side of ECL-compatible differential input, normally connected to the
Negative supply connection, nominally -5.2 V for ECL operation.
Connect to -5.2 V for ECL operation.
Inverted side of ECL compatible differential input, normally connected to the VCO output signal.

OUTPUT

GROUND
\(\mathbf{R}_{\text {SET }}\)

OUTPUT

REFERENCE INPUT

Inverted side of ECL-compatible differential input, normally connected to the \(\overline{\text { reference input signal. The VCO INPUT and }}\) the REFERENCE INPUT are equivalent.


ECL Mode
(Based on DIP Pinouts)

\section*{AD9901}

\section*{EXPLANATION OF TEST LEVELS}

\section*{Test Level}

I - \(100 \%\) production tested.
II - \(100 \%\) production tested at \(+25^{\circ} \mathrm{C}\), and sample tested at specified temperatures.
III - Sample tested only.
IV - Parameter is guaranteed by design and characterization testing.

V - Parameter is a typical value only.
VI - All devices are \(100 \%\) production tested at \(+25^{\circ} \mathrm{C}\). \(100 \%\) production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

\section*{PIN CONFIGURATIONS}

TTL DIP Pinouts


TTL LCC Pinouts


\section*{TTL PLCC Pinouts}


\section*{ECL DIP Pinouts}


ECL LCC Pinouts


ECL PLCC Pinouts


\section*{THEORY OF OPERATION}

A phase detector is one of three basic components of a phaselocked loop (PLL); the other two are a filter and a tunable oscillator. A basic PLL control system is shown in Figure 1.


Figure 1. Phase-Locked Loop Control System
The function of the phase detector is to generate an error signal which is used to retune the oscillator frequency whenever its output deviates from a reference input signal. The two most common methods of implementing phase detectors are (1) an analog mixer and (2) a family of sequential logic circuits known as digital phase detectors.
The AD9901 is a digital phase detector. As illustrated in the block diagram of the unit, straightforward sequential logic design is used. The main components include four " \(D\) " flipflops, an exclusive-OR gate (XOR) and some combinational output logic. The circuit operates in two distinct modes: as a linear phase detector and as a frequency discriminator.
When the reference and oscillator are very close in frequency, only the phase detection circuit is active. If the two inputs are substantially different in frequency, the frequency discrimination circuit overrides the phase detector portion to drive the oscillator frequency toward the reference frequency and put it within range of the phase detector.
Input signals to the AD9901 are pulse trains, and its output duty cycle is proportional to the phase difference of the oscillator and reference inputs. Figures 2, 3 and 4 illustrate, respectively, the input/output relationships at lock; with the oscillator leading the reference frequency; and with the oscillator lagging. This output pulse train is low-pass filtered to extract the dc


Figure 2. AD9901 Timing Waveforms at "Lock"


Figure 3. Timing Waveforms ( \(\phi_{\text {OUt }}\) Leads \(\phi_{\text {IN }}\) )


Figure 4. Timing Waveforms ( \(\phi_{\text {OUT }}\) Lags \(\phi_{I N}\) ) mean value \(\left[K_{\phi}\left(\phi_{I}-\phi_{O}\right)\right]\) where \(K_{\phi}\) is a proportionality constant (phase gain).
At or near lock (Figures 2, 3 and 4), only the two input flipflops and the exclusive-OR gate (the phase detection circuit) are active. The input flip-flops divide both the reference and oscillator frequencies by a factor of two. This insures that inputs to the exclusive-OR are square waves, regardless of the input duty cycles of the frequencies being compared. This division-by-two also moves the nonlinear detection range to the ends of the range rather than near lock, which is the case with conventional digital phase detectors.
Figure 5 illustrates the constant gain near lock.


Figure 5. Phase Gain Plot
When the two square waves are combined by the XOR, the output has a \(50 \%\) duty cycle if the reference and oscillator inputs are exactly \(180^{\circ}\) out of phase; under these conditions, the AD9901 is operating in a locked mode. Any shift in the phase relationship between these input signals causes a change in the output duty cycle. Near lock, the frequency discriminator flipflops provide constant HIGH levels to gate the XOR output to the tinal output.
The duty cycle of the AD9901 is a direct measure of the phase difference between the two input signals when the unit is near lock. The transfer function can be stated as
[ \(\mathrm{K}_{\phi}\left(\phi_{\mathrm{I}}-\phi_{\mathrm{O}}\right.\) ](V/RAD), where \(\mathrm{K}_{\phi}\) is the allowable output voltage range of the AD9901 divided by \(2 \pi\).
For a typical output swing of 1.8 V , the transfer function can be stated as \((1.8 \mathrm{~V} / 2 \pi=0.285 \mathrm{~V} / \mathrm{RAD})\). Figure 5 shows the relationship of the dc mean value of the AD9901 output as a function of the phase difference of the two inputs.
It is important to note that the slope of the transfer function is constant near its midpoint. Many digital phase comparators have an area near the lock point where their gain goes to zero, resulting in a "dead zone." This causes increased phase noise (jitter) at the lock point.
The AD9901 avoids this dead zone by shifting it to the endpoints of the transfer curve, as indicated in Figure 5. The


Photograph 1. AD9901 Output Waveform ( \(F_{O} \ll F_{1}\) )


Photograph 2. AD9901 Output Waveform ( \(F_{O} \gg F_{1}\) )


Photograph 3. AD9901 Output Waveform ( \(F_{O}=F_{1}=50 \mathrm{MHz}\) )
increased gain at either end increases the effective error signal to pull the oscillator back into the linear region. This does not affect phase noise, which is far more dependent upon lock region characteristics.
It should be noted, however, that as frequency increases, the linear range is decreased. At the ends of the detection range, the reference and oscillator inputs approach phase alignment. At this point, slew rate limiting in the detector effectively increases phase gain. This decreases the linear detection by nominally 3.6 ns . Therefore, the typical detection range can be found by calculating \([(1 / \mathrm{F}-3.6 \mathrm{~ns}) /(1 / \mathrm{F})] \times 360^{\circ}\). As an example, at 200 MHz the linear phase detection range is \(\pm 50^{\circ}\).
Away from lock, the AD9901 becomes a frequency discriminator. Any time either the reference or oscillator input occurs twice before the other, the Frequency High or Frequency Low flip-flop is clocked to logic LOW. This overrides the XOR out-
put and holds the output at the appropriate level to pull the oscillator toward the reference frequency. Once the frequencies are within the linear range, the phase detector circuit takes over again. Combining the frequency discriminator with the phase detector eliminates locking to a harmonic of the reference.
Photograph 1 shows the effect of the "Frequency Low" flip-flop when the oscillator frequency is much lower than the reference input. The narrow pulses, which result from cycles when two positive reference-input transitions occur before a positive VCO edge, increase the dc mean value. Photograph 2 illustrates the inverse effect when the "Frequency High" flip-flop reacts to a much higher VCO frequency.
Photograph 3 shows the output waveform at lock for 50 MHz operation. This output results when the phase difference between reference and oscillator is approximately \(-\pi \mathrm{Rad}\).
-1.8 V , an inverting amplifier with a gain of 2 follows the loop filter.
As shown in the illustration, a simple passive RC low-pass filter made up of two resistors and a tantalum capacitor eliminates the need for an expensive high speed op amp active-filter design. In this passive-filter second-order-loop system, where \(n=2\), the damping factor is equal to:
\[
\delta=0.5\left[\mathrm{~K}_{\mathrm{O}} \mathrm{~K}_{\mathrm{d}} / \mathrm{n}\left(\tau_{\mathrm{i}}+\tau_{2}\right)\right]^{1 / 2}\left[\tau_{2}+\left(\mathrm{n} / \mathrm{K}_{\mathrm{O}} \mathrm{~K}_{\mathrm{d}}\right)\right]
\]
and the values for \(\tau_{1}\) and \(\tau_{2}\) are the low-pass filter's time constants \(\mathrm{R}_{1} \mathrm{C}\) and \(\mathrm{R}_{2} \mathrm{C}\). The gain of 2 of the inverting stage, when combined with the phase detector's gain, gives:
\[
\mathrm{K}_{\mathrm{d}}=0.572 \mathrm{~V} / \mathrm{RAD}
\]

With \(\mathrm{K}_{\mathrm{O}}=115.2 \mathrm{MRAD} / \mathrm{s} / \mathrm{V}, \tau_{1}\) equals 1.715 s , and \(\tau_{2}\) equals \(3.11 \times 10^{-4} \mathrm{~s}\) for the required damping factor of 0.7 . The illustrated values of \(30 \Omega\left(\mathrm{R}_{1}\right), 160 \Omega\left(\mathrm{R}_{2}\right)\), and \(10 \mu \mathrm{~F}(\mathrm{C})\) in the diagram approximate these time constants.
The gain of the RC filter is:
\[
\mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{I}}=\left(1+\mathrm{s} \mathrm{R}_{2} \mathrm{C}\right) /\left[1+\mathrm{s}\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \mathrm{C}\right]
\]

Where \(K_{O} K_{d} \gg \omega_{n}\), the system's natural frequency:
\[
\omega_{\mathrm{n}}=\left[\mathrm{K}_{\mathrm{O}} \mathrm{~K}_{\mathrm{d}} / \mathrm{n}\left(\tau_{1}+\tau_{2}\right)\right]^{1 / 2}=4.5 \mathrm{kHz}
\]

For general information about phase-locked loop design, the user is advised to consult the following references: Gardner, Phase-Lock Techniques (Wiley); or Best, Phase Locked Loops (McGraw-Hill).

\section*{AD9901 APPLICATIONS}

The figure below illustrates a phase-locked loop (PLL) system utilizing the AD9901. The first step in designing this type of circuit is to characterize the VCO's output frequency as a function of tuning voltage. The transfer function of the oscillator in the diagram is shown in Figure 6.


Figure 6. VCO Frequency vs. Voltage
Next, the range of frequencies over which the VCO is to operate is examined to assure that it lies on a linear portion of the transfer curve. In this case, frequencies from 100 MHz to 120 MHz result from tuning voltages of approximately +1.5 V to +2.5 V . Because the nominal output swing of the AD9901 is 0 to


ALTERNATE HIGH LEVEL \(\left(++\mathrm{V}_{\mathrm{s}}\right.\) TYPICALLY +15 V TO +60 V )


Phased Locked Loop Using AD9901

\section*{32-Bit, 300 MSPS Phase Accumulator for DDS} AD9950

FEATURES
300 MSPS Clock Rate
32-Bit Frequency Resolution
Low Power: 1.5 W
On-Board Quad Logic
16- or 32-Bit Bus Compatible

\section*{APPLICATIONS}

\section*{Frequency Synthesizers}

Waveform Generators
Frequency Hopping Systems
Communications and Radar Receivers

\section*{GENERAL DESCRIPTION}

The AD9950 is a 32 -bit, 300 MSPS phase accumulator for direct digital synthesis (DDS) applications. The twelve most significant bits (MSBs) of the accumulator are provided to address an external phase-to-amplitude conversion table for waveform synthesis.

Frequency control signals are TTL compatible, and the internal accumulator can operate at rates up to 300 MSPS because of the high speed bipolar process used in fabricating the device. Output phase data is ECL compatible and can be interfaced with either ROM or RAM. An external look-up table can contain data to generate standard functions such as sines, cosines, etc.
On-board quadrature logic reduces the amount of external memory required to implement the phase-to-amplitude conversions in applications which generate periodic waveforms symmetrical about their \(90^{\circ}\) phase points.

The AD9950KJ is packaged in a 68 -pin J-leaded ceramic chip carrier for a commercial temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\); the model AD9950TJ is available for military applications with a temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) in the same package. Contact the factory for information on devices meeting the requirements of MIL-STD-883.


\section*{AD9950-SPECIFICATIONS}

ABSOLUTE MAXIMUM RATINGS
Supply Voltage ( \(\pm \mathrm{V}_{\mathrm{S}}\) ) . . . . . . . . . . . . . . . . . . . . . . . \(\pm 7\) V
TTL Inputs . . . . . . . . . . . . . . . . . . . . . . \(+\mathrm{V}_{\text {S }}\) to -0.5 V

ECL Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to \(-\mathrm{V}_{\mathrm{S}}\) Operating Temperature Range
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Storage Temperature} \\
\hline AD9950KJ & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline AD9950TJ & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Junction Temperature \({ }^{1}\)} \\
\hline AD9950KJ & \(+175^{\circ} \mathrm{C}\) \\
\hline AD9950TJ & \(+175^{\circ} \mathrm{C}\) \\
\hline ead Solderi & \(+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

DC ELECTRICAL CHARACTERISTICS
(unless otherwise noted, \(+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}_{;}-\mathrm{V}_{\mathrm{S}}=-5.2 \mathrm{~V}\) )
\begin{tabular}{l|l|l|l|l|ll|l}
\hline Parameter & Temp & \begin{tabular}{l} 
Test \\
Level
\end{tabular} & Min & \begin{tabular}{c} 
AD9950KJ \\
Typ
\end{tabular} & Max & Min \begin{tabular}{c} 
AD9950TJ \\
Typ
\end{tabular} & Max
\end{tabular} Units

AC ELECTRICAL CHARACTERISTICS (unless otherise noted, \(+v_{s}=+5 v_{i}-v_{s}=-5.2 \mathrm{v}\) )

\(\left.\begin{array}{l|l|l|l|l|ll|l}\hline \text { Parameter } & \text { Temp } & \begin{array}{l}\text { Test } \\ \text { Level }\end{array} & \text { Min } & \begin{array}{c}\text { AD9950KJ } \\ \text { Typ }\end{array} & \text { Max } & \text { Min } & \begin{array}{c}\text { AD9950TJ } \\ \text { Typ }\end{array} \\ \hline \text { TTL INPUTS-Bus Mode } & & & & \text { Max }\end{array}\right]\) Units

NOTES
\({ }^{1}\) Typical thermal impedances (part in socket): \(\theta_{\mathrm{JA}}=42^{\circ} \mathrm{C} / \mathrm{W} ; \theta_{\mathrm{JC}}=11^{\circ} \mathrm{C} / \mathrm{W}\).
\({ }^{2}\) Minimum specification with \(50 \%\) duty cycle on clock. Typical can be achieved with duty cycle adjustment to \(70 \% \mathrm{HIGH}\).
\({ }^{3}\) Referenced to CLOCK/CLOCK differential signal crossing point (CLOCK rising; CLOCK falling).
\({ }^{4} \mathrm{ECL}\) outputs terminated to -2 V through \(100 \Omega\).
\({ }^{5}\) Measured as the \(10 \%\) to \(90 \%\) transition time.
\({ }^{6}\) Measured as the worst case difference between the \(50 \%\) points of both falling and rising edges.
\({ }^{7}\) Referenced to the \(50 \%\) point of the rising edge of LATCH MSW or LATCH LSW.
Specifications subject to change without notice.

\section*{EXPLANATION OF TEST LEVELS}

\section*{Test Level}

I - \(100 \%\) production tested.
II \(-100 \%\) production tested at \(+25^{\circ} \mathrm{C}\), and sample tested at specified temperatures.
III - Sample tested only.
IV - Parameter is guaranteed by design and characterization testing.
V - Parameter is a typical value only.
VI - All devices are \(100 \%\) production tested at \(+25^{\circ} \mathrm{C}\). \(100 \%\) production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

*iNDICATES EACH PIN IS CONNECTED THROUGH \(100 \Omega\) **INDICATES EACH PIN IS CONNECTED THROUGH 10k \(\Omega\)


\section*{AD9950 PIN DESCRIP'TIONS}
\begin{tabular}{|c|c|c|}
\hline Pin & Name & Function \\
\hline \[
\begin{aligned}
& 1,3-18 \\
& \text { and } \\
& 54-68
\end{aligned}
\] & \(\mathrm{T}_{0}-\mathrm{T}_{31}\) & TTL-compatible word that determines the phase step of the accumulator. The tuning word can be loaded in parallel ( 32 bits) or bus ( 16 bits) mode. In bus mode, the two 16 -bit words are loaded into the MSW and LSW registers through \(\mathrm{T}_{16}-\mathrm{T}_{31}\). \\
\hline 2 & \(+\mathrm{V}_{\text {S }}\) & Positive power supply, nominally +5 V . \\
\hline 19 & LATCH MSW & TTL-compatible latch command for the 16 most significant bits (MSBs) of the tuning word. In parallel mode, the MSW register is always transparent. In bus mode, the MSW register is transparent when LATCH MSW is LOW. \\
\hline 20 & RESET & TTL-compatible asynchronous reset command. See text. \\
\hline 21 & BUS & TTL-compatible control pin. Logic HIGH enables the MSW and LSW registers, and multiplexes the data from \(\mathrm{T}_{16}-\mathrm{T}_{31}\) into both registers. Logic LOW enables the parallel load mode; the MSW and LSW registers are transparent, and \(\mathrm{T}_{0}-\mathrm{T}_{31}\) are latched directly into the delta-phase register by the LOAD signal. \\
\hline \[
\begin{aligned}
& 22,25,35, \\
& 45,50
\end{aligned}
\] & GROUND & Ground return for the device. Ground for the ECL output stages is Pin 35. \\
\hline \[
\begin{aligned}
& 23,24,36, \\
& 46,49
\end{aligned}
\] & \(-\mathrm{V}_{\text {S }}\) & Negative power supply, nominally -5.2 V. Power for the ECL output stages is from Pin 36. \\
\hline 26 & QUAD EN & ECL-compatible control pin. Logic HIGH enables the quadrature logic, which reduces the amount of memory required to implement the external phase-to-amplitude look-up table. The quadrature logic is used when generating waveforms symmetrical about the \(90^{\circ}\) and \(180^{\circ}\) phase points (i.e., a sine wave). See text. \\
\hline 27 & CARRY OUT & ECL-compatible overflow flag. Logic HIGH at this pin indicates an overflow condition exists for the output data during that clock cycle. For applications in which two AD9950 units are cascaded to obtain 64 bits of phase resolution, CARRY OUT of the lower-order accumulator should be connected to CARRY IN of the higher-order accumulator. \\
\hline 47 & \(\overline{\text { CLOCK }}\) & ECL-compatible input; should be driven differentially with CLOCK. \\
\hline 48 & CLOCK & ECL-compatible input; should be driven differentially with \(\overline{\text { CLOCK }}\). The contents of the delta-phase register are added to the output register after each rising edge of the CLOCK input. \\
\hline \[
\begin{aligned}
& 28-34 \\
& \text { and } 37-41
\end{aligned}
\] & \(\mathrm{A}_{0}-\mathrm{A}_{11}\) & Twelve bits of ECL-compatible output data from the phase accumulator output register. \\
\hline 42, 44 & DNC & Internal test points. Do not connect; let pins float. \\
\hline 43 & SYNC & ECL-compatible output signal. SYNC will go HIGH for one clock cycle following the prealignment of new tuning data. SYNC serves as a flag to indicate the completion of the minimum period for loading new data. See Theory Section. \\
\hline 51 & LOAD & TTL-compatible latch control for the delta-phase register. Data is transferred into the delta-phase register on the first rising edge of CLOCK after LOAD has gone HIGH. \\
\hline 52 & LATCH LSW & TTL-compatible latch command for the 16 least significant (LSBs) of the tuning word. In parallel mode, the LSW register is always transparent. In bus mode, the LSW register is transparent when LATCH LSW is LOW. \\
\hline 53 & CARRY IN & ECL-compatible input. The effective value of the tuning word is increased by one LSB when CARRY IN is HIGH. For applications in which two AD9950 units are cascaded to obtain 64 bits of phase resolution, CARRY OUT of the lower-order accumulator should be connected to CARRY IN of the higher-order accumulator. \\
\hline
\end{tabular}

\section*{AD9950}

\section*{AD9950 THEORY OF OPERATION}

Refer to the block diagram of the AD9950 on the first page of this data sheet.
The heart of the AD9950 is a 32 -bit carry-save adder accumulator, implemented with 2 -bit ripple-carry adder cores. The 32 -bit input for this adder is stored in the \(\Delta\)-phase registers.
Registers for the most significant word (MSW) and least significant word (LSW) are controlled by the BUS command. In the parallel mode (BUS @ logic LOW), these registers are transparent, and serve only to buffer the tuning data. In the bus mode
(BUS (a logic HIGH), they operate as level-triggered latches; and data is strobed into the registers on the leading edge of LATCH MSW or LATCH LSW. In the bus mode, data for both registers is multiplexed through \(\mathrm{T}_{16}-\mathrm{T}_{31}\).

In either mode, new data is strobed into the \(\Delta\)-Phase register by the rising edge of the first clock cycle after the LOAD command goes high. These and other timing relationships are illustrated in the timing diagrams.


Figure 1. AD9950 Bus Mode Timing Diagram


Figure 2. AD9950 Parallel Mode Timing Diagram

When new data is presented to the \(\Delta\)-Phase register, the carrysave architecture requires that the data for the 2 -bit cores be staggered in time, and this delay is provided by the block labeled Pre-Align Pipeline Register. The scheme used to prealign the data requires the \(\Delta\)-Phase Register to remain constant for 16 clock cycles after each update.
Timing circuits in the AD9950 latch the contents of the \(\Delta\)-phase register for 16 clock cycles after the LOAD command goes HIGH, preventing corruption of the data during the prealignment process. After the 16 -clock-cycle delay, the SYNC output will go high for one clock cycle to indicate that new data has completed the prealignment, and a new tuning word can be loaded into the \(\Delta\)-phase register. It should be noted that the tuning speed (frequency update rate) of the DDS is limited by this architecture to one-seventeenth of the clock rate.
The data from the 2 -bit cores must also be realigned to provide the 12-bit output of the AD9950, and this delay is provided by the block labeled Post-Align Register. When the quad logic is enabled (QUAD EN @ logic HIGH), the 10 LSBs \(\left(\mathrm{A}_{0}-\mathrm{A}_{9}\right)\) are
inverted when \(A_{10}\) is HIGH. This logic is used with similar external logic to reduce the size of a sine look-up table.
Pre- and post-alignment delays combine to form a 17 -clock-cycle delay of the output data. In addition to this delay, the loading of the \(\Delta\)-phase register and the adder accumulator each add an additional clock cycle delay, bringing the total delay through the AD9950 to 19 clock cycles.
The RESET (active LOW) command is asynchronous, and will reset the adder accumulator and the post-align logic. The \(\Delta\)-phase register and the pre-align logic are not affected by the \(\overline{\text { RESET command, even though the timing (SYNC) circuits are }}\) reset. A complete reset of the AD9950 should be executed whenever power is applied. This resetting consists of loading the \(\Delta\)-phase register with all zeros; allowing the data to propagate through the prealign registers ( 16 clock cycles, as described above); and then taking the RESET pin LOW.
Timing for the reset circuits is shown in Figure 3.

\section*{AD9950}


NOTE
BUS = LOW OR
BUS \(=\) HIGH, LATCH LSW \(=\) LATCH MSW \(=\) LOW

Figure 3. AD9950 \(\overline{\operatorname{RESET}}\) Timing Diagram

\section*{DIRECT DIGITAL SYNTHESES}

Direct digital synthesis (DDS) is a method of deriving a wideband, digitally controlled frequency (sine wave) synthesizer from a single reference frequency (system clock).

The circuit has three major components:
1. Phase Accumulator
2. Phase-to-Amplitude Converter
3. Digital-to-Analog Converter

These major stages and their relationships to one another are illustrated in the block diagram shown below.


Figuie 4. Diuck Diagram oí \(\bar{\nu} \bar{S} S\) Generator
The phase accumulator is a digital device which generates the phase increment of the output waveform. Its input is a digital word which (with the reference oscillator) determines the frequency of the output waveform. The output of the phase accumulator stage represents the current phase of the generated waveform. In effect, the accumulator serves as a variablefrequency oscillator generating a digital signal.
Translating phase information from the phase accumulator into amplitude data takes place in the phase-to-amplitude converter; this is most commonly accomplished by means of a look-up table (LUT) stored in memory.

In the final step of frequency synthesis, amplitude data is converted into an analog signal. This is done by a digital-to-analog (D/A) converter which must have good linearity; low glitch impulse; and fast, symmetrical rise and fall times. When it does, the frequency synthesizer is able to produce a spectrally pure waveform.
The AD9950 is a digital phase accumulator intended for use in DDS applications. A simplified block diagram of an accumulator is shown below.


Figure 5. Accumulator Simplified Block Diagram
Operation of the device is straighttorward: the contents of the input register are added to the output register on each clock cycle. Input data represents a phase step, and is referred to as \(\Delta\)-phase. The output data is a digital ramp whose frequency is a fraction of the clock frequency:
\[
\begin{gathered}
f_{O U T}=\frac{\text { Phase Step }}{2 \pi} f_{C L O C K}=\frac{\Delta \text { Phase }}{2^{N}} f_{C L O C K}, \\
\Delta \text { Phase } \leq 2^{N}-1
\end{gathered}
\]
where N is the resolution (number of bits) of the accumulator. ( N determines the resolution to which the output frequency can be adjusted: \(\mathrm{f}_{\text {CLOCK }} / 2^{\mathrm{N}}\).)

The output data of the phase accumulator can be considered a phase vector moving around a circle, as shown graphically in Figure 6.


Figure 6. Vector Representation of Phase Accumulator State

In this analogy, the vector will move around the circle in fixed steps, called \(\Delta\)-Phase, in response to each clock cycle. The number of phase points which is available is determined by N , the resolution of the accumulator. The frequency of the output waveform is determined by the number of clock cycles required to move the phase vector around the circle one time.
Phase data at the output of the accumulator is converted to amplitude data by means of a look-up table (LUT); that data, in turn, is converted to an analog signal by a digital-to-analog converter (DAC).
To avoid aliasing, the output frequency should be limited to less than one-half the clock frequency. This translates to limiting \(\Delta\)-Phase \(\leq 2^{(\mathrm{N}-1)}\). The majority of DDS systems limit output frequency to less than \(40 \%\) of the clock rate to make design of the low-pass filter (LPF) easier. Practical DDS designs often limit the output frequency to less than \(25 \%\) to minimize the effects of ac limitations in the DAC.
The DAC is the only analog component in the circuit, and its resolution determines the amplitude quantization of the generated waveform. This amplitude quantization places a theoretical limit on the signal-to-noise ratio (SNR) of the DDS system. In addition to quantization effects, the DAC has static and dynamic nonlinearities which corrupt the converter's ideal transfer function. DC nonlinearity, slew rate, glitch impulse, settling time, and digital feedthrough are all DAC characteristics which can reduce the dynamic range of the overall DDS system.

\section*{Implementing the Look-Up Table}

Using the full resolution of the phase accumulator in the phase-to-amplitude conversion is both impractical and unnecessary. As an example, using the full resolution of the AD9950 would require a look-up table \(>4 \mathrm{G} \times 12\).
It is preferable to have the LUT only large enough to insure that the dc error of the output waveform is dominated by the quantization error of the DAC. In most DDS applications, the
conversion is to a sine (or cosine) wave. This requires the lookup table to have two more bits of resolution than the DAC. In the AD9950, phase output data is truncated to 12 bits, supporting a 10 -bit DAC for sine wave applications ( \(4 \mathrm{k} \times 10\) LUT).

\section*{Using the Quad Logic}

In sine wave applications, the amount of memory needed to implement the LUT can be reduced by taking advantage of the known characteristics of a sine wave. The AD9950 incorporates on-board "quad logic" to simplify using this technique. This logic is enabled by taking the QUAD EN (Pin 26) input high.
First, the look-up table does not need to store the most significant bit (MSB) of the amplitude data because it is the same as the MSB of the phase accumulator data; this reduces the amount of memory which is required to \(4 \mathrm{k} \times 9\).
The symmetrical properties of sine waves allow further reduction. Only the first quadrant \(\left(90^{\circ}\right)\) of the sine wave is required, as shown. This reduces the memory of the LUT addressed by the 10 LSBs of the AD9950 to \(1 \mathrm{k} \times 9\).


Figure 7. AD9950 Sinewave Phase-Amp Converter
Because the second quadrant of the sine wave is the mirror image of the first, it can be addressed by inverting the 10 least significant bits (LSBs) of the AD9950. This address inversion is performed on board the AD9950 by the quadrature logic, a set of inverters which are transparent when data is in the first quadrant, but functional when data is in the second quadrant. The second-most significant bit ( \(\mathrm{A}_{10}\) ) of the accumulator determines in which quadrant the data is located and controls the inverters.

Each inverter is actually a two-input exclusive-or (XOR) gate driven by one of the LSBs \(\left(\mathrm{A}_{0}-\mathrm{A}_{9}\right)\) and \(\mathrm{A}_{10}\). Its operation is illustrated in Figure 8.

\(\left.\begin{array}{c|c|c}\text { CONTROL } & \text { SIGNAL } & \text { OUTPUT } \\ \hline 1 & 1 & 0 \\ 1 & 0 & 1 \\ 0 & 1 & 1 \\ 0 & 0 & 0\end{array}\right\}\) ACTIVE

Figure 8. XOR as Controlled Inverter

Quadrants three and four of the sine wave are the inverse of quadrants one and two. Amplitude data for the LSBs in these quadrants is obtained by inverting the data from the LUT. This step is similar to the inversion described earlier, and is controlled by the complement of the accumulator's MSB. In the Analog Devices model AD9720, this operation is integrated into the DAC. The complete phase-to-amplitude conversion process using quad logic is illustrated below.
The memory used to construct the look-up table must have a fast read access time; 3 ns ECL RAM ( \(10 \mathrm{E} 474,1 \mathrm{k} \times 4\) ) will support the update rate of the AD9950. Most applications will require a separate read-only memory ( ROM ) to store the data permanently and an initialization process to load this data into the RAM during the time the DDS circuit is being initialized.


Figure 9. Phase-to-Sine Amplitude Conversion, Using Quad Logic

\section*{Layout and Power Supplies}

Proper layout of high speed circuits is always critical, but is particularly important when both analog and digital signals are involved (i.e., DDS systems).

Analog signal paths should be kept as short as possible, and be properly terminated to avoid reflections. The analog input voltage and the voltage references should be kept away from digital signal paths; this reduces the amount of digital switching noise that is capacitively coupled into the analog section of the circuit.

Digital signal paths should also be kept short, and run lengths should be matched to avoid propagation delay mismatch. Terminations for ECL signals should be as close as possible to the receiving gate.

In high speed circuits, layout of the ground circuit is a critical factor. A single, low impedance ground plane, on the component side of the board, will reduce noise on the circuit ground. Power supplies should be capacitively coupled to the ground plane to reduce noise in the circuit. Multilayer boards allow designers to lay out signal traces without interrupting the ground plane, and provide low impedance power planes.

\section*{AD9950 APPLICATION}

The diagram shown below illustrates implementation of a 300 MSPS direct digital synthesizer using the AD9950 32-bit phase accumulator and the AD9720 10-bit 300 MSPS digital-to-analog converter (DAC). The AD9950 is controlled by a 16 -bit microprocessor, which provides tuning data for the system.
Phase-to-amplitude conversion uses a \(\mathrm{lk} \times 9\) LUT and is stored in very fast ( 3 ns access time) ECL RAM. Data for the ECL RAM is stored permanently in a CMOS ROM and is transferred into the RAM as part of the initilization process discussed earlier.

Sine data for the LUT is based on the 12 -bit phase data from the AD9950 and is calculated as:
\[
R O U N D\left[511.5 \times \sin \left(\frac{A_{0}-A_{9}}{4096} \times 2 \pi\right)\right]
\]

This provides data for the AD9720 DAC that has a spectral purity of \(\leq 76 \mathrm{dBFS}\).


\section*{DIE LAYOUT AND MECHANICAL INFORMATION}


Die Dimensions . . . . . . . . . . . . \(175 \times 172 \times 15( \pm 2)\) mils
Pad Dimensions . . . . . . . . . . . . . . . . . . . . . . . . \(4 \times 4\) mils
Metalization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Gold
Backing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . None
Substrate Potential . . . . . . . . . . . . . . . . . . . . . . . . . . - V
Passivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Nitride
Die Attach . . . . . . . . . . . . . . . . . . Gold Eutectic (Ceramic)
Bond Wire . . . . . . . . . . 1-1.3 mil, Gold; Gold Ball Bonding

ORDERING GUIDE
\begin{tabular}{l|l|l|l}
\hline Model & \begin{tabular}{l} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{l} 
Package \\
Description
\end{tabular} & \begin{tabular}{l} 
Package \\
Option
\end{tabular} \\
\hline AD9950KJ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 68-Pin J-Leaded Ceramic & \(\mathrm{J}-68\) \\
AD9950TJ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 68 -Pin J-Leaded Ceramic & \(\mathrm{J}-68\) \\
\hline
\end{tabular}
* \(\mathrm{J}=\mathrm{J}\)-leaded ceramic package; hermetically sealed ceramic package, similar to PLCC. For outline information see Package Information section.

\section*{FEATURES}
- Recovers Data From Lines Varying From 0 ft . to Over 6000 ft .
- Wide Data Range, Under 300bps to Over 6Mbps
- Accepts RZ and NRZ Data Formats
- Accepts Unipolar and Bipolar Transmission Formats
- Single +5 Volt Operation
- Automatic Gain/ Equalization Control; Dynamic Range>60dB
- TTL/CMOS Compatible Clock and Data Outputs
- Provides LOSS-OF-CARRIER Output
- Suitable for T1, E1, T1C, T2, DDS, and LAN Applications
- Meets CCITT and ATT Specifications for ISDN Compatibility

\section*{APPLICATIONS}
- PBXs and LANs Using Twisted-Pair, Coax, or Fiber Optic Cable
- ISDN Compatible Equipment: Computers, FAX Machines, Test Equipment
- Industrial Communications/Process Control
- Digital Multiplexers, CSUs, and Switching Equipment

\section*{GENERAL DESCRIPTION}

The LIU-01 is a versatile monolithics receiver for use in serial data transmission networks. It allows the recovery of data transmitted in both RZ and NRZ formats over lines from 0 ft . to over 6000 ft . The LIU-01 separates the clock from data and presents both clock and data as TTL/CMOS compatible outputs. A LOSS-OF-CARRIER output is also provided to indicate that the incoming signal has fallen below a usable level. The LIU-01 incorporates a high gain preamplifier and dual ALBO ports enabling it to automatically

Continued

PIN CONNECTIONS

\section*{FUNCTIONAL BLOCK DIAGRAM}


\section*{GENERAL DESCRIPTION Continued}
adjust for the signal attenuation and frequency distortion encountered at varying lengths of twisted-pair, coax, or fiber optic transmission lines. It will tolerate an input signal range of over 60 dB and can handle data rates ranging from less than 300bps to greater than 6Mbps.
The LIU-01 meets all CCITT and ATT specifications for an ISDN compatible receiver interface. Additionally, it is directly compatible with the R8070 and, with one additional inverter gate, the DS2180 digital T1 transeivers.

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{ccc}
\hline \multicolumn{2}{c}{ PACKAGE } & OPERATING \\
\cline { 2 - 4 } CERDIP & PLASTIC & TEMPERATURE \\
16-PIN & 16-PIN & RANGE \\
\hline LIU01FQ & LIU01FP & XIND \\
- & LIU-1FS \(^{\dagger \dagger}\) & XIND \\
\hline
\end{tabular}
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.
tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

\section*{ABSOLUTE MAXIMUM RATINGS}

MaximumVoltage, Pin 3 to Pin 11 ......................... 6.5V, -0.5 V
Maximum Voltage, Any Pin Except 12 and 13 ..................... \(\mathrm{V}_{\mathrm{cc}}\)
Maximum Sinking Current, Any Pin ................................. 20 mA
Operating Temperature Range ........................ \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range ........................ \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Soldering Temperature ....................................... \(+300^{\circ} \mathrm{C}\)
Junction Temperature .................................................... \(+150^{\circ} \mathrm{C}\)
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\mathrm{JA}}\) (Note 1) & \(\Theta_{\mathrm{Jc}}\) & UNITS \\
\hline 16-Pin Hermetic DIP \((\mathrm{Q})\) & 94 & 12 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16 -Pin Plastic DIP \((\mathrm{P})\) & 76 & 33 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(16-\) Pin SOL \((\mathrm{S})\) & 92 & 27 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\Theta_{i A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{i A}\) is specified for device in socket for CerDIP and P-DIP packages; \(\Theta_{j A}\) is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { LIU-01F } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{SUPPLY} \\
\hline Supply Current & Icc & (Note 1) & - & 20 & 28 & mA \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & & 4.75 & 5.0 & 5.5 & V \\
\hline \multicolumn{7}{|l|}{PREAMPLIFIER} \\
\hline Preamplifier Open-Loop Gain & Ao & \(\Delta A_{V}(\) Diff \() /\left(2 \Delta_{\text {VIN }}(\right.\) Diff \(\left.)\right)\) & 52 & 56 & - & dB \\
\hline Preamplifier Bandwidth & \(B_{w}\) & -3dB (Note 2) & 6 & 9 & - & MHz \\
\hline Preamplifier Input Impedance, Differential & \(\mathrm{Z}_{\text {IN }}\) & \(f=1.544 \mathrm{MHz}\) & - & 50 & - & \(\mathrm{k} \Omega\) \\
\hline Preamplifier Input Offset Voltage & Vos & (Note 1) & - & 0.8 & 5 & mV \\
\hline Preamplifier Output Impedance & \(\mathrm{Z}_{\text {OUT }}\) & & - & 50 & 100 & \(\Omega\) \\
\hline Preamplifier Output High & \(\mathrm{V}_{\text {OHA }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 3.8 & 4.0 & - & V \\
\hline Preamplifier Output Low & \(V_{\text {OLA }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 1.0 & 1.2 & V \\
\hline Preamplifier Input Bias Current & 'в & (ivore i) & - & 1 & 4 & \(\mu \mathrm{A}\) \\
\hline Preamplifier Input Offset Current & los & (Note 1) & - & 0.01 & 0.5 & \(\mu \mathrm{A}\) \\
\hline Preamplifier Output
Self-Bias Voltage & \(V_{D C}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 2.5 & - & V \\
\hline \multicolumn{7}{|l|}{OUTPUT DRIVE} \\
\hline Output High Voltage, LOC & \(\mathrm{V}_{\mathrm{OHC}}\) & \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) & 3.5 & 4.0 & - & V \\
\hline Output Low Voltage, LOC & Volc & \(\mathrm{L}_{\mathrm{L}}=5 \mathrm{~mA}\) & - & 0.22 & 0.4 & V \\
\hline Output High Voltage, RPOS, RNEG, RCLK & \(V_{\text {OHD }}\) & \(\mathrm{I}_{\mathrm{L}}=400 \mu \mathrm{~A}\) & 3.2 & 3.5 & - & V \\
\hline Output Low Voltage, RPOS, RNEG, RCLK & \(V_{\text {OLD }}\) & \(\mathrm{I}_{\mathrm{L}}=-5 \mathrm{~mA}\) & - & 0.15 & 0.4 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & LIU-01F TYP & MAX & UNITS \\
\hline Output Pulse Rise-Time & Tor & & - & 20 & - & ns \\
\hline Output Pulse Fall-Time & ToF & & - & 20 & - & ns \\
\hline Output Pulse-Width, RPOS, RNEG & Pwo & \(f=1.544 \mathrm{MHz}\) & - & 648 & - & ns \\
\hline Output Pulse-Width, RCLK & Pwc & \(\mathrm{f}=1.544 \mathrm{MHz}\) & - & 280 & - & ns \\
\hline \multicolumn{7}{|l|}{CLOCK CIRCUIT} \\
\hline Oscillator Bias Voltage & \(V_{\text {BIAS }}\) & \(\mathrm{V}_{\text {PIN } 5}\) & - & 4 & - & v \\
\hline Tank Emitter-Follower Base Current & Iтв \(^{\text {¢ }}\) & (Note 1) & - & 5 & - & \(\mu \mathrm{A}\) \\
\hline Oscillator Bias Current & losc & & - & 720 & - & \(\mu \mathrm{A}\) \\
\hline Oscillator Injection Current & IINH & & - & 200 & - & \(\mu \mathrm{A}\) \\
\hline Data Sampling Interval & \(\mathrm{T}_{\text {DS }}\) & & - & 20 & - & ns \\
\hline Delay Circuit Resistor & \(\mathrm{R}_{\mathrm{d}}\) & Measured from
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & 700 & 1000 & 1300 & \(\Omega\) \\
\hline
\end{tabular}

ALBO
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline ALBO Threshold & \(V_{\text {TA }}\) & Differential Voltage, measured between Pins 1 and 2, required to activate the Peak Detector & 1.35 & 1.5 & 1.65 & V \\
\hline ALBO Threshold \(\pm\) Differential & \(\mathrm{V}_{\text {TAD }}\) & & - & - & 75 & mV \\
\hline ALBO ON Voltage & \(\mathrm{V}_{014}\) & \begin{tabular}{l}
Measured at Pin 14, \\
\(\left[\mathrm{V}_{\text {PIN } 1}-\mathrm{V}_{\text {PIN } 2}\right]=\mathrm{ALBO}\) Threshold +20 mV
\end{tabular} & 1.0 & 1.7 & 4.0 & V \\
\hline ALBO OFF Voltage \(\mathrm{V}_{\mathrm{F} 14}\) & & Measured at Pins 12, 13, 14 (Note 1) & - & - & 75 & mV \\
\hline Minimum ALBO Diode Resistance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MIN}\) & & - & 6 & 15 & \(\Omega\) \\
\hline Maximum ALBO Diode Impedance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MAX}\) & \(\mathrm{f}=1.544 \mathrm{MHz}\) (Note 2) & 20 & 30 & - & k \(\Omega\) \\
\hline ALBO Diode Impedance Matching & & \(R_{D}=100 \Omega\) & - & 10 & - & \% \\
\hline
\end{tabular}

DATA/CLOCK THRESHOLDS
\begin{tabular}{lllllll}
\hline Clock Threshold & \(V_{T C}\) & \begin{tabular}{c} 
Differential Voltage, measured \\
between Pins 1 and 2, required \\
to activate the Peak Detector
\end{tabular} & 0.92 & 1.05 & 11.22 & \\
\hline \begin{tabular}{l} 
Clock Threshold \\
as \% of ALBO Voltage
\end{tabular} & \(V_{\text {TC\% }}\) & & 68 & 71 & 74 & \(\%\) \\
\hline \begin{tabular}{l} 
Data Threshold
\end{tabular} & \(V_{T D}\) & \begin{tabular}{c} 
Differential Voltage, measured \\
between Pins 1 and 2, required \\
to activate the Peak Detector
\end{tabular} & & 0.62 & 0.75 & 0.90
\end{tabular}

NOTES:
1. Preamplifier self-biased \(\mathrm{V}_{\text {PIN } 1} \approx \mathrm{~V}_{\text {PIN } 2} \approx \mathrm{~V}_{\text {PIN } 15} \approx \mathrm{~V}_{\text {PIN } 16}\).
2. Guaranteed by design.


OPEN-LOOP GAIN vs TEMPERATURE


INPUT BIAS CURRENT vs TEMPERATURE


SUPPLY CURRENT vs TEMPERATURE


INPUT OFFSET CURRENT vs TEMPERATURE


OUTPUT HIGH
VOLTAGE (VOHD) vs TEMPERATURE



\section*{APPLICATIONS INFORMATION}

\section*{FUNCTIONAL DESCRIPTION}

The Preamplifier: The LIU-01 contains a differential-input, differen-tial-output preamplifier with a gain-bandwidth product of over 5 GHz . Internally, the preamp outputs drive a differential signal into a set of threshold comparators. The external inverting preamp output is normally used only for biasing. The differential inputs and the external noninverting output behave as a conventional op amp. Thus, the preamplifier open-loop gain, \(\mathrm{A}_{\text {VOL }}\), is specified as \(\Delta \mathrm{V}_{\mathrm{O}}(+) / \Delta \mathrm{V}_{\mathrm{IN}}\) (Diff). Preamplifier bandwidth, typically 9 MHz , is the frequency at which \(A_{\text {voL }}\) has fallen 3dB from its DC value. Unlike a 741-type op amp whose single-pole open-loop gain response provides unity gain stability, the LIU-01's preamplifier has been optimized for maximum gain-bandwidth product and exhibits a multiple-pole gain roll-off beyond 10 MHz . The preamp's openloop gain and phase vs. frequency characteristics are shown in Figure 1. Specific points on these characteristic curves are listed in Table 1. The curves imply that the LIU-01 requires a minimum closed-loop gain of 200 for stability. By providing 46 dB of feedback loop attenuation at 20 MHz , the preamp will be stable with about \(35^{\circ}\) of phase margin. To aid in modeling the frequency response of the LIU-01 preamp, Table 2 lists the approximate locations of the first 6 open-loop poles.


FIGURE 1: LIU-01 preamplifier gain/phase vs frequency.

TABLE 1: Typical Preamp Gain/Phase Response
\begin{tabular}{ccc}
\hline FREQUENCY (MHz) & A \(_{\text {vol (dB) }}\) & PHASE (DEG) \\
\hline 1.0 & 55.7 & -8.7 \\
1.544 & 55.7 & -14.0 \\
9.0 & 52.7 & -82.7 \\
20.0 & 45.8 & -145.7 \\
30.0 & 40.8 & -180.8 \\
\hline
\end{tabular}

TABLE 2: LIU-01 Preamp Model
\begin{tabular}{ccc}
\hline AvoL & \(\mathbf{R}_{\mathbf{O}}\) & OPEN-LOOP POLES \\
\hline \multirow{3}{*}{56 dB} & & 12 MHz \\
& \(50 \Omega\) & 20 MHz \\
& & \(4 \times 135 \mathrm{MHz}\) \\
\hline
\end{tabular}

The LIU-01's preamp is designed to operate around a balanced DC common-mode bias level equal to roughly \(50 \%\) of the supply voltage on both its inputs and outputs. This allows the outputs to achieve maximum swing when amplifying an AC coupled, bipolar signal. It also produces zero differential preamp output voltage for zero input signal. Operating from a +5 V supply, the preamp outputs will balance at approximately +2.5 V allowing an output voltage swing of \(\pm 1.5 \mathrm{~V}\) around this bias level as illustrated in Figure 2.


FIGURE 2: The differential outputs of the LIU-01's preamplifier swing symmetrically around a DC bias point of about \(2.5 \mathrm{~V} . V_{O}(-)\) is inverted with respect to \(V_{O}(+)\) about this point.

Figures 3 and 4 show two methods of configuring the preamp to automatically self-bias both the inputs and outputs to an optimum level. The single resistor and capacitor used in Figure 3 extracts the DC average of the inverting output and feeds it back to the noninverting input to establish the input common-mode level. This negative feedback will force the outputs to center their swing around the DC level at which \(\mathrm{V}_{\mathrm{O}}\) (Diff) \(=0 \mathrm{~V}\). This type of selfbiasing is practical only when the preamp is passing a balanced, AC coupled, bipolar signal. If the preamp must preserve the DC level of an unbalanced, unipolar signal, then a self-biasing scheme as is shown in Figure 4 is required. This network sets the input common-mode level by establishing the DC average of both differential outputs. In this way, the input common-mode level will always be that voltage at which \(V_{0}(\) Diff \()=0 \mathrm{~V}\) regardless of the input signal.


FIGURE 3: Preamp self-biasing for use with AC coupled, balanced bipolar signals.


FIGURE 4: Universal preamplifier self-biasing technique allowing unipolar signal amplification.

Threshold Comparators: The LIU-01 contains three pairs of threshold comparators to monitor the differential outputs of the preamplifier. Each of the six comparators is set to detect a specific differential preamp output level. Three comparators measure positive differentials and three measure negative differentials. The individual thresholds are labeled as positive and negative Peak, Clock and Data as shown in Figure 5.


FIGURE 5: Six threshold comparators detect positive and negative differential preamp output levels.

The Peak detector outputs are used to perform an AGC-type function (ALBO) to maintain a constant preamp output level. The Clock detector thresholds are set at \(71 \%\) of the Peak levels. When the Clock thresholds are reached, the comparators send a synchronization pulse to the on-board oscillator to lock its frequency to that of the incoming signal. The Data detector thresholds are set at \(50 \%\) of the Peak levels for maximum noise immunity. The outputs of these comparators provide the digital data which is clocked into the output latches. A preamp differential output which exceeds the positive Data threshold represents a digital "1" and produces a high output on RPOS. Exceeding the negative Data threshold, also a digital "1", produces a high output on RNEG. A preamp output which exceeds neither Data threshold, a digital " 0 ", produces a low output on both RPOS and RNEG.
ALBO/LOC: Both the ALBO and LOC functions are driven from the Peak threshold detector outputs. The ALBO, Automatic Line Build-Out, circuitry consists of two current driven diodes which act as variable impedance elements enabling the LIU-01 to close
an AGC loop around the preamplifier. As a Peak level is detected, a current pulse is sourced into the ALBO diodes. These pulses are averaged to a DC current by an external ALBO filter capacitor. As the current flowing through the diodes increases, their incremental impedance is lowered as described by the exponential I-V curve for a diode-connected NPN transistor shown in Figure 6. The impedance of the NPN transistor emitters which source the current to the ALBO diodes follows an identical curve. Because the bases of these transistors look like an AC short to ground by virtue of the external ALBO filter capacitor, the total AC impedance of each ALBO port looks like the parallel combination of two diodes:
Equation \(1 \quad R_{D} \cong \frac{0.026 \mathrm{~V}}{2 \mathrm{I}_{\mathrm{D}}}+\mathrm{R}_{\mathrm{STRAY}}\)
where \(I_{D}\) equals the \(D C\) current flowing through the diodes and \(\mathrm{R}_{\text {STRAY }}\) represents the stray resistance inherent in the LIU-01, about \(3 \Omega\). The longer a Peak level is detected, the greater \(I_{D}\) becomes, lowering \(R_{D}\). When no Peak levels are detected, the voltage on the ALBO filter capacitor becomes zero, shutting off current to the diodes. Under this condition, the stray pin capacitance of about \(3 p F\) will limit maximum ALBO impedance. A 1.544 MHz signal will see an effective port ALBO impedance of about \(30 \mathrm{k} \Omega\). In addition to shutting off the ALBO diodes, the loss of voltage on the ALBO filter will trigger the simple two-transistor comparator that forms the Loss-of-Carrier detector, \(\overline{\text { LOC, bring- }}\) ing that output low. This signal can be used to warn the digital system receiving the data from the LIU-01 that the incoming signal has fallen below a manageable level and any data output under this condition may be false. If a Peak level is again detected and ALBO filter voltage rises above about \(0.7 \mathrm{~V}, \overline{\mathrm{LOC}}\) will return high indicating that the received data is again valid.


FIGURE 6: The incremental impedance of the diodeconnected NPN transistor used as the ALBO diode is dependent on the DC bias current flowing through it.

The Oscillator: The LIU-01's on-board oscillator is designed to be free-running at a frequency, \(f_{0}\), set by an external inductor and capacitor, where \(f_{o} \cong 1 /(2 \pi \sqrt{L C})\). The phase and exact frequency of the oscillator are synchronized to the incoming data signal by the Clock threshold comparators. Each time the preamplifier's differential output exceeds the Clock thresholds, the comparator's outputs inject a current pulse into the LC tank oscillator aligning its oscillation with the incoming signal. During periods
where no Clock levels are detected by the comparators, the LC tank's oscillation will relax back to its own resonant frequency. An internal comparator is used to square the LC tank's sinusoidal oscillation into a digital level clock. This comparator incorporates a delay function to allow the user to control when the clock edge will reach the output latches. The clock signal then passes through an inverter buffer and is presented as a TTL/CMOS compatible output, RCLK.
The Output Latches: Two edge-triggered, D-type latches provide the TTL/CMOS compatible digital data outputs, RPOS and RNEG, of the LIU-01. The digital information at the outputs of the Data threshold comparators is clocked into these latches on the rising edge of the internal clock. This corresponds to RPOS and RNEG both being updated on the falling edge of the output clock. The latched data outputs will remain stable until they are updated again by the next clock cycle, therefore, the rising edge of the RCLK can be used directly to shift RPOS and RNEG into a shift register or onto a microprocessor bus. The timing of the LIU-01 digital outputs is illustrated in Figure 7. The output architecture of the LIU-01 is directly compatible with the R8070 digital transceiver. Unlike the R8070, the DS2180 digital transceiver clocks data in on the falling edge of the input clock. Using an inverting gate to invert RCLK enables the LIU-01 to shift data into the DS2180.


FIGURE 7: The LIU-01's output timing insures that the data outputs are stable on the rising edge of RCLK. Skew between outputs is typically 10 ns .

\section*{DESIGNING WITH THE LIU-01}

\section*{DESIGNING A WIDEBAND AMPLIFIER}

Figure 8 shows a typical configuration using the LIU-01's preamplifier to create a high gain, wideband amplifier. The capacitor \(\mathrm{C}_{1}\) determines the amplifier's low frequency gain roll-off while resistors \(R_{1}\) and \(R_{2}\) set the AC closed-loop gain. At DC, the amplifier is in unity gain. A zero at \(\omega_{1}=1 /\left(R_{2} C_{1}\right)\) causes the \(A C\) gain to rise until a pole is reached at \(\omega_{2}=1 /\left(R_{1} C_{1}\right)\). The final value of closedloop signal gain is equal to:

Equation \(2 \quad A_{\mathrm{VCL}}=\frac{\mathrm{A}_{\mathrm{VOL}}}{1+\left(\frac{\mathrm{A}_{\mathrm{VOL}} \mathrm{R}_{1}}{\mathrm{R}_{2}}\right)}\)


FIGURE 8: Typical noninverting preamplifier gain configuration with self-biasing.

To ensure preamp stability, the ratio \(R_{2} / R_{1}\) must be a minimum of 200 to a bandwidth of at least 20 MHz . Low value resistors should be used for \(R_{2}\) and \(R_{1}\) to minimize the effects of stray capacitance in the feedback loop. Since PC board applications exhibit at least 2 pF of stray feedback capacitance (equal to about \(4 \mathrm{k} \Omega\) impedance at 20 MHz ), \(R_{1}\) should be less than \(20 \Omega\).
Because the preamp's differential output voltage is monitored by the internal threshold comparators, any output offset will degrade the symmetry of positive and negative threshold levels. Operating the preamplifier in DC unity gain is instrumental in minimizing the output offset voltage. Offset can be further reduced by balancing the preamp's DC input source impedance. Preamp output loading in the form of feedback and biasing networks should also be balanced to ensure uniform inverting action between the two preamp outputs.

\section*{AGC USING THE ALBO DIODES}

The variable impedance action of the LIU-01's internal ALBO diodes can be used to create a wide dynamic range AGC loop with the preamplifier as shown in Figure 9. While the preamp operates at a fixed \(A C\) gain, the input signal is variably attenuated by the impedance-divider networks of \(R_{1} / Z_{D_{1}}\) and \(R_{2} / Z_{D_{2}}\). As the input signal magnitude increases and the preamp's outputs cross the Peak thresholds, ALBO diode impedance decreases providing more signal attenuation prior to the preamplifier input. If input signal magnitude decreases, diode impedance will increase, reducing signal attenuation. The result is a constant preamp input level creating a constant preamp output amplitude.
The DC blocking capacitors \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\) are required to remove from the signal path the DC bias voltage, OV to 0.8 V , of the ALBO diodes. These capacitors also create a frequency dependency by adding a pole/zero pair in the attenuation characteristics of each ALBO diode stage. Figure 10 illustrates the gain vs. frequency response of the first ALBO stage assuming that \(R_{1}<R_{2}\) and \(Z_{D_{1}}<R_{1}\). As \(Z_{D_{1}}\) changes depending on input signal amplitude, \(\omega_{z}\) also changes. At \(Z_{D_{1}}=R_{D} M A X, \omega_{z}=\omega_{p}\), and the stage gain equals unity with flat frequency response. At \(Z_{D_{1}}=R_{D} M I N\), there is maximum separation between \(\omega_{z}\) and \(\omega_{p}\) and a maximum attenuation equal to approximately \(\mathrm{Z}_{\mathrm{D}_{1}} / \mathrm{R}_{1}\). Combining the effects of two ALBO stages allows the programming of two variable-duration poles and a gain ranging from unity to \(\left(Z_{D_{1}} Z_{D_{2}}\right) /\left(R_{1} R_{2}\right)\).


FIGURE 9: By attenuating the input signal through impedance dividers, the ALBO network simulates the attenuation and frequency characteristics of maximum line length.


FIGURE 10: The ALBO impedance creates frequency dependent attenuation.

\section*{DESIGNING THE LC TANK OSCILLATOR}

The oscillator on-board the LIU-01 is based on a pulsed LC resonant tank and produces a continuous "square-wave" clock output even in the absence of an incoming data signal connected as shown in Figure 11, the oscillator input, Pin 4, oscillates sinusoidally about the 4 V oscillator bias, Pin 5 . The nominal oscillation frequency, \(f_{0}\), is given by the formula:

Equation 3
\[
f_{O}=\frac{1}{2 \pi} \sqrt{\frac{1}{L C}-\frac{1}{4 R^{2} C^{2}}}
\]
which takes into account the effect of the damping resistor, \(R\). The damping resistor is used to reduce the Q of the LC tank where:

Equation 4
\[
Q=R \sqrt{\frac{C}{L}}
\]


FIGURE 11: A simple LRC resonant tank oscillator is used by the LIU-01 to recover the encoded clock from an incoming data signal.

As the Q of the tank is reduced, the oscillation frequency becomes more easily pulled away from \(f_{0}\) by the synchronizing pulses of the Clock threshold comparators. A low Q, 2 to 10, is desirable for the receiver's oscillator because often the incoming data bit stream is timed at a clock rate slightly different from \(f_{0}\). The bit stream may also contain timing jitter where each data bit or packet of bits arrives with a slightly different clock timing. To ensure that no data bits are missed under these conditions, the LIU-01's oscillator must be flexible enough to track the clock frequency carried within the incoming bit stream. However, if the LIU-01's clock output is to be used to retransmit the recovered data, a higher Q, 10 to 30 , is recommended as it greatly reduces transmitted jitter while still remaining flexible enough to tolerate input signal jitter.

The damping resistor also determines the amplitude of the LC tank's oscillation. Assuming \(R\) is the only dissipative element in the tank, its value can be calculated as a function of the peak-to-peak oscillation amplitude on Pin 4:

Equation \(5 \quad R=\frac{\pi V_{p-p}}{4(720 \mu A)}\)
where \(720 \mu \mathrm{~A}\) equals the oscillator bias current, Iosc. To avoid driving the tank oscillation onto the oscillator clamping diode contained within LIU-01, \(\mathrm{V}_{\mathrm{p} \text {-p }}\) should be set less than \(1.2 \mathrm{~V}_{\mathrm{p} \text {-p }}\). Letting \(R=1.1 \mathrm{k} \Omega\) sets an optimum oscillation level of \(1 V_{p-p}\) for the LIU-01.
The values for \(L\) and \(C\) can be calculated by choosing the desired \(Q\) and \(f_{0}\) and then substituting Equation 4 into Equation 3. The generalized formulas for \(L\) and \(C\) become:
Equation \(6 \quad C=\frac{\sqrt{4 Q^{2}-1}}{4 \pi f_{0} R}\)
Equation 7
\[
L=\frac{C R^{2}}{Q^{2}}
\]

Note that to maintain a sustained oscillation during the absence of an incoming data bit stream, the Q of the LC tank must be greater than 1.


FIGURE 12: The LC tank is synchronized to the incoming data when the clock detector injection current, \(I_{I N J}\), is centered inside the oscillator's bias current pulse.

When an incoming data bit stream is of sufficient amplitude to cross the Clock detectors' thresholds, a pulse of current is injected into the tank to synchronize the oscillator frequency to that of the incoming encoded clock. When synchronization is achieved, the various voltage and current waveforms are aligned as shown in Figure 12.

For maximum noise and jitter immunity, the clock edge which latches data into the D-type output latches should appear centered in the period where valid data is present. This active clock edge, generated by the negative-going "zero crossing" of the oscillation voltage on \(\operatorname{Pin} 4\), which leads by \(90^{\circ}\) in phase the center of the synchronized data bit. To accommodate this phenomena, a capacitor is used on Pin 6 to delay the clock edge as it passes to the D-latches. For the LIU-01, the value of this capacitor is calculated as:

Equation \(8 \quad C_{D E L A Y}=\frac{1}{5 R_{D} f_{O}}-\frac{16 n s}{R_{D}}\)
taking into account the value of the internal delay resistor, \(R_{D}=\) \(1 \mathrm{k} \Omega\) nominal, and a small propagation delay associated with the logic gates inside the LIU-01.


FIGURE 13: The LIU-01 enables this 4-wire transceiver to recover T1 data at \(1.544 \mathrm{Mbits} / \mathrm{s}\) with an input signal level varying from OdB to less than \(-38 d B\). The ALBO/equalization network is compatible with unshielded \#22AWG twisted-pair wire measuring \(16 p f / f t\).

\section*{TYPICAL APPLICATIONS}

The circuit shown in Figure 13 is a complete bidirectional 4-wire T1 line interface. The LIU-01's oscillator tank is tuned to recover a 1.544 MHz clock with a Q of about 2.4 for excellent jitter tolerance. The line input network, including the preamplifier feedback loop and ALBO diodes, is designed to compensate for the losses and distortion of the \#22AWG unshielded twisted-pair wire transmission line whose characteristics of loss vs. frequency vs. length are shown in Figure 14. The goal of the receiver's equalization network is to allow the recovery of \(1.544 \mathrm{Mb} / \mathrm{s}\) T1 format with an input level that varies from 0 dB \(\left(6 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\right)\) to \(-38 \mathrm{~dB}\left(75 \mathrm{mV} \mathrm{V}_{\mathrm{p}-\mathrm{p}}\right)\) measured at a frequency \(1 / 2\) the data rate, 772 kHz . At 0 ft . of transmission line, the receiver's incoming signal is at 0 dB level with no frequency distortion. By 3000 feet, the signal is at -12 dB level and falling at \(-6 \mathrm{~dB} / \mathrm{oc}-\) tave, single-pole roll-off, between 770 kHz and 1.544 MHz . At 6000 feet of transmission line, the signal falls to -24 dB with a \(-12 \mathrm{~dB} /\) octave, double-pole frequency roll-off.
Data rate and transmission line characteristics play an important role in determining the maximum line length from which the LIU-01 can recover data. From Figure 14 it can be seen that \#22AWG twisted-pair wire exhibits much less loss and frequency distortion at lower frequencies. Thus, the LIU-01 can recover data from much longer transmission lines if a lower data rate is used. Similarly, using a transmission line with less loss and frequency distortion will allow the LIU-01 to recover higher speed data over longer line lengths.


FIGURE 14: Both line attenuation and frequencv distortion become worse as line length increases.

In the receiver's equalization network, \(\mathrm{R}_{7}\) and \(\mathrm{C}_{7}\) form one zero while \(R_{9}, R_{10}\) and \(C_{8}\) create a second zero in addition to signal gain. At long transmission line length, this provides a doublezero rise plus gain to equalize the line's double-pole roll-off and attenuation. At short line length, the two ALBO diodes will be driven ON by the increased input signal amplitude and will create two poles in the equalization network as well as attenuation. At 0 ft ., the two ALBO poles cancel the two network zeros, matching the line's flat frequency response and reducing the overall network gain to -12 dB to accomodate the peak threshold comparators. The oscilloscope photos in Figure 15a and \(b\) show both 0 dB and -36 dB incoming signal levels and the timing of the LIU-01 digital outputs.

While RCLK, RPOS, and RNEG can be connected directly to the receive inputs of the R8070 digital transceiver, an inverter gate must be used on RCLK when interfacing to the DS2180 which clocks in data on the negative edge of the received clock. To complete the line interface, a simple transmitter consisting of \(Q_{1}, Q_{2}\), and their Schottky diode clamps is driven through \(R_{16}\) and \(\mathrm{R}_{17}\) directly from the TPOS and TNEG outputs of the digital transceiver, as shown in Figure 13.


FIGURE 15: The LIU-01 receives the signal, as shown in (a), ranging in amplitude from OdB to \(-36 d B\) and produces TTL/CMOS compatible digital outputs (b).

When designing a system with the LIU-01 receiver, every precaution should be taken to minimize the exposure of the sensitive analog circuit inputs to high frequency noise. Both the ground plane and the signal traces should be placed on the componentside of the printed circuit board with the ground trace used to isolate the analog inputs from the digital outputs. All digital circuitry should be placed well away from the analog inputs.
Ideally though, the LIU-01's digital outputs should be connected directly to the receiving digital system by the shortest possible path to avoid the additional stray lnading and noise radiation of long digital traces. If more than two digital inputs are to be driven by any of the LIU-01's outputs, or if the output traces are over 3 inches long, it is recommended that a CMOS 74HCT08 placed adjacent to the LIU-01 be used to buffer its outputs.
The oscilloscope photos in Figure 16 show the LIU-01's preamplifier output, pin \#1, as it receives data patterns of a) 1-of-9 and b) QRSS at the end of 6000 ft . of transmission line. The nearly ideal equalization can be seen as the distinct half-sinusoidal pulses are recreated with no appreciable overshoot or undershoot resulting in the "wide-open" eye-pattern with better than 10 dB interference margin, or signal-to-noise ratio, capability. With careful circuit layout, digital clock noise has been held to only about 50 mV high frequency spikes. This same circuit can receive data without error from 0 ft . up to 9000 ft . of \#22AWG transmission line.


FIGURE 16: The LIU-01's preamplifier output, pin \#1, should produce half-sinusoidal pulses of recovered data signal when properly equalized for the transmission line. The circuit of Figure 13 has excellent response as shown here receiving at 6000 ft . a 1 -of-9 pattern, \(a\), and a QRSS pattern, \(b\).

In some applications, such as passive transmission line monitoring, the receiver must not terminate the line, but instead appears as a very high impedence load. To accomodate this need and still provide a low source impedence to the LIU-01, a buffer amplifier can be used as shown in Figure 17. The JFET input of BUF-03 presents a very high impedence to the transmission line while driving the equalization network with less than \(10 \Omega\) output impedence at 1.544 MHz . This buffering technique works well when analog supply voltages of at least \(\pm 8\) volts are available to power the buffer. Figure 18 shows another technique for buffering the LIU-01 from the transmission line using only a single +5 volt supply. The emitter-follower transistor, Q1, appears to the line to be about a \(50 \mathrm{k} \Omega\) impedence at 1.544 MHz .


FIGURE 17: The OP-42 provides high impedance input to the
equalization network without raising the source impedance to
FIGURE 17: The OP-42 provides high impedance input to the
equalization network without raising the source impedance to the LIU-01 preamplifier.

With a nominal collector current of 4 mA set by the \(500 \Omega\) emitter resistor, Q1 drives the LIU-01's network with about \(8 \Omega\) output impedence. The \(A C\) coupling capacitor, \(C_{C}\), is required to remove the DC level shift of Q1's base-emitter voltage drop.

In Figure 19, the LIU-01 is used as an in-line monitor allowing data and clock to be read from the transmission line while simultaneously retransmitting a regenerated 0 dB T1 signal. The data outputs RPOS and RNEG are logically recombined with RCLK by the 74 HCO which also acts directly as output line driver. The Schottky diode, \(\mathrm{D}_{1}\), along with \(\mathrm{R}_{1}\) and \(\mathrm{C}_{1}\) stretch the duty cycle of RCLK from a nominal \(43 \%\) to \(50 \%\) as required for T1 transmission.


FIGURE 18: Emitter-follower \(Q_{1}\) acts as buffer between the
equalization network and the transmission line while operating
FIGURE 18: Emitter-follower \(Q_{1}\) acts as buffer between the
equalization network and the transmission line while operating from only a +5 V supply.


FIGURE 19: The LIU-01 acts an in-line monitor/repeater using 74 HCOO as an output driver. \(D_{1}, R_{1}\), and \(C_{1}\) stretch the duty cycle of \(R C L K\) to \(50 \%\). The value of \(R_{1}\) depends on the operating data rate.

\section*{RPT-82/RPT-83}

\section*{FEATURES}
- Automatic ALBO Function
- Clock-Shutdown Clrcult (RPT-83)
- Low-Power Operation ( 100 mW )
- Pin Compatible with XR-C277

\section*{GENERAL DESCRIPTION}

The RPT-82/83 are integrated circuits that perform the active functions required for regenerative PCM repeaters. They can operate from less than 100 kHz to greater than 3 MHz . In PCM systems, information is transmitted by the presence or absence of bipolar pulses in specified time slots. The RPT-82/83 repeaters automatically adjust gain to optimize signal levels, determine if a pulse is present or not, and retransmit the reconstructed pulses.

The difference between the RPT-82 and the RPT-83 is that the RPT-83 contains a clock-shutdown circuit. This shutdown circuit senses the incoming signal level and disables the clock
drive if the incoming signal is below the level where accurate reconstruction is possible. This prevents noise or cross-talk from appearing as a valid signal that would be retransmitted.

PIN CONNECTIONS \& ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline ALBut & \multicolumn{2}{|l|}{16 Albo fllter} \\
\hline Preamp 2 & 15 vcc 1 & 16-PIN \\
\hline Ts & 14 lc tank & HERMETIC DIP \\
\hline & 133 OSCLLLATOR & (Q-Suffix) \\
\hline OUTPUTS & & \\
\hline & \(\left.{ }^{12}\right]_{\text {d }}^{\text {PHAFT }}\) & \\
\hline alog gnd 6 & 11) CAP & 16-PIN SO \\
\hline digital gnd 7 & 10 Vcc 2 & (S-Suffix) \\
\hline DRIVER 8 & 9 driver & \\
\hline
\end{tabular}

\section*{RPT-83 SIMPLIFIED SCHEMATIC}


\section*{RPT-82/RPT-83}


Junction Temperature .................................................... \(150^{\circ} \mathrm{C}\)
\begin{tabular}{lccc}
\hline PACKAGE TYPE & \(\Theta_{\mathrm{JA}}\) (Note 1) & \(\Theta_{\mathrm{JC}}\) & UNITS \\
\hline 16-Pin Hermetic DIP (Q) & 100 & 16 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(16-\) Pin \(\mathrm{SO}(\mathrm{S})\) & 111 & 35 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\Theta_{j A}\) is specified for worst case mounting conditions, i.e., \(\Theta_{j A}\) is specified for device in socket for CerDIP package; \(\Theta_{\mathrm{iA}}\) is specified for device soldered to printed circuit board for SO package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC} 1}=4.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=6.8 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted.
\(V_{\text {PIN } 6}=V_{\text {PIN } 7}=V_{\text {PIN } 13}=\) GND.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{RPT-82/RPT-83} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{SUPPLY} \\
\hline Supply Current & \(\mathrm{ICC1}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) ( Note 1) & 5.0 & 8.5 & 9.5 & mA \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{CC2}}\) & \(\mathrm{T}_{A}=+25^{\circ} \mathrm{C}\) ( Note 1) & 1.0 & 2.5 & 3.5 & mA \\
\hline Total Supply Current & \(\mathrm{CCC}_{1}+\mathrm{I}_{\mathrm{CC} 2}\) & \(\mathrm{T}_{A}=+25^{\circ} \mathrm{C}\) ( Note 1) & 6 & 11 & 13 & mA \\
\hline \multicolumn{7}{|l|}{PREAMPLIFIER} \\
\hline Preamplifier Open-Loop Gain \(\frac{\Delta V_{\text {PIN }}}{\Delta V_{\text {PIN } 2}}\) & A & Measure \(\Delta \mathrm{V}_{\text {Pin } 2}\) necessary to change pins from 1.9 V to 3.2 V & 44 & 48 & 51 & dB \\
\hline Preamplifier Bandwidth & \(\mathrm{B}_{\mathrm{w}}\) & 3dB Points (Note 2) & 3 & 5 & - & MHz \\
\hline Preamplifier Input Impedance & \(\mathrm{Z}_{\text {IN }}\) & & - & 600 & - & k \(\Omega\) \\
\hline Preamplifier Input Offset Voltage & \(\mathrm{V}_{\text {os }}\) & \(\mathrm{V}_{\text {PIN } 2}-\mathrm{V}_{\text {PIN } 3}\) (Note 1) & - & 1 & 15 & mV \\
\hline Preamplifier Output Impedance & \(\mathrm{Z}_{\text {OUT }}\) & (Note 2) & - & 80 & 150 & \(\Omega\) \\
\hline Preamplifier Output High & \(\mathrm{V}_{\text {OHA }}\) & \(\mathrm{V}_{\text {PIN } 4}\) with \(\mathrm{V}_{\text {PIN } 2}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 3}=2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 3.35 & 3.45 & 3.75 & v \\
\hline Preamplifier Output Low & \(\mathrm{V}_{\text {OLA }}\) & \(\mathrm{V}_{\text {PIN } 4}\) with \(\mathrm{V}_{\text {PIN } 2}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 3}=2.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 1.0 & 1.4 & 1.45 & V \\
\hline Preamplier Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & \(\mathrm{IPIN} 2^{\text {or } \mathrm{IPIN} \text { (Note 1) }}\) & - & 1 & 4 & \(\mu \mathrm{A}\) \\
\hline Preamplifier Input Offset Current & \(\mathrm{I}_{\mathrm{os}}\) & \(\mathrm{I}_{\text {PIN } 2}{ }^{-\mathrm{P}_{\text {PIN }} \text { ( }}\) ( (te 1) & - & 0.05 & 2 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{OUTPUT DRIVE} \\
\hline Output Voltage Swing & \(\mathrm{V}_{\text {OP }}\) & \(\mathrm{V}_{\text {PIN 8 High }}-\mathrm{V}_{\text {PIN 8 Low }} \cdot \mathrm{V}_{\text {PIN 9 High }}-\mathrm{V}_{\text {PIN 9 Low }}\) & - & 6 & - & V \\
\hline Output Voltage, Low & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{T}_{A}=+25^{\circ} \mathrm{C} . \mathrm{I}_{\text {LOAD }}=15 \mathrm{~mA}\) & 0.5 & 0.8 & 1.1 & V \\
\hline Differential Output Voltage, Low & \(\mathrm{V}_{\text {OLD }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} . \mathrm{I}_{\text {LOAD }}=15 \mathrm{~mA}\) & - & 0.02 & 0.15 & V \\
\hline Output Leakage Current & \(\mathrm{IOH}^{\text {O }}\) & \[
\begin{aligned}
& \mathrm{V}_{\text {PIN 14 }}=4.9 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 8}=\mathrm{V}_{\text {PIN } 9}=20 \mathrm{~V},(\text { Note } 1) \\
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & 0.05 & 50 & \(\mu \mathrm{A}\) \\
\hline Output Pulse Rise-Time & \(\mathrm{T}_{\text {os }}\) & (Note 2) & - & 30 & 50 & ns \\
\hline Output Pulse Fall-Time & \(\mathrm{T}_{\text {OF }}\) & (Note 2) & - & 10 & 60 & ns \\
\hline Output Pulse Width & \(\mathrm{P}_{\mathrm{w}}\) & At \(\mathrm{f}=1.544 \mathrm{MHz}\) & - & 324 & - & ns \\
\hline Pulse-Width Differential & \(\mathrm{P}_{\text {wo }}\) & (Note 2) & - & 3 & 12 & ns \\
\hline Bipolar Violations at Maximum Density & \(\mathrm{BV}_{1} \mathrm{MAX}\) & & - & 0 & - & - \\
\hline Bipolar Violations with Quasi-Random Input Pattern & \(\mathrm{BV}_{\mathrm{R}} \mathrm{MAX}\) & & - & 0 & - & - \\
\hline \multicolumn{7}{|l|}{CLOCK CIRCUIT} \\
\hline Tank Emitter-Follower Base Current & \(\mathrm{I}_{\text {TB }}\) & \(\mathrm{I}_{\text {PIN 14 }}, \mathrm{VP}_{\text {IN 14 }}=4.9 \mathrm{~V}\) (Note 1) & - & 4 & 15 & \(\mu \mathrm{A}\) \\
\hline Tank Input Impedance & \(\mathrm{Z}_{\text {INT }}\) & Measured from pin 14 to pin 15 & - & 300 & - & \(\mathrm{k} \Omega\) \\
\hline Oscillator Bias Current & losc & \(\mathrm{V}_{\text {PIN 14 }}=3.9 \mathrm{~V}\left(\mathrm{losc}^{-1} \mathrm{I}_{\text {P }}\right)(\) Note 1) & 10 & 30 & 50 & \(\mu \mathrm{A}\) \\
\hline Oscillator Injection Current & İNJ & \[
\begin{aligned}
& {\operatorname{Set~} \mathrm{V}_{\text {PIN } 4}-\mathrm{V}_{\text {PIN } 5} \pm 1.4 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 14}=3.9 \mathrm{~V}}_{\left(I_{\text {INJ }}-1 \mathrm{OSC}\right)}
\end{aligned}
\] & 60 & 160 & 190 & \(\mu \mathrm{A}\) \\
\hline Delay Circuit Resistor & \(\mathrm{R}_{\mathrm{d}}\) & Measured from pin 11 or pin 12 to pin 15,
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & 3.2 & 4.0 & 4.8 & k \(\Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC} 1}=4.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=6.8 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted.
\(\mathrm{V}_{\text {PIN } 6}=\mathrm{V}_{\text {PIN } 7}=\mathrm{V}_{\text {PIN } 13}=\) GND. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{RPT-82/RPT-83} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{MISCELLANEOUS} \\
\hline ALBO Threshold & \(\mathrm{V}_{\text {TA }}\) & Differential voltage, measured between pins 4 and 5 , required to activate the Peak Detector.
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & 1.35 & 1.5 & 1.65 & v \\
\hline Clock Threshold & \(V_{T C}\) & Differential voltage, measured between pins 4 and 5 , required to activate the Data Detector \(T_{A}=+25^{\circ} \mathrm{C}\) & 0.85 & 1.0 & 1.2 & v \\
\hline Data Threshold & \(\mathrm{V}_{\mathrm{TL}}\) & Differential voltage, measured between pins 4 and 5 , required to activate the Data Detector
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & 0.65 & 0.75 & 0.85 & V \\
\hline Clock Threshold as \% of ALBO Voltage & \(V_{\text {TC\% }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 67 & 73 & 78 & \% \\
\hline Data Threshold as \% of ALBO Voltage & \(\mathrm{V}_{\text {TL\% }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 46 & 54 & 58 & \% \\
\hline ALBO ON Voltage & \(V_{016}\) & Measured at pin 16, \(\left[\mathrm{V}_{\mathrm{p} 4}-\mathrm{V}_{\mathrm{p} 5}\right]=\mathrm{ALBO}\) Threshoid & 1.0 & 1.7 & 2.5 & V \\
\hline ALBO OFF Voltage & \(V_{\text {F16 }}\) & Measured at pin 16 and pin 1
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & - & - & 75 & mV \\
\hline Minimum ALBO Diode Resistance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MIN}\) & & - & 8 & - & \(\Omega\) \\
\hline Maximum ALBO Diode Impedance & \(\mathrm{R}_{\mathrm{D}}\) MAX & \(\mathrm{f}=1.544 \mathrm{MHz}\) & - & 30 & - & k \(\Omega\) \\
\hline ALBO Gain Range & \(\mathrm{A}_{\mathrm{m}}\) & (Note 3) & 36 & 48 & - & dB \\
\hline
\end{tabular}

NOTES:
1. \(\mathrm{V}_{\text {PIN }} 2=2.5 \mathrm{~V}\); adjust \(\mathrm{V}_{\text {PIN } 3}\) until \(\mathrm{V}_{\text {PIN } 4}=\mathrm{V}_{\text {PIN } 5}\).

\section*{FUNCTIONAL DESCRIPTION}

Bipolar-pulse transmission, the transmission of alternately positive and negative pulses, is used on repeater lines to remove the DC component present in unipolar PCM pulse trains. This also places the principal energy components in the \(0-1.544 \mathrm{MHz}\) band, as opposed to the \(0-3.088 \mathrm{MHz}\) band for
unipolar pulse trains. The absence of a DC component in bipolar pulse trains permits the repeater to be transformer-coupled to the repeater line and helps prevent time-shifting of the regenerator firing levels with variations in input pulse density (see Figure 1).

\section*{ENERGY SPECTRA OF BIPOLAR AND UNIPOLAR PULSE TRAINS}


Figure 1


The bipolar-PCM pulse train is transformer-coupled into the preamplifier as shown in the functional block diagram (Figure 2). The secondary of the input transformer is loaded with the proper terminating resistor, \(\mathrm{R}_{\mathrm{T}}\), to match the line impedance. One side of the transformer secondary is AC-coupled to ground by capacitor C 1 ; the other side of the secondary winding is in series with resistance \(\mathrm{R}_{\mathrm{S}}\). Resistor \(\mathrm{R}_{\mathrm{S}}\) and the RC network \(\mathrm{R}_{A} \mathrm{C}_{\mathrm{A}}\) are AC-coupled to the ALBO input by capacitor \(C 2\). The impedance of the ALBO (Automatic Line Build-Out) input to ground is governed by the amount of current through the ALBO diode. \(R_{S}\), in series with \(R_{A} C_{A}\), provides signal attenuation proportional to the current flowing through the ALBO diode. When minimum current flows through the A! tively isolated from ground and the input signal attentuation is minimal. The ALBO diode range of \(8 \Omega\) to \(30 \mathrm{k} \Omega\) provides compensation for line losses of approximately 5 dB to 41 dB .

The preamplifier stage amplifies the input signal and applies it to the three comparators labeled data detector, clock detector, and peak detector, respectively. Each comparator provides an output whenever the signal exceeds the trip point on both positive and negative pulses. Each comparator trips at a different threshold. The data detector is set to trip at the 54\% point; the clock detector trips at the \(73 \%\) point; and the peak detector trips at peak amplitude. Thresholds and waveforms are shown in Figure 3.
Current pulses from the peak detector are integrated by the capacitor in the ALBO filter. This causes a relatively constant
current to flow through the emitter follower and D1. In the RPT-83, a low voltage at the ALBO filter enables the clockshutdown circuit when there is no input signal. The clockshutdown circuit turns off the clock amplifier so that neither the regenerated clock, nor the strobe outputs, are sent to the flipflops. This prevents the RPT-83 from sending noise or crosstalk out as valid-appearing data pulses when the incoming data level is too low.

The clock detector output locks the oscillator to the input frequency. The following amplifier stages shape the oscillator

\section*{}


Figure 3

\section*{RPT-82/RPT-83}
output and shift it in time. The phase-shift capacitor is selected to provide additional phase-shift so that the strobe pulses will occur at the center of the incoming pulses. This provides optimum timing for determining if a " 1 " or a " 0 " is present. A 0 -to-30pF capacitor ( 10 pF is typical at 1.544 MHz ) will optimize the performance of the complete repeater.

The delayed regenerated clock and the data-detector outputs drive the input flip-flops and output transistors. The output transistors are coupled to the transmission line through an output transformer.

\section*{DETAILED DESCRIPTION}

\section*{PREAMPLIFIER}

The preamplifier performs two basic functions. The first is to raise the level of the incoming signal to the correct level to trip the comparators. The second is to provide frequency/gain compensation to enhance the signal-to-noise ratio of the incoming signal. The preamp is designed to be operated in a near open-loop condition. A limited amount of feedback is used to control the frequency response. The gain-phase relationship of the preamp (see Figures 4 and 5) implies that the feedback network must have 40 dB attenuation or more at 20 MHz and above to ensure stability.

\section*{ALBO}

To enable the preamp to operate open-loop with a wide range of signal levels, the ALBO diode is connected between the preamp input and ground. Since the ALBO-diode conductance is directly proportional to the ALBO-diode current, and the ALBO diode is driven by the peak detector, any signal in excess of that required to trip the peak detector will be shunted to ground through the ALBO diode. This automatic-gain-control function maintains the signal at the optimum level to operate the clock and data detectors.


Figure 4

The combination of \(R_{S}\) and \(R_{A}\), in parallel with both \(C_{A}\) and the series impedance of the ALBO diode, perform the following two functions: 1) the automatic-gain-control function previously described, and 2) the frequency/phase compensation for trans-mission-line losses.

\section*{FREQUENCY/PHASE COMPENSATION}

Frequency/phase compensation is desirable for three reasons:
1. If the bandwidth is wider than necessary, noise and crosstalk outside of the signal-frequency band will appear at the threshold detectors. Out-of-band signals increase the probability that an incorrect logic decision will be made. These incorrect logic decisions will increase the bit error rate.
2. Nonlinear phase-shifts in the transmission line may cause the signal to be distorted to the extent that bit errors occur. Phase compensation in the repeater can partly correct for this problem.
3. Large phase-shifts in the preamplifier at high frequencies can cause instability if not compensated for by the feedback network. (See Figures 4 and 5).

\section*{CLOCK DETECTOR}

The clock detector drives the clock-tank circuit with a pulse each time that the incoming signal is greater than \(73 \%\) of the average peak signal.

\section*{PEAK DETECTOR}

The peak detector drives the ALBO buffer and ALBO diode at the peak of the amplified " 1 " bits. Whenever the preamp AC-signal-output exceeds about 1.5 V peak-to-peak, the ALBO buffer becomes forward biased and drives current into both the ALBO diode and the ALBO filter. This closed-loop AGC action maintains the preamp input signal at about \(5 \mathrm{mVp}-\mathrm{p}\).


\section*{APPLICATION}

In a typical T1, 1.544 MHz repeater system (see Figure 6), the repeater is placed in series with a twisted-pair transmission line at distances of up to approximately 6000 feet. The power is supplied by a constant current of 60 mA that is sent commonmode down the transmission line. This constant current is separated from the signal by input transformer T 1 and output transformer T 2 , and is converted to voltages \(\mathrm{V}_{\mathrm{CC} 1}\) and \(\mathrm{V}_{\mathrm{CC} 2}\) by zener diodes \(Z_{D 1}\) and \(Z_{D 2}\). The signal is coupled into the input network by T1. One end of T1 is held at AC ground by C2; and the other end is terminated by the line-matching resistor R1. The line-matching resistor is followed with a resistive attenuator consisting of R2 and R3, and the ALBO series impedance R4. The two resistors, R2 and R3, isolate the changing ALBO-diode impedance from the transmission line such that the transmission line is always correctly terminated. Resistor R4, in series with the shunt ALBO-diode impedance, determines the amount of attenuation provided at any given ALBO-diode current. Capacitor C1 provides a shunt path to ground for signals that are above the signal frequency.

When the ALBO-diode impedance is high, the ALBO series and shunt impedances have very little effect, so the unattenuated signal is applied to the preamp input with only C 1 affecting the frequency response. When the ALBO-diode input impedance is reduced by higher signal levels, more of the input signal is shunted to ground through the ALBO shunt impedance.

The ALBO shunt impedance, C3 and R5, changes the input attenuation vs. frequency such that the system has more high frequency response at low signal levels, and less high frequency response at high signal levels. This change in bandwidth with signal level is intended to partially compensate for the increased high-frequency losses that occur in long transmission lines.
The bias feedback components between pin 4 and pin 2, consisting of C7, R7, and C2, operate as a DC self-biasing network. This C-R-C network prevents AC feedback and allows the preamp to establish a balanced input-and-output DC bias of 2.5 to 2.6 volts. Resistor R11 provides the DC path for biasing between pins 5 and 3.

Resistor R11 and capacitor C6 provide an AC feedback path. Resistors R10 and R11 act as an AC voltage divider that is shunted by the variable impedance of the resonant circuit comprised of L2 and C9. This frequency-selective feedback path, between pin 5 and pin 3, increases preamp gain at approximately 900 kHz which further improves the system signal-tonoise ratio. The beneficial effect of the frequency-selective network is shown in Figure 7. The lower trace is a typical input signal (all 1 's in this example) and the upper trace is the preamp output.
Figures 8 and 9 show the appearance of different preamp inputs measured at pin 5 . Figure 8 is typical of an all 1 's signal pattern with very little cross-talk or noise. Figure 9 shows a normal pattern of random 1's and 0's.
Due to the automatic-gain-control action of the ALBO circuitry, the peak amplitude is held constant for line losses of approximately 5 dB to greater than 36 dB . These signals are superimposed on a DC level of approximately 2.5 V .
The preamp output drives the clock detector (reference Figures 2 and 6) which drives the clock-tank circuitry (L1, C8, and R12). The signal at pin 14, a sine wave of 0.2 to \(1.0 \mathrm{Vp}-\mathrm{p}\) (depending upon the percentage of 1-bits), drives the clock amplifier. The phase-shift capacitor, C11, provides the additional phase shift so that this integrated and phase-shifted signal (Figure 10) will strobe the output flip-flops at the optimum time to determine if a 1 -bit is present. If a 1 -bit is present, outputs from the data detector and the strobe cause the flip-flops to drive alternate output transistors. This signal is coupled through the output transformer into the next section of transmission line (see Figure 11, all 1's; and Figure 12, a random 1-0 pattern).

Figure 13 is a scope photograph of the signals as observed at several locations in the system. All traces are DC coupled and referenced to zero volts at the bottom graticule line. All signals, except the output, are displayed at 1-volt-per-division. The output is shown at 2 -volts-per-division. The signal is all 1's. The phase relationships are typical for this type of repeater.
The signals shown are:
1. The preamp output at pin 5 .
2. The clock-tank at pin 14.
3. The phase-shifted clock at pin 11.
4. The output signal at pin 8.

R13, 14, 15, and C12 control ringing and overshoot in the output waveform.
The fault-locating winding with L3 and R16 is used in long-line systems to determine which repeater, in a large series of repeaters, has become defective.
The RPT-82 and RPT-83 can be used in a variety of systems over a wide range of frequencies. The low-frequency response is limited by the difficulty in maintaining useable \(Q\) in the clocktank circuit and by transformer-coupling losses. At high frequencies, the major limitation is the output-pulse rise-and-fall time.
The preamp is a high-gain, wide-bandwidth linear amplifier. Analog circuits do not have the noise rejection that is common with most digital circuits. To obtain best performance, certain precautions should be observed.


Figure 7


Figure 8


Figure 9


Figure 10


Figure 11


Figure 12


Figure 13

Circuit layout techniques used for R.F. amplifiers should be followed. Use of double-sided boards with all unused circuitboard area made into a ground plane is highly recommended. Keep input and output leads as far apart as possible, and signal runs as short as possible. Locate the attenuator network and the ALBO series impedance R4 as close to pin 2 as possible.
Power supply voltages \(\mathrm{V}_{\mathrm{CC} 1}\) and \(\mathrm{V}_{\mathrm{CC} 2}\) should be bypassed near pins 10 and 15 . A bypass capacitor between the \(\mathrm{V}_{\mathrm{CC} 2}\) connection on \(T_{2}\) and pin 7 is also recommended.

\section*{FEATURES}
- Automatic ALBO Function
- Low-Power Operation ( 100 mW )
- Wide Data Rate Range <100 kbit/s to >3 Mbit/s
- Compatible with T1, CEPT/E1, and T1C Systems
- Pin Compatible with XR-T445

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{ccc}
\hline \multicolumn{2}{c}{ PACKAGE } & \begin{tabular}{c} 
OPERATING \\
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline CERDIP & SO & XIND \\
\hline
\end{tabular}
\(\dagger\) Burn-in is available on extended industrial temperature range parts in CerDIP.
\({ }^{\dagger \dagger}\) For availability and burn-in information on SO packages, contact your local sales office.

\section*{GENERAL DESCRIPTION}

The RPT-85 is an integrated circuit that performs the active functions required for regenerative PCM repeaters. It can oper-
ate from less than 100 kHz to greater than 3 MHz . In PCM systems, information is transmitted by the presence or absence of bipolar pulses in specified time slots. The RPT-85 repeater automatically adjusts gain to optimize signal levels, determines if a pulse is present or not, and retransmits the reconstructed pulses.
For higher dynamic range performance and single supply designs, see RPT-86 and RPT-87.

PIN CONNECTIONS
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{ALBPOT \({ }^{\text {A }}\) - 16 ALBO FILTER} \\
\hline PREAMP \(\{+2\) & \(15 \mathrm{~V}_{\mathrm{CC} 1}\) & 16-PIN \\
\hline INPUTS \(\{-3\) & 14.10 & HERMETIC DIP \\
\hline PREAMP \(\{+4\) & 13 OSCILLATOR & (Q-Suffix) \\
\hline OUTPUTS \(\left\{\begin{array}{l}\text { - } \\ 5\end{array}\right.\) & \(12]\) PHASE & \\
\hline ANALOG GND 6 & \(11\}_{\text {CAP }}\) & 16-PIN SO \\
\hline DIGITAL GND 7 & \(10 \mathrm{~V}_{\mathrm{cc} 2}\) & (S-Suffix) \\
\hline DRIVER
OUTPUT & 9 DRIVER & \\
\hline
\end{tabular}

\section*{RPT-85 SIMPLIFIED SCHEMATIC}


\section*{RPT-85}
ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|}
\hline \multirow[b]{8}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline PACKAGE TYPE & \(\Theta_{\text {IA }}\) (Note 1) & \(\theta_{\text {jc }}\) & UNITS \\
\hline 16 -Pin Hermetic DIP (Q) & 100 & 16 & \({ }^{\circ} \mathrm{CN}\) \\
\hline \(16-\mathrm{Pin} \mathrm{SO}(\mathrm{S})\) & 111 & 35 & \({ }^{\circ} \mathrm{CN}\) \\
\hline
\end{tabular}

\section*{NOTE:}
1. \(\boldsymbol{\Theta}_{\mathrm{j}}\) is specified for worst case mounting conditions, i.e., \(\boldsymbol{\Theta}_{\mathrm{j}}\) is specified for device in socket for CerDIP package; \(\Theta_{j \mathrm{~A}}\) is specified for device soldered to printed circuit board for SO package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC} 1}=4.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=6.8 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted.
\(V_{\text {PIN } 6}=V_{\text {PIN } 7}=V_{\text {PIN } 13}=\) GND.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & RPT-85 TYP & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{SUPPLY} \\
\hline Supply Current & ICCl & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) (Note 1) & 5.0 & 8.5 & 9.5 & mA \\
\hline Supply Current & \(\mathrm{l}_{\mathrm{CC2}}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) (Note 1) & 1.0 & 2.5 & 3.5 & mA \\
\hline Total Supply Current & \(\mathrm{CcC1}^{+} \mathrm{ICC2}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) (Note 1) & 6 & 11 & 13 & mA \\
\hline \multicolumn{7}{|l|}{PREAMPLIFIER} \\
\hline Preamplifier Open-Loop Gain \(\frac{\Delta V_{\text {PIN } 5}}{\Delta V_{\text {PIN 2 }}}\) & \(A_{0}\) & Measure \(\Delta \mathrm{V}_{\text {PIN } 2}\) Necessary to Change Pins From 1.9V to 3.2V & 44 & 48 & 53 & dB \\
\hline Preamplifier Bandwidth & \(\mathrm{B}_{\mathrm{W}}\) & 3dB Points (Note 2) & 3 & 5 & - & MHz \\
\hline Preamplifier Input Impedance & \(\mathrm{Z}_{\text {IN }}\) & & - & 600 & - & k \(\Omega\) \\
\hline Preamplifier Input Offset Voltage & \(\mathrm{V}_{\mathrm{os}}\) & \(\mathrm{V}_{\text {PIN } 2}-\mathrm{V}_{\text {PIN }}\) ( (Note 1) & - & 1 & 15 & mV \\
\hline Preamplifier Output Impedance & \(\mathrm{Z}_{\text {OUT }}\) & (Note 2) & - & 80 & 150 & \(\Omega\) \\
\hline Preamplifier Output High & \(\mathrm{V}_{\text {OHA }}\) & \(\mathrm{V}_{\text {PIN } 5}\) with \(\mathrm{V}_{\text {PIN } 2}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 3}=2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 3.35 & 3.45 & 3.75 & V \\
\hline Preamplifier Output Low & \(\mathrm{v}_{\text {OLA }}\) & \(\mathrm{V}_{\text {PIN } 5}\) with \(\mathrm{V}_{\text {PIN } 2}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 3}=2.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 1.0 & 1.4 & 1.45 & \(\checkmark\) \\
\hline Preamplifier Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & \(\mathrm{I}_{\text {PIN } 2}\) or \(\mathrm{I}_{\text {PIN } 3}\) (Note 1) & - & 1 & 4 & \(\mu \mathrm{A}\) \\
\hline Preamplifier Input Offset Current & \(\mathrm{I}_{\mathrm{OS}}\) & \(\mathrm{I}_{\text {PIN 2 }}{ }^{-\mathrm{IPIN}}\) (Note 1) & - & 0.05 & 2 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{7}{|l|}{OUTPUT DRIVE} \\
\hline Output Voltage Swing & \(v_{\text {OP }}\) & \(V_{\text {PIN 8 High }}-V_{\text {PIN 8 Low }}\). \(V_{\text {PIN 9 High }}-V_{\text {PIN 9 Low }}\) & - & 6 & - & V \\
\hline Output Voltage, Low & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} . \mathrm{I}_{\text {LOAD }}=15 \mathrm{~mA}\) & 0.5 & 0.8 & 1.1 & V \\
\hline Differential Output Voltage, Low & \(\mathrm{V}_{\text {OLD }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} . \mathrm{I}_{\text {LOAD }}=15 \mathrm{~mA}\) & - & 0.02 & 0.15 & V \\
\hline Output Leakage Current & \({ }^{\mathrm{OHH}}\) & \[
\begin{aligned}
& V_{\text {PIN } 14}=4.9 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 9}=\mathrm{V}_{\text {PIN } 9}=20 \mathrm{~V}, \text { (Note 1) } \\
& \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & - & 0.05 & 50 & \(\mu \mathrm{A}\) \\
\hline Output Pulse Rise-Time & \({ }^{\text {tor }}\) & (Note 2) & - & 30 & 50 & ns \\
\hline Output Pulse Fall-Time & \({ }^{\text {tof }}\) & (Note 2) & - & 10 & 60 & ns \\
\hline Output Pulse Width & \(\mathrm{P}_{\mathrm{W}}\) & At \(\mathrm{f}=1.544 \mathrm{MHz}\) & - & 324 & - & ns \\
\hline Pulse-Width Differential & \(\mathrm{P}_{\text {WD }}\) & (Note 2) & - & 3 & 12 & ns \\
\hline Bipolar Violations at Maximum Density & \(B V_{1}\) MAX & & - & 0 & - & - \\
\hline Bipolar Violations with Quasi-Random Input Pattern & \(B V_{R} M A X\) & & - & 0 & - & - \\
\hline \multicolumn{7}{|l|}{CLOCK CIRCUIT} \\
\hline Tank Emitter-Follower Base Current & \(\mathrm{I}_{\text {TB }}\) & \(\mathrm{I}_{\text {PIN 14 }}, \mathrm{V}_{\text {PIN 14 }}=4.9 \mathrm{~V}\) (Note 1) & - & 4 & 15 & \(\mu \mathrm{A}\) \\
\hline Tank Input Impedance & \(\mathrm{Z}_{\text {INT }}\) & Measured From Pin 14 to Pin 15 & - & 300 & - & \(\mathrm{k} \Omega\) \\
\hline Oscillator Bias Current & Iosc & \(\mathrm{V}_{\text {PIN 14 }}=3.9 \mathrm{~V}\left(\mathrm{I}_{\left.\mathrm{OSC}^{-1} \mathrm{~T}_{\mathrm{B}}\right)}\right.\) (Note 1) & 10 & 30 & 50 & \(\mu \mathrm{A}\) \\
\hline Oscillator Injection Current & InJ & \[
\begin{aligned}
& \text { Set } V_{\text {PIN } 4}-V_{\text {PIN } 5} \pm 1.4 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 14}=3.9 \mathrm{~V} \\
& \left(I_{\text {INJ }}-I_{\text {OSC }}\right)
\end{aligned}
\] & 60 & 160 & 190 & \(\mu \mathrm{A}\) \\
\hline Delay Circuit Resistor & \(\mathrm{R}_{\mathrm{d}}\) & Measured From Pin 11 or Pin 12 to Pin 15, \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 3.2 & 4.0 & 4.8 & k \(\Omega\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC} 1}=4.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=6.8 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted.
\(\mathrm{V}_{\text {PIN } 6}=\mathrm{V}_{\text {PIN } 7}=\mathrm{V}_{\text {PIN } 13}=\) GND. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & RPT-85 TYP & MAX & UNITS \\
\hline \multicolumn{7}{|l|}{MISCELLANEOUS} \\
\hline ALBO Threshold & \(V_{\text {TA }}\) & Differential voltage, measured between pins 4 and 5 , required to activate the Peak Detector.
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & 1.35 & 1.5 & 1.65 & V \\
\hline Clock Threshold & \(V_{T C}\) & Differential voltage, measured between pins 4 and 5, required to activate the Data Detector.
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & 0.85 & 1.0 & 1.2 & V \\
\hline Data Threshold & \(\mathrm{V}_{\mathrm{TL}}\) & Differential voltage, measured between pins 4 and 5, required to activate the Data Detector.
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] & 0.65 & 0.75 & 0.85 & V \\
\hline Clock Threshold as \% of ALBO Voltage & \(V_{T C \%}\) & \(\mathrm{T}_{A}=+25^{\circ} \mathrm{C}\) & 67 & 73 & 78 & \% \\
\hline Data Threshold as \% of ALBO Voltage & \(\mathrm{V}_{\text {TL\% }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 46 & 54 & 58 & \% \\
\hline ALBO ON Voltage & \(\mathrm{V}_{016}\) & Measured at Pin 16, \(\left[\mathrm{V}_{\text {PIN } 4}-\mathrm{V}_{\text {PIN } 5}\right]=\) ALBO Threshold & 1.0 & 1.7 & 2.5 & V \\
\hline ALBO OFF Voltage & \(V_{F 16}\) & Measured at Pin 16 and Pin 1
\[
T_{A}=+25^{\circ} \mathrm{C}(\text { Note } 1)
\] & - & - & 75 & mV \\
\hline Minimum ALBO Diode Resistance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MIN}\) & & - & 8 & - & \(\Omega\) \\
\hline Maximum ALBO Diode Impedance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MAX}\) & \(f=1.544 \mathrm{MHz}\) & - & 30 & - & \(\mathrm{k} \Omega\) \\
\hline ALBO Gain Range & \(\mathrm{A}_{\mathrm{m}}\) & (Note 3) & 36 & 48 & - & dB \\
\hline
\end{tabular}

NOTES:
1. \(\mathrm{V}_{\text {PIN } 2}=2.5 \mathrm{~V}\); adjust \(\mathrm{V}_{\text {PIN } 3}\) until \(\mathrm{V}_{\text {PIN } 4}=\mathrm{V}_{\text {PIN } 5}\).

\section*{FUNCTIONAL DESCRIPTION}

Bipolar-pulse transmission, the transmission of alternately positive and negative pulses, is used on repeater lines to remove the DC component present in unipolar PCM pulse trains. This also places the principal energy components in the \(0-1.544 \mathrm{MHz}\) band, as opposed to the \(0-3.088 \mathrm{MHz}\) band for
unipolar pulse trains. The absence of a DC component in bipolar pulse trains permits the repeater to be transformer-coupled to the repeater line and helps prevent time-shifting of the regenerator firing levels with variations in input pulse density (see Figure 1).
2. Sample tested.
3. Guaranteed by design.


FIGURE 1: Energy Spectra of Bipolar and Unipolar Pulse Trains


FIGURE 2: Functional Block Diagram

The bipolar-PCM pulse train is transformer-coupled into the preamplifier as shown in the functional block diagram (Figure 2). The secondary of the input transformer is loaded with the proper terminating resistor, \(\mathrm{R}_{\mathrm{T}}\), to match the line impedance. One side of the transformer secondary is AC-coupled to ground by capacitor \(C_{1}\); the other side of the secondary winding is in series with resistance \(R_{S}\). Resistor \(R_{S}\) and the \(R C\) network \(R_{A} C_{A}\) are AC-coupled to the ALBO (Automatic Line Build-Out) input by capacitor \(\mathrm{C}_{2}\). The impedance of the ALBO input to ground is governed by the amount of current through the ALBO diode. R \(_{S}\), in series with \(R_{A} C_{A}\), provides signal attenuation proportional to the current flowing through the ALBO diode. When minimum current flows through the ALBO diode, \(\mathrm{C}_{2}\) is effectively isolated from ground and the input signal attenuation is minimal. The ALBO diode range of \(8 \Omega\) to \(30 \mathrm{k} \Omega\) provides compensation for line losses of approximately 5 dB to 41 dB .

The preamplifier stage amplifies the input signal and applies it to the three comparators labeled data detector, clock detector, and peak detector, respectively. Each comparator provides an output whenever the signal exceeds the trip point on both positive and negative pulses. Each comparator trips at a different threshold. The data detector is set to trip at the \(54 \%\) point; the clock detector trips at the \(73 \%\) point; and the peak detector trips at peak amplitude. Thresholds and waveforms are shown in Figure 3.

Current pulses from the peak detector are integrated by the capacitor in the ALBO filter. This causes a relatively constant cur-
rent to flow through the emitter follower and \(D_{1}\).
The clock detector output locks the oscillator to the input frequency. The following amplifier stages shape the oscillator output and shift it in time. The phase-shift capacitor is selected to provide additional phase-shift so that the strobe pulses will occur at the center of the incoming pulses. This provides optimum timing for determining if a " 1 " or a " 0 " is present. A 0 -to30 pF capacitor ( 10 pF is typical at 1.544 MHz ) will optimize the performance of the complete repeater.


FIGURE 3: Thresholds and Waveforms

The delayed regenerated clock and the data-detector outputs drive the input flip-flops and output transistors. The output transistors are coupled to the transmission line through an output transformer.

\section*{DETAILED DESCRIPTION}

\section*{PREAMPLIFIER}

The preamplifier performs two basic functions. The first is to raise the level of the incoming signal to the correct level to trip the comparators. The second is to provide frequency/gain compensation to enhance the signal-to-noise ratio of the incoming signal. The preamp is designed to be operated in a near open-loop condition. A limited amount of feedback is used to control the frequency response. The gain-phase relationship of the preamp (see Figures 4 and 5) implies that the feedback network must have 40 dB attenuation or more at 20 MHz and above to ensure stability.

\section*{ALBO}

To enable the preamp to operate open-loop with a wide range of signal levels, the ALBO diode is connected between the preamp input and ground. Since the ALBO-diode conductance is directly proportional to the ALBO-diode current, and the ALBO diode is driven by the peak detector, any signal in excess of that required to trip the peak detector will be shunted to ground through the ALBO diode. This automatic-gain-control function maintains the signal at the optimum level to operate the clock and data detectors.

The combination of \(R_{S}\) and \(R_{A}\), in parallel with both \(C_{A}\) and the series impedance of the ALBO diode, perform the following two
functions: 1) the automatic-gain-control function previously described, and 2) the frequency/phase compensation for transmission line losses.

\section*{FREQUENCY/PHASE COMPENSATION}

Frequency/phase compensation is desirable for three reasons:
1. Ifthebandwidthiswiderthannecessary, noiseandcrosstalkoutside of the signal-frequency band will appear at the threshold detectors. Out-of-band signals increase the probability that an incorrect logic decision will be made. These incorrect logic decisions will increase the bit error rate.
2. Nonlinearphase-shifts inthetransmission linemaycause the signal to be distorted to the extent that bit errors occur. Phase compensation in the repeater can partly correct for this problem.
3. Largephase-shifts inthe preamplifierathighfrequencies cancause instability if not compensated for by the feedback network (see Figures 4 and 5).

\section*{CLOCK DETECTOR}

The clock detector drives the clock-tank circuit with a pulse each time that the incoming signal is greater than 73\% of the average peak signal.

\section*{PEAK DETECTOR}

The peak detector drives the ALBO buffer and ALBO diode at the peak of the amplified "1" bits. Whenever the preamp AC-sigal-output exceeds about 1.5 V peak-to-peak, the ALBO buffer becomes forward biased and drives current into both the ALBO diode and the ALBO filter. This closed-loop AGC action maintains the preamp input signal at about \(5 \mathrm{mV}_{p-p}\).



FIGURE 4: Preamplifier Frequency Response


FIGURE 6: RPT-85 in Typical 1.544MHz T1 Repeater System

\section*{APPLICATION}

In a typical T1, 1.544MHz repeater system (see Figure 6), the repeater is placed in series with a twisted-pair transmission line at distances of up to anproximately 6000 feet The power is supplied by a constant current of 60 mA that is sent commonmode down the transmission line. This constant current is separated from the signal by input transformer \(T_{1}\) and output transformer \(T_{2}\), and is converted to voltages \(\mathrm{V}_{\mathrm{CC} 1}\) and \(\mathrm{V}_{\mathrm{CC} 2}\) by zener diodes \(\mathrm{ZD}_{1}\) and \(\mathrm{ZD}_{2}\). The signal is coupled into the input network by \(T_{1}\). One end of \(T_{1}\) is held at \(A C\) ground by \(C_{2}\); and the other end is terminated by the line-matching resistor \(R_{1}\). The line-matching resistor is followed with a resistive attenuator consisting of \(R_{2}\) and \(R_{3}\), and the ALBO series impedance \(R_{4}\). The two resistors, \(R_{2}\) and \(R_{3}\), isolate the changing ALBO-diode impedance from the transmission line such that the transmission line is always correctly terminated. Resistor \(R_{4}\), in series with the shunt ALBO-diode impedance, determines the amount of attenuation provided at any given ALBO-diode current. Capacitor \(\mathrm{C}_{1}\) provides a shunt path to ground for signals that are above the signal frequency.

When the ALBO-diode impedance is high, the ALBO series and shunt impedances have very little effect, so the unattenuated signal is applied to the preamp input with only \(\mathrm{C}_{1}\) affecting the frequency response. When the AlLOC diode input inipedance is reduced by higher signal levels, more of the input signal is shunted to ground through the ALBO shunt impedance.
The ALBO shunt impedance, \(C_{3}\) and \(R_{5}\), changes the input attenuation vs. frequency such that the system has more high frequency response at low signal levels, and less high frequency response at high signal levels. This change in bandwidth with signal level is intended to partially compensate for the increased high-frequency losses that occur in long transmission lines.

The bias feedback components between pin 5 and pin 2, consisting of \(C_{7}, R_{7}\), and \(C_{2}\), operate as a \(D C\) self-biasing network. This C-R-C network prevents AC feedback and allows the preamp to establish a balanced input-and-output DC bias of 2.5 to 2.6 volts. Resistor \(R_{11}\) provides the DC path for biasing between pins 4 and 3.

Resistor \(R_{11}\) and capacitor \(C_{6}\) provide an AC feedback path. Resistors \(R_{10}\) and \(R_{11}\) act as an AC voltage divider that is shunted by the variable impedance of the resonant circuit comprising \(L_{2}\) and \(C_{9}\). This frequency-selective feedback path, between pin 4 and pin 3, increases preamp gain at approximately 900 kHz which further improves the system signal-to-noise ratio. The beneficial effect of the frequency-selective network is shown in Figure 7. The lower trace is a typical input signal (all 1 's in this example) and the upper trace is the preamp output.
Figures 8 and 9 show the appearance of different preamp inputs measured at pin 4 . Figure 8 is typical of an all 1 's signal pattern with very little crosstalk or noise. Figure 9 shows a normal pattern of random 1 's and 0 's.

Due to the automatic-gain-control action of the ALBO circuitry, the peak amplitude is held constant for line losses of approximately 5 dB to greater than 36 dB . These signals are superimposed on a DC level of approximately 2.5 V .
The preamp output drives the clock detector (reference Figures 2 and 6 ) which drives the clock-tank circuitry ( \(L_{1}, C_{8}\), and \(R_{12}\) ). The signal at pin 14, a sine wave of 0.2 to \(1.0 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) (depending upon the percentage of 1-bits), drives the clock amplifier. The phase-shift capacitor, \(\mathrm{C}_{11}\), provides the additional phase shift so that this integrated and phase-shifted signal (Figure 10) will strobe the output flip-flops at the optimum time to determine if a 1 -bit is present. If a 1 -bit is present, outputs from the data detector and the strobe cause the flip-flops to drive alternate output transistors. This signal is coupled through the output transformer into the next section of transmission line (see Figure 11, all 1's; and Figure 12, a random 1-0 pattern).
Figure 13 is a scope photograph of the signals as observed at several locations in the system. All traces are DC coupled and referenced to zero volts at the bottom graticule line. All signals, except the output, are displayed at 1 -volt-per-division. The output is shown at 2 -volts-per-division. The signal is all 1's. The phase relationships are typical for this type of repeater.
The signals shown are:
1. The preamp output at pin 4.
2. The clock-tank at pin 14.
3. The phase-shifted clock at pin 11.
4. The output signal at pin 8 .
\(R_{13}, R_{14}, R_{15}\) and \(C_{12}\) control ringing and overshoot in the output waveform.
The fault-locating winding with \(L_{3}\) and \(R_{16}\) is used in long-line systems to determine which repeater, in a large series of repeaters, has become defective.

The RPT-85 can be used in a variety of systems over a wide range of frequencies. The low-frequency response is limited by the difficulty in maintaining useable \(Q\) in the clock-tank circuit and by transformer-coupling losses. At high frequencies, the major limitation is the output-pulse rise-and-fall time.

The preamp is a high-gain, wide-bandwidth linear amplifier. Analog circuits do not have the noise rejection that is common with most digital circuits. To obtain best performance, certain precautions should be observed.
Circuit layout techniques used for R.F. amplifiers should be followed. Use of double-sided boards with all unused circuitboard area made into a ground plane is highly recommended. Keep input and output leads as far apart as possible, and signal runs as short as possible. Locate the attenuator network and the ALBO series impedance \(R_{4}\) as close to pin 2 as possible.
Power supply voltages \(\mathrm{V}_{\mathrm{CC} 1}\) and \(\mathrm{V}_{\mathrm{CC} 2}\) should be bypassed near pins 10 and 15. A bypass capacitor between the \(\mathrm{V}_{\mathrm{CC} 2}\) connection on \(T_{2}\) and pin 7 is also recommended.


\section*{FIGURE 7}


FIGURE 8


FIGURE 9

\section*{RPT-85}


FIGURE 10


FIGURE 11


FIGURE 12


FIGURE 13

\section*{RPT-86/RPT-87}

\section*{FEATURES}
- Low Power Consumption ( 56 mW )
- Single-Supply Operation
- Wide Data Rate Range \(<100 \mathrm{kbit} / \mathrm{s}\) to \(>3 \mathrm{Mbit} / \mathrm{s}\)
- Dual ALBO Diodes; Dynamic Range >50dB
- Clock-Shutdown Circuit (RPT-87)

\section*{ORDERING INFORMATION \({ }^{\dagger}\)}
\begin{tabular}{cccc}
\hline & PACKAGE & & \begin{tabular}{c} 
OPERATING \\
TEMPERATURE
\end{tabular} \\
\hline CERDIP & PLASTIC & SO & RANGE \\
\hline RPT86FQ & RPT86FP & RPT86FS \(^{\dagger \dagger}\) & XIND \\
RPT87FQ & RPT87FP & RPT87FS \(^{\dagger \dagger}\) & XIND \\
\hline
\end{tabular}
\(\dagger\) Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP packages.
\# For availability and burn-in information on SO packages, contact your local sales office.

\section*{GENERAL DESCRIPTION}

The RPT-86 and RPT-87 are monolithic repeater circuits containing all the active functions required in regenerative PCM repeaters. These devices automatically adjust gain to optimize signal levels, determine if a pulse is present, and re-transmit the reconstructed pulses. The RPT-86 and RPT-87 operate at data rates from under \(100 \mathrm{kbit} / \mathrm{s}\) to over \(3 \mathrm{Mbit} / \mathrm{s}\) and are compatible
with T1 (1.544Mbit/s), CEPT/E1 (2.048Mbit/s), and T1C (3.152Mbit/s) systems.

A key feature of the RPT-86/RPT-87 repeaters is the ability to operate on a single supply of 5.6 V with a typical quiescent supply current of only 10 mA . In addition, the RPT-86 and RPT-87 have two Automatic Line Build-Out (ALBO) diodes coupled with a high-gain preamplifier that allows for a dynamic input signal range exceeding 50 dB .
The RPT-87 also contains a clock-shutdown circuit. This shutdown circuit senses the incoming signal level and disables the clock drive to the output latches if the incoming signal is below the level where accurate pulse reconstruction is possible. This prevents noise or crosstalk from being mistaken as valid data and retransmitted.

\section*{PIN CONNECTIONS}


\section*{FUNCTIONAL DIAGRAM}


\section*{RPT-86/RPT-87}

\begin{tabular}{|c|c|c|c|}
\hline PACKAGE TYPE & \(\Theta_{\text {jA }}\) (Note 1) & \(\theta_{j c}\) & UNITS \\
\hline 16-Pin Hermetic DIP (Q) & 100 & 16 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16-Pin Plastic DIP (P) & 82 & 39 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline 16-Pin SO (S) & 111 & 35 & \({ }^{\circ} \mathrm{CM}\) \\
\hline \begin{tabular}{l}
NOTE: \\
1. \(\Theta_{i A}\) is specified for wo device in socket for Ce soldered to printed cir
\end{tabular} & mounting cond P-DIP packa for SO packag & & cified for or device \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{C C}=5.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted. \(V_{\text {PIN } 7}=V_{\text {PIN } 13}=G N D\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{RPT-86F/RPT-87F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline \multicolumn{7}{|l|}{SUPPLY} \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{cc}}\) & (Note 1) & 5 & 9.8 & 10.5 & mA \\
\hline \multicolumn{7}{|l|}{PREAMPLIFIER} \\
\hline Preamplifier Open-Loop Gain & \(\mathrm{A}_{0}\) & & 46 & 49 & 54 & dB \\
\hline Preamplifier Bandwidth & \(\mathrm{B}_{\mathrm{w}}\) & -3 dB (Note 3) & 3 & 5 & - & MHz \\
\hline Preamplifier input Impedance, Differential & \(\mathrm{Z}_{\text {IN }}\) & \(\mathrm{f}=1.544 \mathrm{MHz}\) & - & 50 & - & k \(\Omega\) \\
\hline Preamplifier Input Offset Voltage & \(V_{\text {os }}\) & (Note 1) & - & 0.5 & 2.5 & mV \\
\hline Preamplifier Output Impedance & \(\mathrm{z}_{\text {OUT }}\) & (Note 2) & - & 200 & 300 & \(\Omega\) \\
\hline Preamplifier Output High & \(\mathrm{V}_{\text {OHA }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & 3.30 & 3.50 & - & v \\
\hline Preamplifier Output Low & \(\mathrm{v}_{\text {OLA }}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & - & 1.20 & 1.45 & V \\
\hline Preamplifier Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & (Note 1) & - & 1 & 4 & \(\mu \mathrm{A}\) \\
\hline Preamplifier Input Offset Current & Ios & (Note 1) & - & 0.01 & 0.1 & \(\mu \mathrm{A}\) \\
\hline Preamplifier Output Self-Bias Voltage & \(V_{D C}\) & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) (Note 1) & 2.35 & 2.45 & 2.60 & V \\
\hline \multicolumn{7}{|l|}{OUTPUT DRIVE} \\
\hline Output Voltage Low & \(\mathrm{v}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {LOAD }}=20 \mathrm{~mA}\) & 0.65 & 0.85 & 1.05 & v \\
\hline Differential Output Voltage, Low & \(V_{\text {OLD }}\) & \(\mathrm{I}_{\text {LOAD }}=20 \mathrm{~mA}\) & - & 0.02 & 0.1 & V \\
\hline Output Leakage Current & \(\mathrm{IOH}^{\text {O }}\) & \[
\begin{aligned}
& V_{\text {PIN 14 }}=4.9 \mathrm{~V}, \\
& V_{\text {PIN }}=V_{\text {PIN } 9}=20 \mathrm{~V} \\
& (\text { Note 1) }
\end{aligned}
\] & - & 0.05 & 50 & \(\mu \mathrm{A}\) \\
\hline Output Pulse Rise-Time & \(\mathrm{T}_{\mathrm{OR}}\) & (Note 2) & - & 30 & 50 & ns \\
\hline Output Pulse Fall-Time & \(\mathrm{T}_{\text {OF }}\) & (Note 2) & - & 10 & 60 & ns \\
\hline Output Pulse Width & \(\mathrm{P}_{\mathrm{w}}\) & \(\mathrm{f}=1.544 \mathrm{MHz}\) & - & 324 & - & ns \\
\hline Pulse-Width Differential & \(P_{\text {wD }}\) & (Note 2) & - & 3 & 12 & ns \\
\hline \multicolumn{7}{|l|}{CLOCK CIRCUIT} \\
\hline Tank Emitter-Follower Base Current & \(\mathrm{I}_{\text {т }}\) & \[
\begin{aligned}
& \mathrm{I}_{\text {PIN 14 }}, \mathrm{V}_{\text {PiN } 14}=4.9 \mathrm{~V} \\
& \text { (Note 1) }
\end{aligned}
\] & - & 3 & 10 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{C C}=5.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\), unless otherwise noted. \(\mathrm{V}_{\text {PIN } 7}=\mathrm{V}_{\text {PIN 13 }}=\) GND. Continued
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & & \[
\begin{aligned}
& \text { 36F/RPT-87F } \\
& \text { TYP }
\end{aligned}
\] & MAX & UNITS \\
\hline Oscillator Bias Current & Josc & \[
\begin{aligned}
& V_{\text {PIN } 14}=3.9 \mathrm{~V},\left(\mathrm{I}_{\mathrm{OSC}}-\mathrm{I}_{\mathrm{TB}}\right) \\
& (\text { Note 1) }
\end{aligned}
\] & 10 & 30 & 50 & \(\mu \mathrm{A}\) \\
\hline Oscillator Injection Current & I'NJ & \[
\begin{aligned}
& \text { Set } V_{\text {PIN } 6}-V_{\text {PIN } 5}= \pm 1.4 \mathrm{~V}, \\
& V_{\text {PIN } 14}=3.9 V_{,}\left(l_{\text {INJ }}-I_{\text {OSC }}\right)
\end{aligned}
\] & 80 & 110 & 140 & \(\mu \mathrm{A}\) \\
\hline Data Sampling Interval & \(\mathrm{T}_{\mathrm{DS}}\) & (Note 3) & - & 70 & 95 & ns \\
\hline Delay Circuit Resistor & \(\mathrm{R}_{\text {d }}\) & Measured from pin 11, or pin 12 to pin 15
\[
T_{A}=+25^{\circ} \mathrm{C}
\] & 3.6 & 4.4 & 5.2 & k \(\Omega\) \\
\hline Oscillator Bias Voltage & \(\mathrm{V}_{\text {BIAS }}\) & \(\mathrm{V}_{\text {PIN } 15}\) & - & 4.4 & - & v \\
\hline \multicolumn{7}{|l|}{ALBO} \\
\hline ALBO Threshold & \(V_{\text {TA }}\) & Differential voltage, measured between pins 6 and 5 , required to activate the Peak Detector. & 1.25 & 1.45 & 1.65 & v \\
\hline ALBO Threshold \(\pm\) Differential & \(V_{\text {TAD }}\) & & - & - & 100 & mV \\
\hline ALBO ON Voltage & \(V_{016}\) & Measured at pin 16, \(\left[V_{\text {PIN } 6}-V_{\text {PIN } 5}\right]=\) ALBO Threshold +20 mV & 1.0 & 1.6 & 2.5 & v \\
\hline ALBO OFF Voitage & \(V_{\text {F16 }}\) & \begin{tabular}{l}
Measured at pin 16, pin 1, and pin 2 \\
(Note 1)
\end{tabular} & - & - & 75 & mV \\
\hline Minimum ALBO Diode Resistance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MIN}\) & Forced \(\Delta l\) of 6 mA to 7 mA , measure voltage at pins 1 and 7 , Calculate \(\mathrm{R}_{\mathrm{D}}\) by \(1 / 2\). & - & 6 & 10 & \(\Omega\) \\
\hline Maximum ALBO Diode Resistance & \(\mathrm{R}_{\mathrm{D}} \mathrm{MAX}\) & \(\mathrm{f}=1.544 \mathrm{MHz}\) (Note 4) & 20 & 30 & - & \(\mathrm{k} \Omega\) \\
\hline ALBO Diode Impedance Matching & & \(\mathrm{R}_{\text {DMIN }} \leq \mathrm{R}_{\mathrm{D}} \leq \mathrm{R}_{\text {DMAX }}\) & - & 10 & - & \% \\
\hline \multicolumn{7}{|l|}{DATA / CLOCK THRESHOLDS} \\
\hline Clock Threshold & \(\mathrm{V}_{\text {TC }}\) & Differential voltage, measured between pins 6 and 5 , required to activate the Clock Detector. & 0.85 & 1.0 & 1.15 & V \\
\hline Clock Threshold as \% of ALBO Voltage & \(V_{T C \%}\) & & 63 & 69 & 75 & \% \\
\hline Data Threshold & \(\mathrm{V}_{\text {TL }}\) & Differential voltage, measured between pins 6 and 5 , required to activate the Data Detector. & 0.65 & 0.75 & 0.85 & V \\
\hline Data Threshold as \% of ALBO Voltage & \(\mathrm{V}_{\text {TL\% }}\) & & 46 & 51 & 56 & \% \\
\hline
\end{tabular}

\section*{NOTES:}
1. Preamplifier self-biased. \(\mathrm{V}_{\text {PIN } 3} \cong \mathrm{~V}_{\text {PIN } 4} \cong \mathrm{~V}_{\text {PIN } 5} \cong \mathrm{~V}_{\text {PIN } 6}\).
2. Sample tested.
3. Guaranteed by correlation to other tested parameters.
4. Guaranteed by design.


OPEN-LOOP GAIN vs TEMPERATURE


INPUT BIAS CURRENT vs TEMPERATURE


SUPPLY CURRENT vs TEMPERATURE



ALBO THRESHOLD vs TEMPERATURE

INPUT OFFSET CURRENT vs TEMPERATURE


OUTPUT LOW VOLTAGE ( \(\mathrm{V}_{\mathrm{OL}}\) ) vs TEMPERATURE


\section*{APPLICATIONS INFORMATION}

\section*{FUNCTIONAL DESCRIPTION}

The Preamplifier: The RPT-86 and RPT-87 repeater ICs contain a differential input, differential output preamplifier. From the differential input to the noninverting output, it behaves as a conventional op amp. The preamplifier has typically \(5 \mathrm{MHz},-3 \mathrm{~dB}\) bandwidth. Its open-loop gain-phase frequency response is shown in Figure 1. In order to operate the preamplifier under a stable condition, some amount of external feedback is necessary to control the frequency response. The open-loop frequency response suggests that the feedback network must have 40 dB attenuation or more at 20 MHz and above to ensure stability.


FIGURE 1: Gain-Phase Frequency Response of the Preamplifier

TABLE 1: Typical Preamp Gain/Phase Response
\begin{tabular}{lll}
\hline FREQUENCY (MHz) & AVOL(dB) & PHASE(DEG) \\
\hline 1.0 & 50 & -12 \\
1.544 & 50 & -20 \\
6.2 & 47 & -60 \\
20 & 39 & -119 \\
25.3 & 36.3 & -135 \\
45 & 29.5 & -180 \\
\hline
\end{tabular}


FIGURE 2: The differential outputs of the RPT-86/87 preamplifier swing symmetrically around a DC bias point of about \(2.5 \mathrm{~V} . V_{o}^{(-)}\)is inverted with respect to \(V_{O}^{(+)}\)about this point.

The RPT-86/87's preamp is designed to operate around a balanced DC common-mode bias level roughly equal to 2.5 V on both its inputs and outputs. This allows the outputs to achieve maximum swing when amplifying an AC-coupled, bipolar signal. It also produces zero differential preamp output voltage for zero input signal. Operating from a +5.6 V supply, the preamp outputs will balance at approximately +2.5 V allowing an output voltage swing of \(\pm 0.75 \mathrm{~V}\) around its bias level as illustrated in Figure 2.
Figures 3 and 4 show two methods of configuring the preamp to automatically self-bias both the inputs and outputs to an optimum level. The single resistor and capacitor used in Figure 3 extracts the DC average of the inverting output and feeds it back to the noninverting input to establish the input common-mode level. This negative feedback will force the outputs to center their swing around the DC level at which \(\mathrm{V}_{0}\) (Diff) \(=0 \mathrm{~V}\). This type of self-biasing is practical only when the preamp is passing a balanced, AC coupled, bipolar signal. If the preamp must preserve the DC level of an unbalanced, unipolar signal, then a selfbiasing scheme as is shown in Figure 4 is required. This network sets the input common-mode level by establishing the DC average of both differential outputs. In this way, the input commonmode level will always be that voltage at which \(\mathrm{V}_{0}\) (Diff) \(=0 \mathrm{~V}\) regardless of the input signal.


FIGURE 3: Preamp self-biasing for use with AC coupled, balanced bipolar signals.


FIGURE 4: Universal preamplifier self-biasing technique allowing unipolar signal amplification.

\section*{RPT-86/RPT-87}

Threshold Comparators: The RPT-86/87 contains three pairs of threshold comparators to monitor the differential outputs of the preamplifier. Each of the six comparators is set to detect a specific differential preamp output level. Three comparators measure positive differentials and three measure negative differentials. The individual threshold comparators are labeled as positive and negative Peak, Clock, and Data detector, as shown in Figure 5.


FIGURE 5: Six threshold comparators detect positive and negative differential preamp output levels.

The data Detector thresholds are set at \(50 \%\) of the Peak levels for maximum noise immunity. The outputs of these comparators contain the digital data and are presented to the output R-S flip-flops. The Clock Detector thresholds are set at 70\% of the Peak levels. When the Clock thresholds are reached, the comparators send a synchronization pulse to the on-board oscillator to lock its frequency and phase to that of the incoming signal. The peak detectors trip when the signal exceeds the peak thresholds. Peak Detector outputs are used to perform an AGC function to maintain a constant preamp peak output level. Thresholds and waveforms are shown in Figure 6.


FIGURE 6: Comparator Thresholds and Waveforms

ALBO: The ALBO function is driven from the Peak threshold detector outputs. The ALBO (Automatic Line Build-Out) circuitry consists of two current-driven diodes which act as variable impedance elements enabling the RPT-86/87 to close an AGC loop around the preamplifier. As a peak level is detected, a current pulse is sourced into the ALBO diodes. These pulses are averaged to a DC current by an external ALBO filter capacitor. As the current flowing through the diodes increases, their incremental impedance is lowered as described by the exponential I-V curve for a diode-connected NPN transistor shown in Figure 7. The impedance of the NPN transistor emitters which source the current to the ALBO diodes follows an identical curve. Because the bases of these transistors look like an AC short to ground by virtue of the external ALBO filter capacitor, the total AC impedance of each ALBO port looks like the parallel combination of two diodes.

Equation 1: \(R_{D} \cong \frac{0.026 \mathrm{~V}}{2 I_{D}}+R_{\text {STRAY }}\)
where \(I_{D}\) is equal to the DC current flowing through the diodes and \(R_{\text {STRAY }}\) represents the stray resistance inherent in the RPT\(86 / 87\), about \(3 \Omega\).
The longer a peak level is detected, the greater \(I_{D}\) becomes, lowering \(R_{D}\). When no peak levels are detected, the voltage on the ALBO filter capacitor becomes zero, shutting off current to the diodes. Under this condition, the stray pin capacitance of about 3 pF will limit maximum ALBO impedance. A 1.544 MHz signal will see an effective port ALBO impedance of about \(30 \mathrm{k} \Omega\).
In the RPT-87 only, a low voltage at the ALBO filter enables a clock-shutdown circuit when there is no input signal. The clockshutdown circuit disables the clock strobe, preventing it from latching the output flip-flops. This prevents the RPT-87 from sending false data that is triggered by noise or crosstalk when the incoming signal level is too low.


FIGURE 7: The incremental impedance of the diode-connected NPN transistor used as the ALBO diode is dependent on the DC bias current flowing through it.

The Oscillator: The RPT-86/87's on-board oscillator is designed to be free-running at a frequency, \(f_{0}\), set by an external inductor and capacitor across pins 14 and 15 , where \(f_{0}=1 /\) \((2 \pi \sqrt{L C})\). The phase and exact frequency of the oscillator are synchronized to the incoming data signal by the Clock threshold comparators. Each time the preamplifier's differential output exceeds the Clock thresholds, the comparator's outputs inject a current pulse into the LC tank oscillator aligning its oscillation with the incoming signal. During periods where no Clock levels are detected by the comparators, the LC tank's oscillation will relax back to its own resonant frequency. An internal comparator is used to square the LC tank's sinusoidal oscillation into digital level clock. This comparator incorporates a delay function (a capacitor across pins 11 and 12) that provides additional phase-shift so that the strobe pulses will occur at the center of the incoming pulses, thus allowing the user to control when the clock strobe will reach the output latches. This provides optimum timing for determining if a " 1 " or a " 0 " is present. A 0 to 30 pF capacitor ( 10 pF is typical at 1.544 MHz ) will optimize the performance of the complete repeater.

Data Output: When the incoming signal is detected as valid data, it is strobed into the two output R-S flip-flops. Their respective outputs are open-collector drivers that allows driving directly into a center-tapped isolation transformer. This recreates a full amplitude bipolar, AMI signal and transmits it down the next length of transmission line.

\section*{DESIGNING WITH THE RPT-86 AND RPT-87}

\section*{DESIGNING A WIDEBAND AMPLIFIER}

Figure 8 shows a typical configuration using the RPT-86/87's preamplifier to create a high-gain, wideband amplifier. The capacitor \(\mathrm{C}_{1}\) determines the amplifier's low frequency gain rolloff while resistors \(R_{1}\) and \(R_{2}\) set the \(A C\) closed-loop gain. At DC, the amplifier is in unity gain. A zero at \(\omega_{1}=1 /\left(R_{2} C_{1}\right)\) causes the \(A C\) gain to rise until a pole is reached at \(\omega_{2}=1 /\left(R_{1} C_{2}\right)\). The final value of closed-loop signal gain is equal to:

Equation 2: \(\left.A v C L=\frac{A v O L}{1+\left(\frac{A v O L}{R_{1}}\right.} \frac{R_{2}}{}\right)\)

To ensure preamp stability, the ratio \(R_{2} / R_{1}\) must be a minimum of 100 to a bandwidth of at least 20 MHz . Low value resistors should be used for \(R_{2}\) and \(R_{1}\) to minimize the effects of stray capacitance in the feedback loop. Since PC board applications exhibit at least \(2 p \mathrm{~F}\) of stray feedback capacitance (equal to about \(4 \mathrm{k} \Omega\) impedance at 20 MHz ), \(\mathrm{R}_{1}\) should be less than \(40 \Omega\).
Because the preamp's differential output voltage is monitored by the internal threshold comparators, any output offset will degrade the symmetry of positive and negative threshold levels. Operating the preamplifier in DC unity gain is instrumental in minimizing the output offset voltage. Offset can be further reduced by balancing the preamp's DC input source impedance.


FIGURE 8: Typical noninverting preamplifier gain configuration with self-biasing.

Preamp output loading in the form of feedback and biasing networks should also be balanced to ensure uniform inverting action between the two preamp outputs.

\section*{AGC USING THE ALBO DIODES}

The variable impedance action of the RPT-86/87's internal ALBO diodes can be used to create a wide dynamic range AGC loop with the preamplifiers as shown in Figure 9. While the preamp operates at a fixed AC gain, the input signal is variably attenuated by the impedance-divider networks of \(R_{1} / Z_{D 1}\) and \(R_{2} / Z_{D 2}\). As the input signal magnitude increases and the preamp's outputs cross the Peak thresholds, ALBO diode impedance decreases providing more signal attenuation prior to the preamplifier input. If input signal magnitude decreases, diode impedance will increase, reducing signal attenuation. The result is a constant preamp input level creating a constant preamp output amplitude.


FIGURE 9: By attenuating the input signal through impedance dividers, the ALBO network simulates the attenuation and frequency characteristics of maximum line length.

\section*{RPT-86/RPT-87}

The \(D C\) blocking capacitors \(C_{1}\) and \(C_{2}\) are required to remove, from the signal path, the DC bias voltage, \(O \mathrm{~V}\) to 0.8 V , of the ALBO diodes. These capacitors also create a frequency dependency by adding a pole/zero pair in the attenuation characteristics of each ALBO diode stage. Figure 10 illustrates the gain vs. frequency response of the first ALBO stage assuming that \(R_{1}<R_{2}\) and \(Z_{D 1}\) 《 \(R_{1}\). As \(Z_{D 1}\) changes depending on input signal amplitude, \(\omega_{Z}\) also changes. At \(Z_{D 1}=R_{D} M A X, \omega_{Z}=\omega_{P}\), and the stage gain equals unity with flat frequency response. At \(Z_{D 1}=R_{D} M I N\), there is maximum separation between \(\omega_{Z}\) and \(\omega_{P}\) and a maximum attenuation equal to approximately \(Z_{D 1} / R_{1}\). Combining the effects of two ALBO stages allows the programming of two variable-duration poles and a gain ranging from unity to \(\left(Z_{D 1} Z_{D 2}\right) /\left(R_{1} R_{2}\right)\).


FIGURE 10: The ALBO impedance creates frequency dependent attenuation.

\section*{DESIGNING THE LC TANK OSCILLATOR}

The oscillator on board the RPT-86/87 is based on a pulsed LC resonant tank and produces a continuous "square-wave" clock output even in the absence of an incoming data signal. Connected as shown in Figure 11, the oscillator input, Pin 14, oscillates sinusoidally about the 4 V oscillator bias, Pin 15. The nominal oscillation frequency, \(f_{0}\), is given by the formula:

Equation 3: \(f_{0}=\frac{1}{2 \pi} \sqrt{\frac{1}{L C}-\frac{1}{4 R^{2} C^{2}}}\)
which takes into account the effect of the damping resistor, \(R\). The damping resistor is used to reduce the Q of the LC tank where:

Equation 4: \(\quad \mathrm{Q}=\mathrm{R} \sqrt{\frac{\mathrm{C}}{\mathrm{L}}}\)
As the \(Q\) of the tank is reduced, the oscillation frequency becomes more easily pulled away from \(f_{0}\) by the synchronizing pulses of the Clock threshold comparators. Alow Q is desirable for the repeater's


FIGURE 11: A simple LRC resonant tank oscillator is used by the RPT-86/87 to recover the encoded clock from an incoming data signal.
oscillator because often the incoming data bit stream is timed at a clock rate slightly different from \(f_{0}\). The bit stream may also contain timing jitter where each data bit or packet of bits arrives with a slightly different clock timing. To ensure that no data bits are missed under these conditions, the RPT-86/87's oscillator must be flexible enough to track the clock frequency carried within the incoming bit stream.
The damping resistor also determines the amplitude of the LC tank's oscillation. Assuming \(R\) is the only dissipative element in the tank, its value can be calculated as a function of the peak-topeak oscillation amplitude on Pin 14:

Equation 5: \(\quad R=\frac{\pi V_{p-p}}{4(30 \mu A)}\)
where \(30 \mu \mathrm{~A}\) equals the oscillator bias current, \(\mathrm{I}_{\mathrm{osc}}\). To avoid driving the tank oscillation onto the oscillator clamping diode contained within the RPT-86/87, \(\mathrm{V}_{\mathrm{p}-\mathrm{p}}\) should be set less than \(1.2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\). Letting \(\mathrm{R}=24 \mathrm{k} \Omega\) sets an optimum oscillation level of \(1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}^{\mathrm{p}-\mathrm{p}}\) for the RPT-86/87.
The values for \(L\) and \(C\) can be calculated by choosing the desired \(Q\) and \(f_{o}\) and then substituting Equation 4 into Equation 3. The generalized formulas for \(L\) and \(C\) become:

Equation 6: \(\quad C=\frac{\sqrt{4 Q^{2}-1}}{4 \pi f_{0} R}\)
Equation 7: \(L=\frac{C R^{2}}{Q^{2}}\)
Note that to maintain a sustained oscillation during the absence of an incoming data bit stream, the Q of the LC tank must be greater than 1.
When an incoming data bit stream is of sufficient amplitude to cross the Clock Detector's thresholds, a pulse of current is injected into the tank to synchronize the oscillator frequency to that of the incoming encoded clock. When synchronization is achieved, the various voltage and current waveforms are aligned as shown in Figure 12.


FIGURE 12: The LC tank is synchronized to the incoming data when the clock detector injection current, \(I_{I N J}\), is entered inside the oscillator's bias current pulse.

\section*{TYPICAL APPLICATIONS}

The circuit shown in Figure 13 is a typical T1, 1.544Mbit/s repeater system. The repeater is placed in series with a \#22AWG unshielded, twisted-pair transmission line at distances of up to every 9,000 feet. The power is supplied by a constant current of 60 mA that is sent common-mode down the transmission line. This constant current is separated from the signal by input transformer \(\mathrm{T}_{1}\) and output transformer \(\mathrm{T}_{2}\), and is converted to a 5.6 V supply voltage that powers the RPT-86/87 by the Zener diodes \(Z_{D}\). The incoming signal is coupled into the input network by the transformer \(T_{1}\). One end of \(T_{1}\) 's secondary winding is held at \(A C\) ground by capacitors \(\mathrm{C}_{9}\) and \(\mathrm{C}_{10}\); and the other end is terminated by the line-matching resistor \(R_{1}\). The line-matching resistor is followed by a line equalization network, which includes the preamplifier feedback circuit and ALBO diodes. This network is designed to compensate for the losses and distortion of the \#22AWG twisted-


FIGURE 13: A complete 1.544Mbit/s T1 Repeater Design.
For additional details, see application note AN-140. (Note: for 2.048 Mbit/s E1 application, this same circuit works well to -44 dB . The only changes necessary are \(R_{1}=120 \Omega, C_{13}=\) 150 pF , and \(L_{1}=39 \mu \mathrm{H}\). See application note \(A N-118\) ).
pair wire transmission line whose characteristics of loss vs. frequency vs. length are shown in Figure 14. The goal of the repeater's equalization network is to allow the recovery of the \(1.544 \mathrm{Mbit} / \mathrm{s}\) T1 format data with an input level that varies from \(0 \mathrm{~dB}\left(6 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\right)\) to \(-36 \mathrm{~dB}\left(95 \mathrm{mV} \mathrm{p}_{\mathrm{p}-\mathrm{p}}\right)\) measured at a frequency \(1 / 2\) the data rate, or 772 kHz . As evidenced in Figure 14, at 0 feet of transmission line, the receiver's incoming signal has OdB attenuation with no frequency distortion. By 3000 feet, the signal amplitude reduces to -12 dB level and falling at \(-6 \mathrm{~dB} /\) octave, singlepole roll-off, between 770 kHz and 1.544 MHz . At 6000 feet of transmission line, the signal falls to -26 dB with -12 dB /octave, double-pole frequency roll-off.

Data rate and transmission line characteristics play an important role in determining the maximum line length from which the RPT\(86 / 87\) can recover data. From figure 14 it can be seen that \#22AWG twisted-pair wire exhibits much less loss and frequency distortion at lower frequencies. Thus, the RPT-86/87 can recover data from much longer transmission lines if a lower data rate is used. Similarly, using a transmission line with less loss and frequency distortion will allow the RPT-86/87 to recover higher speed data over longer line lengths.


FIGURE 14: Both line attenuation and frequency distortion become worse as line length increases.

In the repeater's equalization network, \(R_{2}, R_{3}\) and \(C_{1}\) form one zero while the preamo feedback, \(R_{7}, R_{9}, R_{2}, R_{10}, C_{5}, C_{0}\), and \(\mathrm{I}_{-2}\) create a second zero in addition to signal gain. At long transmission line length, this provides a double-zero rise plus gain to equalize the lines double-pole roll-off and attenuation. At short line length, the two ALBO diodes will be driven ON by the increased
input signal amplitude and will create two poles in the equalization network as well as attenuation. At 0 feet, the two ALBO poles cancel the two network zeros, matching the line's flat frequency response and reducing the overall network gain to -12 dB to accommodate the peak threshold comparators. The oscilloscope photos of Figure 15 show: a) both OdB and -36dB incoming signal levels; and b) the reconstucted data.


FIGURE 15: The RPT-86/87 receives the transmitted signal, as shown in (a), ranging in amplitude from OdB to \(-36 d B\). It then recovers and reconstructs the data for retransmission in (b).

In the repeater application of Figure 13, resistor \(\mathrm{R}_{1}\) terminates the incoming line matching its characteristic impedance. Because the preamplifier is operating at high gain over a wide bandwidth, impedances in the signal path must be kept as low as is practical to minimize their noise contributions. A low impedance at the preamp input also helps reduce the pick-up of stray radiated system noise including noise capacitively coupied irom the \(\bar{R} \bar{\Gamma} \bar{T}-86 / 8 /\) 's own digital outputs.

\section*{Digital Panel Meters Contents}
Page
Selection Guide ..... 5-2
Orientation ..... 5-3
AD2010 - Low Cost 3 1/2 Digit DPM for OEM Applications ..... 5-7
AD2021 - Low Cost 3 1/2 Digit Logic Powered DPM with LED Displays ..... 5-9
AD2026 - Low Cost 3 Digit Logic Powered DPM ..... 5-11

\section*{：Selection Guide \\ Digital Panel Meters}
\begin{tabular}{lllllll} 
& FS & \begin{tabular}{l} 
Data \\
Model
\end{tabular} & Digits & Fange & \begin{tabular}{l} 
Display \\
Type
\end{tabular} & Page
\end{tabular} Comments

\title{
Orientation Digital Panel Meters
}

A digital panel instrument is a self-contained instrument designed for panel mounting. It contains circuitry for measuring analog quantities, converting them to digital and providing a numeric readout. In addition, it usually provides data outputs for interfacing with a printer and/or a computer system. A digital panel meter measures voltage, generally with fractional-millivolt resolution.
A useful publication from Analog Devices may be helpful in understanding the issues involved in data conversion: AnalogDigital Conversion Handbook, third edition (1986, \$32.95). It is available from the Analog Devices Literature Center at P.O. Box 796, Norwood MA 02062.

A DPM samples the input voltage periodically, converts that voltage to digital, and displays the corresponding reading visually. A digital panel meter, then, consists of four basic functional sections: the input section, including signal conditioning and analog to digital conversion circuitry; the display; the data outputs and the power supply.

\section*{Processing the Input Signal}

The primary function of the input section is to convert an analog input voltage into a digital signal for display. Besides this basic function, the input section also buffers the input to provide a high input impedance, prevent circuit damage in overvoltage conditions, reject both normal-mode and common-mode noise on the input signal, compensate for large variations in operating temperature and sometimes even measure the ratio of two separate input voltages.
The analog to digital conversion scheme used on most DPMs is the dual-slope type due to its inherent stability and normal-mode noise rejection. The dual-slope converter can also be used to measure the ratio of two input voltages in some DPM designs. Lower-resolution DPMs sometimes use staircase or single slope converters which require RC filtering of the input signal for a normal-mode-noise rejection.
The input of the DPM may be single-ended, differential or floating. Single-ended inputs measure the input voltage with respect to input common and may require some care in application to avoid ground loop problems. To prevent ground loops, some of Analog Devices' DPMs use a "limited differential input," where a resistor separates analog and digital grounds allowing up to 200 mV of common-mode voltage and providing up to 60 dB of common-mode rejection.

\section*{Displaying the Data - Digital Outputs}

Once the input signal is digitized, it is decoded and displayed on a digital readout. Analog Devices DPMs use large sevensegment light-emitting diode (LED) displays.
DPM full-scale range, including overrange, is defined by the number of digits and polarity. In mixed-fraction designations (e.g., \(31 / 2\) digits), a full digit is one capable of displaying any numeral from 0 through 9 . The fraction generally means the ratio of the display's maximum leading digit to the power of two that corresponds to the number of overrange bits; for example, a \(31 / 2\)-digit meter's maximum reading is 1999 , a \(43 / 4\)-digit meter's maximum reading is 39999 .
Since the visual display of a DPM must be in a decimal format, counter chips used in DPM conversion circuitry are generally
binary-coded decimal (BCD) types. The data output format depends on the circuit design of the meter; for example, the AD2010 has parallel BCD data outputs with all BCD bits available simultaneously, while the AD2021 has character-serial outputs each BCD digit is gated onto a single set of parallel output lines in sequence. The latter technique requires fewer connections and simplifies data interfacing.
Digital data outputs from DPMs are generally compatible with DTL or TTL logic systems; many DPMs are also compatible with CMOS logic.

\section*{Control}

The kinds and number of control inputs and outputs - and their interpretation - may differ from one model to another, but they are well defined on the data sheets. Examples of typical control functions that may be found in DPMs include triggering of conversions, external hold, decimal points (jumper or logicprogrammable), display blanking and status output.

\section*{Understanding Performance Specifications}

Resolution, Accuracy and Stability - these three specs are very important in the selection of a DPM. Although more digits may mean more resolution, the digits themselves are useless unless the accuracy is sufficient for the digits to have real meaning. Therefore, accuracy and resolution should be comparable.
Besides temperature variations, there are three components of DPM inaccuracy: zero offset error, gain error and quantization error. In any device using a counter and clock to determine a digital output, there is always a potential \(\pm 1\) count error in the output. This is caused by the timing of the input gate of the counter; when the gate closes asynchronously with the clock, a clock pulse that occurs just as the gate closes may or may not be counted, hence the fixed \(\pm 1\) digit inaccuracy.
Zero-level offsets in the analog circuitry cause errors specified as a percentage of full-scale reading. These errors can be corrected by a zero-calibration potentiometer requiring periodic resetting.
Gain variations occur as a function of signal level in the analog circuitry and produce errors which are specified as a percentage of the reading. These are the hardest errors to design out of a DPM circuit, but they can be minimized by component specification and selection. A range potentiometer is used for periodic adjustment of the gain.
Since all the electronic components used in the design of a DPM have some temperature dependence, one can expect the accuracy of the DPM to be affected by changes in operating temperature. If automatic zero correction circuitry is not used, the zero level may drift with temperature. Variations in the reference voltage circuitry and its associated switches will cause changes in the gain of the DPM, but careful selection and matching of components can minimize this error.
To illustrate these specifications, consider a \(31 / 2\) digit DPM (1999 counts full scale). The resolution of the unit is the value of one digit, 1 part in 2000 or \(0.05 \%\) of full scale. If the accuracy is comparable to the resolution (exclusive of digital indecision), the DPM should have a maximum error of \(\pm 0.05 \% \pm 1\) digit.

Temperature coefficient specifications for a DPM should be very good to maintain the accuracy. A tempco of only \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \(\left(0.005 \% /{ }^{\circ} \mathrm{C}\right)\) will produce an additional error of \(\pm 0.05 \%\) over a range of only \(\pm 10^{\circ} \mathrm{C}\).

Since each manufacturer tends to use a different method of specifying accuracy and temperature coefficients, specifications must be expressed in common terms to be comparable.

\section*{DEFINITIONS - DPM TERMS \& SPECIFICATIONS}

Accuracy(Absolute): DPMs are calibrated with respect to a reference voltage which is in turn calibrated to a recognized voltage standard. The absolute accuracy error of the DPM is the tolerance of the full-scale set point referred to the absolute voltage standard.

Accuracy (Relative): Relative accuracy error is the difference between the nominal and actual ratios to full scale of the digital output corresponding to a given analog input. See also: Linearity.
Bias Current: The current required from the source at zero signal input by the input circuit of the DPM. Bias current is normally specified at typical and maximum values. Analog Devices' DPMs using transistor input circuitry are biased current sinks.
Binary Coded Decimal (BCD): Data coding where each decimal digit is represented by a group of 4 binary coded digits (called "quads"). Each quad has bits corresponding to \(8,4,2\) and 1 and 10 permissible levels with weights \(0-9\). BCD is normally used where a decimal display is needed.
Bipolar: A bipolar DPM measures inputs which may be of either positive or negative polarity and automatically displays the polarity as well as the magnitude of the input voltage on the readout.

Character Serial BCD: Multiplexed BCD data outputs, where each digit is gated sequentially onto four common output lines.
Common-Mode Rejection: A differential-input DPM will reject any input signals present at both input terminals simultaneously if they are within the common-mode voltage range. Commonmode rejection is expressed as a ratio and usually given in dB . (CMR = \(20 \log\) CMRR 120 dB of common-mode rejection.) (CMRR \(=10^{6}\) ) means that a 10 V common-mode voltage is processed as though it were an additive differential input signal of \(\bar{i} \hat{U} \mu \overline{\mathrm{~V}}\) magnitude.
Common-Mode Voltage: A voltage that appears in common at both input terminals of a device, with respect to its ground.
Conversion Rate: The frequency at which readings may be processed by the DPM. Specifications are typically given for internally clocked rates and maximum permissible externally-triggered rates.

Conversion Time: The maximum time required for a DPM to complete a reading cycle, specified for the full-scale reading.
Dual-Slope Conversion: An integrating A/D conversion technique in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time.

Then a reference input is switched to the integrator, and integrates "down" from the level determined by the unknown, until a "zero" level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined integrating period.
Input Impedance: The complex ratio of signal voltage to signal current at the input terminals. For dc measuring DPMs, the input is measured at dc. For ac measuring DPMs, it is expressed as a dc resistance shunted by a specified capacitance.
Linearity: The conventional definition for nonlinearity of a DPM is the deviation from a "best" straight line which has been fitted to a calibration curve. Analog Devices defines nonlinearity as the deviation from a straight line drawn between the zero and full-scale end points. Not only is this an easier method for customer calibration, it is also a more conservative method of specifying nonlinearity.


Normal-Mode Rejection: Filtering or integrating the input signal improves noise rejection of undesired signals present at the analog high input. Normal-mode rejection is expressed as the ratio of the actual value of the undesired signal to its measured value over a specified frequency range. (NMR \((\mathrm{dB})=20 \log\) NMRR, e.g., NMR \(=40 \mathrm{~dB}\) means an attenuation of 100:1.)
Overload: An input voltage exceeding the full-scale range of the DPM produces an overload condition. An overload condition is usually indicated by conspicuous manipulation of the display such as all dashes, flashing zeros, etc. On a \(31 / 2\) digit DPM with a range of \(199.9 \mathrm{mV}, \mathrm{a} \geq 200 \mathrm{mV}\), signal will produce an overload condition.
Overrange: An input signal that exceeds all nines on a DPM, but is less than an overload. On a \(31 / 2\) digit DPM with a full-scale range of 199.9 mV , the all-nines range is \(0-99.9 \mathrm{mV}\), and signals from \(100-199.9 \mathrm{mV}\) are said to fall in the \(100 \%\) overrange region. Some DPMs have higher overrange capability. A 3 3/4 digit DPM has a full-scale range of 3.999 or \(300 \%\) overrange.

Overvoltage Protection: The input section of the DPM must provide protection from large overloads. Specifications are given for sustained dc voltages that can be tolerated.

Parallel BCD: A data output format where all digital outputs are available simultaneously.

Range (Temperature Operating): The range of temperatures over which the DPM will meet or exceed its performance specifications.

Range (Full Scale): The range of input signals that can be measured by a DPM before reaching an overload condition. A \(31 / 2\) digit DPM's full-scale range consists of three digits (all-nines range) and 100 percent overrange capability.
Ratiometric: Dual Slope DPMs compare voltage inputs to a stable internal reference voltage. In some systems, the voltage being measured is a function of another voltage, and accurate measurements should be made as the ratio of the two voltages. Some DPMs provide inputs for external reference voltages for ratiometric measurements.

Resolution: The smallest voltage increment that can be measured by a DPM. It is a function of the full-scale range and number of digits of a DPM. For example, if a \(31 / 2\) digit DPM has a resolution of 1 part in \(2000(0.05 \%)\) over a full-scale range of 199.9 mV , the DPM can resolve 0.1 mV .
\begin{tabular}{lcl} 
Digits & Counts(F.S.) & Resolution(\% F.S.) \\
\(21 / 2\) & 199 & \(0.5 \%\) \\
3 & 999 & \(0.1 \%\) \\
\(31 / 2\) & 1999 & \(0.05 \%\) \\
\(33 / 4\) & 3999 & \(0.025 \%\) \\
4 & 9999 & \(0.01 \%\) \\
\(41 / 2\) & 19999 & \(0.005 \%\) \\
\(43 / 4\) & 39999 & \(0.0025 \%\)
\end{tabular}

Temperature Coefficient: The additive error term (ppm \({ }^{\circ}{ }^{\circ} \mathrm{C}\) or \(\%\) Reading \(/{ }^{\circ} \mathrm{C}\) ) caused by effects of variations in operating temperature on the electronic characteristics of the DPM.

Unipolar Input DPM: A DPM designed to measure input voltages of only one polarity.


Grounding Configurations of DPMs

\section*{Low Cost, 3 1/2 Digit DPM for OEM Applications} AD2010

\section*{FEATURES}

LED Display with Latched Digital Outputs Small Size, Lightweight
Automatic Zero Correction; Max Error: 0.05\% \(\pm 1\) Digit
High Normal Mode Rejection: 40dB @ 50 or \(\mathbf{6 0 H z}\)
Optional Ratiometric Operation
Leading " 0 " Display Blanking
5VDC Powered

\author{
APPLICATIONS \\ Medical/Scientific/Analytic Instruments \\ Data Acquisition Systems \\ Industrial Weighing Systems \\ Readouts in Engineering Units \\ Digital Thermometers
}

\section*{GENERAL DESCRIPTION}

Analog Devices' model AD2010 represents an advance in price/ performance capabilities of \(31 / 2\) digit digital panel meters. The AD2010 offers \(0.05 \% \pm 1\) digit maximum error with bipolar, single ended input, resolution of \(100 \mu \mathrm{~V}\), and a common mode rejection ratio of 60 dB (CMRR) at \(\pm 200 \mathrm{mV}\) (CMV).

The AD2010 features a light-emitting-diode (LED) display with a full scale range of 0 to \(\pm 199.9\) millivolts, latched digital data outputs and control interface signals, and leading zero display blanking. Automatic-zero correction circuitry measures and compensates for offset and offset drift errors, thereby providing virtually no error. Another useful feature of the AD2010 is its 5 V dc operation. The AD2010 can operate from the users' 5 V dc system supply, thereby eliminating the shielding and decoupling needed for line powered units when the ac line must be routed near signal leads.
To satisfy most application requirements, the conversion rate of the AD2010 is normally 4 readings per second. However, an external trigger may be applied to vary the sampling rates from a maximum of 24 readings per second dow.. co an indefinite hold time. The AD2010 can also be connected for automatic conversion at its maximum conversion rate. During conversion, the previous reading is held by the latched logic. The numeric readout is available as BCD data. Application of the metering system in a computer or data logging system is made easy with the availability of the "overrange," "polarity," "overload," and "status" signals.

A simplified block diagram of the AD2010, illustrating the features described above is shown in Figure 1.



Figure 1. Simplified Functional Block Diagram

\section*{IMPROVED NOISE IMMUNITY, ACCURACY AND ZERO STABILITY}

Dual-slope integration, as used in the AD2010 and as described in the theory of operation section, offers several design benefits.
- Conversion accuracy, for example, is independent of both the timing capacitor value and the clock frequency, since they affect both the up ramp and down ramp integration in the same ratio.
- Normal mode noise at line frequencies or its harmonics is rejected since the average value of this noise is zero over the integration period.
- To achieve zero stability, a time interval during each conversion is provided to allow the automatic-zero correction circuitry to measure and compensate for offset and offset drift errors, thereby, providing virtually no zero error.

DISPLAY OUTPUT
- Display consists of four LED's ( \(0.27^{\prime \prime}\) ( 6.9 mm ) high). for data digits plus \(100 \%\) overrange and polarity indication.
- Overload - three data digits display zeros and flashes.
- Decimal Points - selectable at input connector.
- Leading " 0 " Display Blanking - controlled externally.

INPUT
- Full Scale Range - 0 to \(\pm 199.9\) millivolts
- Automatic Zero
- Automatic Polarity
- Bias Current - 3nA
- DC Impedance \(-100 \mathrm{M} \Omega\)
- Overvoltage Protection - 20 V sustained, 50 V momentary without damage
- Decimal Points (3) - illuminate with logic " 1 ", extinguish with logic " 0 ".
ACCURACY
- Maximum Error \(-0.05 \%\) of reading \(\pm 1\) digit
- Resolution - 0.1 millivolt
- Temperature Range -0 to \(+50^{\circ} \mathrm{C}\) operating \(-30^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) storage
- Temperature Coefficient \(- \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)

NORMAL MODE REJECTION
- 40 dB @ 60 Hz

COMMON MODE REJECTION
- 60 dB @ \(\pm 200 \mathrm{mV}\)

CONVERSION RATE
- External Trigger - up to 24 conversions per second
- Internal Trigger - 4 conversions per second
- Automatic - A new conversion is initiated automatically upon completion of conversion in process; conversion rate will vary from \(24 / \mathrm{sec}\) to \(40 / \mathrm{sec}\) depending on input magnitude
- Hold and Read upon command.

CONVERSION TIME
- Normal Conversion - 42 ms max (full scale input)
- Overload Conversion - 62ms max

INTERFACE SIGNALS
- DTL/TTL Compatible
\begin{tabular}{lcc} 
& IN & OUT \\
logic "0"" & \(<0.8 \mathrm{~V}\) & \(<0.4 \mathrm{~V}\) \\
logic "1" & \(>2.0 \mathrm{~V}\) & \(>2.4 \mathrm{~V}\)
\end{tabular}
- Inputs

External Trigger - Operation in the "External Trigger" mode requires that the "External Hold" input be a logic " 0 " or ground.

Negative Trigger Pulses - Applying a logical "low" to the "HOI.D" input disables the internal trigger \(A\) negative trigger pulse (logic " 1 " to logic " 0 ") of \(1.0 \mu\) s minimum applied to the "EXT TRIGGER" input will initiate conversion in the same manner as the internal oscillator. The external trigger should not be repeated, however, until the "status" indicates completion of the conversion in process.
Positive Trigger Pulses - The "HOLD" input can be used to trigger the AD2010 from a "normally low" signal with the "EXT TRIGGER" input open or logic " 1 ". Following a "hold" a new reading will be initiated on the leading edge of the "hold" signal. Thus, a momentary positive pulse on the "HOLD" input can be used to trigger the AD2010. The drift correct interval, however, begins on the trailing edge of the positive pulse, so if the pulse width exceeds 1 ms , the conversion will actually be initiated by the internal trigger.

Specifications subject to change without notice.

Maximum Conversion Rate - Automatic - The AD2010
can also be connected for automatic conversion at its maximum conversion rate by connecting the "status" output back into the "hold" input. In this manner the status signal going high at the end of one conversion immediately initiates a new conversion. The pulses appearing on the status line can be used to step a multiplexer directly, since the built-in drift-correct delay of 8.33 ms will allow settling of the input prior to conversion. A logic " 0 " applied to the "EXT TRIGGER" will inhibit the automatic trigger mode.
External Hold - Logic " 0 " or ground applied to this input disables the internal trigger and the last conversion is held and displayed. For a new conversion under internal control the input must be opened or at logic " 1 ". For a new conversion under external control, a positive pulse of less than 1.0 ms can be applied (as previously explained).

OUTPUTS
- 3 BCD Digits (8421 Positive True) - latched - 3TTL loads
- Overrange - logic " 1 " - latched - 6TTL loads, indicates overrange.
- Overload - logic " 0 " indicates overload ( \(>199.9 \mathrm{mV}\) ) logic " 1 " - latched - 6TTL loads, indicates data valid.
- Polarity - logic " 1 " - latched - 6TTL loads, indicates positive polarity input.
- Status - logic " 0 " - conversion in process logic " 1 " - latched - 6TTL loads, indicates conversion complete.
POWER
- \(+5 \mathrm{~V} \mathrm{dc} \pm 5 \%, 500 \mathrm{~mA}\)

WARM UP
- Essentially none to specified accuracy

ADJUSTMENTS
- Range porentiometer for full scale calibration. Calibration recommended every six months.

SIZE
- \(3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 0.84^{\prime \prime} \mathrm{D}(76.2 \times 45.7 \times 21.3 \mathrm{~mm})\) (overall depth for case and printed circuit board extension is \(1.40^{\prime \prime}\) ( 35.6 mm )).

ORDERING GUIDE
- AD2010 - Standard AD2010 as described above - tuned for peak normal mode rejection at 60 Hz and its harmonics.

WEIGHT
- \(4 \mathrm{oz} .(113.5 \mathrm{gm})\)

OVERALL DIMENSIONS
All dimensions are given in inches and (mm).


\section*{FEATURES}

\author{
"Second Generation" MOS-LSI Design Large 0.5" (13mm) LED Displays \\ +5VDC Logic Powered \\ \(\pm 1.999 \mathrm{~V}, \pm 199.9 \mathrm{mV}\) or \(\pm 19.99 \mathrm{~V}\) Full Scale Ranges \\ Limited Differential Input \\ Low Power Consumption: 2.0 Watts \\ Small Size, Industry Standard Case Design
}

\section*{APPLICATIONS}

\author{
General Purpose Logic Powered DPM Applications \\ Portable Applications Requiring Low Power Consumption
}

\section*{GENERAL DESCRIPTION}

The AD2021 is a low cost, \(31 / 2\) digit, +5 V dc logic powered digital panel meter with large LED displays. While designed for general purpose DPM applications, the small size, light weight and low power consumption of the AD2021 make it an ideal digital readout for modern, compact instrument designs.

\section*{THE BENEFITS OF "SECOND GENERATION" DESIGN}

The AD2021 is designed around MOS-LSI (Metal-Oxide-Semiconductor, Large Scale Integration) integrated circuits, which greatly reduce the number of components, and thereby the size, and reduce power consumption to 2.0 watts. Both the lower power consumption and fewer interconnections between components promise greatly increased reliability, and the circuit design maintains the performance and features of earlier DPMs. Large 0.5 inch ( 13 mm ) LED displays offer the visual appeal of gas discharge displays with the ruggedness and lifetime of all solid state devices.

\section*{EXCELLENT PERFORMANCE AND EASY APPLICATION} The AD2021 measures input voltage over a full scale range of \(\pm 1.999 \mathrm{~V}\) dc or \(\pm 199.9 \mathrm{mV}\) dc ("S" option) with an accuracy of \(\pm 0.05 \%\) reading \(\pm 0.025 \%\) full scale \(\pm 1\) digit. Using the "limited differential" input first used on Analog Devices' AD2010, the AD2021 prevents ground loop problems and provides 35 to 50 dB of common mode rejection at common mode voltages up to \(\pm 200 \mathrm{mV}\). Normal mode rejection is 40 dB at 50 Hz to 60 Hz .
BCD data outputs are provided in a bit parallel, character serial format compatible to CMOS logic systems. For those applications requiring parallel BCD data, schemes for making the serial to parallel conversion are available. Controls to hold readings, select decimal points and blank the display are provided.

\section*{DESIGNED AND BUILT FOR RELIABILITY}

The AD2021 is packaged in Analog Devices' logic powered DPM case size, only 1.25 inches ( 32 mm ) deep. The small size of this DPM makes it easy to accommodate in any instrument design, and since several other manufacturers now use the same panel cutout for logic powered DPMs, this industry standardization allows mechanical second sourcing. In addition, the


AD2021 uses the same pin connections as the AD2010 (except in BCD outputs, of course) as a convenience to allow updating designs to take advantage of the second generation design and larger display of the AD2021. Each AD2021 receives a full one week failure free burn-in before shipment.


Figure 1. AD2021 Bit Parallel Character Serial to Full Parallel Data Conversion. AD2021 Pin Connections Are Shown in Parentheses.

\section*{DISPLAY OUTPUT}
- Light emitting diode, planar seven segment display readouts, \(0.5^{\prime \prime}(13 \mathrm{~mm})\) high for three data digits, \(100 \%\) overrange and negative polarity indication. Overload indicated by flashing display, polarity remains valid.
- Decimal points selectable at input connector.
- Display blanking on three data digits (does not affect overrange digit, polarity sign of decimal points).
ANALOG INPUT
- Configuration: bipolar, limited differential
- Full Scale Range: \(\pm 1.999 \mathrm{~V}\) or \(\pm 199.9 \mathrm{mV}\) (" S " option) \(\pm 19.99 \mathrm{~V}\) (" \(V\) " option)
- Automatic Polarity
- Auto Zero
- Input Impedance: \(100 \mathrm{M} \Omega\) ( \(1 \mathrm{M} \Omega-\) "V" option)
- Bias Current: 50pA
- Overvoltage Protection: \(\pm 50 \mathrm{~V}\) dc, sustained

\section*{ACCURACY}
- \(\pm 0.05 \%\) reading \(\pm 0.025 \%\) full scale \(\pm 1\) digit \(^{1}\)
- Resolution: \(1 \mathrm{mV}, 10 \mathrm{mV}\) ("V" option) or \(100 \mu \mathrm{~V}\) ("S" option)
- Temperature Range \({ }^{2}\) : 0 to \(+50^{\circ} \mathrm{C}\) operating; \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) storage
- Temperature Coefficient: Gain: 50ppm \(/{ }^{\circ} \mathrm{C}\)

Zero: auto zero
- Warm-Up Time to Rated Accuracy: less than one minute
- Settling Time to Rated Accuracy: 0.4 second

NORMAL MODE REJECTION
- 40 dB at \(50-60 \mathrm{~Hz}\)

COMMON MODE REJECTION
- AD2021: \(35 \mathrm{~dB}(\mathrm{dc}-10 \mathrm{kHz})\)
- AD2021/S: \(50 \mathrm{~dB}(\mathrm{dc}-10 \mathrm{kHz})\)
- AD2021/V: 15 dB (dc -10 kHz )

COMMON MODE VOLTAGE
- \(\pm 200 \mathrm{mV}\)

CONVERSION RATE
- 5 conversions per second
- Hold and read on command

\section*{CONTROL INPUTS}
- Display Blanking: (TTL, DTL compatible, 2 TTL loads). Logic " 0 " or grounding blanks the three data digits only, not the decimal points, overrange digit (if on) and polarity sign. Logic " 1 " or open circuit for normal operation. Display blanking has no effect on output data and the display reading is valid immediately upon removal of a blanking signal.
- Hold: (CMOS, DTL, TTL compatible, 1LP TTL load). Logic " 0 " or grounding causes the DPM to cease conversions and display the data from the last conversion. Logic " 1 " or open circuit for normal operation. After the "Hold" input is removed, one to two conversions are needed before the reading is valid.
- Decimal Points: Grounding or Logic " 0 " will illuminate the desired decimal point. External drive circuitry must sink 35 mA peak at a \(25 \%\) duty cycle when the decimal points are illuminated.

DATA OUTPUTS (See Application Section for details on data outputs)
- BCD Data Outputs: (CMOS, LP TTL or LP Schottky compatible), bit parallel, character serial format.
- Digit Strobe Outputs: (CMOS, DTL, TTL compatible, one TTL load). Logic " 1 " on any of these lines indicates the output data is valid for that digit.
- Polarity Output: (CMOS, TTL, DTL compatible, one TTL load). Logic " 1 " indicates positive polarity input, logic " 0 " indicates negative polarity.
- Status: (CMOS or LP TTL compatible). When this signal is at Logic " 1 ", the output data is valid.
- Clock: (CMOS, DTL, TTL compatible, one TTL load). The clock signal is brought out to facilitate conversion from character serial to parallel data.
- INTERFACING DATA OUTPUTS. The BCD data outputs are in a bit parallel, character serial format. There are four' BCD bit outputs ( \(1,2,4,8\) ) and four digit outputs \(\left(10^{0}, 10^{1}\right.\), \(10^{2}, 10^{3}\) ). The BCD digits are gated onto the output lines sequentially, and the BCD bits are valid for the digit whose digit line is high. The data is valid except when being updated which occurs within 2 milliseconds after the status line goes low.

\section*{REFERENCE OUTPUT}
- A \(6.4 \mathrm{~V} \pm 5 \%\) analog reference output is made available. This reference should be buffered and filtered if use in external circuitry is desired.

\section*{POWER INPUT}
\(\bullet+5 \mathrm{~V}\) dc \(\pm 5 \%, 1.45\) watts
CALIBRATION ADJUSTMENTS (See Application Section for calibration instructions)
- Gain
- Zero
- Recommended recalibration interval: six months

SIZE
- \(3^{\prime \prime} \mathrm{W} \times 1.8^{\prime \prime} \mathrm{H} \times 1.33^{\prime \prime} \mathrm{D}(76 \times 46 \times 34 \mathrm{~mm})\)
- \(1.90^{\prime \prime}(48 \mathrm{~mm})\) overall depth to rear of card edge connector.
- Panel cutout required: \(3.175^{\prime \prime} \times 1.810^{\prime \prime}(80.65 \times 45.97 \mathrm{~mm})\).

\section*{WEIGHT}
- 4 ounces, ( 115 grams)

OPTIONS - ORDERING GUIDE
- Input Voltage Range: AD2021-1.999V dc Full Scale AD2021/S - 199.9mV dc Full Scale
AD2021/V - 19.99V dc Full Scale

\section*{CONNECTOR}
- 30 pin, \(0.156^{\prime \prime}\) spacing card edge connector. Viking 2VK15D/1-2 or equivalent.
- Optional: Order AC1501

NOTES
\({ }^{1}\) Guaranteed at \(25^{\circ} \mathrm{C}\) and nominal supply voltage
\({ }^{2}\) Guaranteed
Specifications subject to change without notice.

\title{
Low Cost, 3 Digit Logic Powered DPM
}

\section*{\(\square\)}

Third Generation \(1^{2}\) L LSI Design
Logic Powered (+5 V DC)
Large 0.56" Red Orange LEDs
Balanced Differential Input/Floating
1000 V, CMV
Terminal Block Interface (AC Version)
High Reliability: >250,000 Hour MTBF
Small Size and Weight
Low Cost

\section*{GENERAL DESCRIPTION}

The AD2026 is specifically designed to provide a digital alternative to analog panel meters. The AD2026 is logic powered ( +5 V dc ). Most of the analog digital circuitry is implemented on a single \(\mathrm{I}^{2} \mathrm{~L}\) LSI chip, the AD2020. Only 13 additional components are required to complete the AD2026. The entire assembly is mounted on a single \(3^{\prime \prime} \times 15 / 8^{\prime \prime}\) PCB.
The AD2026 offers as a standard feature, \(0.56^{\prime \prime}\) high LED Displays. Brightness is enhanced due to the Red Orange lens. In addition to the Red Orange lens, the AD2026 is also available with a dark red lens for applications where maximum brightness is not required and minimum backlighting is desired.
A unique patented case design utilizes molded-in fingers, both to capture the PCB in the case and to provide snap-in mounting of the DPM in a standard panel cutout. No mounting hardware of any kind is used. The AD2026 occupies less than \(1^{\prime \prime}\) of space behind the panel.

\section*{EXCELLENT PERFORMANCE}

The AD2026 offers the instrument designer digital accuracy, resolution and use of readout while occupying less space than its analog counterpart. Other features of analog meters such as reliability and instantaneous response are retained in the AD2026.
The AD2026 measures and displays inputs from -99 mV to +999 mV , with an accuracy of \(0.1 \%\) of reading \(\pm 1\) digit. Zero shift is less than one bit over the full operating temperature range, resulting in the same performance as a DPM with auto zero. The balanced differential input of the AD2026 rejects common-mode voltages up to 200 mV , enough to eliminate most ground loop problems.

\section*{WIRING CONNECTIONS}

For Balanced Differential operation with the AD2026, connect input as shown in Figure 1. The common-mode loop must provide a return path for the bias currents internal to the AD2026. The resistance of this path must be less than \(100 \mathrm{k} \Omega\) and total common-mode voltages must not exceed 200 mV .

\section*{AD2026-SPECIFICATIONS}
(typical at \(+25^{\circ} \mathrm{C}\) and nominal supply voltage unless otherwise noted)

\section*{DISPLAY OUTPUT}
- Light Emitting Diode, Planar Seven Segment Display Readouts, \(0.56^{\prime \prime}\) ( 14.6 mm ) High (Orange)
- Overload Indication: EEE
- Negative Indication: -XX
- Negative Overload Indication: - - -
- Decimal Points: Three (3) Selectable at Input Connector

ANALOG INPUT
- Configuration: Balanced Differential Input
- Full-Scale Range: -99 mV to +999 mV
- Automatic Polarity
- Input Impedance: \(100 \mathrm{M} \Omega\)
- Bias Current: 100 nA
- Overvoltage Protection: \(\pm 15\) V dc, Sustained

\section*{ACCURACY}
- \(\pm 0.1 \% \pm 1\) Digit \(^{1}\)
- Resolution: 1 mV
- Temperature Range \({ }^{2}:-10^{\circ} \mathrm{C}\) to \(+60^{\circ} \mathrm{C}\) Operating: \(-25^{\circ} \mathrm{C}\) to \(+80^{\circ} \mathrm{C}\) Storage
- Temperature Coefficient: Gain: \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)

Zero: \(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) (Essentially Auto Zero)
- Warm-Up Time to Rated Accuracy: Instantaneous
- Settling Time to Rated Accuracy: 0.3 sec for Full Input Voltage Swing
COMMON-MODE REJECTION
( \(1 \mathrm{k} \Omega\) Source Imbalance, DC to 1 kHz )
- \(50 \mathrm{~dB}, \pm 200 \mathrm{mV}\) Common-Mode Voltage

\section*{CONVERSION RATE}
- 4 Conversions per Second
- Hold and Read On Command

\section*{CONTROL INPUTS}

Display Blanking/Display Power Input: The display of the AD2026 can be blanked by removal of power to the display power input, with no effect on conversion circuitry. If external logic switching is used, the display requires 110 mA peak ( 85 mA Average) when illuminated.

Hold: When the Hold input is at Logic " 0 ," grounded or open circuit, the AD2026 will convert at 4 conversions per second. If a voltage of 0.6 V to 2.4 V is applied to this input, the DPM will stop converting and hold the last reading. A \(12 \mathrm{k} \Omega\) resistor in series with this input to +5 V will provide the proper voltage input.

\section*{DECIMAL POINT}
- To Illuminate Decimal Points Ground Appropriate Pin (A, B or 3)
POWER INPUT \({ }^{3}\)
- Converter: \(+5 \mathrm{~V} \pm 5 \%, 0.2\) Watts Typ; 0.33 Watts Max
- Display: \(+5 \mathrm{~V} \pm 40 \%\), 0.45 Watts Typ; 0.75 Watts Max

CALIBRATION ADJUSTMENTS
- Gain
- Zero
- Recommended Recalibration Interval: Six Months

\section*{SIZE}
- \(3.43^{\prime \prime} \mathrm{W} \times 2.0^{\prime \prime} \mathrm{H} \times 0.85^{\prime \prime} \mathrm{D}(87 \times 52 \times 22 \mathrm{~mm})\)
- \(0.88^{\prime \prime}\) ( 22 mm ) Overall Depth to Rear of Connector
- Panel Cutout Required: \(3.175 \pm 0.015^{\prime \prime} \times 1.810 \pm 0.015^{\prime \prime}\) \((80.65 \pm 0.38 \times 45.97 \pm 0.38 \mathrm{~mm})\)
WEIGHT
- 1.8 Ounces (53 Grams)

\section*{CONNECTIONS}

A 10 -Pin T\&B/Ansley \(609-1000 \mathrm{M}\) with Two Feet of 10 Conductor Ribbon Cable Is Available. Order AC2618.

Conductor to Pin A Is Color Coded. Sequence of Ribbon
Connections Is A, \(1, B, 2, C, 3\), etc.
ORDERING GUIDE
AD2026-11
Lens \({ }^{4}\)
\begin{tabular}{lll} 
Red Lens & 1 & ENTER \\
Red Orange Lens & 2 &
\end{tabular}

\section*{NOTES}
\({ }^{1}\) Guaranteed at \(+25^{\circ} \mathrm{C}\) and nominal supply voltage.
\({ }^{2}\) Guaranteed.
\({ }^{3}\) When the same power supply is used to power both display and converter,
\(+5 \mathrm{~V}, \pm 5 \%, 0.65\) watts typical, 0.9 watts max is required.
\({ }^{4}\) No Charge Options.
Specifications subject to change without notice.

UUTLINE DIMENSIONS
Dimensions shown in inches and (mm).


notes:
1. ALL DIMENSIONS ARE IN INCHES AND (MM). 1. ALL DIMENSIONS ARE IN INCHES AND (MMM).
2. PANEL THICKNESS 0.0626 TO 0.126 (1.8) TO (3.2).

\section*{Digital Signal Processing Components}

For more than twenty-five years, Analog Devices has provided high-performance solutions to signal processing problems. This extensive interaction with designers of leading-edge signal processing systems forms the basis for continued development of new signal processing products. Today, Analog Devices offers a wide range of programmable DSP processors based on an architecture that is optimized for signal processing. Processors range from a very low cost fixed-point microcomputer, to the highest performance IEEE-compatible floating-point microprocessor.
Together with our signal processing customers, Analog Devices has created the industry's first family of Mixed-Signal Processors (MSProcessors \({ }^{\text {TM }}\) ) and Mixed-Signal Peripherals (MSPeripherals \({ }^{\text {TM }}\) ). Mixed-Signal Processors combine a programmable DSP architecture for signal processing with Analog Devices' precision signal acquisition circuitry to provide compact, low cost, high performance, single-chip solutions. Analog Devices is committed to the continuing integration of highperformance signal acquisition systems with optimized DSP processors.
Future MSProcessors will extend the performance of both the signal acquisition system and the DSP engine to address emerging applications requirements. What applications can you imagine with MSProcessors?

\section*{OPTIMIZED DSP ARCHITECTURE}

Architectures optimized for DSP must meet the five following requirements:
Fast, Flexible Arithmetic
- Arithmetic units arranged in parallel for Fixed- and FloatingPoint families
- Single-cycle register context switch for Fixed- and FloatingPoint families
- Separate input and output registers for Fixed-Point family
- General purpose register file for Floating-Point family

Extended Dynamic Range of Multiply/Accumulate
- 40-Bit accumulator for Fixed-Point family
- 80-Bit accumulator for Floating-Point family

Single-Cycle Access of Dual Operands
- Provides single-cycle, 3-bus performance:
- next instruction fetch
-2 data operands

Hardware Circular Buffer
- Maintains 8 simultaneous circular buffers for Fixed-Point family
- Maintains 16 simultaneous circular buffers for Floating-Point family
Zero-Overhead Looping and Single-Cycle Conditional Branching
- Single-cycle conditional arithmetic instruction for Fixed- and Floating-Point families
- Stack supports 4 levels of nested loops for Fixed-Point family
- Stack supports 16 levels of nested loops for Floating-Point family
Analog Devices extends the optimized DSP architecture to include features such as:
- Auto data buffering
- Auto boot from external byte-wide EPROM
- Auto companding of data through serial port

\section*{DSP DEVELOPMENT SUPPORT}

All processors are supported with a comprehensive set of development tools including:
- ANSI C-Compiler
- Assembler
- Linker
- Simulator
- System Builder
- Demonstration Board
- Low Cost EZ-TOOLS
- In-Circuit Emulators

Applications assistance is provided by:
- Expert DSP Staff
- Applications Handbooks
- Applications Assistance Line
- Computer Bulletin Board
- DSPatch Applications Newsletter
- Applications Library
- 3-Day Programming Workshop

For more information on our DSP products, contact your local Analog Devices sales office or authorized distributor. For marketing information, contact DSP marketing (617) 461-3881. For applications assistance, contact DSP applications (617) 461-3672.
2. Selection Guide
- DSP Processor Key Feature Summary


\footnotetext{
NOTES
\({ }^{1}\) Package Options: CQFP = Ceramic Quad Flat Pack; PGA = Ceramic Pin Grid Array; PLCC \(=\) Plastic Leaded Chip Carrier; PQFP \(=\) Plastic Quad Flat Pack; PPGA \(=\) Plastic Pin Grid Array. \({ }^{2}\) RAM/ROM.
}

\title{
Bus Interface \& Serial I/O Products
}

THE \(\mu\) MAC \({ }^{\text {® }}\) SERIES
The \(\mu\) MAC product line consists of data acquisition and control front ends designed for use in industrial applications. The systems provide signal conditioning, A/D and D/A conversion and control capabilities in front of a supervisory computer or in a stand-alone configuration. Two general groups of systems are available: intelligent, fixed function systems and programmable stand-alone systems.

\section*{Fixed-Function Front Ends}

The fixed function systems are the \(\mu \mathrm{MAC}-4000\) and the \(\mu \mathrm{MAC}\) 1050 . The \(\mu \mathrm{MAC}-4000\) system provides isolation and conditioning of signals, \(A / D\) and \(D / A\) conversion, and storage of data (in engineering units) that is transferred to any host computer upon command (via RS-232 link). The \(\mu\) MAC- 1050 offers additional levels of functionality such as minimum/maximum recording, local alarming, CAM sequence emulation, configuration storage in EEPROM, ramping of analog outputs, and other features that minimize host computer interaction. The unit also supports an RS-422/485 port for multidrop configurations.
Software driver options are available for both the \(\mu\) MAC-4000 and \(\mu \mathrm{MAC}-1050\) to provide a high level language interface to the units as well as support from Industry Standard software packages such as FIX DMACS, Control EG, LABTECH NOTEBOOK and LABTECH CONTROL. Refer to the chart for more detailed information.

\section*{Programmable Units}

The programmable \(\mu\) MAC units are the \(\mu\) MAC-1060, \(\mu\) MAC\(5000, \mu\) MAC-6000, and the \(\mu\) DCS-6000. The \(\mu\) MAC- 5000 and \(\mu\) MAC- 6000 are fully programmable in \(\mu\) MACBASIC \({ }^{(8)}\) or C ( \(\mu\) MAC-6000 only) and support battery-backed data and program storage, hardware watchdog timers, and serial communications for stand alone operation or custom host interface.
The \(\mu\) MAC- 1060 is a single board controller that offers unprecedented price/performance levels. The unit is programmable in a fast, space efficient version of C , and also provides a watchdog timer, battery-backed memory, and up to three serial ports.

The \(\mu\) DCS- 6000 provides a complete solution for distributed process monitoring and control applications. Based on the \(\mu\) MAC- 6000 hardware, the system becomes a powerful controller with embedded FIX DMACS* software from Intellution for a truly "No Programming Required" distributed control solution.

\footnotetext{
RTI, \(\mu\) MAC and \(\boldsymbol{\mu}\) MACBASIC are registered trademarks of Analog Devices, Inc.
*ASYST is a trademark of ASYST Software Technologies, Inc. Control EG is a trademark of Quinn-Curtis
PS/2, Micro Channel, PC DOS, IBM PC, PC/XT and PC AT are trademarks of International Business Machines Corporation
LABTECH NOTEBOOK and LABTECH CONTROL are registered trademarks of Laboratory Technologies Corporation
MS-DOS, QuickBASIC and Microsoft are registered trademarks of Microsoft Corporation
MULTIBUS is a trademark of Intel Corporation
SNAPSHOT STORAGE SCOPE is a trademark of HEM Data Corporation
THE FIX and FIX DMACS are trademarks of Intellution, Inc.
TURBO Pascal and TURBO C are trademarks of Borland International Corporation
Unkelscope is a trademark of the Massachusetts Institute of Technology
}

\section*{THE RTI \({ }^{\circledR}\) SERIES}

The RTI Series consists of analog and digital input/output boards that are compatible with popular microcomputer bus standards including:
- RTI-800 Series, IBM PC/XT/AT*
- RTI-200 Series, IBM PS/2,^ Micro Channel* Architecture
- RTI-1200 Series, STD
- RTI-600 Series, VMEbus
- RTI-700 Series, MULTIBUS*

The RTI Series are families of boards that provide a wide range of functionality. Each board can operate independently or can be used with other RTI Series boards to solve an application. Different analog-to-digital conversion speeds, resolutions, input and output channel capacities and configurations are available, allowing customization of the systems. The RTI Series is typically used in applications where the computer is close to the sensors being measured.

\section*{RTI Software}

The RTI-200 Series, RTI-800 Series and some of the RTI-1200 Series boards are supported by MS-DOS^ driver software that provides easy-to-use, high-level routines for user written software programs. The routines can be called from popular languages like Microsoft \({ }^{\star}\) BASIC (Interpreted and Compiled), C, QuickBASIC,^ Borland International TURBO Pascal» and TURBO C.*
Industry standard data acquisition and control software products like LABTECH NOTEBOOK,* LABTECH CONTROL,^ ASYST^, SNAPSHOT STORAGE SCOPE,^ Control EG,^ THE FIX,^ UnkelScope \({ }^{\star}\) and others support many of the RTI Series boards.

\section*{Signal Conditioners}

The \(\mu\) MAC and RTI products can be used with signal conditioners in applications that require conditioning for isolated or nonisolated signals. The 3B and 5B Series of signal conditioning modules and the STB family of analog signal conditioning panels can be used with most RTI and \(\mu\) MAC products.

\section*{Selection Guide Bus Interface \& Serial I/O Products}

\section*{IBM PC/XT/AT I/O Boards}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} & \multirow[b]{2}{*}{Function} & \multicolumn{4}{|c|}{Analog Input} & \multicolumn{2}{|l|}{Analog Output} & \multicolumn{2}{|l|}{Digital I/O} & \multirow[b]{2}{*}{Other Features} \\
\hline & & \begin{tabular}{l}
Analog \\
Input \\
Channels
\end{tabular} & Resolution & \[
\mathbf{X T}^{\text {Throu }}
\] & & \begin{tabular}{l}
Analog \\
Output \\
Channels
\end{tabular} & Resolution & Channels & Time-Related & \\
\hline \[
\begin{aligned}
& \text { RTI-800 } \\
& \text { RTI-800-A } \\
& \text { RTI-800-F }
\end{aligned}
\] & Analog Input and Digital I/O & \[
\begin{aligned}
& 16 \mathrm{SE} / 8 \mathrm{DI} \\
& 16 \mathrm{SE} / 8 \mathrm{DI} \\
& 16 \mathrm{SE} / 8 \mathrm{DI}
\end{aligned}
\] & \[
\begin{aligned}
& \text { 12-Bit } \\
& \text { 12-Bit } \\
& \text { 12-Bit }
\end{aligned}
\] & 31 kHz 58 kHz 91 kHz & \[
\begin{aligned}
& 27 \mathrm{kHz} \\
& 58 \mathrm{kHz} \\
& 58 \mathrm{kHz}
\end{aligned}
\] & & & 8 In/8 Out 8 In/8 Out 8 In/8 Out & \begin{tabular}{l}
3 Counter/Timers \\
3 Counter/Timers \\
3 Counter/Timers
\end{tabular} & \begin{tabular}{l}
Analog Input Expandable to 32 SE/ 16 DI PGA \\
External Digital Trigger
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { RTI-802-4 } \\
& \text { RTI-802-8 }
\end{aligned}
\] & Analog Output & & & & & \[
\begin{aligned}
& 4 \\
& 8
\end{aligned}
\] & \[
\begin{aligned}
& \text { 12-Bit } \\
& \text { 12-Bit }
\end{aligned}
\] & & & Remote Sensing \\
\hline \[
\begin{aligned}
& \hline \text { RTI-815 } \\
& \text { RTI-815-A } \\
& \text { RTI-815-F }
\end{aligned}
\] & Multifunction Analog and Digital I/O & \[
\begin{aligned}
& 16 \mathrm{SE} / 8 \mathrm{DI} \\
& 16 \mathrm{SE} / 8 \mathrm{DI} \\
& 16 \mathrm{SE} / 8 \mathrm{DI}
\end{aligned}
\] & \[
\begin{aligned}
& \text { 12-Bit } \\
& \text { 12-Bit } \\
& \text { 12-Bit }
\end{aligned}
\] & 31 kHz 58 kHz 91 kHz & \[
\begin{aligned}
& 27 \mathrm{kHz} \\
& 58 \mathrm{kHz} \\
& 58 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { 12-Bit } \\
& \text { 12-Bit } \\
& \text { 12-Bit }
\end{aligned}
\] & 8 In/8 Out 8 In/8 Out 8 In/8 Out & \begin{tabular}{l}
3 Counter/Timers \\
3 Counter/Timers \\
3 Counter/Timers
\end{tabular} & \begin{tabular}{l}
Analog Input Expandable to 32 SE/ 16 DI PGA \\
External Digital Trigger
\end{tabular} \\
\hline RTI-817 & Digital I/O & & & & & & & Three 8-Bit Ports & & External Strobing Interrupts on Change of State \\
\hline RTI-820 & \begin{tabular}{l}
Modular \\
Analog and \\
Digital I/O
\end{tabular} & Up to 64 & 12-Bit & 19 kHz & 19 kHz & Up to 16 & 12-Bit & Three 8-Bit Ports & & Interfaces Directly to Analog Signal Conditioning Panels; Slave Microprocessor Controls Analog Outputs \\
\hline RTI-827 & Frequency Input, Event Counting, Pulse Output & & & & & & & Three Outputs One 4-Bit Port & 5 Counter/Timers & Debounce Circuitry on on Inputs External Interrupts \\
\hline RTI-850-F & High Resolution Analog Input & 8 DI & \[
\begin{aligned}
& \text { 16-Bit } \\
& \text { 15-Bit } \\
& \text { 14-Bit }
\end{aligned}
\] & \begin{tabular}{l}
N/A \\
N/A \\
N/A
\end{tabular} & \begin{tabular}{l}
71 kHz \\
76 kHz \\
76 kHz
\end{tabular} & & & & & \begin{tabular}{l}
On-Board Memory \\
Extensive Analog and \\
Digital Triggering
\end{tabular} \\
\hline RTI-860 & High Speed Simultaneous Analog Input & 16 SE & \[
\begin{aligned}
& \hline \text { 12-Bit } \\
& \text { 8-Bit }
\end{aligned}
\] & N/A N/A & \[
\begin{aligned}
& 250 \mathrm{kHz} \\
& 330 \mathrm{kHz}
\end{aligned}
\] & & & & & On Board Memory Extensive Analog and Digital Triggering \\
\hline RTI-870 & Ultrahigh Resolution & 4 DI & 22-Bit & 20 Hz & & & & Two 4-Bit Ports & & \\
\hline
\end{tabular}

\section*{STD BUS Compatible I/O Boards}


\section*{Selection Guide \\ Bus Interface \& Serial I/O Products}

\section*{IBM PS/2 Micro Channel I/O Boards}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|c|}{Analog Input} & \multicolumn{2}{|l|}{Analog Output} & \multicolumn{2}{|r|}{Digital I/O} & \multirow[t]{2}{*}{Other
Other Features} \\
\hline & & \begin{tabular}{l}
Analog \\
Input \\
Channels
\end{tabular} & Resolution & \begin{tabular}{l}
Max \\
Throughput
\end{tabular} & \begin{tabular}{l}
Analog \\
Output Channels
\end{tabular} & Resolution & Channels & Time Related & \\
\hline RTI-204 & Low Cost Analog Input and Digital I/O & 8 SE & 12-Bit & 19 kHz & 0 & N/A & 8 Bits & 2 Counter/Timers & Digital Pattern Recognition \\
\hline RTI-205 & Low Cost Multifunction Analog and Digital I/O & 8 SE & 12-Bit & 19 kHz & 2 & 12-Bit & 8 Bits & 2 Counter/Timers & Digital Pattern Recognition \\
\hline RTI-217 & Digital I/O & 0 & N/A & N/A & 0 & N/A & Four 8-Bit Ports & 0 & Interrupt on Change of State; External Strobing and Interrupt Support \\
\hline \(\overline{\text { RTI-220 }}\) & Analog I/O & Up to 64 & 12-Bit & 21 kHz & Up to 16 & 12-Bit & 0 & 0 & Interfaces Directly to Analog Signal Conditioning Panels; Slave Microprocessor Controls Analog Outputs \\
\hline RTI-222 & Analog Output & 0 & N/A & N/A & Up to 16 & 12-Bit & 0 & 0 & Interfaces Directly to Analog Signal Conditioning Panels; Slave Microprocessor Controls Analog Outputs \\
\hline
\end{tabular}

\section*{VMEbus Compatible I/O Boards}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Analog Devices Part Number} & \multicolumn{2}{|c|}{VMEbus} \\
\hline & & RTI-600 & RTI-602 \\
\hline Board Type & Input Input/Output Output & - & - \\
\hline Channel Capacity & \begin{tabular}{l}
Input \\
(Single Ended/ Differential) Output
\end{tabular} & 32/16 & 4 \\
\hline Input Resolution & \[
\begin{aligned}
& 10 \text { Bits } \\
& 12 \text { Bits }
\end{aligned}
\] & - & \\
\hline Output Resolution & 8 Bits 12 Bits & & - \\
\hline Additional Features Programmable G Single +5 V Ope \(4-20 \mathrm{~mA}\) Output Direct Sensor Int Thermocouple & \begin{tabular}{l}
Amplification ation \\
face \\
RTDs
\end{tabular} &  & \[
\bullet
\] \\
\hline
\end{tabular}


Multibus Compatible I/O Boards
\(\left.\begin{array}{ll|c|c|c} & \begin{array}{c}\text { Analog Devices } \\ \text { Part Number }\end{array} & \text { RTI-711 } & \text { RTI-724 } & \text { RTI-732 } \\ \hline \text { Board Type } & \begin{array}{l}\text { Input } \\ \text { Input/Output } \\ \text { Output }\end{array} & \bullet & & \bullet \\ \hline \text { Channel Capacity } & & \bullet & \bullet \\ & \begin{array}{l}\text { Input } \\ \text { (Single Ended/ } \\ \text { Differential) }\end{array} & 32 / 16 & & \\ & \text { Output }\end{array}\right)\)

\section*{Selection Guide \\ Bus Interface \& Serial I/O Products \\ \(\mu\) MAC Series}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \(\mu \mathrm{MAC-1050}\) & \(\mu \mathrm{M} / \mathrm{C}-4000\) & \(\mu\) MAC-5000 & \(\mu \mathrm{MAC}-6000\) & \(\mu \mathrm{MAC}-1060\) & \(\mu\) DCS-6000 \\
\hline Programming & Fixed Function (PC Programming in C, Basic Pascal, 3rd Party Packages) & Fixed Function & \(\mu\) MACBASIC & \(\mu \mathrm{MACBASIC}, \mathrm{C}\) & C & FIX DMACS \\
\hline Max RAM & N/A & N/A & 128K & 256K & 512K & 256K \\
\hline \begin{tabular}{l}
\# Comm Ports \\
Serial \\
IEEE-488
\end{tabular} & \[
\begin{aligned}
& 1 \\
& \text { None }
\end{aligned}
\] & \begin{tabular}{l}
1 \\
None
\end{tabular} &  & \[
\begin{aligned}
& 3 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
3 max \\
None
\end{tabular} & \begin{tabular}{l}
3 \\
For Expansion Only
\end{tabular} \\
\hline \begin{tabular}{l}
Max I/O Points \\
AIO \\
DIO
\end{tabular} & \[
\begin{aligned}
& 48 \text { AIN, } 10 \text { AOT } \\
& 64
\end{aligned}
\] & \[
\begin{aligned}
& 48 \text { ATN, } 32 \text { AOT } \\
& 272
\end{aligned}
\] & \[
\begin{aligned}
& 100+\star \\
& 304
\end{aligned}
\] & \[
\begin{aligned}
& 350+\star \\
& 1024
\end{aligned}
\] & \[
\begin{aligned}
& 64 \text { AIN, } 32 \text { AOT } \\
& 128
\end{aligned}
\] & \[
\begin{aligned}
& 1000+ \\
& 4000+
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Resolution (Bits) \\
Data Acquisition \\
Rate per Channel
\end{tabular} & 18 Bits 20 & 13 Bits 15 & \[
\begin{aligned}
& \text { 11/14 Bits } \\
& 50 / 25
\end{aligned}
\] & \begin{tabular}{l}
12/14 Bits \\
2800/1400 (C)
\end{tabular} & \[
\begin{aligned}
& \text { 13-18 Bits } \\
& 400-40
\end{aligned}
\] & 12/14 Bits 10 \\
\hline
\end{tabular}
*Input/Output capability depends on configuration

\title{
Application Specific Integrated Circuits
}

Analog Devices offers a full spectrum of signal conditioning and conversion capabilities in mixed-signal application specific integrated circuits (ASICs). These chip-level systems can implement combined analog/digital designs with 10- to 14-bit accuracy and 12 - to 20 -bit resolution that formerly required board-level solutions. Combined with our general purpose DSPs from the ADSP-2100 and ADSP-21000 families, our ASICs can provide custom two-chip solutions to meet complex system requirements.
Analog Devices can incorporate most of the functions of its standard monolithic linear and converter parts in full-custom and semicustom ICs. Full-custom parts optimize performance and space requirements, while cell-based semicustom parts reduce development time and engineering expense. Development costs can be cut further by tailoring a predefined system-on-a-chip known as a Linear System Macro to your application.
Analog's experienced design engineers work with powerful computer-aided design tools to design and lay out your circuit. Design centers are currently in Massachusetts, England and Ireland.
Multiple locations for fabrication, assembly and testing ensure a ready supply of production parts. Products can be processed in our MIL-38510 certified facilities.

\section*{DESIGN EXAMPLES}

Analog Devices has created a variety of customer-specific and function-specific ASIC parts. Described here are three Linear System Macros, a custom chipset and a semicustom chip.

\section*{AD75004 Quad DAC}

This circuit contains four separate 12 -bit D/A converters with amplifiers for voltage output and an on-board reference. Doublebuffering latches interface with an 8 -bit parallel bus and permit updating of all four channels individually or simultaneously. Outputs swing \(\pm 5 \mathrm{~V}\), drive \(\pm 5 \mathrm{~mA}\), and settle within \(4 \mu \mathrm{~s}\).


\section*{AD75068 Octal Programmable Gain Amplifier}

The AD75068 contains eight programmable gain amplifiers (PGAs). Each is complete, including switch/resistor network and gain programming latch, and requires no external components. Each channel may be independently programmed for gains from 1 to 128 . A unique circuit design maintains constant 2 MHz bandwidth at all gains and offers very low phase shift; the PGAs also feature low input bias current ( \(<4 \mathrm{pA}\) ).

\section*{AD75068 OCTAL PROGRAMMABLE GAIN AMPLIFIER}


\section*{Derivative Circuits}

The circuits outlined above can be modified to suit a specific customer's application. For example, the AD75004 quad DAC could be expanded to 6 channels, each of which may have separate reference inputs. The AD75068 could be configured to include filtering. These modifications, when based on standard library cells, can provide the fastest, most cost effective semicustom solution.

\section*{Modem Chipset}

Library cells can be combined to form macro building blocks for high speed modems. This two-chip design concept filters and converts data to interface an Analog Devices digital signal processor with the analog circuitry of a 9600 -baud modem. On one chip, the received signal passes through an antialiasing filter, sample-and-hold, 12-bit A/D converter, 8th-order digital filter and decimation. On the other chip, transmit data is \(8 \times\) oversampled, then goes to an 8th-order filter, a 12 -bit DAC and an active reconstruction filter.

\section*{AD79015 Low Level DAS}

This circuit is a complete data acquisition system for low level signals (e.g., ECG and EEG) with a throughput of 10,000 samples per second. It provides high accuracy, high stability and functional completeness in a small 28 -pin PLCC package. It includes a high performance instrumentation amp, low-pass and band-pass filters, and a 12 -bit ADC with on-chip reference. It also includes a fast \(8 / 12\)-bit serial port to interface to most microprocessor systems.



HIGH PERFORMANCE PROCESSES
Analog Devices' semicustom and custom circuits are fabricated using the same high performance processes as our standardproduct ICs. These mixed bipolar-CMOS processes include thinfilm resistors which may be laser trimmed for precise matching

The ABCMOS, BiMOS II, and Linear Compatible CMOS ( \(L^{2}\) MOS) processes combine bipolar and CMOS devices on one chip. Functional density is an order of magnitude greater than previous mixed-signal processes; over 40,000 devices can be placed on a single chip. Bipolar transistors provide low noise, low offset input stages and moderate power output stages. The CMOS devices offer high input impedance, and make dense logic and analog switches for data converters, multiplexers and
switched-capacitor filters. LC \({ }^{2}\) MOS also provides a JFET for very low noise amplifiers, and a low-noise buried-Zener reference. ABCMOS represents the next generation in a combined bipolar/CMOS process for mixed-signal applications.

The bipolar-CMOS processes operate on supply voltages ranging from single +5 V to split \(\pm 15 \mathrm{~V}\), with signal levels ranging from single-ended +3 V to \(\pm 10 \mathrm{~V}\). These processes are ideally suited for applications in avionics, instrumentation, industrial automation, computers and peripherals, and telecommunications.
The following table summarizes the processes available for designing ASICs. Other processes in development will offer even higher speed, denser logic and higher integration of analog and digital functions.

\section*{CELL LIBRARIES}

Cell libraries for the bipolar/CMOS processes are described below. These libraries are growing with the development of new processes, macrocells and cells. Many new catalog parts will also be available as cells. Your local sales office can give you current information on the cell libraries and available Linear System Macros.
Ôperationai ampiifiers are availabie in bıpolar, JFET and CMOS configurations. Representative bipolar op amp cells have performance characteristics similar to an AD OP-27 and a slewenhanced AD741. The LC \({ }^{2}\) MOS process offers JFET op amps, including an AD711 equivalent.
Instrumentation amplifiers with performance comparable to the AD521 and AD524 are available. Linear comparators have response times down to 100 nanoseconds and strobed comparators have setup/access times down to 50 nanoseconds.

\title{
ANALOG DEVICES HIGH PERFORMANCE BiCMOS PROCESSES FOR ASICS
}
\begin{tabular}{llll} 
Process & Power & Signal & Features \\
ABCMOS & +5 V to \(\pm 5 \mathrm{~V}\) & +3 V to \(\pm 3 \mathrm{~V}\) & Fine Geometries; Double Metal \\
BiMOS II & \(\pm 5 \mathrm{~V}\) to \(\pm 12 \mathrm{~V}\) & \(\pm 3 \mathrm{~V}\) to \(\pm 10 \mathrm{~V}\) & Double Metal \\
\(\mathrm{LC}^{2}\) MOS & +5 V to \(\pm 15 \mathrm{~V}\) & +3 V to \(\pm 10 \mathrm{~V}\) & JFET, Zener \\
LC \(^{2}\) MOS 2 & +5 V to \(\pm 5 \mathrm{~V}\) & +3 V to \(\pm 3 \mathrm{~V}\) & Fine Geometries; Poly-Poly Capacitors, JFET, Zener
\end{tabular}

Digital-to-analog converters range in resolution from 8 to 16 bits, and include cells similar to the AD667 and AD1856. Analog-to-digital converters vary from 8 to 16 bits in resolution, and include cells equivalent to the AD7871 and AD674.
Support cells include sample-and-hold amplifiers with performance comparable to the AD585, low-voltage bandgap references comparable to the AD584, and low-noise buried Zener references.
RC active filters and programmable switched-capacitor filters are available with specifications in these ranges:
Topology: all classical filter types
Frequency Range: 200 Hz to 20 kHz (switched-cap) or 100 Hz to 1 MHz (RC)
Number of Sections: up to 10th-order (switched-cap) or 4th-order (RC)
Signal/Noise and THD: \(>75 \mathrm{~dB}\), compatible with 12-bit data acquisition.
Logic cells include gates, counters, registers, microsequencer, PLA, RAM and ROM. Interface cells include 8 -bit and 16 -bit parallel I/O ports as well as synchronous serial ports and UARTs.

\section*{COMPUTER-AIDED DESIGN TOOLS}

Designing a high performance mixed-signal IC is inherently more difficult than designing a gate array. The variety of analog and digital functions requires a cell-based approach. However, the use of powerful tools gives high confidence of functionality at first silicon through thorough simulation and layout verification. Complete computer-generated documentation of all schematics and analog and logic simulation waveforms permits thorough evaluation of Analog's design by your design staff before signoff for final layout and fabrication.
The overall work flow through the CAD environment follows. Key to meeting the special challenges of mixed analog/digital circuitry are the simulation and auto-layout tools, and the unification of design and layout information in a single database. Analog Devices has developed a suite of proprietary computeraided design tools, called JANUS \({ }^{\text {™ }}\), to address these issues and to implement turn-key designs.
The JANUS schematic editor offers numerous time-saving techniques and provides for specification of such data as wire widths, routing layers and routing priorities. It automatically generates a net list used by subsequent tools.
Analog uses several simulators, including electrical, logic and behavioral types. ADICE, a proprietary enhanced version of the SPICE electrical simulator, gives precision simulation of critical analog sections. It uses Newton-Raphson methods to iteratively solve nonlinear time-dependent simultaneous differential equations. It is efficient for circuits up to about 250 active devices and is used for the frequency domain or transient analysis of analog cells such as op amps, or sensitive digital cells such as dynamic RAM.

\section*{COMPUTER-AIDED DESIGN FLOW}


Event-driven simulators handle larger circuits, with thousands of devices, and are typically used to simulate logic. The JANUS mixed-signal simulator combines an event-driven simulator with Newton-Raphson methods. It dynamically partitions the circuit to apply the faster event-driven techniques where possible, and the matrix methods where necessary. It also dynamically sizes the matrix and time steps to speed simulation further. The simulator can operate at the transistor level or use behavioral models, or both at the same time, allowing trade-offs between accuracy and speed.
For layout, the challenge is to increase automation while accommodating the layout sensitivity of analog circuitry. Device generators exist for the full range of active and passive devices available in the technology to automatically create a physical representation of the circuit schematic. This layout may be optimized through conventional interactive polygon-pushing.
The JANUS routing editor is driven by the connectivity of the schematics, but allows great freedom to manually control the routing of critical analog signal paths or power/ground lines while autorouting noncritical nets and spacing the layout to achieve automatic enforcement of layout rules. The JANUS routing editor uses up to three interconnect levels, and will automatically expand and compact placement as necessary to achieve \(100 \%\) routing.

Finally, industry-standard layout verification tools assure conformance of the layout to both the schematic and design rules to give high confidence of functionality in first silicon. The CAD tool suite communicates via industry-standard stream formats to external databases and pattern generators.

\section*{TEST AND TRIM}

Analog Devices has over 20 years of experience in testing complex circuits and manufactures commercial test systems for precision linear ICs. In each fabrication facility, a computer network integrates Analog Devices, H-P, Teradyne and LTX test equipment. The design, wafer probe and test areas share data on the network for statistical analysis and device modeling.
All Analog Devices ASICs are tested at the wafer level, and most are laser-wafer trimmed to achieve high accuracy. Untrimmed thin-film resistors match within \(1 \%\) to \(0.1 \%\), depending on area. Trimmed resistors can match to better than \(0.01 \%\). Wafers may be laser drift trimmed with a hot-chuck probe to minimize the effects of temperature on accuracy.
After packaging, all parts are tested to assure that they meet guaranteed specifications. Environmental handlers can verify parts at multiple temperatures. Burn-in is performed as specified by the customer.

\section*{PACKAGING}

Analog Devices ICs are available in most modern package types, including high pin-count and surface mount varieties. ASICs may be assembled in any of Analog Devices' standard packages, listed below. This list is constantly expanded and other packages may be used if they are suitable for high performance applications.

\section*{Available Packages}

Pin Grid Array (PGA): 68 to 144 pins
Leaded Ceramic Chip Carrier (LDCC): 44 pins Plastic Quad Flat Pack (PQFP): 44 to 132 pins Plastic Leaded Chip Carrier (PLCC): 20 to 68 pins Plastic Dual Inline Package (DIP): 14 to 64 pins Side-Brazed DIP: 14 to 64 pins
Frit-Seal DIP (Cerdip): 14 to 40 pins
Small Outline (SO): 14 to 28 pins
Ceramic Quad Flat Pack (CQFP): 80 to 104 leads

\section*{PROGRAM RESPONSIBILITIES AND INTERFACES}

The following figure shows the major phases in developing an ASIC and responsibilities during each phase. The overall development time depends on the complexity of the circuit and on how custom the design is.

Your Analog Devices Sales Engineer is your first interface for ASIC development. Your local sales office can provide further information on Analog Devices' custom/semicustom capabilities.

\section*{PROGRAM RESPONSIBILITIES AND INTERFACES}


\title{
Power Supplies Modular AC/DC Power Supplies
}

\section*{GENERAL DESCRIPTION}

Analog Devices offers a broad line of modular ac/dc power supplies that provide both OEMs and designers a reliable, easy to use, low-cost solution to their power requirements. Models are available in PC mountable and chassis mountable designs with 5 volt to 15 volt (single, dual, triple) outputs and current ratings from 25 mA to 5 amps . Since these modular supplies are fully encapsulated, no trimming or external component selection is necessary; simply mount the unit, connect power and output leads, and you're on the air! Most Analog Devices' power supplies are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

\section*{AC/DC POWER SUPPLY FEATURES}
- Current Limit Short Circuit Protection
- PC Mounted and Chassis Mounted Versions
- Single ( +5 V ), Dual ( \(\pm 12 \mathrm{~V}, \pm 15 \mathrm{~V}\) ), and Triple ( \(\pm 15 \mathrm{~V} /+5 \mathrm{~V}, \pm 15 \mathrm{~V} /+1 \mathrm{~V}\) to +15 V ) Output Supplies
- Current Outputs:

25 mA to 1000 mA for Dual and Triple Output Supplies
250 mA to 5000 mA for Single Output Supplies
- Wide Input Voltage Range
- Low Output Ripple and Noise
- Excellent Line \& Load Regulation Characteristics
- High Temperature Stability
- Free-Air Convection Cooling; No External Heat Sink Required

\section*{GENERAL SPECIFICATIONS}

Power Requirements
\begin{tabular}{ll} 
Input Voltage Range: & 105 V ac to 125 V ac \\
Frequency: & 50 Hz to 250 Hz
\end{tabular}

Electrical Specifications
Temperature Coefficient:
Output Voltage Accuracy:
Breakdown Voltage:
Isolation Resistance:
Short Circuit Protection:
\(0.02 \%{ }^{\circ} \mathrm{C}\)
\(\pm 2 \%\), max
See Specifications Table
500 V rms, min \(50 \mathrm{M} \Omega\)
All ac/dc power supplies
employ current limiting. They can withstand substantial overload including direct short. Prolonged operation should be avoided since excessive temperature rises will occur.
Environmental Requirements Operating Temperature Range: \(\quad-25^{\circ} \mathrm{C}\) to \(+71^{\circ} \mathrm{C}\) Storage Temperature Range:
\[
\begin{aligned}
& -25^{\circ} \mathrm{C} \text { to }+71^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\]

SPECIFICATIONS - Typical @ \(+25^{\circ} \mathrm{C}\) and 115 V ac 60 Hz unless otherwise noted \({ }^{\star}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & Type & Model & \begin{tabular}{l}
Output \\
Voltage \\
Volts
\end{tabular} & Output Current mA & \begin{tabular}{l}
Line Reg. \\
max \\
\%
\end{tabular} & \begin{tabular}{l}
Load Reg. \\
max \\
\%
\end{tabular} & \begin{tabular}{l}
Output \\
Voltage \\
Error max
\end{tabular} & Ripple \& Noise mV rms max & Dimensions Inches \\
\hline \multirow[t]{3}{*}{4} & \multirow{6}{*}{\begin{tabular}{l}
Dual \\
Output
\end{tabular}} & 904 & \(\pm 15\) & \(\pm 50\) & 0.02 & 0.02 & \[
\begin{aligned}
& \pm 200 \mathrm{mV} \\
& -0 \mathrm{mV}
\end{aligned}
\] & 0.5 & \(3.5 \times 2.5 \times 0.875\) \\
\hline & & 902 & \(\pm 15\) & \(\pm 100\) & 0.02 & 0.02 & \[
\begin{aligned}
& +300 \mathrm{mV} \\
& -0 \mathrm{mV}
\end{aligned}
\] & 0.5 & \(3.5 \times 2.5 \times 1.25\) \\
\hline & & 902-2 & \(\pm 15\) & \(\pm 100\) & 0.02 & 0.02 & \[
\begin{aligned}
& +300 \mathrm{mV} \\
& -0 \mathrm{mV}
\end{aligned}
\] & 0.5 & \(3.5 \times 2.5 \times 0.875\) \\
\hline \multirow[t]{10}{*}{} & & 920 & \(\pm 15\) & \(\pm 200\) & 0.02 & 0.02 & \[
\begin{aligned}
& +300 \mathrm{mV} \\
& -0 \mathrm{mV}
\end{aligned}
\] & 0.5 & \(3.5 \times 2.5 \times 1.25\) \\
\hline & & 925 & \(\pm 15\) & \(\pm 350\) & 0.02 & 0.02 & \(\pm 1 \%\) & 0.5 & \(3.5 \times 2.5 \times 1.62\) \\
\hline & & 921 & \(\pm 12\) & \(\pm 240\) & 0.02 & 0.02 & \[
\begin{aligned}
& +300 \mathrm{mV} \\
& -0 \mathrm{mV}
\end{aligned}
\] & 0.5 & \(3.5 \times 2.5 \times 1.25\) \\
\hline & \multirow[b]{3}{*}{Single Output} & 905 & 5 & 1000 & 0.02 & 0.05 & \(\pm 1 \%\) & 1 & \(3.5 \times 2.5 \times 1.25\) \\
\hline & & 922 & 5 & 2000 & 0.02 & 0.05 & \(\pm 1 \%\) & 1 & \(3.5 \times 2.5 \times 1.62\) \\
\hline & & 928 & 5 & 3000 & 0.05 & 0.10 & \(\pm 2 \%\) & 5 (typ) & \(3.5 \times 2.5 \times 1.25\) \\
\hline & \multirow{4}{*}{Triple Output} & 923 & \(\pm 15\) & \(\pm 100\) & 0.02 & 0.02 & \(\pm 1 \%\) & 0.5 & \(3.5 \times 2.5 \times 1.25\) \\
\hline & & & +5 & 500 & 0.02 & 0.05 & \(\pm 1 \%\) & 0.5 & \\
\hline & & 927 & \(\pm 15\) & \(\pm 150\) & 0.02 & 0.02 & \(\pm 2 \%\) & 0.5 (typ) & \(3.5 \times 2.5 \times 1.62\) \\
\hline & & & +5 & 1000 & 0.02 & 0.10 & \(\pm 2 \%\) & 1.0 (typ) & \\
\hline 4 & \multirow{4}{*}{Dual Output} & 952 & \(\pm 15\) & \(\pm 100\) & 0.05 & 0.05 & \(\pm 2 \%\) & 1 & \(4.4 \times 2.7 \times 1.45\) \\
\hline \multirow{8}{*}{} & & 970 & \(\pm 15\) & \(\pm 200\) & 0.05 & 0.05 & \(\pm 2 \%\) & 1 & \(4.4 \times 2.7 \times 1.45\) \\
\hline & & 973 & \(\pm 15\) & \(\pm 350\) & 0.05 & 0.05 & \(\pm 2 \%\) & 1 & \(4.4 \times 2.7 \times 2.00\) \\
\hline & & 975 & \(\pm 15\) & \(\pm 500\) & 0.05 & 0.05 & \(\pm 2 \%\) & 1 & \(4.4 \times 2.7 \times 2.00\) \\
\hline & \multirow[b]{3}{*}{Single Output} & 955 & 5 & 1000 & 0.05 & 0.15 & \(\pm 2 \%\) & 2 & \(4.4 \times 2.7 \times 1.45\) \\
\hline & & 976 & 5 & 3000 & 0.05 & 0.10 & \(\pm 2 \%\) & 5 (typ) & \(4.75 \times 2.7 \times 1.45\) \\
\hline & & 977 & 5 & 5000 & 0.05 & 0.10 & \(\pm 2 \%\) & 5 (typ) & \(4.75 \times 2.7 \times 1.45\) \\
\hline & Triple & 974 & \(\pm 15\) & \(\pm 150\) & 0.02 & 0.02 & \(\pm 2 \%\) & 0.5 (typ) & \(4.75 \times 2.7 \times 1.45\) \\
\hline & Output & & +5 & 1000 & 0.02 & 0.10 & \(\pm 2 \%\) & 1.0 (typ) & \\
\hline
\end{tabular}
*Consult Analog Devices Power Supplies Catalog for additional information.
Specifications subject to change without notice.

\section*{Power Supplies Modular DC/DC Converters}

\section*{GENERAL DESCRIPTION}

Analog Devices' line of compact dc/dc converters offers system designers a means of supplying a reliable, easy to use, low cost solution to a variety of floating (analog and digital) power applications. These devices provide high accuracy, short circuit protected, regulated outputs with very low output noise and ripple characteristics.
Fourteen models are offered in five power levels of 1 watt, 1.8 watts, 4.5 watts, 6 watts and 12 watts. Input voltage versions include 5 volt, 12 volt, 24 volt and 28 volt with output ranges as follows: +5 volt, \(\pm 12\) volts and \(\pm 15\) volts at \(\pm 60 \mathrm{~mA}\) to 1000 mA output current capability.
Most models are high efficiency (typically over 60\% at full load) and feature complete 6 -sided continuous shielding for EMI/RFI protection. A \(\pi\)-type input filter is contained, in some models, which virtually eliminates the effects of reflected input ripple current. Most Analog Devices' dc/dc converters are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

\section*{DC/DC POWER SUPPLY FEATURES}
- Inaudible ( \(>20 \mathrm{kHz}\) ) Converter Switching Frequency
- Continuous, Six-Sided EMI/RFI Shielding Except on 1 Watt and 1.8 Watt Models
- Output Short Circuit Protection (Either Output to Common)
- Automatic Restart After Short Condition Removed
- Automatic Starting with Reverse Current Injected inio Outputs
- Low Output Ripple and Noise
- High Temperature Stability
- Free Air Convection Cooling No external heat sink or specification derating is required over the operating temperature range.

\section*{GENERAL SPECIFICATIONS FOR 1 W AND} 1.8 W MODELS

Line Regulation - Full Range: \(\pm 0.3 \%\) ( \(\pm 1 \%\) max, 949)
Load Regulation - No Load to Full Load: \(\pm 0.4 \%\) ( \(\pm 0.5 \%\) max, 949)

Output Noise and Ripple: 20 mV p-p (with \(15 \mu \mathrm{~F}\) tantalum capacitor across each output) 2 mV rms max, 949)
Breakdown Voltage: \(300 \mathrm{~V} \mathrm{dc} \min (500 \mathrm{~V} \mathrm{dc} \min , 949\) )
Input Filter Type: \(\pi\)
Operating Temperature Range: \(-25^{\circ} \mathrm{C}\) to \(+71^{\circ} \mathrm{C}\)
Storage Temperature Range: \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\left(+100^{\circ} \mathrm{C}\right.\), 949)
Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at \(150 \%-200 \%\) of the dc/dc converter's full load input current.

\section*{GENERAL SPECIFICATIONS FOR 4.5 W, 6 W AND 12 W MODELS}

Line Regulation - Full Range: \(\pm 0.07 \% \max ( \pm 0.02 \% \max , 951\), 960 Series) ( \(\pm 0.1 \%\) max, 943 )
Load Regulation - No Load to Full Load: \(\pm 0.07 \%\) max ( \(\pm 0.02 \%\) max, 951,960 Series) ( \(\pm 0.1 \%\) max, 943 )
Output Noise and Ripple: 1 mV rms max
Breakdown Voltage: 500 V dc min
Input Filter Type: \(\pi\)
Operating Temperature Range: \(-25^{\circ} \mathrm{C}\) to \(+71^{\circ} \mathrm{C}\)
Storage Temperature Range: \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at \(150 \%-200 \%\) of the \(\mathrm{dc} / \mathrm{dc}\) converter's full load input current.

SPECIFICATIONS - Typical @ \(+25^{\circ} \mathrm{C}\) at nominal input voltage unless otherwise noted \({ }^{\star}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Model & \begin{tabular}{l}
Output \\
Voltage \\
Volts
\end{tabular} & Output Current mA & \begin{tabular}{l}
Input \\
Voltage \\
Volts
\end{tabular} & \begin{tabular}{l}
Input \({ }^{1}\) \\
Voltage \\
Range \\
Volts
\end{tabular} & \begin{tabular}{l}
Input \\
Current \\
Full Load
\end{tabular} & \begin{tabular}{l}
Output \\
Voltage \\
Error max
\end{tabular} & Temperature Coefficient \({ }^{1} \mathrm{C}\) max & \begin{tabular}{l}
Efficiency \\
Full Load min
\end{tabular} & Dimensions Inches \\
\hline 243 & 5 & 1000 & 5 & 4.75/5.25 & 1.52̂̀ & -1\% & -0.0.02\% & 62\% & \(\hat{2} . \hat{0} \times \hat{2} . \hat{0} \times \hat{0} .3 \hat{8}\) \\
\hline 958 & 5 & 100 & 5 & 4.5/5.5 & 200 mA & \(\pm 5 \%\) & \(\pm 0.01 \%\) (typ) & 50\% & \(1.25 \times 0.8 \times 0.4\) \\
\hline 941 & \(\pm 12\) & \(\pm 150\) & 5 & 4.75/5.25 & 1.17 A & \(\pm 1 \%\) & \(\pm 0.01 \%\) & 58\% & \(2.0 \times 2.0 \times 0.38\) \\
\hline 960 & \(\pm 12\) & \(\pm 40\) & 5 & 4.5/5.5 & 384 mA & \(\pm 5 \%\) & \(\pm 0.01 \%\) (typ) & 50\% & \(1.25 \times 0.8 \times 0.4\) \\
\hline 962 & \(\pm 15\) & \(\pm 33\) & 5 & 4.5/5.5 & 396 mA & \(\pm 5 \%\) & \(\pm 0.01 \%\) (typ) & 50\% & \(1.25 \times 0.8 \times 0.4\) \\
\hline 964 & \(\pm 15\) & \(\pm 33\) & 12 & 10.8/13.2 & 165 mA & \(\pm 5 \%\) & \(\pm 0.01 \%\) (typ) & 50\% & \(1.25 \times 0.8 \times 0.4\) \\
\hline 965 & \(\pm 15\) & \(\pm 190\) & 5 & 4.65/5.5 & 1.7 A & \(\pm 1 \%\) & \(\pm 0.005 \%\) (typ) & 62\% (typ) & \(2.0 \times 2.0 \times 0.38\) \\
\hline 966 & \(\pm 15\) & \(\pm 190\) & 12 & 11.2/13.2 & 710 mA & \(\pm 1 \%\) & \(\pm 0.005 \%\) (typ) & 62\% (typ) & \(2.0 \times 2.0 \times 0.38\) \\
\hline 967 & \(\pm 15\) & \(\pm 190\) & 24 & 22.3/26.4 & 350 mA & \(\pm 1 \%\) & \(\pm 0.005 \%\) (typ) & 62\% (typ) & \(2.0 \times 2.0 \times 0.38\) \\
\hline 949 & \(\pm 15\) & \(\pm 60\) ** & 5 & 4.65/5.5 & 0.6 A & \(\pm 2 \%\) & \(\pm 0.03 \%\) & 58\% & \(2.0 \times 1.0 \times 0.375\) \\
\hline 940 & \(\pm 15\) & \(\pm 150\) & 5 & 4.75/5.25 & 1.35 A & \(\pm 1 \%\) & \(\pm 0.01 \%\) & 62\% & \(2.0 \times 2.0 \times 0.38\) \\
\hline 953 & \(\pm 15\) & \(\pm 150\) & 12 & 11/13 & 0.6 A & \(\pm 0.5 \%\) & \(\pm 0.01 \%\) & 62\% & \(2.0 \times 2.0 \times 0.38\) \\
\hline 945 & \(\pm 15\) & \(\pm 150\) & 28 & 23/31 & 250 mA & \(\pm 0.5 \%\) & \(\pm 0.01 \%\) & 61\% & \(2.0 \times 2.0 \times 0.38\) \\
\hline 951 & \(\pm 15\) & \(\pm 410\) & 5 & 4.65/5.5 & 3.7 A & \(\pm 0.5 \%\) & \(\pm 0.01 \%\) & 62\% & \(3.5 \times 2.5 \times 0.88\) \\
\hline
\end{tabular}

\footnotetext{
NOTES
\({ }^{1}\) Models 940 and 941 will deliver up to 120 mA output current (and Model 943 will deliver up to 600 mA ) over an input voltage range of 4.65 V dc and 5.5 V dc .
*Consult Analog Devices Power Supplies Catalog for additional information.
**Single-ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120 mA .
Specifications subject to change without notice.
}

\section*{Package Information Contents}
\begin{tabular}{|c|c|c|c|c|}
\hline ADI Letter Designator & \begin{tabular}{l}
PMI Letter \\
Designator
\end{tabular} & \begin{tabular}{l}
Package \\
Description
\end{tabular} & \begin{tabular}{l}
MIL-M38510 \\
Applicable Configuration
\end{tabular} & Page \\
\hline \multicolumn{5}{|l|}{Side Brazed DIP (Ceramic)} \\
\hline D-16 & \(\mathrm{QB}^{\star}\) & 16-Lead & D2-3 & 10-3 \\
\hline D-18 & \(\mathrm{XB}^{\star}\) & 18-Lead & D6-3 & 10-4 \\
\hline D-20 & RB* & 20-Lead & D8-3 & 10-5 \\
\hline D-24 & VB* & 24-Lead & D3-3 & 10-6 \\
\hline D-24A & & 24-Lead (Single Width) & & 10-7 \\
\hline D-28 & TB* & 28-Lead & D10-3 & 10-8 \\
\hline D-40 & & 40-Lead & & 10-9 \\
\hline \multicolumn{5}{|l|}{Side Brazed DIP for Hybrids (Ceramic)} \\
\hline DH-24A & & 24-Lead & & 10-10 \\
\hline DH-28 & & 28-Lead (Large Cavity) & & 10-11 \\
\hline \multicolumn{5}{|l|}{Bottom Brazed DIP (Ceramic)} \\
\hline DH-28A & & 28-Lead & & 10-12 \\
\hline DH-32E & & 32-Lead & & 10-13 \\
\hline \multicolumn{5}{|l|}{Metal Platform DIP} \\
\hline M-32 & & 32-Lead & & 10-14 \\
\hline M-40 & & 40-Lead & & 10-15 \\
\hline \multicolumn{5}{|l|}{Leadless Chip Carrier (Ceramic)} \\
\hline E-20A & RC & 20-Terminal & C-2 & 10-16 \\
\hline E-28A & TC & 28-Terminal & C-4 & 10-17 \\
\hline E-44A & & 44-Terminal & & 10-18 \\
\hline \multicolumn{5}{|l|}{Plastic Quad Flatpack} \\
\hline S-44 & & 44-Terminal & & 10-19 \\
\hline S-160 & & 160-Terminal & & 10-20 \\
\hline \multicolumn{5}{|l|}{Cerpacks/Flatpacks} \\
\hline & L & 10-Lead & & 10-21 \\
\hline & M & 14-Lead & & 10-22 \\
\hline & F & 16-Lead & & 10-23 \\
\hline & N & 24-Lead & & 10-24 \\
\hline \multicolumn{5}{|l|}{Flatpacks} \\
\hline & \(L^{\star}\) & 10-Lead & & 10-25 \\
\hline & LB* & 10-Lead (Bottom-Brazed) & & 10-25 \\
\hline & \(M^{\star}\) & 14-Lead & & 10-26 \\
\hline & MB* & 14-Lead (Bottom-Brazed) & & 10-26 \\
\hline & \(\mathrm{F}^{\star}\) & 16-Lead & & 10-27 \\
\hline & \(\mathrm{FB}^{\star}\) & 16-Lead (Bottom Brazed) & & 10-27 \\
\hline & \(\mathrm{N}^{\star}\) & 24-Lead & & 10-28 \\
\hline & NB* & 24-Lead (Bottom-Brazed & & 10-28 \\
\hline
\end{tabular}

\footnotetext{
*Special Order Only
}
\begin{tabular}{|c|c|c|c|c|}
\hline ADI Letter & PMI Letter & Package & \begin{tabular}{l}
MIL-M38510 \\
Applicable
\end{tabular} & \\
\hline Designator & Designator & Description & Configuration & Page \\
\hline \multicolumn{5}{|l|}{Plastic DIP} \\
\hline N-8 & P & 8-Lead & & 10-29 \\
\hline \(\mathrm{N}-14\) & P & 14-Lead & & 10-30 \\
\hline N -16 & P & 16-Lead & & 10-31 \\
\hline N-18 & P & 18-Lead & & 10-32 \\
\hline N-20 & P & 20-Lead & & 10-33 \\
\hline \(\mathrm{N}-24\) & P & 24-Lead (Narrow Body) & & 10-34 \\
\hline N-24A & P & 24-Lead (Double Width) & & 10-35 \\
\hline N -28 & P & 28-Lead & & 10-36 \\
\hline N-40A & & 40-Lead & & 10-37 \\
\hline \multicolumn{5}{|l|}{Plastic Leaded Chip Carrier (PLCC)} \\
\hline P-20A & PC & 20-Lead & & 10-38 \\
\hline P-28A & PC & 28-Lead & & 10-39 \\
\hline P-44A & & 44-Lead & & 10-40 \\
\hline \multicolumn{5}{|l|}{J-Leaded Chip Carrier} \\
\hline J-44 & & 44-Lead & CJ4 & 10-41 \\
\hline J-68 & & 68-Lead & & 10-42 \\
\hline \multicolumn{5}{|l|}{Cerdip} \\
\hline Q-8 & Z & 8-Lead & D4-1 & 10-43 \\
\hline Q-14 & Y & 14-Lead & D1-1 & 10-44 \\
\hline Q-16 & Q & 16-Lead & D2-1 & 10-45 \\
\hline Q-18 & X & 18-Lead & D6-1 & 10-46 \\
\hline Q-20 & R & 20-Lead & D8-1 & 10-47 \\
\hline Q-22 & & 22-Lead & & 10-48 \\
\hline Q-24 & W & 24-Lead (Narrow Body) & D3-1 & 10-49 \\
\hline Q-28 & T & 28-Lead & D10-1 & 10-50 \\
\hline \multicolumn{5}{|l|}{Small Outline (SOIC)} \\
\hline & S & 14-Lead (Narrow Body) & & 10-51 \\
\hline R-16 & & 16-Lead (Wide Body) & & 10-52 \\
\hline R-16A & S & 16-Lead (Narrow Body) & & 10-53 \\
\hline R-18 & S & 18-Lead (Wide Body) & & 10-54 \\
\hline R-20 & S & 20-Lead (Wide Body) & & 10-55 \\
\hline R-24 & S & 24-Lead (Wide Body) & & 10-56 \\
\hline R 28 & S & 2e-Leed (Wide Rody) & & 10-57 \\
\hline
\end{tabular}

\section*{Package Outline Dimensions}

\section*{D-16}

16-Lead Side Brazed Ceramic DIP

\begin{tabular}{|c|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 6 \\
\hline\(b_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,6 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 6 \\
\hline D & & 0.840 & & 21.34 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline E \(_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.080 & & 2.03 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Fourteen spaces.

\section*{D-18}

18-Lead Side Brazed Ceramic DIP

\begin{tabular}{|c|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.200 & & 5.08 & \\
\hline\(b\) & 0.014 & 0.023 & 0.36 & 0.58 & 6 \\
\hline\(b_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,6 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 6 \\
\hline D & & 0.960 & & 24.38 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline\(E_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline\(L_{1}\) & 0.150 & & 3.81 & & \\
\hline \(\mathbf{Q}\) & 0.015 & 0.050 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(\mathrm{~S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}\) ( 0.08 mm ) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Sixteen sDaces.

\section*{D-20}

20-Lead Side Brazed Ceramic DIP

\begin{tabular}{|l|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 6 \\
\hline b \(_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,6 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 6 \\
\hline D & & 1.060 & & 26.92 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline E \(_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.080 & & 2.03 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Eighteen spaces.

\section*{D-24}

24-Lead Side Brazed Ceramic DIP

\begin{tabular}{|c|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 6 \\
\hline b \(_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2.6 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 6 \\
\hline D & & 1.290 & & 32.77 & 4 \\
\hline E & 0.500 & 0.610 & 12.70 & 15.49 & 4 \\
\hline E \(_{1}\) & 0.590 & 0.620 & 14.99 & 15.75 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0.120 & 0.200 & 3.05 & 5.08 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.075 & 0.38 & 1.91 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Anplies tu ath fữ ©vincis.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty-two spaces.

D-24A
24-Lead Side Brazed Ceramic DIP (Single Width)

\begin{tabular}{|c|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & \multirow{2}{*|}{} \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 6 \\
\hline\(b_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2.6 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 6 \\
\hline D & & 1.280 & & 32.51 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline\(E_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline\(L_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & \\
\hline \(\mathrm{~S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(\mathbf{b}_{1}\) may be \(\mathbf{0 . 0 2 3 "}\) \((0.58 \mathrm{~mm})\) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty-two spaces.

\section*{D-28}

\section*{28-Lead Side Brazed Ceramic DIP}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.026 & 0.36 & 0.66 & 6 \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,6 \\
\hline c & 0.008 & 0.018 & 0.20 & 0.46 & 6 \\
\hline D & & 1.490 & & 37.85 & 4 \\
\hline E & 0.500 & 0.610 & 12.70 & 15.49 & 4 \\
\hline \(E_{1}\) & 0.590 & 0.620 & 14.99 & 15.75 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0. 125 &  & 3. 1 i & \(5.0 ิ \overline{6}\) & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.100 & & 2.54 & 5 \\
\hline \(\mathrm{S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(\mathbf{0 . 0 2 3 "}\) \((0.58 \mathrm{~mm})\) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Twenty-six spaces.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 6 \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,6 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 6 \\
\hline D & & 2.096 & & 53.24 & 4 \\
\hline E & 0.590 & 0.620 & 12.95 & 15.75 & 4 \\
\hline \(\mathrm{E}_{1}\) & 0.520 & 0.630 & 13.21 & 16.00 & \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 7 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
7. Thirty-eight spaces.

\section*{DH-24A}

24-Lead Side Brazed Ceramic DIP for Hybrid

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & \\
\hline U & & i.2i2 & & 30.75 & \\
\hline E & 0.580 & 0.605 & 14.73 & 15.37 & \\
\hline \(\mathrm{E}_{1}\) & 0.590 & 0.620 & 14.99 & 15.75 & 6 \\
\hline e & 0.10 & BSC & 2.54 & BSC & 4,7 \\
\hline L & 0.120 & & 3.05 & & \\
\hline L & 0.180 & & 4.57 & & \\
\hline 0 & 0.040 & 0.060 & 1.02 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) \((0.58 \mathrm{~mm})\) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. The basic pin spacing is \(\mathbf{0 . 1 0 0 ^ { \prime \prime }}(\mathbf{2} .54 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. \(E_{1}\) shall be measured at the centerline of the leads.
7. Twenty-two spaces.

DH-28
28-Lead Side Brazed Ceramic DIP for Hybrid (Large Cavity)

\begin{tabular}{|c|c|l|l|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & \\
\hline b \(_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & \\
\hline D & & 1.414 & & 35.92 & \\
\hline E & 0.580 & 0.610 & 14.73 & 15.49 & \\
\hline E \(_{1}\) & 0.590 & 0.610 & 14.99 & 15.49 & 6 \\
\hline e & 0.100 BSC & 2.54 & BSC & 4,7 \\
\hline L & 0.120 & & 3.05 & & \\
\hline L \(_{1}\) & 0.180 & & 4.57 & & \\
\hline Q & 0.040 & 0.060 & 1.01 & 1.52 & 3 \\
\hline S \(^{2}\) & & 0.098 & & 2.49 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(Q\) shall be measured from the seating plane to the base plane.
4. The basic pin spacing is \(\mathbf{0 . 1 0 0 ^ { \prime \prime }}\) ( 2.54 mm ) between centerlines.
5. Applies to all four corners.
6. \(E_{1}\) shall be measured at the centerline of the leads.
7. Twenty-six spaces.

\section*{DH-28A}

28-Lead Bottom Brazed Ceramic DIP for Hybrid

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & \\
\hline D & & 1.575 & & 40.01 & \\
\hline E & 0.1770 & ט̄.ชิiō & \(19.5 \overline{0}\) & \(2 \mathrm{U} .5 \overline{7}\) & \\
\hline \(E_{1}\) & 0.550 & 0.620 & 14.99 & 15.75 & 6 \\
\hline e & \multicolumn{2}{|l|}{0.100 BSC} & \multicolumn{2}{|l|}{2.54 BSC} & 4,7 \\
\hline L & 0.145 & & 3.68 & & \\
\hline \(L_{1}\) & 0.180 & & 4.57 & & \\
\hline 0 & 0.015 & 0.035 & 0.38 & 0.89 & 3 \\
\hline S & & 0.137 & & 3.48 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. The basic pin spacing is \(\mathbf{0 . 1 0 0 ^ { \prime \prime }}\) ( \(\mathbf{2 . 5 4} \mathbf{~ m m}\) ) between centerlines
5. Applies to all four corners.
6. \(E_{1}\) shall be measured at the centerline of the leads.
7. Twenty-six spaces.

DH-32E
32-Lead Bottom Brazed Ceramic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & \\
\hline D & & 1.750 & & 44.45 & \\
\hline E & 1.075 & 1.105 & 27.31 & 28.07 & \\
\hline \(\mathrm{E}_{1}\) & 0.890 & 0.910 & 22.61 & 23.11 & 6 \\
\hline e & 0.1 & BSC & 2.54 & BSC & 4,7 \\
\hline L & 0.145 & & 3.68 & & \\
\hline \(L_{1}\) & 0.180 & & 4.57 & & \\
\hline 0 & 0.015 & 0.035 & 0.38 & 0.89 & 3 \\
\hline S & & 0.120 & & 3.05 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. The basic pin spacing is \(\mathbf{0 . 1 0 0 ^ { \prime \prime }}\) ( 2.54 mm ) between centerlines.
5. Applies to all four corners.
6. \(E_{1}\) shall be measured at the centerline of the leads.
7. Thirty spaces.

M-32
32-Lead Metal Platform DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.200 & & 5.08 & \\
\hline i & & へิ.0ิż & & 0.5i & \\
\hline D & & 1.745 & & 44.323 & \\
\hline \(\mathrm{D}_{1}\) & 1.494 & 1.506 & 37.948 & 38.252 & \\
\hline E & & 1.145 & & 29.083 & \\
\hline \(E_{1}\) & 0.880 & 0.920 & 22.352 & 23.368 & 3 \\
\hline e & 0.098 & 0.102 & 2.49 & 2.59 & 4 \\
\hline \(L_{1}\) & 0.240 & & 6.09 & & \\
\hline S & 0.115 & 0.135 & 2.92 & 3.43 & 2 \\
\hline \(\mathrm{S}_{1}\) & 0.115 & 0.135 & 2.92 & 3.43 & 2 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. Applies to all four corners.
3. \(E_{1}\) shall be measured at the centerline of the leads.
4. Thirty spaces.

\section*{M-40 \\ 40-Lead Metal Platform DIP}

\begin{tabular}{|c|c|l|l|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.19 & & 4.83 & \\
\hline b & & 0.020 & & 0.51 & \\
\hline D & & 2.145 & & 54.483 & \\
\hline D \(_{1}\) & 1.894 & 1.906 & 48.108 & 48.412 & \\
\hline E & & 1.145 & & 29.083 & \\
\hline E \(_{1}\) & 0.880 & 0.920 & 22.352 & 23.368 & 3 \\
\hline e & 0.098 & 0.102 & 2.49 & 2.59 & 4 \\
\hline L \(_{1}\) & 0.240 & & 6.09 & & \\
\hline S & 0.115 & 0.135 & 2.92 & 3.43 & 2 \\
\hline S \(_{\mathbf{1}}\) & 0.115 & 0.135 & 2.92 & 3.43 & 2 \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. Applies to all four corners.
3. \(E_{1}\) shall be measured at the centerline of the leads.
4. Thirty-eight spaces.

\begin{tabular}{|c|l|l|l|l|l|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.064 & 0.100 & 1.63 & 2.54 & 1 \\
\hline B \(_{1}\) & 0.022 & 0.028 & 0.56 & 0.71 & \\
\hline D & 0.342 & 0.358 & 8.69 & 9.09 & 2 \\
\hline\(D_{1}\) & \multicolumn{2}{|c|}{0.075 REF } & \multicolumn{2}{|c|}{1.91 REF } & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } & \\
\hline j & \multicolumn{2}{|c|}{0.020 REF } & \multicolumn{2}{|c|}{0.51} & \\
\hline\(h\) & 0.040 REF & \multicolumn{2}{|c|}{1.02} & \\
\hline L & 0.045 & 0.055 & \multicolumn{2}{|c|}{1.14} & 1.40 \\
\\
\hline
\end{tabular}

NOTES
1. Dimension A controls the overall package thickness.
2. Applies to all 4 sides.
3. All terminals are gold plated.

28-Terminal Leadless Ceramic Chip Carrier

\begin{tabular}{|c|l|l|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.064 & 0.100 & 1.63 & 2.54 & 1 \\
\hline B \(_{1}\) & 0.022 & 0.028 & 0.56 & 0.71 & \\
\hline D & 0.442 & 0.458 & 11.23 & 11.63 & 2 \\
\hline D \(_{1}\) & \multicolumn{2}{|c|}{0.075 REF } & \multicolumn{2}{|c|}{1.91 REF } & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } & \\
\hline j & \multicolumn{2}{|c|}{0.020 REF } & \multicolumn{2}{c|}{0.51} & \\
\hline h & \multicolumn{2}{|c|}{0.040 REF } & \multicolumn{2}{|c|}{1.02} & \\
\hline L & 0.045 & 0.055 & 1.14 & 1.40 & \\
\hline
\end{tabular}

NOTES
1. Dimension \(A\) controls the overall package thickness.
2. Applies to all 4 sides.
3. All terminals are gold plated.

E-44A
44-Terminal Leadless Ceramic Chip Carrier

\begin{tabular}{|c|l|l|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX & NOTE \\
\hline A & 0.064 & 0.100 & 1.63 & 2.54 & 1 \\
\hline B \(_{1}\) & 0.022 & 0.028 & 0.56 & 0.71 & \\
\hline D & 0.640 & 0.662 & 16.27 & 16.82 & 2 \\
\hline D \(_{1}\) & \multicolumn{2}{|c|}{0.075 REF } & \multicolumn{2}{|c|}{1.91 REF } & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } & \\
\hline i & \multicolumn{2}{|c|}{0.020 REF } & \multicolumn{2}{|c|}{0.51} & \\
\hline h & \multicolumn{2}{|c|}{0.040 REF } & \multicolumn{2}{|c|}{1.02} & \\
\hline L & 0.045 & 0.055 & 1.14 & 1.40 & \\
\hline
\end{tabular}

NOTES
1. Dimension \(A\) controls the overall package thickness.
2. Applies to all 4 sides.
3. All terminals are gold plated.

\section*{S-44}

44-Lead Plastic Quad Flatpack (PQFP)

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & & 0.096 & & 2.44 \\
\hline b & 0.012 & 0.016 & 0.30 & 0.41 \\
\hline A \(_{\mathbf{3}}\) & 0.077 & 0.083 & 1.96 & 2.11 \\
\hline A \(_{1}\) & 0.032 & 0.040 & 0.81 & 1.02 \\
\hline D & 0.546 & 0.548 & 13.875 & 13.925 \\
\hline A \(_{\mathbf{2}}\) & 0.032 & 0.040 & 0.81 & 1.02 \\
\hline D \(_{\mathbf{1}}\) & 0.390 & 0.398 & 9.91 & 10.11 \\
\hline e & 0.029 & 0.033 & 0.74 & 0.84 \\
\hline L & 0.025 & 0.037 & 0.64 & 0.94 \\
\hline\(\alpha\) & 0.8 & \(8.0^{\circ}\) & & \\
\hline
\end{tabular}

\section*{S-160}

160-Lead Plastic Quad Flatpack (PQFP)

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & & 0.160 & & 4.07 \\
\hline \(A_{1}\) & 0.062 & 0.070 & 1.57 & 1.77 \\
\hline \(\mathrm{A}_{2}\) & 0.062 & 0.070 & 1.57 & 1.77 \\
\hline \(\mathrm{A}_{3}\) & 0.125 & 0.145 & 3.17 & 3.67 \\
\hline D & 1.246 & 1.266 & 31.65 & 32.15 \\
\hline E & 1.098 & 1.106 & 27.90 & 28.10 \\
\hline \(\mathrm{D}_{1}\) & 1.098 & 1.106 & 27.90 & 28.10 \\
\hline e & 0.029 & 0.033 & 0.75 & 0.85 \\
\hline L & 0.025 & 0.037 & 0.65 & 0.95 \\
\hline b & 0.012 & 0.016 & 0.30 & 0.14 \\
\hline \(\mathrm{E}_{1}\) & 1.098 & 1.106 & 27.90 & 28.10 \\
\hline \(\boldsymbol{\alpha}\) & \(0.0^{\circ}\) & \(8.0^{\circ}\) & & \\
\hline
\end{tabular}

\section*{10-Lead Cerpack/Flatpack \\ (L-Suffix)}

\begin{tabular}{|c|c|l|l|l|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.030 & 0.085 & 0.76 & 2.16 & \\
\hline b & 0.010 & 0.019 & 0.25 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.290 & & 7.37 & 3 \\
\hline E & 0.240 & 0.260 & 6.10 & 6.60 & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline Q & 0.010 & 0.040 & 0.25 & 1.02 & 2 \\
\hline S & & 0.045 & & 1.14 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5,6 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab ( \(\operatorname{dim}\). k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(\mathbf{0 . 0 0 0 ^ { \prime \prime }}(\mathbf{0 . 0 0} \mathrm{mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(\mathbf{k}\) does not apply.

\section*{14-Lead Cerpack/Flatpack \\ (M-Suffix)}

\begin{tabular}{|c|c|l|l|l|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.030 & 0.085 & 0.76 & 2.16 & \\
\hline b & 0.010 & 0.019 & 0.25 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.280 & & 7.11 & 3 \\
\hline E & 0.240 & 0.260 & 6.10 & 6.60 & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline Q & 0.010 & 0.040 & 0.25 & 1.02 & 2 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5,6 \\
\hline S \(_{2}\) & 0.004 & & 0.10 & & \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(\mathbf{0 . 0 0 0 ^ { \prime \prime }}(\mathbf{0 . 0 0} \mathbf{~ m m})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(\mathbf{k}\) does not apply.

\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.045 & 0.085 & 1.14 & 2.16 & \\
\hline b & 0.015 & 0.019 & 0.38 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.440 & & 11.18 & 3 \\
\hline E & 0.245 & 0.285 & 6.22 & 7.24 & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27} & BSC \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 4 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline Q & 0.010 & 0.040 & 0.23 & 1.02 & 2 \\
\hline S & & 0.045 & & 1.14 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5,6 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab ( \(\operatorname{dim}\). k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(\mathbf{0 . 0 0 0 ^ { \prime \prime }}(\mathbf{0 . 0 0} \mathrm{mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(\mathbf{k}\) does not apply.

\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.045 & 0.090 & 1.14 & 2.29 & \\
\hline b & 0.015 & 0.019 & 0.38 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.430 & & 10.92 & 3 \\
\hline E & 0.245 & 0.285 & 6.22 & 7.24 & \\
\hline e & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline\(\overline{\text { u }}\) & \(\hat{0} . \hat{0} i \bar{u}\) & \(\hat{0} . \hat{0} 4 \hat{u}\) & \(\hat{0} .25\) & \(1 . \overline{0} \hat{2}\) & \(\hat{z}\) \\
\hline S & 0.005 & & 0.13 & & 5,6 \\
\hline S \(_{2}\) & 0.004 & & 0.10 & & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab ( \(\operatorname{dim}\). k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(0.000^{\prime \prime}(0.00 \mathrm{~mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(\mathbf{k}\) does not apply.

10-Lead Flatpack
(L-Suffix)


Bottom-Brazed (LB-Suffix)

\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.030 & 0.085 & 0.76 & 2.16 & \\
\hline b & 0.010 & 0.019 & 0.25 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.290 & & 7.37 & 3 \\
\hline\(E^{2}\) & 0.240 & 0.260 & 6.10 & 6.60 & \\
\hline E \(_{1}\) & & 0.280 & & 7.11 & 3 \\
\hline\(E_{2}\) & 0.125 & & 3.18 & & \\
\hline\(E_{3}\) & 0.030 & & 0.76 & & \\
\hline e & 0.050 & BSC & 1.27 & BSC & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline Q & 0.010 & 0.040 & 0.25 & 1.02 & 2 \\
\hline S & & 0.045 & & 1.14 & 5 \\
\hline S \(_{1}\) & 0.005 & & 0.13 & & 5,6 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab ( \(\operatorname{dim} . \mathrm{k}\) ) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(0.000^{\prime \prime}(0.00 \mathrm{~mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(\mathbf{k}\) does not apply.

14-Lead Flatpack
(M-Suffix)


Bottom-Brazed (MB-Suffix)

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & 0.030 & 0.085 & 0.76 & 2.16 & \\
\hline b & 0.010 & 0.019 & 0.25 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.280 & & 7.11 & 3 \\
\hline E & 0.240 & 0.260 & 6.10 & 6.60 & \\
\hline \(E_{1}\) & & 0.280 & & 7.11 & 3 \\
\hline \(E_{2}\) & 0.125 & & 3.18 & & \\
\hline \(E_{3}\) & 0.030 & & 0.76 & & \\
\hline e & 0.05 & BSC & & BSC & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline 0 & 0.010 & 0.040 & 0.25 & 1.02 & 2 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5,6 \\
\hline \(\mathrm{S}_{2}\) & 0.004 & & 0.10 & & \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(0.000^{\prime \prime}(0.00 \mathrm{~mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(k\) does not apply.

16-Lead Flatpack
(F-Suffix)


Bottom-Brazed (FB-Suffix)

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & 0.045 & 0.085 & 1.14 & 2.16 & \\
\hline b & 0.015 & 0.019 & 0.38 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.440 & & 11.18 & 3 \\
\hline E & 0.245 & 0.285 & 6.22 & 7.24 & \\
\hline \(E_{1}\) & & 0.305 & & 7.75 & 3 \\
\hline \(E_{2}\) & 0.130 & & 3.30 & & \\
\hline \(\mathrm{E}_{3}\) & 0.030 & & 0.76 & & \\
\hline e & 0.05 & BSC & & BSC & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline 0 & 0.010 & 0.040 & 0.23 & 1.02 & 2 \\
\hline S & & 0.045 & & 1.14 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5, 6 \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(0.000^{\prime \prime}(0.00 \mathrm{~mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(\mathbf{k}\) does not apply.

24-Lead Flatpack (N-Suffix)


Bottom-Brazed (NB-Suffix)

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & 0.045 & 0.090 & 1.14 & 2.29 & \\
\hline b & 0.015 & 0.019 & 0.38 & 0.48 & \\
\hline c & 0.003 & 0.006 & 0.08 & 0.15 & \\
\hline D & & 0.430 & & 10.92 & 3 \\
\hline E & 0.245 & 0.285 & 6.22 & 7.24 & \\
\hline \(E_{1}\) & & 0.305 & & 7.75 & 3 \\
\hline \(E_{2}\) & 0.125 & & 3.18 & & \\
\hline \(\mathrm{E}_{3}\) & 0.030 & & 0.76 & & \\
\hline e & & BSC & & BSC & 4 \\
\hline k & 0.008 & 0.015 & 0.20 & 0.38 & 8 \\
\hline L & 0.250 & 0.370 & 6.35 & 9.40 & \\
\hline 0 & 0.010 & 0.040 & 0.25 & 1.02 & 2 \\
\hline S & 0.005 & & 0.13 & & 5, 6 \\
\hline \(\mathrm{S}_{2}\) & 0.004 & & 0.10 & & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
2. Dimension \(\mathbf{Q}\) shall be measured at the point of exit of the lead from the body.
3. The dimension allows for off-center lid, meniscus and glass overrun.
4. The basic lead spacing is \(0.050^{\prime \prime}(1.27 \mathrm{~mm})\) between centerlines.
5. Applies to all four corners.
6. Dimension \(S_{1}\) may be \(0.000^{\prime \prime}(0.00 \mathrm{~mm})\) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
7. Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
8. Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension \(k\) does not apply.

N-8
8-Lead Plastic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.210 & & 5.33 & \\
\hline \(\mathrm{A}_{2}\) & 0.115 & 0.195 & 2.93 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline \(\mathrm{b}_{1}\) & 0.045 & 0.070 & 1.15 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 0.348 & 0.430 & 8.84 & 10.92 & 2 \\
\hline E & 0.300 & 0.325 & 7.62 & 8.25 & \\
\hline \(\mathrm{E}_{1}\) & 0.240 & 0.280 & 6.10 & 7.11 & 2 \\
\hline e & \multicolumn{2}{|l|}{0.100 BSC} & \multicolumn{2}{|c|}{2.54 BSC} & \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

\section*{N-14}

14-Lead Plastic DIP

\begin{tabular}{|l|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\hline & MIN & MAX & MIN & MAX & NOTE \\
\hline A & & 0.210 & & 5.33 & \\
\hline A \(_{2}\) & 0.115 & 0.195 & 2.93 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline b \(_{1}\) & 0.045 & 0.070 & 1.15 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 0.725 & 0.795 & 18.42 & 20.19 & 2 \\
\hline E & 0.300 & 0.325 & 7.62 & 8.25 & \\
\hline E \(_{1}\) & 0.240 & 0.280 & 6.10 & 7.11 & 2 \\
\hline e & \multicolumn{3}{|c|}{0.100 BSC } & \multicolumn{2}{|c|}{2.54 BSC } \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-16
16-Lead Plastic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.210 & & 5.33 & \\
\hline \(\mathrm{A}_{2}\) & 0.115 & 0.195 & 2.93 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline \(\mathrm{b}_{1}\) & 0.045 & 0.070 & 1.15 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 0.745 & 0.840 & 18.93 & 21.33 & 2 \\
\hline E & 0.300 & 0.325 & 7.62 & 8.25 & \\
\hline \(E_{1}\) & 0.240 & 0.280 & 6.10 & 7.11 & 2 \\
\hline e & \multicolumn{2}{|l|}{0.100 BSC} & \multicolumn{2}{|l|}{2.54 BSC} & \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-18
18-Lead Plastic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.210 & & 5.33 & \\
\hline \(\mathrm{A}_{2}\) & 0.115 & 0.195 & 2.93 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline \(\mathrm{b}_{1}\) & 0.045 & 0.070 & 1.15 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 0.845 & 0.925 & 21.47 & 23.49 & 2 \\
\hline E & 0.300 & 0.325 & 7.62 & 8.25 & \\
\hline \(E_{1}\) & 0.240 & 0.280 & 6.10 & 7.11 & 2 \\
\hline e & 0.10 & SS & 2.54 & SC & \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-20
20-Lead Plastic DIP

\begin{tabular}{|l|l|l|l|l|l|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.210 & & 5.33 & \\
\hline A \(_{\mathbf{2}}\) & 0.115 & 0.195 & 2.93 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline b \(_{1}\) & 0.045 & 0.070 & 1.15 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 0.925 & 1.060 & 23.50 & 26.90 & 2 \\
\hline E & 0.300 & 0.325 & 7.62 & 8.25 & \\
\hline E \(_{\mathbf{1}}\) & 0.240 & 0.280 & 6.10 & 7.11 & 2 \\
\hline e & 0.100 BSC & \multicolumn{2}{|c|}{2.54} & BSC & \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-24
24-Lead Plastic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & \multirow{2}{*}{ OTES } \\
\hline A & & 0.210 & & 5.33 & \\
\hline A \(_{2}\) & 0.115 & 0.195 & 2.93 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline\(b_{1}\) & 0.045 & 0.070 & 1.15 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 1.125 & 1.275 & 28.60 & 32.30 & 2 \\
\hline E & 0.300 & 0.325 & 7.62 & 8.25 & \\
\hline E \(_{1}\) & 0.240 & 0.280 & 6.10 & 7.11 & 2 \\
\hline e & 0.100 BSC & \multicolumn{2}{|c|}{2.54 BSC } & \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline\(\overline{\mathbf{u}}\) & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-24A
24-Lead Plastic DIP (Double Width)

\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOT \\
\hline A & & 0.250 & & 6.35 & \\
\hline A \(_{2}\) & 0.125 & 0.195 & 3.18 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline b \(_{1}\) & 0.030 & 0.070 & 0.77 & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 1.150 & 1.290 & 29.30 & 32.70 & 2 \\
\hline E & 0.600 & 0.625 & 15.24 & 15.87 & \\
\hline E \(_{1}\) & 0.485 & 0.580 & 12.32 & 14.73 & 2 \\
\hline e & \multicolumn{2}{|c|}{0.100 BSC } & \multicolumn{2}{|c|}{2.54} & BSC \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-28
28-Lead Plastic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.250 & & 6.35 & \\
\hline \(\mathrm{A}_{2}\) & 0.125 & 0.195 & 3.18 & 4.95 & \\
\hline b & 0.014 & 0.022 & 0.356 & 0.558 & \\
\hline \(\mathrm{b}_{1}\) & & 0.070 & & 1.77 & \\
\hline c & 0.008 & 0.015 & 0.204 & 0.381 & \\
\hline D & 1.380 & 1.565 & 35.10 & 39.70 & 2 \\
\hline E & 0.600 & 0.625 & 15.24 & 15.87 & \\
\hline \(\mathrm{E}_{1}\) & 0.485 & 0.580 & 12.32 & 14.73 & 2 \\
\hline e & \multicolumn{2}{|l|}{0.100 BSC} & \multicolumn{2}{|c|}{2.54 BSC} & \\
\hline L & 0.125 & 0.200 & 3.18 & 5.05 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. This dimension does not include mold flash or protrusions.

N-40A
40-Pin Plastic DIP

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & - & 0.200 & - & 5.08 \\
\hline b & 0.015 & 0.025 & 0.38 & 0.64 \\
\hline \(\mathrm{b}_{1}\) & 0.040 & 0.060 & 1.02 & 1.52 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 \\
\hline D & - & 2.08 & - & 52.83 \\
\hline E & 0.550 & 0.550 & 13.46 & 13.97 \\
\hline \(E_{1}\) & 0.580 & 0.620 & 14.73 & 15.75 \\
\hline - & \multicolumn{2}{|l|}{0.100 BSC} & \multicolumn{2}{|r|}{2.54 BSC} \\
\hline \(L\) & 0.120 & 0.175 & 3.05 & 4.45 \\
\hline \(L_{1}\) & 0.140 & - & 3.56 & - \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 \\
\hline S & - & 0.110 & - & 2.79 \\
\hline \(S_{1}\) & 0.005 & - & 0.13 & - \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) \\
\hline
\end{tabular}

P-20A
20-Lead Plastic Leaded Chip Carrier (PLCC)

\begin{tabular}{|c|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX \\
\hline A & 0.385 & 0.395 & 9.78 & 10.02 \\
\hline B & 0.385 & 0.395 & 9.78 & 10.02 \\
\hline C & 0.165 & 0.180 & 4.19 & 4.57 \\
\hline D & 0.025 & 0.040 & 0.64 & 1.01 \\
\hline E & 0.085 & 0.110 & 2.16 & 2.79 \\
\hline F & 0.013 & 0.021 & 0.33 & 0.53 \\
\hline G & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } \\
\hline H & 0.026 & 0.032 & 0.66 & 0.81 \\
\hline I & 0.015 & \(n .025\) & \(n .38\) & 0.63 \\
\hline K & 0.290 & 0.330 & 7.37 & 8.38 \\
\hline R & 0.350 & 0.356 & 8.89 & 9.04 \\
\hline U & 0.350 & 0.356 & 8.89 & 9.04 \\
\hline V & 0.042 & 0.048 & 1.07 & 1.21 \\
\hline W & 0.042 & 0.048 & 1.07 & 1.21 \\
\hline X & 0.042 & 0.056 & 1.07 & 1.42 \\
\hline Y & & 0.020 & & 0.50 \\
\hline
\end{tabular}

P-28A
28-Lead Plastic Leaded Chip Carrier (PLCC)

\begin{tabular}{|c|l|l|l|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & \multicolumn{1}{|c|}{ MIN } & MAX \\
\hline A & 0.485 & 0.495 & 12.32 & 12.57 \\
\hline B & 0.485 & 0.495 & 12.32 & 12.57 \\
\hline C & 0.165 & 0.180 & 4.19 & 4.57 \\
\hline D & 0.025 & 0.040 & 0.64 & 1.01 \\
\hline E & 0.085 & 0.110 & 2.16 & 2.79 \\
\hline F & 0.013 & 0.021 & 0.33 & 0.53 \\
\hline G & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } \\
\hline H & 0.026 & 0.032 & 0.66 & 0.81 \\
\hline J & 0.015 & 0.025 & 0.38 & 0.63 \\
\hline K & 0.390 & 0.430 & 9.91 & 10.92 \\
\hline R & 0.450 & 0.456 & 11.43 & 11.58 \\
\hline U & 0.450 & 0.456 & 11.43 & 11.58 \\
\hline V & 0.042 & 0.048 & 1.07 & 1.21 \\
\hline W & 0.042 & 0.048 & 1.07 & 1.21 \\
\hline X & 0.042 & 0.056 & 1.07 & 1.42 \\
\hline Y & & 0.020 & & 0.50 \\
\hline
\end{tabular}

P-44A
44-Lead Plastic Leaded Chip Carrier (PLCC)

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
SYMBOL & MIN & MAX & MIN & MAX \\
\hline A & 0.685 & 0.695 & 17.40 & 17.65 \\
\hline B & 0.685 & 0.695 & 17.40 & 17.65 \\
\hline C & 0.165 & 0.180 & 4.19 & 4.57 \\
\hline D & 0.025 & 0.040 & 0.64 & 1.01 \\
\hline E & 0.085 & 0.110 & 2.16 & 2.79 \\
\hline F & 0.013 & 0.021 & 0.33 & 0.53 \\
\hline G & \multicolumn{2}{|c|}{0.050 BSC } & \multicolumn{2}{|c|}{1.27 BSC } \\
\hline H & 0.026 & 0.032 & 0.66 & 0.81 \\
\hline J & 0.015 & 0.025 & 0.38 & 0.63 \\
\hline K & 0.650 & 0.656 & 16.51 & 16.66 \\
\hline R & 0.650 & 0.656 & 16.51 & 16.66 \\
\hline U & 0.650 & 0.656 & 16.51 & 16.66 \\
\hline V & 0.042 & 0.048 & 1.07 & 1.21 \\
\hline W & 0.042 & 0.048 & 1.07 & 1.21 \\
\hline X & 0.042 & 0.056 & 1.07 & 1.42 \\
\hline Y & & 0.020 & & 0.50 \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & 0.100 & 0.135 & 2.54 & 3.43 & 2 \\
\hline A1 & 0.054 & 0.078 & 1.37 & 1.98 & \\
\hline A2 & 0.025 & & 0.64 & & \\
\hline B & 0.013 & 0.023 & 0.33 & 0.58 & 3 \\
\hline B1 & 0.020 & 0.032 & 0.51 & 0.81 & 3 \\
\hline C & 0.006 & 0.013 & 0.15 & 0.33 & 3 \\
\hline D/E & 0.680 & 0.700 & 17.27 & 17.78 & \\
\hline D1/E1 & 0.628 & 0.662 & 15.95 & 16.82 & \\
\hline D2/E2 & 0.25 & BSC & 6.35 & BSC & \\
\hline D3/E3 & 0.50 & BSC & 12.70 & BSC & \\
\hline D4/E4 & 0.610 & 0.650 & 15.49 & 16.51 & \\
\hline e & 0.05 & BSC & 1.27 & BSC & \\
\hline e1/e2 & 0.012 & & 0.30 & & \\
\hline L & 0.030 & & 0.76 & & \\
\hline L1 & 0.005 & & 0.12 & & \\
\hline L2 & 0.025 & & 0.76 & & \\
\hline 0 & 0.003 & & 0.08 & & \\
\hline R & 0.015 & & 0.38 & & \\
\hline R1 & 0.025 & 0.040 & 0.76 & 1.02 & \\
\hline h & \multicolumn{2}{|l|}{0.040 REF} & \multicolumn{2}{|l|}{1.02 REF} & \\
\hline , & \multicolumn{2}{|l|}{0.020 REF} & \multicolumn{2}{|l|}{0.52 REF} & \\
\hline
\end{tabular}

NOTES
1. Pin 1 indicator is on the bottom of the package.
2. Dimension A controls the overall package thickness.
3. All leads - increase maximum limit by \(0.003^{\prime \prime}\) \((0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.

J-68
68-Lead J-Leaded Chip Carrier


\section*{NOTES}
1. Pin 1 indicator is on the bottom of the package.
2. Dimension A controls the overall package thickness.
3. All leads - increase maximum limit by \(\mathbf{0 . 0 0 0 3 "}\) \((0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline D & & 0.405 & & 10.29 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline \(E_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & 6 \\
\hline - & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.055 & & 1.35 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Six spaces.

\section*{Q-14}

14-Lead Cerdip

\begin{tabular}{|c|l|l|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \\
\hline & SYMBOL & MIN & MAX & MIN & MAX \\
NOTES \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline \(\mathrm{~b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline D & & 0.785 & & 19.94 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline E \(_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & 6 \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline L \(_{1}\) & 0.150 & & 3.81 & & \\
\hline Q & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(\mathrm{~S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline\(\alpha\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(\mathbf{0 . 0 2 3}{ }^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime} \mathbf{~} \mathbf{0 . 0 8} \mathrm{mm}^{\circ}\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twelve spaces.

\section*{Q-16 \\ 16-Lead Cerdip}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline \(b_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline D & & 0.840 & & 21.34 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline \(E_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & 6 \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.080 & & 2.03 & 5 \\
\hline \(\mathrm{S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) \((0.58 \mathrm{~mm})\) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Fourteen spaces.
\[
\stackrel{\text { Q-18 }}{\text { 18-Lead Cerdip }}
\]

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline D & & 0.960 & & 24.38 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline \(E_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & 6 \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & &  & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(\mathrm{S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Sixteen spaces.

\section*{Q-20}

20-Lead Cerdip

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline D & & 1.060 & & 26.92 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline \(\mathrm{E}_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & 6 \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(\mathrm{S}_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Eighteen spaces.

\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \\
\cline { 2 - 5 } SYMBOL & MIN & MAX & MIN & MAX & NOTES \\
\hline A & & 0.200 & & 5.08 & \\
\hline\(b\) & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline\(b_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline\(D\) & & 1.175 & & 29.85 & 4 \\
\hline E & 0.320 & 0.410 & 8.13 & 10.41 & 4 \\
\hline\(E_{1}\) & 0.390 & 0.420 & 9.09 & 10.67 & 6 \\
\hline\(e\) & 0.100 & BSC & 2.54 & BSC & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline\(L_{1}\) & & 0.150 & & 3.81 & \\
\hline \(\mathbf{Q}\) & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline\(S\) & & 0.098 & & 2.49 & 5 \\
\hline\(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline\(\alpha\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

\section*{NOTES}
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. Âii ieads - increase maxımum limit by \(\mathbf{0 . 0 0 3 " ~} \mathbf{( 0 . 0 8 ~ m m}\) ) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twenty spaces.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.200 & & 5.08 & \\
\hline b & 0.014 & 0.023 & 0.36 & 0.58 & 7 \\
\hline \(\mathrm{b}_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.015 & 0.20 & 0.38 & 7 \\
\hline D & & 1.280 & & 32.51 & 4 \\
\hline E & 0.220 & 0.310 & 5.59 & 7.87 & 4 \\
\hline \(E_{1}\) & 0.290 & 0.320 & 7.37 & 8.13 & 6 \\
\hline - & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & 0.060 & 0.38 & 1.52 & 3 \\
\hline S & & 0.098 & & 2.49 & 5 \\
\hline \(S_{1}\) & 0.005 & & 0.13 & & 5 \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0{ }^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(\mathbf{0 . 0 2 3 "}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applies to all four corners.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twenty-two spaces.

\section*{Q-28}

28-Lead Cerdip

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & & 0.225 & & 5.72 & \\
\hline b & 0.014 & 0.026 & 0.36 & 0.66 & 7 \\
\hline \(b_{1}\) & 0.030 & 0.070 & 0.76 & 1.78 & 2,7 \\
\hline c & 0.008 & 0.018 & 0.20 & 0.46 & 7 \\
\hline D & & 1.490 & & 37.85 & 4 \\
\hline E & 0.500 & 0.610 & 12.70 & 15.49 & 4 \\
\hline \(\mathrm{E}_{1}\) & 0.590 & 0.620 & 14.99 & 15.75 & 6 \\
\hline e & 0.090 & 0.110 & 2.29 & 2.79 & 8 \\
\hline L & 0.125 & 0.200 & 3.18 & 5.08 & \\
\hline \(L_{1}\) & 0.150 & & 3.81 & & \\
\hline 0 & 0.015 & & 0.38 & & 3 \\
\hline S & & 0.100 & & 2.54 & 5 \\
\hline S & 0.005 & & 0.13 & & 5 \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
2. The minimum limit for dimension \(b_{1}\) may be \(0.023^{\prime \prime}\) ( 0.58 mm ) for all four corner leads only.
3. Dimension \(\mathbf{Q}\) shall be measured from the seating plane to the base plane.
4. This dimension allows for off-center lid, meniscus and glass overrun.
5. Applice te al! fcu sernere.
6. Lead center when \(\alpha\) is \(0^{\circ}\). \(E_{1}\) shall be measured at the centerline of the leads.
7. All leads - increase maximum limit by \(0.003^{\prime \prime}(0.08 \mathrm{~mm})\) measured at the center of the flat, when hot solder dip lead finish is applied.
8. Twenty-six spaces.

SO-14
14-Lead Narrow-Body SO (S-Suffix)

\begin{tabular}{|c|l|l|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.0532 & 0.0688 & 1.35 & 1.75 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0075 & 0.0098 & 0.19 & 0.25 & \\
\hline D & 0.3367 & 0.3444 & 8.55 & 8.75 & \\
\hline E & 0.1497 & 0.1574 & 3.80 & 4.00 & \\
\hline H & 0.2284 & 0.2440 & 5.80 & 6.20 & \\
\hline e & \multicolumn{4}{|c|}{0.0500 BSC } & 1.27 \\
\hline h & 0.0099 & 0.0196 & 0.25 & 0.50 & \\
\hline L & 0.0160 & 0.0500 & 0.41 & 1.27 & \\
\hline Q & 0.0040 & 0.0098 & 0.10 & 0.25 & \\
\hline\(\alpha\) & \(0^{\circ}\) & 8 & \(0^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Package dimensions conform to JEDEC specification MS-012-AB (Issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{R-16 (S-Suffix)}

16-Lead Wide-Body SO
(SOL-16)

\begin{tabular}{|c|l|l|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } & \multicolumn{1}{|c|}{ MIN } & MAX & \multicolumn{1}{|c|}{ MIN } & MAX & ( \\
\hline A & 0.0926 & 0.1043 & 2.35 & 2.65 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0091 & 0.0125 & 0.23 & 0.32 & \\
\hline D & 0.3977 & 0.4133 & 10.10 & 10.50 & \\
\hline E & 0.2914 & 0.2992 & 7.40 & 7.60 & \\
\hline H & 0.3937 & 0.4193 & 10.00 & 10.65 & \\
\hline e & 0.0500 BSC & 1.27 & BSC & \\
\hline h & 0.0098 & 0.0291 & 0.25 & 0.74 & \\
\hline L & 0.0157 & 0.0500 & 0.40 & 1.27 & \\
\hline Q & 0.0040 & 0.0118 & 0.10 & 0.30 & \\
\hline\(\alpha\) & \(0^{\circ}\) & 8 & \(8^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Package dimensions conform to JEDEC specification MS-013-AA (Issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{R-16A (S-Suffix)}

16-Lead Narrow Body SO
(SO-16)

\begin{tabular}{|c|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{} \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX & NOTES \\
\hline A & 0.0532 & 0.0688 & 1.35 & 1.75 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0075 & 0.0099 & 0.19 & 0.25 & \\
\hline D & 0.3859 & 0.3937 & 9.80 & 10.00 & \\
\hline E & 0.1497 & 0.1574 & 3.80 & 4.00 & \\
\hline H & 0.2284 & 0.2440 & 5.80 & 6.20 & \\
\hline e & \multicolumn{2}{|c|}{0.0500 BSC } & \multicolumn{2}{|c|}{1.27} & BSC & \\
\hline h & 0.0099 & 0.0196 & 0.25 & 0.50 & \\
\hline L & 0.0160 & 0.0500 & 0.41 & 1.27 & \\
\hline Q & 0.0040 & 0.0098 & 0.10 & 0.25 & \\
\hline\(\alpha\) & \(0^{\circ}\) & \(8^{\circ}\) & \(0^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

\section*{NOTES}
1. Package dimensions conform to JEDEC specification MS-012-AC (Issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{R-18 (S-Suffix)}

18-Lead Wide-Body SO
(SOL-18)

\begin{tabular}{|c|l|l|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } & MIN & MAX & \multicolumn{1}{l|}{ MIN } & MAX & \\
\hline A & 0.0926 & 0.1043 & 2.35 & 2.65 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0091 & 0.0125 & 0.23 & 0.32 & \\
\hline D & 0.4469 & 0.4625 & 11.35 & 11.75 & \\
\hline E & 0.2914 & 0.2992 & 7.40 & 7.60 & \\
\hline H & 0.3937 & 0.4193 & 10.00 & 10.65 & \\
\hline e & 0.0500 BSC & 1.27 & BSC & \\
\hline h & 0.0098 & 0.0291 & 0.25 & 0.74 & \\
\hline L & 0.0157 & 0.0500 & 0.40 & 1.27 & \\
\hline Q & 0.0040 & 0.0118 & 0.10 & 0.30 & \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(8^{\circ}\) & \(0^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

\section*{NOTES}
1. Package dimensions conform to JEDEC specification MS-013-AB (Issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{R-20 (S-Suffix)}

20-Lead Wide-Body SO
(SOL-20)

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & 0.0926 & 0.1043 & 2.35 & 2.65 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0091 & 0.0125 & 0.23 & 0.32 & \\
\hline D & 0.4961 & 0.5118 & 12.60 & 13.00 & \\
\hline E & 0.2914 & 0.2992 & 7.40 & 7.60 & \\
\hline H & 0.3937 & 0.4193 & 10.00 & 10.65 & \\
\hline e & 0.05 & 0 BSC & & BSC & \\
\hline h & 0.0098 & 0.0291 & 0.25 & 0.74 & \\
\hline L & 0.0157 & 0.0500 & 0.40 & 1.27 & \\
\hline 0 & 0.0040 & 0.0118 & 0.10 & 0.30 & \\
\hline \(\alpha\) & \(0^{\circ}\) & \(8^{\circ}\) & \(0{ }^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

\section*{NOTES}
1. Package dimensions conform to JEDEC specification MS-013-AC (Issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{R-24 (S-Suffix)}

24-Lead Wide-Body SO
(SOL-24)

\begin{tabular}{|c|l|l|c|c|c|}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } & \multirow{2}{*}{ NOTES } \\
\cline { 2 - 5 } & MIN & MAX & \multicolumn{1}{|c|}{ MIN } & MAX & NOT \\
\hline A & 0.0926 & 0.1043 & 2.35 & 2.65 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0091 & 0.0125 & 0.23 & 0.32 & \\
\hline D & 0.5985 & 0.6141 & 15.20 & 15.60 & \\
\hline E & 0.2914 & 0.2992 & 7.40 & 7.60 & \\
\hline H & 0.3937 & 0.4193 & 10.00 & 10.65 & \\
\hline e & \multicolumn{2}{|c|}{0.0500 BSC } & 1.27 BSC & \\
\hline h & 0.0098 & 0.0291 & 0.25 & 0.74 & \\
\hline L & 0.0157 & 0.0500 & 0.40 & 1.27 & \\
\hline Q & 0.0040 & 0.0118 & 0.10 & 0.30 & \\
\hline\(\alpha\) & \(0^{\circ}\) & \(8^{\circ}\) & \(0^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Package dimensions conform to JEDEC specification MS-013-AD (issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{R-28 (S-Suffix)}

28-Lead Wide-Body SO
(SOL-28)

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[b]{2}{*}{NOTES} \\
\hline & MIN & MAX & MIN & MAX & \\
\hline A & 0.0926 & 0.1043 & 2.35 & 2.65 & \\
\hline b & 0.0138 & 0.0192 & 0.35 & 0.49 & \\
\hline c & 0.0091 & 0.0125 & 0.23 & 0.32 & \\
\hline D & 0.6969 & 0.7125 & 17.70 & 18.10 & \\
\hline E & 0.2914 & 0.2992 & 7.40 & 7.60 & \\
\hline H & 0.3937 & 0.4193 & 10.00 & 10.65 & \\
\hline e & 0.05 & 0 BSC & 1.2 & BSC & \\
\hline h & 0.0098 & 0.0291 & 0.25 & 0.74 & \\
\hline L & 0.0157 & 0.0500 & 0.40 & 1.27 & \\
\hline 0 & 0.0040 & 0.0118 & 0.10 & 0.30 & \\
\hline \(\boldsymbol{\alpha}\) & \(0^{\circ}\) & \(8^{\circ}\) & \(0^{\circ}\) & \(8^{\circ}\) & \\
\hline
\end{tabular}

NOTES
1. Package dimensions conform to JEDEC specification MS-013-AE (Issue A, June 1985).
2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

\section*{Appendix Contents}
Page
Ordering Guide ..... 11-2
Product Families Still Available ..... 11-4
Substitution Guide for Product Families No Longer Available ..... 11-5
Technical Publications ..... 11-8
Worldwide Service Directory ..... 11-12

\section*{Ordering Guide}

\section*{INTRODUCTION}

This Ordering Guide should make it easy to order Analog Devices products, whether you're buying one IC op amp, a multioption subsystem, or 1000 each of 15 different items. It will help you:
1. Find the correct part number for the options you want.
2. Get a price quotation and place an order with us.
3. Know our warranty for components and subsystems.

For answers to further questions, call the nearest sales office (listed at the back of the book) or our main office in Norwood, Mass. U.S.A. (617-329-4700).

\section*{MODEL NUMBERING}

In this reference manual many of the data sheets for products having a number of standard options contain an Ordering Guide. Use it to specify the correct part number for the exact combination of options you want. Two model numbering schemes are used by Analog Devices. The first model numbering scheme is used for designating standard Analog Devices monolithic and hybrid products. The second scheme is used by our Precision Monolithics Division (formerly PMI) as designators for its product line.
Figure 1 shows the form of model number used for our proprietary standard monolithic ICs and many of our hybrids. It consists of an "AD" (Analog Devices) prefix, a 3-to-5-digit number», an alphabetic performance/temperature-range designator and a package designator. One or two additional letters may immediately follow the digits ("A" for second-generation redesigned ICs, "DI" for dielectrically isolated CMOS switches, e.g., AD536AJH, AD7512DIKD).
Figure 2 shows a different numbering scheme used by our Precision Monolithics Division. This numbering scheme starts with a prefix which designates the device type and model number. It is then followed by a suffix consisting of alphabetic designators (as applicable) to indicate additional functional designations or options and packaging options.


Figure 1. Model-Number Designations for Standard Analog Devices Monolithic and Hybrid IC Products. S, Tand U Grades have the Added Suffix, /883B for Devices that Qualify to the Latest Revision of MIL-STD-883, Level B.

\footnotetext{
*For some models, the combination [digit][letter][two or three digits] is used instead of ADXXXX, e.g., 2S80.
}


Figure 2. Precision Monolithics Division's Product Designations

\section*{ORDERING FROM ANALOG DEVICES}

When placing an order, please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list; they do not include applicable taxes, customs, or shipping charges. All shipments are F.O.B. factory. Please specify if air shipment is required.
Place your orders with our local sales office or representative, or directly with our customer service group located in the Norwood facility. Orders and requests for quotations may be telephoned, sent via FAX or TELEX, or mailed. Orders will be acknowledged when received; billing and delivery information is included.

Payments for new accounts, where open-account credit has not yet been established, will be C.O.D. or prepaid. Analog Devices' minimum order value is two hundred fifty dollars ( \(\$ 250.00\) ).

When prepaid, orders should include \(\$ 2.50\) additional for packaging and postage (and a \(5 \%\) sales tax on the price of the goods if you are ordering for delivery to a destination in Massachusetts).

You may also order Analog Devices parts through distributors. For information on distributors, please see pages 11-12 and 11-13 at the back of this volume.

\section*{WARRANTY AND REPAIR CHARGE POLICIES}

All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180 -day warranty, and \(\mu M A C\) and MACSYM systems, which have a 90 -day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

\section*{Product Families Not Included in the Reference Manual (But Still Available)}

The information published in this Reference Manual is intended to assist the user in choosing components for the design of new equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most economic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs. Data sheets on these products are available upon request.
\begin{tabular}{|c|c|c|c|}
\hline Model & Model & Model & Model \\
\hline AD101 & AD7541 & DAS1150 & 2B59 \\
\hline AD201 & AD7546 & DAS1151 & 4B Series \\
\hline AD293 & AD7550 & DAS1155 & 40 \\
\hline AD294 & AD7552 & DAS1156 & 44 \\
\hline AD301 & AD7576 & DRC1705 & 45 \\
\hline AD301AL & AD7772 & DRC1706 & 46 \\
\hline AD367 & AD9502 & DSC1705 & 50 \\
\hline AD368 & AD9611 & DSC1706 & 51 \\
\hline AD369 & AD9686 & HDS-1240E & 118 \\
\hline AD370/371 & ADC-908 & HOS-050/050A/050C & 148 \\
\hline AD392 & ADC-912 & HOS-060 & 171 \\
\hline AD503 & ADC1130 & HTC-0300A & 184 \\
\hline AD504 & ADC1131 & HTS-0010 & 234 \\
\hline AD506 & ADC1143 & HTS-0025 & 235 \\
\hline AD510 & ADC-12QM & JM38510/11301/11302 & 261 \\
\hline AD515 & AD DAC-08 & MUX-88 & 275 \\
\hline AD518 & AD DAC71 & PM-562 & 277 \\
\hline AD533 & AD DAC72 & PM-7541 & 285 \\
\hline AD535 & ADEB770 & PM-7574 & 288 \\
\hline AD545 & CAV-1210 & RDC-1700 & 310 \\
\hline AD567 & DAC-QS & RDC-1702 & 429 \\
\hline AD611 & DAC-QZ & RDC-1704 & 433 \\
\hline AD651 & DAC-01 & RDC-1725 & 434 \\
\hline AD1147 & DAC-02/03 & RDC-1726 & 435 \\
\hline AD1148 & DAC-05/06 & RDC-1768 & 436 \\
\hline AD1403 & DAC-10Z & RTM Series & 440 \\
\hline AD2004 & DAC-12M & SDC1700 & 442 \\
\hline AD2006 & DAC-12QS & SDC1702 & 450 \\
\hline AD2008 & DAC-12QZ & SDC1704 & 451 \\
\hline AD2009 & DAC-20 & SDC1725 & 452 \\
\hline AD2016 & DAC71/72 & SDC1726 & 453 \\
\hline AD2020 & DAC-86 & SDC1768 & 458 \\
\hline AD2033 & DAC-88 & SHA-5 & 460 \\
\hline AD2040 & DAC 0 & SHindilit & ó0̂3 \\
\hline AD3554 & DAC-210 & SHA-1144 & 751 \\
\hline AD3860 & DAC-888 & SMP-81 & 756 \\
\hline AD5200 Series & DAC1108 & STM Series & 903 \\
\hline AD5210 Series & DAC1136 & SW-01/02 & 906 \\
\hline AD7110 & DAC1138 & SW-7510/7511 2B24 & 915 \\
\hline AD7240 & DAC1146 & 2B34 & 926 \\
\hline AD7520 & DAC-1408A & 2B35 & 947 \\
\hline AD7521 & DAC1420 & 2B50 & 959 \\
\hline AD7522 & DAC1422 & 2B52 & 968 \\
\hline AD7523 & DAC1423 & 2B53 & 972 \\
\hline AD7525 & DAC1508A & 2B56 & \\
\hline AD7530 & DAC-8212 & 2B57 & \\
\hline AD7531 & DAS1128 & 2B58 & \\
\hline
\end{tabular}

\title{
Substitution Guide for Product Families No Longer Available
}

The products listed in the left-hand column are no longer available from Analog Devices. In many cases, comparable functions and performance may be obtained with newer models, but-as a rule-they are not directly interchangeable. The closest recommended Analog Devices equivalent, physically and electrically, is listed in the right-hand column. If no equivalent is listed, or for further information, contact your local sales office.
\begin{tabular}{|c|c|c|c|c|c|}
\hline Model & \begin{tabular}{l}
Closest \\
Recommended Equivalent
\end{tabular} & Model & \begin{tabular}{l}
Closest \\
Recommended \\
Equivalent
\end{tabular} & Model & \begin{tabular}{l}
Closest \\
Recommended Equivalent
\end{tabular} \\
\hline AD108/208/308 & AD705 & AD2037 & None & AMP-01BX & AMP-01AX \\
\hline AD108A/208A/308A & AD705 & AD2038 & None & AMP-01BX/883C & AMP-01AX/883C \\
\hline AD111/211/311 & AD790 & AD5010/6020 & AD9000 & AMP-05BX & AMP-05AX \\
\hline AD345 & AD1321/1322 & AD6012 & AD565A & AMP-05BX/883C & AMP-05Z/883C \\
\hline AD351 & AD790 & AD7115 & AD7111 & API1620/1718 & Consult ADI \\
\hline AD362 & AD1362 & AD7513 & ADG201A & BDM 1615/16/17 & None \\
\hline AD376 & AD1376 & AD7516 & AD7510DI & BUF-03BJ/883C & BUF-03AJ/883C \\
\hline AD501 & AD711 & AD7519 & None & CAV-0920/1020 & AD9020/9060 \\
\hline AD502 & AD711 & AD7527 & AD7548 & CAV-1202 & AD9005 \\
\hline AD505 & AD509 & AD7544 & AD7548 & CAV-1205 & AD9005 \\
\hline AD508 & AD517 & AD7555 & AD1175K & CMP-01Z & CMP-01J \\
\hline AD511 & AD711 & AD7560 & None & CMP-05BJ & CMP-05CJ \\
\hline AD512 & AD711 & AD7570 & AD7579/AD7580 & CMP-05BZ & CMP-05CZ \\
\hline AD513 & AD711 & AD7571 & AD7579/AD7580 & CMP-05GJ & CMP-05CJ \\
\hline AD514 & AD711 & AD7583 & AD7880+MUX & CMP-404BY & CMP-404AY \\
\hline AD516 & AD711 & AD9011 & AD9002 & CMP-404BY/883C & CMP-404AY/883C \\
\hline AD520 & AD524 & AD9521 & AD640 & DAC-02ACX1 & DAC-02CCX1 \\
\hline AD523 & AD549 & AD9615 & AD9611/AD9617 & DAC-05AX1 & DAC-02CCX1 \\
\hline AD528 & AD711/744 & AD9685 & AD96685 & DAC-05EX1 & DAC-02CCX1 \\
\hline AD530 & AD533 & AD9687 & AD96686 & DAC-10BX & DAC-10FX \\
\hline AD531 & AD532 & AD9688 & AD9002/AD9028 & DAC-10CX & DAC-10GX \\
\hline AD540 & AD544 & AD ADC-816 & AD7820/AD7821 & DAC-10DF & AD568 \\
\hline AD559 & AD557/AD558 & ADC-8S & AD673 & DAC-10H & DAC-10Z \\
\hline AD565 & AD565A & ADC-10Z & AD574A & DAC-14QM & DAC1136 \\
\hline AD566 & AD566A & ADC-12QL & AD7578 & DAC-16QM & DAC1136 \\
\hline AD612 & AD524 & ADC-12QZ & AD574A/AD674A & DAC-100AAQ7 & DAC-100ACQ7 \\
\hline AD614 & AD524 & ADC-14I/17I & AD1170 & DAC-100AAQ8 & DAC-100ACQ8 \\
\hline AD689 & AD586 & ADC-1100 & AD7550/AD7552 & DAC-100ABQ7 & DAC-100ACQ7 \\
\hline AD801 & AD711 & ADC1102 & AD7870 & DAC-100ABQ8 & DAC-100ACQ8 \\
\hline AD810-813 & None & ADC1103 & AD7572A & DAC-100BBQ5/ & DAC-100ACQ5/ \\
\hline AD814-816 & None & ADC1105 & AD7550/AD7552 & 883C & 883 C \\
\hline AD818 & None & ADC1109 & AD7572A & DAC-100BCQ7 & DAC-100BBQ7 \\
\hline AD820-822 & None & ADC1111 & AD574A & DAC-100DDQ7 & DAC-100CCQ7 \\
\hline AD830-833 & None & ADC1121 & AD7880 & DAC-312BR & DAC-312ER \\
\hline AD835-839 & None & ADC1123 & AD7880 & DAC-888AX & DAC-888EX \\
\hline AD1145 & AD7846 & ADC1133 & AD574A & DAC-888BX & DAC-888EX \\
\hline AD1408 & AD558 & ADC-QM & AD574A/AD674A & DAC1009 & AD767 \\
\hline AD1508 & AD558 & ADC-QU & AD574A/AD674A & DAC1106 & AD568 \\
\hline AD1678 & AD678 & AD DAC100 & AD561 & DAC1112 & DAC12QS \\
\hline AD1679 & AD679 & ADG200 & None & DAC1118 & AD767 \\
\hline AD1779 & AD779 & ADG201 & ADG201A & DAC1122 & AD7541A \\
\hline AD2003 & AD2021 & ADLH0032G/CG & AD843 & DAC1125 & AD7533 \\
\hline AD2022 & None & ADLH0033G/CG & AD9620/AD9630 & DAC1132 & AD667 \\
\hline AD2023 & None & ADM501 & None & DAC-1408-6P & DAC-1408-8P \\
\hline AD2024 & None & ADP501 & None & DAC-1408-7P & DAC-1408-8P \\
\hline AD2025 & None & ADREF01 & REF-01 & DAC-1408-7Q & DAC-1408-8Q \\
\hline AD2027 & None & ADREF02 & REF-02 & DAC-1408-GQ & DAC-1408-8Q \\
\hline AD2028 & None & ADSHC-85 & AD585 & DAC-1508A-8Q & DAC-1408-8Q \\
\hline AD2036 & None & ADSHM-5 & HTC-0300A & DRC1605/06 & DRC1705/06; SDC1740 \\
\hline
\end{tabular}
\begin{tabular}{llllll}
\hline & & & & & \\
& Closest & & Closest & & Closest \\
Model & Recommended & & Recommended & & Recommended \\
DRC1765/66 & AD2S65/66 & Model & Equivalent & Model & Equivalent \\
DSC1605/06 & DSC1705/06; SDC1740 & OP-02EZ & OP-177GZ & PM-157J & PM-175J/883C \\
DSC1765/66 & AD2S65/66 & OP-02/883C & OP-02AJ & OP-02AZ/883C & PM-157J/883C
\end{tabular} PM-157AJ/883C
\(\left.\begin{array}{llll} & \begin{array}{l}\text { Closest } \\ \text { Recommended }\end{array} & & \begin{array}{l}\text { Closest } \\ \text { Recommended } \\ \text { Model }\end{array} \\ \text { Equivalent }\end{array}\right)\)

\section*{Technical Publications}

Analog Devices provides a wide array of FREE technical publications. These include Data Sheets, Catalogs, Application Notes and Guides and four serial publications: Analog Productlog, a digest of new-production information; DSPatch \({ }^{T \mathrm{M}}\), a newsletter about digital signal-processing (applications); Analog Briefings \({ }^{\oplus}\), current information about products for military/avionics and the status of reliability at ADI; and Analog Dialogue, our technical magazine, with in-depth discussions of products, technologies and applications.
In addition to the free publications, a group of technical reference books are available at reasonable cost. Subsystem products are supported with hardware, software, and user documentation, at prices related to content.

Brief descriptions of typical publications appear below. For copies of any items, to subscribe to any of our free serials or to request any other publications, please get in touch with Analog Devices or the nearest sales office.

\section*{CATALOGS}

Data Acquisition Products Databooks. Contain selection guides, data sheets and other useful information about all Analog Devices ICs, hybrids, modules and subsystem components recommended for new designs. The current series consists of:
DATA CONVERTER REFERENCE MANUAL-1992:
Volumes 1 and 2. Data sheets and selection guides on A/D and D/A Converters, V/F and F/V Converters, Synchro/Resolver-toDigital Converters, Sample/Track-Hold Amplifiers, Switches and Multiplexers, Voltage References, Data-Acquisition Subsystems, Analog I/O Ports, Communications Products, Bus Interface and I/O Products, Application-Specific ICs, Digital Panel Meters, Power Supplies. (Available FREE)

LINEAR PRODUCTS DATABOOK-1990/1991. Data Sheets and Selection Guides on Op Amps, Instrumentation Amplifiers, Isolators, RMS-to-DC Converters, Multipliers/Dividers, Log/ Antilog Amplifiers, Comparators, Temperature-Measuring Components and Transducers, Special Function Components, Digital Panel Instruments, Signal-Conditioning Components and Subsystems, Mass Storage Components, ATE Components, Automotive Components, Dus Intẽface and Sciial I/O Pâductó, Application Specific ICs. (Available FREE.)

AUDIO/VIDEO REFERENCE MANUAL-SSM Audio Products from ADI's PMI Division: VCAs, Surround-Sound Decoder, Audio Preamplifiers, Audio Switches, Line Driver/Receiver, Audio Op Amps, Matched Transistors, Level Detection System, Voltage-Controlled Filters, Log Conversion Amplifier, Multiplexed Sample/Hold, plus 19 Application Notes.
MILITARY PRODUCTS DATABOOK-1990 (in two volumes) Information and data on products available with processing in accordance with MIL-STD-883.
Volume 2: PMI Division products-including Class S
Volume 1: All other Analog Devices products

\section*{DATA-ACQUISITION AND CONTROL CATALOG-1990.}

Tutorial and Configuration Guide, with Product Reference and Index. Bus-Compatible I/O Boards for: IBM PS/2, \({ }^{\star}\) IBM PC/XT/AT,* STD Bus, VMEbus, MULTIBUS. \(\dagger\) Distributed I/O Subsystems-fixed-function front ends, programmable
units, and distributed control systems. Modular Signal Condi-tioners-analog and digitizing. Analog Signal-Conditioning Panels-isolated and nonisolated. Digital Subsystems-16- and 24/32-channel. Software-DOS drivers and applications packages.
POWER SUPPLIES \(\ddagger\)-Linear Supplies - DC-DC Converters. 12-page Short-Form Catalog listing AC/DC Power Supplies, Modular DC/DC Converters, Power-Supply Test Procedures, Transients, Thermal Derating, Mechanical Outlines of Packages and Sockets.

\section*{APPLICATION NOTES}

Available individually upon request:

\section*{A/D Converters}
"AD671 12-Bit, 2-MHz ADC Digitizes CCD Outputs for Imaging Applications" [E1455]
"AD7672 Converter Delivers 12-Bit 200-kHz Sampling Systems" [E1313]
"Asynchronous Clock Interfacing with the AD7878" [E1334]
"Bipolar Operations with the AD7572" [E1010]
"Evaluation Board for the AD7701/AD7703 Sigma-Delta
A/D Converters" [E1483]
"FIFO Operation and Boundary Conditions in the AD1332 and AD1334" [E1355]
"How to Obtain the Best Performance from the AD7572"
[E1038]
"Implement Infinite Sample-and-Hold Circuits Using Analog Input/Output Ports" [E1359]
"Simple Circuit Provides Ratiómetric Reference Levels for AD782X Family of Half-Flash ADCs" [E1412]
"Simultaneous and Independent Sampling of Analog Signals with the AD1334" [E1358]
"The AD7574 Analog-to-Microprocessor Interface" [E694]
"Using Multiple AD1334s in Many-Channel Synchronous
Sampling Applications" [E1435]

\section*{Amplifiers}
"A Balanced-Input High-Level Amplifier" [AN-112]
"Active Feedback Improves Amplifier Phase Accuracy"
[AN-107]
"AD9617/AD9618 Current-Feedback Amplifier MacroModels" [E1460]
"An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change" [AN-202]
"An Ultralow-Noise Preamplifier" [AN-136]
"An Unbalanced Virtual-Ground Summing Amplifier"
[AN-113]
"Applications of High-Performance BiFET Op Amps" [E727]
"CMOS DACs and Operational Amplifiers Combine to Build Programmable-Gain Amplifiers" (in 2 parts: I and II) [E1073A and E1110]

Analog Briefings is a registered trademark of Analog Devices, Inc. DSPatch is a trademark of Analog Devices, Inc.
Word-Slice is a registered trademark of Analog Devices, Inc.
*PC/XT/AT, PS/2 and Micro Channel are trademarks of International Business Machines Corporation.
\(\dagger\) MULTIBUS is a trademark of Intel Corporation.
\(\ddagger\) This publication is available in North America only.
"How to Test Basic Operational Amplifier Parameters"
[AN-201]
"JFET-Input Amps Are Unrivalled for Speed and Accuracy" [AN-108]
"Low-Cost Two-Chip Voltage-Controlled Amplifier and Video Switch" (AD539) [AN-213]
"Using the AD9610 Transimpedance Amplifier" [E1097]
"Very Low-Noise Operational Amplifier" (OP-27) [AN-102]

\section*{Analog Signal-Processing and Measurement \\ "A Function Generator and Linearization Circuit Using the \\ AD7569" [E1369] \\ "Precision Surface Measurements Using the AD2S58" \\ [E1486] \\ "RMS-to-DC Converters Ease Measurement Tasks" \\ [E1519] \\ "Understanding and Applying the AD7341/AD7371 \\ Switched-Capacitor Filters" [E1373]}

\section*{Audio}
"A Balanced Mute Circuit for Audio Mixing Consoles"
[AN-122]
"A Constant-Power 'Pan' Control Circuit for Microphone Audio Mixing" [AN-123]
"A High-Performance Compandor for Wireless Audio
Systems" [AN-133]
"An Automatic Microphone Mixer" [AN-134]
"An Ultralow Noise Preamplifier" [AN-136]
"A Precision Sum and Difference (Audio Matrix) Circuit" [AN-129]
"A Two-Band Audio Compressor/Limiter" [AN-130]
"A Two-Channel Dynamic Filter Noise Reduction System" [AN-125]
"High Performance Stereo Routing Switcher" [AN-121] "Interfacing Two 16-Bit AD1856 (AD1851) Audio DACs with the Philips SAA7220 Digital Filter" [AN-207]
"Three High-Accuracy RIAA/IEC MC and MM Phono Preamplifiers" [AN-124]

\section*{D/A Converters}
"AD7528 Dual 8-Bit CMOS DAC" [E757]
"Analog Panning Circuits Provide Almost Constant Output Power" [AN-206]
"Circuit Applications of the AD7226 Quad CMOS DAC" [E873]
"CMOS DACs and Operational Amplifiers Combine to Build Programmable-Gain Amplifiers" (in 2 parts: I and II) [E1073A and E1110]
"Dynamic Performance of CMOS DACs in Modem Applications" [E1172]
"8th Order Programmable Low-Pass Filter Using Dual 12-Bit DACs" [AN-209]
"Exploring the AD667 12-Bit Analog Output Port" [E875] "14-Bit DACs Maintain High Performance Over Extended Temperature Range" [E987]
"Gain Error and Tempco of CMOS Multiplying DACs" [E630C]
"Generate 4 Channels of Analog Output Using AD7542 12-Bit D/A Converters and Control the Lot with Only Two Wires" [E909]
"Interfacing the AD7549 Dual 12-Bit DAC to the MCS-48 and MCS-51 Microcomputer Families" [E941]
"Replacing the AD1145 with the AD7846" [E1467]
"Simple Interface Between D/A Converter and Microcomputer
Leads to Programmable Sine-Wave Oscillator" (AD7542)
[E889]
"The AD7224 DAC Provides Programmable Voltages Over Varying Ranges" [E910]
"Three-Phase Sine-Wave Generation Using the AD7226 Quad DAC" [E924]
"Understanding and Preventing Latchup in CMOS DACs" [AN-109]
"Voltage Adjustment Applications of the DAC-8800
TrimDAC \({ }^{\text {mw }}\), an Octal 8-Bit D/A Converter" [AN-142]

\section*{Digital Signal-Processing}
"Considerations for Selecting a DSP Processor" (ADSP-2100A vs. TMS320C25) [E1306]
"Considerations for Selecting a DSP Processor" (ADSP-2101 vs. WE DSP16A) [E1446]
"Considerations for Selecting a DSP Processor" (ADSP-2101 vs. TMS320C50) [E1558]
"Implement a Cache Memory in Your Word-Slice \({ }^{\circledR}\) System" [E1062]
"Sharing the Output Bus of the ADSP-1401 Microprogram Sequencer" [E1059]
"Using Digitally Programmable Delay Generators" [E1518a]
"Variable-Width Bit Reversing with the ADSP-1410 Address
Generator" [E1061]
Disk-Drive Electronics
"Microstepping Drive Circuits for Single Supply Systems" [E1229A]
"Simple DAC-Based Circuit Implements Constant Linear Velocity (CLV) Motor Speed Control" [E1236]
Modelling
"AD9617/AD9618 Current-Feedback Amplifier MacroModels" [E1460]
"OP-42 Advanced SPICE Macro-Model" [AN-117]
"OP-64 Advanced SPICE Macro-Model" [AN-110]
"OP-260 Advanced SPICE Macro-Model" [AN-126]
"OP-400 SPICE Macro-Model" [AN-120]
"OP-470 SPICE Macro-Model" [AN-132]
"SPICE-Compatible Op Amp Macro-Models" [AN-138]

\section*{Power Supply}
"A Low-Voltage Power Supply Watchdog Monitor Circuit" [AN-139]

\section*{Practice}
"An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change" [AN-202]
"How to Reliably Protect CMOS Circuits Against Power-
Supply Overranging" [C1499]

\section*{Repeater Circuits}
"Improved T148 (CEPT) PCM Repeater for \#22AWG
( 0.7 mm ) Unshielded Twisted-Pair Wire" [AN-119]

\section*{Resolver (Synchro) to Digital Conversion}
"Circuit Applications of the 2S81 and 2S80 Resolver-to-
Digital Converters" [E1140]
"Dynamic Characteristics of Tracking Converters" [E1141]
"Dynamic Resolution-Switching on the 1S74 Resolver-toDigital Converter" [E919]
"Using the 2S80 Series Resolver-to-Digital Converters with Synchros: Solid-State Scott-T Circuit" [E1361]
"Why the Velocity Output of the 1S74 and 1S64 Series R/D Converters is Continuous and Step-Free Down to Zero
Speed" [E893]

\section*{Sample-Holds}
"Applying IC Sample-Hold Amplifiers" [E931]
"Generate 4 Channels of Analog Output Using AD7542 12-Bit
D/A Converters and Control It All with Only Two Wires" [E909]
"Implement Infinite Sample-and-Hold Circuits Using Analog Input/Output Ports" [E1359]
Switches and Multiplexers
"ADG201A/202A and ADG221/222 Performance with Reduced Power Supplies" [E1052]
"Bandwidth, OFF Isolation, and Crosstalk Performance of the ADG5XXAA Multiplexer Series" [E1340]
"Overvoltage Protection for the ADG5XXA Multiplexer Series" [E1237]
" \(\mathrm{R}_{\mathrm{ON}}\) Modulation in CMOS Switches and Multiplexers; What it Is and How to Predict its Effect on Signal Distortion" [E1470]
Temperature Measurement
"A Cost-Effective Approach to Thermocouple Interfacing in Industrial Systems" [E730]
"Use of the AD590 Temperature Sensor in a Remote Sensing Application" [E920]

\section*{V/F Converters}
"Analog-to-Digital Conversion Using Voltage-to-Frequency Converters" [E994A]
"Operation and Applications of the AD654 IC V-to-F Converter" [E923]
"Using the AD650 Voltage-to-Frequency Converter as a Frequency-to-Voltage Converter" [E1539]
Video Applications
"Animation Using the Pixel Read Mask Register of the Ā̄V4/X Series of Video KAM-DACs" [E1316]
"Changing Your VGA Design from a 171/176 to an ADV471" [E1260]
"Design and Layout of a Video Graphics System for Reduced EMI" [E1309]
"Improved PCB Layouts for Video RAM-DACs Can Use Either PLCC or DIP Package Types" [E1225]
"Low Cost Two-Chip Voltage-Controlled Amplifier and Video Switch." (AD539) [AN-213]
"The AD9502 Video Signal Digitizer and Its Applications" [E1173]
"Video Formats \& Required Load Terminations." [AN-205]

\section*{APPLICATION GUIDES}

Analog CMOS Switches and Multiplexers. A 16-page short-form guide to high-speed CMOS switches, CMOS switches with dielectric isolation and CMOS multiplexers. Also included are reliability data and information on single-supply operation.

Applications Guide for Isolation Amplifiers and Signal Conditioners. A 20-page guide to specifications and applications of galvanically isolated amplifiers and signal conditioners for industrial, instrumentation and medical applications.
CMOS DAC Application Guide 3rd Edition by Phil Burton (1989-64 pages). Introduction to CMOS DACs, Inside CMOS DACs, Basic Application Circuits in Current-Steering Mode, Single-Supply Operation Using Voltage-Switching Mode, The Logic Interface, Applications.

ESD Prevention Manual - Protecting ICs from electrostatic discharges. Thirty pages of information that will assist the reader in implementing an appropriate and effective program to assure protection against electrostatic discharge (ESD) failures.
High-Speed Data Conversion - A 24 -page short-form guide to video and other high-speed A/D and D/A converters and accessories, in forms ranging from monolithic ICs to card-level products.
RMS-to-DC Conversion Application Guide 2nd Edition by C. Kitchin and L. Counts (1986-61 pages). RMS-DC Conversion: Theory, Basic Design Considerations; RMS Application Circuits; Testing Critical Parameters; Input Buffer Amplifier Requirements; Programs for Computing Errors, Ripple and Settling Time.
Surface Mount IC \(\ddagger\)-A 28-page guide to ICs in SO and PLCC packages. Products include op amps, rms-to-dc converters, DACs, ADCs, VFCs, sample-holds and CMOS switches.

\section*{DIGITAL SIGNAL PROCESSING MANUALS}

Available at no charge for single copies; write on letterhead.
ADSP-2101/ADSP-2102 USER'S MANUAL-Architecture. [Fixed-point processor] Introduction; Computational Units; Data Moves, Program Control; Timer; Serial Ports; System Interface; Memory Interface; Instruction Set Overview; Appendixes; Index. 190 pages.
ADSP-2111 USER'S MANUAL-Architecture. [Fixed-point processor] Introduction; Computational Units; Data Moves; Program Control; Timer; Host Interface Port; Serial Ports; System Interface; Memory Interface; Instruction Set Overview; Appen-

ADSP-21020 USER'S MANUAL. [Floating-point processor] Introduction; Computational Units; Program Sequencing; Data Addressing; Timer; Memory Interface; Instruction Summary; Assembly Programmer's Tutorial; Hardware System Configuration; Appendixes; Index. 394 pages.

\section*{TECHNICAL REFERENCE BOOKS}

Can be purchased from Analog Devices, Inc., at the prices shown. If more than one book is ordered, deduct a discount of \(\$ 1.00\) from the price of each book. Price of the entire set of 9 books is \(\$ 166.00\)-a bargain for your department's library (in effect, the nonlinear, transducer, and high-speed books come free). VISA and MasterCard are welcome; phone (617) 461-3392 or FAX (617)821-4273. Or send your check for the indicated amount to Analog Devices, Inc., P.O. Box 9106, Norwood, MA 02062-9106.
\(\ddagger\) This publication is available in North America only.

ANALOG-DIGITAL CONVERSION HANDBOOK: Third Edition, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Englewood Cliffs, NJ: Prentice Hall (1986). A comprehensive guide to A/D and D/A converters and their applications. This third edition of our classic is in hardcover and has more than 700 pages, an Index, a Bibliography, and much new material, including: video-speed, synchroresolver, V/F, high-resolution, and logarithmic converters, ICs for DSP, and a "Guide for the Troubled." Seven of its 22 chapters are totally new. \$32.95

DIGITAL SIGNAL-PROCESSING APPLICATIONS USING THE ADSP-2100 FAMILY, by the Applications Staff of Analog Devices, DSP Division; edited by Amy Mar ( 628 pages). Englewood Cliffs NJ: Prentice Hall (1990). Bridge the gap between DSP algorithms and their real-world implementation on state-of-the-art signal processors. Each chapter tackles a specific application topic, briefly describing the algorithm and discussing its implementation on the ADSP-2100 family of DSP chips. Comprehensive source-code listings are complete with comments and accompanied by explanatory text. Programs are listed on a pair of supplementary diskettes-furnished with the book. Application areas include fixed- and floating-point arithmetic, function approximation, digital filters, one- and two-dimensional FFTs, image processing, graphics, LP speech coding, PCM, ADPCM, high-speed modem algorithms, DTMF coding, sonar beamforming. Additional topics include memory interface, multiprocessing, and host interface. The book can serve as a companion to Digital Signal Processing in VLSI. Price includes diskettes.
\(\$ 38.00\)
DIGITAL SIGNAL PROCESSING IN VLSI, by Richard J. Higgins. Englewood Cliffs NJ: Prentice Hall (1990). An introductory 614-page guide for the engineer and scientist who needs to understand and use DSP algorithms and special-purpose DSP hardware ICs-and the software tools developed to carry them out efficiently. Real-World Signal Processing; Sampled Signals and Systems; The DFT and the FFT Algorithm; Digital Filters; The Bridge to VLSI; Real DSP Hardware; Software Development for the DSP System; DSP Applications; plus Bibliography and Index.
\(\$ 38.00\)
NEW-DIGITAL SIGNAL PROCESSING LABORATORY Using the ADSP-2101 Microcomputer, by Vinay K. Ingle and John G. Proakis (Northeastern University). Englewood Cliffs NJ: Prentice Hall (1991). Contents: Introduction to the ADSP2100/2101 family; ADSP-2101 instruction set overview; Overview of development tools; Getting started with the ADSP-2101; Laboratory experiments using the ADSP-2101; FIR filter implementation; IIR filter implementation; Fast Fourier transform implementation; Applications in communications; Adaptive filters and their applications; References; Index. \$24.00

HIGH-SPEED DESIGN SEMINAR, published by Analog Devices (1990). A 496-page guide to the practical application of high-speed semiconductor devices in processing of analog signals. Topics include: data conversion, digital video applications, high-speed sample-holds and operational amplifiers, nonlinear signal processors (including log amps), comparators and pin electronics, time-delay generators, phase-locked loops, direct digital synthesis, computer graphics and RAMDACs, and highspeed techniques.
\$20.00
NEW-MIXED-SIGNAL DESIGN SEMINAR, published by Analog Devices (1991). Contents: Introduction to mixed-signal processing of real-world signals and signal conditioning; Linear and nonlinear analog signal processing; Fundamentals of sampled-data systems; ADCs for DSP applications; DACs for DSP applications; Sigma-delta ADCs and DACs; Digital signalprocessing techniques; DSP hardware; Interfacing ADCs and DACs to digital signal processors; Mixed-signal processing applications; Mixed-signal circuit techniques; Index.
\(\$ 22.00\)
NONLINEAR CIRCUITS HANDBOOK: Designing with Analog Function Modules and ICs, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1974). A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction devices. Principles, circuitry, performance, specifications, testing, and application of these devices-contains 325 illustrations.
\(\$ 5.95\)
SYNCHRO \(\mathcal{E}\) RESOLVER CONVERSION, edited by Geoff Boyes. Norwood, MA; Analog Devices, Inc. (1980). Principles and practice of interfacing synchros, resolvers, and Inductosyns* to digital and analog circuitry.
\(\$ 11.50\)

\section*{TRANSDUCER INTERFACING HANDBOOK: A Guide to}

Analog Signal Conditioning, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1980). A book for the electronic engineer who must interface transducers for temperature, pressure, force, level, or flow to electronics, these 260 pages tell how transducers work-as circuit elements-and how to connect them to electronic circuits for effective processing of their signals.
\(\$ 14.50\)

\section*{Worldwide Sales Directory}

\section*{North American Sales Offices and Representatives}
Alabama
(205) 536-1506
Alaska
*(206) 575-6344
*(714) 641-9391
Arizona
(602) 949-0048
Arkansas
*(214) 231-5094
California
*(714) 641-9391
*(408) 559-2037
*(619) 268-4621
Colorado
(303) 443-5337
*(303) 666-8874
Connecticut
(516) 673-1900
(203) 431-4151
*(617) 329-4700
Delaware
*(215) 643-7790
Florida
(407) 855-0843
(407) 724-6795
(813) 963-1076
(904) 994-0599
*(407) 660-8444
Georgia
(404) 497-9404
*(404) 263-7995

Hawaii
*(714) 641-9391
Idaho
(303) 443-5337
*(206) 575-6344
Illinois
(708) 520-0710

Indiana
(317) 244-7867
lowa
(319) 373-0200

\section*{Kansas}
(913) 829-2800

Kentucky
(615) 459-0743
*(617) 329-4700
Louisiana
*(214) 231-5094
Maine
*(617) 329-4700
Maryland
*(301) 992-1994
Massachusetts
*(617) 329-4700
Michigan
(313) 489-1500
*(313) 348-5795
Minnesota
(612) 835-2414
Mississippi
(205) 536-1506
Missouri
(314) 521-2044
(913) 829-2800
Montana
(801) 466-9336
*(714) 641-9391
Nebraska
(913) 829-2800
Nevada
(505) 828-1300
*(408) 559-2037
*(714) 641-9391
New Hampshire
*(617) 329-4700
New Jersey
(201) 761-1846
(201) 972-7788
(516) 673-1900
*(215) 643-7790
New Mexico
(505) 828-1300

Minnesota
(612) 835-2414

Mississippi
(205) 536-1506

Missouri
(314) 521-2044
913) 829-2800

Montana
*(714) 641-9391
Nebraska
(913) 829-2800

Nevada
(505) 828-1300
*(408) 559-2037
New Hampshire
*(617) 329-4700
Now Jersey
(201) 761-1846
(201) 972-7788
(516) 673-1900

New Mexico (505) 828-1300
New York
(516) 673-1900
(716) \(381-9100\)

North Carolina
(919) 373-0380
(704) 846-1702

North Dakota
(612) 835-2414

Ohio
(216) 247-0060
*(614) 764-8795
Oklahoma
*(214) 231-5094
Oregon
*(206) 575-6344
Pennsylvania
(412) 745-8441
*(215) 643-7790
Rhode Island
*(617) 329-4700
South Carolina
(919) 373-0380

South Dakota (612) 835-2414

Tennessee
(205) 536-1506
(615) 459-0743

Texas
*(214) 231-5094
Utah (801) 466-9336

Vermont
*(617) 329-4700
Virginia
*(301) 992-1994
Washington
*(206) 575-6344
West Virginia
(412) 745-8441
*(614) 764-8795
Wisconsin
(414) 784-7736

Wyoming
(801) 466-9336

Puerto Rico
*(617) 329-4700

\section*{Canada}
(416) 821-7800
(613) 564-0014
(514) 697-0801
(604) 465-6892

\section*{Mexico}
*(617) 329-4700

\section*{North American Distributors}

Alliance Electronics (505) 292-3360, Allied Electronics (817) 595-3500, Anthem Electronics (408) 453-1200, Bell Industries (213) 8266778, Future Electronics (Canada) (514) 694-7710, Future Electronics (U.S.A.) (508) 779-3013, Hall-Mark Electronics (214) 343-5000, Newark Electronics (312) 784-5100, Pioneer Standard Electronics (216) 587-3600 and Pioneer Technologies Group (301) 921-0660.

\section*{International Direct Sales Offices}


\section*{International Distributors}

\section*{Australia}
N. S. D. Australia Melbourne
(3) 8900970

Sidney
(2) 646-5255

Brisbane
(7) 845-1911

Adelaide
(8) 211-8499

\section*{Brazil}

Hicad Sistemas Ltda.
(11) 531-9355

Hong Kong
General Engineers
Hong Kong 8339013
Tektron Electronics
(HK) Ltd.
388-0629
India
Pune
(212) 342150

New Delhi (11) 6862460

Bangalore (812) 560506

Malaysia
Excelpointe Systems PTE
(65) 2848537
(Singapore)
Mexico
Canadien
(83) 652020

New Zealand
N. S. D. Australia (61 3) 8900970

People's Republic of
China - Beijing
Excelpoint Company Limited
(1) 8498888 Ext 20635

\section*{Singapore}

Excelpointe Systems PTE
2848537
South Africa
Analog Data Products CC
(11) 444-8160

\section*{Taiwan}

Andev Technology
Co., Ltd.
(2) 763-0910

MSI International Corp.
(2) 719-8419

Jeritron Ltd.
(2) 8820710
*Analog Devices, Inc., Direct Sales Offices
11-12 APPENDIX

\section*{European Direct Sales Offices}

\author{
Austria \\ Tel (222) 8855 04-0 \\ Fax (1) 88550485
}

Belgium
Tel (3) 2371672
Fax (3) 2378412

\section*{Denmark}

Tel (42) 845800
Fax (42) 840322

\section*{France}

Antony Cedex
Tel (1) 46662525
Fax (1) 46662412
Meylan
Tel (76) 419143
Fax (76) 412990
\begin{tabular}{|c|c|}
\hline Germany & Israel \\
\hline Munich & Tel (52) 911415 \\
\hline Tel (89) 57 005-0 & Fax (52) 914261 \\
\hline Fax (89) 57005157 & Italy \\
\hline Berlin & Milan \\
\hline Tel (30) 3919035 & Tel (2) 66500120 \\
\hline Fax (30) 3928011 & Fax (2) 6141232 \\
\hline Hamburg & Turin \\
\hline Tel (4181) 8051 & Tel (11) 287789 \\
\hline Fax (4181) 8058 & Fax (11) 2481235 \\
\hline Cologne & Rome \\
\hline Tel (221) 686006 & Tel (6) 86200306 \\
\hline Fax (221) 6805101 & Fax (6) 86200247 \\
\hline Stuttgart & Netherlands \\
\hline Tel (711) 881131
Fax (711) 881673 & Tel (1620) 81500 \\
\hline Fax (711) 881673 & Fax (1620) 26819 \\
\hline
\end{tabular}

\section*{European Distributors}
\begin{tabular}{|c|c|}
\hline Austria & France \\
\hline A.D.E.C. & SCAIB \\
\hline Tel (222) 8892 876-0 & Tel (1) 46872313 \\
\hline Fax (222) 889287685 & Fax (1) 45605549 \\
\hline Belgium & RTF Diffusion \\
\hline Betea & Tel (1) 49652626 \\
\hline Tel (02) 7251080 & Fax (1) 49652649 \\
\hline Fax (02) 7251080 & DIMACEL \\
\hline Texim & Tel (1) 40877000 \\
\hline Tel (02) 4605282 & Fax (1) 47.375387 \\
\hline Fax (02) 4607585 & Verospeed \\
\hline Bulgaria & Tel (44) 847272 \\
\hline D.I. Stoits, Sofia & Fax (44) 051349 \\
\hline Tel/Fax (92) 890412 & Germany \\
\hline Czechoslovakia & SPOERLE Elektronik \\
\hline STG ELCON & Tel (6103) 304-0 \\
\hline Tel (89) 32149 & Fax (6103) 304-201 \\
\hline Tesla Piestany & Tol (89) 46 11-0 \\
\hline Tel (838) 21931 & \[
\text { Fax (89) } 4611270
\] \\
\hline Fax (838) 23714 & Semitron \\
\hline Denmark & Tel (7742) 7011 \\
\hline MER-EL A/S & Fax (7742) 6901 \\
\hline Tel (42) 571000 & \\
\hline Fax (42) 572299 & Micrelec \\
\hline Finland & Tel (1) 5442779 \\
\hline Oxxo Oy & Fax (1) 5445862 \\
\hline Tel (0) 3455377 & \\
\hline Fax (0) 3455471 & \\
\hline
\end{tabular}

\section*{EUROPEAN HEADQUARTERS}

Edelsbergstraße 8-10, 8000 München 21, Germany Tel: (89) 57 005-0, Fax: (89) 57 005-257

\section*{Sweden}

Tel (8) 282740
Fax (8) 292842
Switzerland
Zurich
Tel (1) 8200102
Fax (1) 8202601
Morges
Tel (21) 8032550
Fax (21) 8032552
Baar
Tel (42) 330710
Fax (42) 330720
United Kingdom Head Office Walton
Tel (0932) 247401
Fax (0932) 253320

Hungary
SMD Technology Tel/Fax (1) 1895815
Italy
DeMico
Tel (2) 95343600
Fax (2) 9522227
Special-Ind
Tel (2) 55210574
Fax (2) 55210612
Tecknica DUE
Tel (438) 555447
Fax (438) 940418
Hellis S.A.S.
Tel (536) 804104
Fax (536) 802343
LA Tecknica DUE
Tel (11) 2425905
Fax (11) 2425940
Pantronic S.R.L.
\(\mathrm{Tel}(6) 6276209\)
Fax (6) 6272242

\section*{Netherlands}

Malchus
Tel (010) 4277777
Fax (010) 4154466
Texim
Tel (05427) 33333
Fax (05427) 33888

\section*{Norway}

BIT ELEKTRONIKK
Tel (3) 847099
Fax (3) 845510
Poland \& Romania
D.I. Stoits, Vienna

Tel (43) 22464195
Fax (43) 22464197
Portugal
ATD Electronica
Tel (1) 8472200
Fax (1) 8472197
Comelta
Tel (1) 9424106
Spain
Comelta
Tel (1) 7543001
Fax (1) 7542151
Selco
Tel (1) 3264213
Fax (1) 2592284

\section*{Sweden}

Integrerad Elektronik
AB
Tel (8) 804685
Fax (8) 262286

\section*{Switzerland}

Eljapex AG

Tel (56) 275777
Fax (56) 261486

Birmingham
Tel (021) 5011166
Fax (021) 5855503
Scotland
Tel (0506) 30306
Fax (0506) 37225
Southern Area, Walton
Tel (0932) 246200
Fax (0932) 224660
Sales, Walton
Tel (0932) 253320
Fax (0932) 253129
Eastern Sales, Harlow
Tel (0279) 418611
Fax (0279) 430737
Newbury
Tel (0635) 35335
Fax (0635) 37371

\section*{Turkey}

Elektro - Istanbul Tel (1) 3372245 Fax (1) 3368814
United Kingdom
Polar Electronics
Limited
(0525) 373839

Access Electronic
Components
(0462) 480888

Phoenix Electronics
Limited
(0555) 51566

Arrow Electronics
(UK) Limited
(0234) 270777

Jermyn Distribution
(0732) 450144

USSR
Argus Trading
Tel (95) 9452777

\section*{Yugoslavia}

ALMA Electronic
Tel (41) 428678
Fax (41) 428735
Electra - Trieste
Tel (40) 826545
Fax (40) 820739

\section*{Product Index}

\section*{Alphanumeric by Model Number}
\begin{tabular}{|c|c|c|c|}
\hline Model & Page* & Model & Page* \\
\hline AC1226 & & AD370/371 & D \\
\hline AC2626 & & AD380 & \\
\hline \(\bullet\)-AD2S34 & . C I 3-7 & AD381 & \\
\hline -AD2S44 & C I 3-15 & AD382 & \\
\hline \(\bullet\)-AD2S46 & . C I 3-23 & AD386 & C II 4-11 \\
\hline -AD2S47 & . C I 3-31 & AD389 & C II 4-25 \\
\hline -AD2S65 & . C I 3-35 & AD390 & C I 2-23 \\
\hline \(\bullet\)-AD2S66 & . C I 3-35 & AD392 & \\
\hline \(\bullet\) AD2S75 & . C I 3-43 & AD394 & . C I 2-31 \\
\hline -AD2S80A & . C I 3-55 & AD395 & . C I 2-31 \\
\hline -AD2S81A & C I 3-71 & AD396 & C I 2-39 \\
\hline -AD2S82A & C I 3-71 & AD503 & L \\
\hline \(\bullet\)-AD2S83 & . C I 3-87 & AD504 & \\
\hline \(\bullet\)-AD2S90 & . C I 3-93 & AD506 & \\
\hline \(\bullet\)-AD2S93 & . C I 3-97 & AD509 & \\
\hline -AD2S99 & C I 3-101 & AD510 & \\
\hline -AD2S100 & C I 3-105 & AD515 & \\
\hline -AD2S110 & C I 3-105 & AD515A & \\
\hline -AD28msp01 & C I 4-9 & AD517 & \\
\hline \(\bullet\) AD28msp02 & . C I 4-25 & AD518 & \\
\hline AD101 & . L & AD521 & \\
\hline AD201 & & AD522 & \\
\hline AD202 & . L & AD524 & \\
\hline AD203 & & AD526 & \\
\hline AD204 & . . L & AD532 & \\
\hline AD206 & . . L & AD533 & \\
\hline AD208 & & AD534 & \\
\hline AD210 & & AD535 & \\
\hline -AD230 & . C I 4-29 & AD536A & \\
\hline \(\bullet\)-AD231 & . C I 4-29 & AD537 & C II 3-7 \\
\hline -AD231A & . C I 4-41 & AD538 & . L \\
\hline -AD232 & . C I 4-29 & AD539 & \\
\hline -AD232A & . C I 4-41 & AD542 & \\
\hline -AD233 & . C I 4-29 & AD544 & \\
\hline -AD233A & . C I 4-41 & AD545 & \\
\hline -AD234 & . C I 4-29 & AD545A & \\
\hline \(\bullet\) AD235 & . C I 4-29 & AD546 & \\
\hline -AD236 & . C I 4-29 & AD547 & \\
\hline -AD237 & . C I 4-29 & AD548 & \\
\hline -AD238 & . C I 4-29 & AD549 & \\
\hline \(\bullet\) AD239 & . C I 4-29 & AD557 & C I 2-43 \\
\hline -AD241 & . C I 4-29 & AD558 & . C I 2-47 \\
\hline AD293 & . . L & AD561 & . C I 2-55 \\
\hline AD294 & . . L & AD562 & . C I 2-59 \\
\hline AD295 & L & AD563 & . C I 2-59 \\
\hline AD301 & . . . L & AD565A & C I 2-63 \\
\hline AD346 & . C II 4-7 & AD566A & C I 2-63 \\
\hline AD363 & . C II 7-5 & AD567 & . . . . . L \\
\hline AD364 & . C II 7-5 & AD568 & C I 2-71 \\
\hline AD365 & L & AD569 & . C I 2-83 \\
\hline AD367 & . D & AD570 & C II 2-25 \\
\hline AD368 & . D & AD571 & C II 2-25 \\
\hline AD369 & & AD572 & C II 2-31 \\
\hline
\end{tabular}

\footnotetext{
\(\bullet\) New product since publication of the most recent Databooks.
*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; P = Precision Monolithics Division Databook.
}
\begin{tabular}{|c|c|c|c|}
\hline Model & Page* & Model & Page \({ }^{\text {* }}\) \\
\hline AD573 & . C II 2-33 & - AD680 & . C II 6-55 \\
\hline AD574A & . C II 2-41 & \(\bullet\) - \({ }^{\text {a }} 682\) & C II 4-41 \\
\hline AD575 & . C II 2-53 & AD684 & C II 4-49 \\
\hline AD578 & C II 2-61 & \(\bullet\) AD688 & C II 6-63 \\
\hline AD579 & C II 2-61 & AD693 . & \\
\hline AD580 & . C II 6-5 & AD694 . & \\
\hline AD581 & . . C II 6-9 & AD704 & \\
\hline AD582 & . C II 4-29 & AD705 . & L \\
\hline AD583 & . C II 4-33 & AD706 & \\
\hline AD584 & . C II 6-15 & AD707 . & L \\
\hline AD585 & . C II 4-35 & AD708 . & \\
\hline AD586 & C II 6-23 & AD711 & \\
\hline AD587 & . C II 6-31 & AD712. & \\
\hline AD588 & . C II 6-39 & AD713 . & \\
\hline AD589 & C II 6-51 & AD734. & \\
\hline AD590 & . L & AD736. & \\
\hline AD592 & L & AD737. & \\
\hline AD594/595 & . L & AD741 . & \\
\hline AD596/597 & & AD743. & \\
\hline AD598 & L & AD744 & \\
\hline AD611 & . . L & AD746. & \\
\hline AD624 & . . L & \(\bullet\) AD766 & C I 2-151 \\
\hline AD625 & . L & AD767 & C I 2-159 \\
\hline AD630 & . L & AD770 . & C II 2-161 \\
\hline AD632 & . . L & \(\bullet\) AD773 & C II 2-173 \\
\hline AD633 & . . L & -AD774B & C II 2-109 \\
\hline AD636 & & \(\bullet\) AD776 & C II 2-189 \\
\hline AD637 & & AD779 & C C II 4-57 \\
\hline AD639 & . & \(\bullet\) AD783 & C II 4-65 \\
\hline AD640 & & AD790 . & \\
\hline AD642 & & AD827. & \\
\hline AD644 & & AD829. & \\
\hline AD645 & & AD834 . & L \\
\hline AD647 & & AD840 . & \\
\hline AD648 & C II 3-15 & AD841 . & \\
\hline AD651 & n & AD842. & \\
\hline AD652 & C II 3-27 & & \\
\hline AD654 & C II 3-43 & AD844. & \\
\hline AD664 & . . C I 2-95 & AD845. & \\
\hline AD667 & . C I 2-115 & AD846. & \\
\hline AD668 & C I 2-123 & AD847. & \\
\hline -AD669 & C I 2-139 & AD848. & \\
\hline AD670 & . C II 2-69 & AD849 . & L \\
\hline AD671 & . C II 2-81 & AD880 . & \\
\hline AD673 & . C II 2-97 & AD890 . & \\
\hline AD674A & C II 2-105 & AD891. & L \\
\hline -AD674B & C II 2-109 & AD892 . & L \\
\hline -AD675 & C II 2-121 & AD897. & L \\
\hline - AD676 & C II 2-123 & AD1139 & . C I 2-167 \\
\hline AD678 & C II 2-137 & AD1147 & C I 11-4, C II 12-4 \\
\hline AD679 & C II 2-149 & AD1148 & C I 11-4, C II 12-4 \\
\hline
\end{tabular}

\footnotetext{
\(\bullet\) New product since publication of the most recent Databooks.
\({ }^{*} \mathrm{C}\) I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;
L = Linear Products Databook; \(\mathbf{P}=\) Precision Monolithics Division Databook.
}
\begin{tabular}{|c|c|}
\hline Model & Page* \\
\hline AD1154 & C II 4-69 \\
\hline AD1170 & C II 2-203 \\
\hline AD1315 & \\
\hline AD1317 & L \\
\hline AD1321 & L \\
\hline AD1322 & L \\
\hline AD1332 & C II 7-17 \\
\hline AD1334 & C II 7-21 \\
\hline -AD1341 & C II 7-25 \\
\hline AD1362 & C II 7-41 \\
\hline AD1376 & C II 2-215 \\
\hline AD1377 & C II 2-215 \\
\hline -AD1378 & C II 2-223 \\
\hline AD1380 & C II 2-231 \\
\hline -AD1382 & C II 2-239 \\
\hline -AD1385 & C II 2-255 \\
\hline AD1403/1403A & C II 6-71 \\
\hline -AD1671 & C II 2-259 \\
\hline -AD1674 & C II 2-269 \\
\hline -AD1851 & . C I 2-173 \\
\hline AD1856 & C I 2-183 \\
\hline AD1860 & C I 2-191 \\
\hline -AD1861 & C I 2-173 \\
\hline -AD1862 & C I 2-203 \\
\hline -AD1864 & C I 2-213 \\
\hline -AD1865 & C I 2-225 \\
\hline -AD1866 & . C I 2-235 \\
\hline -AD1868 & . C I 2-237 \\
\hline -AD1876 & .C II 2-283 \\
\hline -AD1878 & .C II 2-295 \\
\hline -AD1879 & .C II 2-297 \\
\hline AD2004 & . D \\
\hline AD2006 & D \\
\hline AD2008 & \\
\hline AD2009 & \\
\hline AD2010 & . C I 5-7 \\
\hline AD2016 & \\
\hline AD2020 & \\
\hline AD2021 & . C I 5-9 \\
\hline AD2026 & C I 5-11 \\
\hline AD2033 & \\
\hline AD2040 & \\
\hline AD2700 & C II 6-75 \\
\hline AD2701 & C II 6-75 \\
\hline AD2702 & C II 6-75 \\
\hline AD2710 & C II 6-79 \\
\hline AD2712 & . C II 6-79 \\
\hline AD3554 & \\
\hline AD3860 & \\
\hline AD5200 Series & \\
\hline AD5210 Series & D \\
\hline AD5240 & C II 2-809 \\
\hline
\end{tabular}
ModelAD5539L
-AD7001 ..... C I 4-47
-AD7002 ..... C I 4-59
-AD7005 ..... C I 4-75
-AD7008 ..... C I 4-91
AD7110C I 2-247
AD7118 ..... C I 2-253
AD7224 ..... C I 2-259
AD7225 ..... C I 2-279
AD7226 ..... C I 2-291
AD7228 ..... C I 2-323
\(\bullet\) AD7228A ..... C I 2-331
AD7233 ..... C I 2-339
AD7237 ..... C I 2-347
AD7240C I 2-359
C I 2-3717242
-AD7244 ..... C I 2-359
AD7245 ..... C I 2-383
-AD7245A ..... C I 2-385
AD7247 ..... C I 2-347
AD7248 ..... C I 2-383
AD7248A ..... C I 2-385
-AD7306 ..... C I 4-93
AD7341 ..... C I 4-99
AD7371 ..... C I 4-99
AD7501 ..... C II 5-9
AD7502 ..... C II 5-9
AD7506 ..... C II 5-13
AD7507 ..... C II 5-13
AD7510DI ..... C II 5-17
AD7511DI ..... C II 5-17
AD7512DI ..... C II 5-17
AD7520 ..... D
AD7521 ..... D
AD7522 ..... D
AD7523 ..... D
AD7524 ..... C I 2-399
AD7525 ..... D
AD7528 C I 2-415
AD7530 ..... D
AD7531 ..... D
AD7533 ..... C I 2-439
AD7534 ..... C I 2-455
AD7535 ..... C I 2-467
AD7536 ..... C 2-479
AD7537 ..... C I 2-491
AD7538 ..... C I 2-499
AD7541C I 2-507

\footnotetext{
- New product since publication of the most recent Databooks.
*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; P = Precision Monolithics Division Databook.
}
\begin{tabular}{|c|c|}
\hline Model & Page* \\
\hline AD7542 & C I 2-525 \\
\hline AD7543 & C I 2-545 \\
\hline AD7545 & C I 2-565 \\
\hline AD7545A & C I 2-585 \\
\hline AD7546 & \\
\hline AD7547 & C I 2-593 \\
\hline AD7548 & C I 2-601 \\
\hline AD7549 & C I 2-629 \\
\hline AD7550 & \\
\hline AD7552 & \\
\hline -AD7564 & C I 2-637 \\
\hline -AD7568 & C I 2-645 \\
\hline AD7569 & . C II 8-7 \\
\hline AD7572 & C II 2-299 \\
\hline -AD7572A & C II 2-303 \\
\hline AD7574 & C II 2-315 \\
\hline AD7575 & C II 2-323 \\
\hline AD7576 & D \\
\hline AD7578 & C II 2-335 \\
\hline AD7579 & C II 2-347 \\
\hline AD7580 & C II 2-347 \\
\hline AD7581 & C II 2-363 \\
\hline AD7582 & C II 2-371 \\
\hline -AD7586 & C II 2-383 \\
\hline AD7590DI & C II 5-25 \\
\hline AD7591DI & C II 5-25 \\
\hline AD7592DI & C II 5-25 \\
\hline AD7628 & C I 2-657 \\
\hline AD7669 & . C II 8-7 \\
\hline AD7672 & C II 2-391 \\
\hline -AD7701 & C II 2-403 \\
\hline -AD7703 & C II 2-419 \\
\hline -AD7710 & C II 2-435 \\
\hline -AD7711 & C II 2-457 \\
\hline -AD7712 & C II 2-479 \\
\hline -AD7713 & C II 2-501 \\
\hline ȦD710¢ & C 118 8-27 \\
\hline AD7772 & . . . . . D \\
\hline \(\bullet\) AD7773 & C II 8-43 \\
\hline \(\bullet\) AD7774 & . C II 8-63 \\
\hline -AD7775 & C II 8-43 \\
\hline \(\bullet\) AD7776 & . C II 2-509 \\
\hline -AD7777 & . C II 2-509 \\
\hline -AD7778 & . C II 2-509 \\
\hline AD7820 & . C II 2-511 \\
\hline AD7821 & . C II 2-521 \\
\hline AD7824 & . C II 2-533 \\
\hline AD7828 & . C II 2-533 \\
\hline -AD7837 & . C I 2-681 \\
\hline AD7840 & C I 2-693 \\
\hline AD7845 & . C I 2-709 \\
\hline AD7846 & C I 2-721 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Model & Page* \\
\hline \(\bullet\) AD7847 & C I 2-681 \\
\hline AD7848 & C I 2-735 \\
\hline \(\bullet\)-AD7868 & C II 8-79 \\
\hline \(\bullet\) AD7869 & C II 8-95 \\
\hline AD7870 & C II 2-545 \\
\hline AD7871 & C II 2-563 \\
\hline AD7872 & C II 2-563 \\
\hline \(\bullet\)-AD7874 & C II 2-579 \\
\hline \(\bullet\) AD7875 & C II 2-545 \\
\hline \(\bullet\)-AD7876 & C II 2-545 \\
\hline AD7878 & C II 2-595 \\
\hline \(\bullet\) AD7880 & C II 2-611 \\
\hline -AD7884 & C II 2-625 \\
\hline \(\bullet\) AD7885 & C II 2-625 \\
\hline \(\bullet\)-AD7886 & C II 2-637 \\
\hline \(\bullet\)-AD7890 & C II 2-653 \\
\hline \(\bullet\) AD7891 & C II 2-659 \\
\hline -AD7892 & C II 2-663 \\
\hline -AD7893 & C II 2-669 \\
\hline AD9000 & C II 2-673 \\
\hline AD9002 & C II 2-681 \\
\hline AD9003 & C II 2-689 \\
\hline -AD9005A & C II 2-697 \\
\hline AD9006 & .C II 2-705 \\
\hline AD9012 & C II 2-721 \\
\hline -AD9014 & C II 2-729 \\
\hline AD9016 & C II 2-705 \\
\hline -AD9020 & C II 2-741 \\
\hline AD9028 & C II 2-753 \\
\hline -AD9032 & C II 2-765 \\
\hline -AD9034 & C II 2-765 \\
\hline AD9038 & C II 2-753 \\
\hline \(\bullet\)-AD9040 & C II 2-769 \\
\hline AD9048 & C II 2-773 \\
\hline -AD9058 & C II 2-781 \\
\hline \(\bullet\)-AD9060 & C II 2-789 \\
\hline -AD9100 & . C II 4-75 \\
\hline AD9300 & C II 5-31 \\
\hline AD9500 & . . L \\
\hline AD9501 & \\
\hline AD9502 & \\
\hline AD9610 & \\
\hline AD9611 & \\
\hline AD9617 & L \\
\hline AD9618 & \\
\hline AD9620 & L \\
\hline AD9630 & L \\
\hline AD9686 & \\
\hline AD9696 & \\
\hline AD9698 & \\
\hline AD9701 & . C I 2-747 \\
\hline AD9712 & . C I 2-753 \\
\hline
\end{tabular}

\footnotetext{
-New product since publication of the most recent Databooks.
*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; \(\mathbf{P}=\) Precision Monolithics Division Databook.
}
\begin{tabular}{|c|c|}
\hline Model & Page* \\
\hline -AD9712A & C I 2-761 \\
\hline AD9713 & C I 2-753 \\
\hline \(\bullet\)-AD9713A & C I 2-761 \\
\hline -AD9720 & C I 2-765 \\
\hline \(\bullet\) AD9721 & C I 2-765 \\
\hline AD9768 & C I 2-769 \\
\hline AD9901 & C I 4-115 \\
\hline - AD9950 & C I 4-123 \\
\hline -AD22001 & \\
\hline -AD22050 & L \\
\hline -AD22100 & \\
\hline -AD22150 & \\
\hline -AD22180 & \\
\hline - AD22181 & \\
\hline AD75004 & -1, C II 9-1 \\
\hline -AD75019 & C II 5-39 \\
\hline AD75068 & -1, C II 9-1 \\
\hline -AD75069 & C I 2-777 \\
\hline -AD75089 & C I 2-777 \\
\hline -AD75090 & C I 2-777 \\
\hline AD79015 & 49, C II 9-1 \\
\hline -AD79024 & . C II 7-57 \\
\hline AD96685 & . L \\
\hline AD96687 & \\
\hline AD ADC71 & C II 2-801 \\
\hline AD ADC72 & C II 2-801 \\
\hline AD ADC80 & C II 2-803 \\
\hline AD ADC84 & C II 2-809 \\
\hline AD ADC85 & C II 2-809 \\
\hline - ADC-170 & C II 2-817 \\
\hline ADC-908 & D \\
\hline ADC-910 & . C II 2-819 \\
\hline ADC-912 & \\
\hline \(\bullet\) ADC-912A & C II 2-831 \\
\hline ADC1130/1131 & \\
\hline ADC1140 & . C II 2-843 \\
\hline ADC1143 & \\
\hline AD DAC-08 & \\
\hline AD DAC71 & \\
\hline AD DAC72 & . D \\
\hline AD DAC80 & C I 2-783 \\
\hline AD DAC85 & . C I 2-783 \\
\hline AD DAC87 & C I 2-783 \\
\hline \(\bullet\) ADDS-21XX-SW & D \\
\hline -ADDS-2100A-ICE & \\
\hline ADDS-2101-ICE & \\
\hline -ADDS-2101-EZ & D \\
\hline -ADDS-2111-EZ & \\
\hline ADG201A & C II 5-43 \\
\hline ADG201HS & C II 5-49 \\
\hline ADG202A & C II 5-43 \\
\hline ADG211A & . . C II 5-57 \\
\hline
\end{tabular}
Model Page*
ADG212A ..... C II 5-57
ADG221 ..... C II 5-65
ADG222 ..... C II 5-65
-ADG408 ..... C II 5-71
-ADG409 ..... C II 5-71
-ADG411 ..... C II 5-73
-ADG412 ..... C II 5-73
-ADG441 ..... C II 5-75
-ADG442 ..... C II 5-75
-ADG444 ..... C II 5-77
-ADG445 ..... C II 5-77
ADG506A ..... C II 5-79
ADG507A ..... C II 5-79
ADG508A ..... C II 5-87
ADG509A ..... C II 5-87
ADG526A ..... C II 5-95
ADG527A ..... C II 5-95
ADG528A ..... C II 5-103
ADG529A ..... C II 5-103
AD OP-07 ..... L
AD OP-27 ..... L
AD OP-37 ..... L
ADSP-824ROM ..... D
ADSP-1008A ..... D
ADSP-1009A ..... D
ADSP-1010A ..... D
ADSP-1010B ..... D
ADSP-1012A ..... D
ADSP-1016A ..... D
ADSP-1024A ..... D
ADSP-1080A ..... D
ADSP-1081A ..... D
ADSP-1101 ..... D
ADSP-1110A ..... D
ADSP-1401 ..... D
ADSP-1402 ..... D
ADSP-1410 ..... D
ADSP-2100 ..... D
ADSP-2100A ..... C I 6-2
ADSP-2101 ..... C I 6-2
ADSP-2102 ..... C I 6-2
-ADSP-2105 ..... C I 6-2
-ADSP-2106 ..... C I 6-2
-ADSP-2111 ..... C I 6-2
-ADSP-2112 ..... C I 6-2
-ADSP-21msp50 ..... C I 6-2
ADSP-21msp51 ..... C I 6-2
ADSP-3128A ..... D
ADSP-3201 ..... D
ADSP-3202 ..... D
ADSP-3210 ..... D
ADSP-3211 ..... D
ADSP-3212 ..... D

\footnotetext{
-New product since publication of the most recent Databooks.
* C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; \(\mathrm{L}=\) Linear Products Databook; P = Precision Monolithics Division Databook.
}


\footnotetext{
- New product since publication of the most recent Databooks.
*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; P = Precision Monolithics Division Databook.
}
Model Page* Model
HTC-0300A ..... D
HTS-0010 ..... D
OP-77 ..... P
OP-80 ..... PHTS-0025D
-IPA1764 ..... C I 3-115
LIU-01 ..... C I 4-135
LTS-0614 ..... L
LTS-0655 ..... L
LTS-0680 ..... L
LTS-2020 ..... L
LTS-2101 ..... L
LTS-2200 ..... L
LTS-2302 ..... L
LTS-2510 ..... L
LTS-2600 ..... L
LTS-2700 ..... L
LTS-2800 ..... L
MAT-01 ..... P
MAT-02 ..... P
MAT-03 ..... P
MAT-04 ..... P
MUX-08 C II 5-111
MUX-16 C II 5-123
MUX-24 C II 5-111
MUX-28 C II 5-123
MUX-88 ..... D
OP-01 ..... P
OP-02 ..... P
OP-04 ..... P
OP-05 ..... P
OP-06 ..... P
OP-07 ..... P
OP-09 ..... P
OP-10 ..... P
OP-11 ..... P
OP-12 ..... P
OP-14 ..... P
OP-15 ..... P
OP-16 ..... P
OP-17 ..... P
OP-20 ..... P
OP-21 ..... P
OP-22 ..... P
OP-27 ..... P
OP-32 ..... P
OP-37 ..... P
OP-41 ..... P
OP-42 ..... P
OP-43 ..... P
OP-44 ..... P
OP-50 ..... P
OP-61 ..... P
OP-64 ..... P
- New product since publication of the most recent Databooks.
C I = Data Converter Reference Manual, Volume I; C II = Data Converter R
OP-90 ..... P
OP-97 ..... P
OP-160 ..... P
OP-177 ..... P
OP-200 ..... P
OP-207 ..... P
OP-215 ..... P
OP-220 ..... P
OP-221 ..... P
OP-227 ..... P
OP-249 ..... P
OP-260 ..... P
OP-270 ..... P
OP-271 ..... P
-OP-282 ..... P
OP-290 ..... P
OP-297 ..... P
OP-400 ..... P
OP-420 ..... P
OP-421 ..... P
OP-470 ..... P
OP-471 ..... P
-OP-482 ..... P
OP-490 ..... P
\(\bullet O S C 1758\) ..... C I 3-117
PKD-01 ..... P
PM-108 ..... P
PM-111 ..... P
PM-119 ..... P
PM-139 ..... P
PM-148/248 ..... P
PM-155 ..... P
PM-155A ..... P
PM-156 ..... P
PM-156A ..... P
PM-157 ..... P
PM-157A ..... P
PM-1008 ..... P
PM-1012 ..... P
PM-2108 ..... P
-PM-6012 C I 2-1141
PM-7224 ..... C I 2-267
PM-7226 ..... C I 2-303
PM-7226A ..... C I 2-303
PM-7524 ..... C I 2-405
PM-7528 ..... C I 2-423
PM-7533 ..... C I 2-445
PM-7541 ..... D
PM-7541A ..... C I 2-513
PM-7542 ..... C I 2-533 L = Linear Products Databook; P = Precision Monolithics Division Databook.
Model Page*PM-7543C I 2-553
PM-7545 ..... C I 2-573
PM-7548 ..... C I 2-613
PM-7574
C I 2-665 PM-7628 ..... C I 2-665
PM-7645 ..... C I 2-573
REF-01 ..... C II 6-83
REF-02 C II 6-91REF-03C II 6-99
REF-05 ..... C II 6-107
REF-08 ..... C II 6-113
REF-10 ..... C II 6-121
REF-43 ..... C II 6-127
RPT-82 ..... CI 4-147
RPT-83 ..... C I 4-147
RPT-85 ..... C I 4-155
RPT-86 C I 4-163
RPT-87 ..... C I 4-163
RTM Series ..... D
SDC1700/RDC1700 ..... D
SDC1702/RDC1702 ..... D
SDC1704/RDC1704 ..... D
SDC1725/RDC1725 ..... D
SDC1726/RDC1726 ..... D
SDC1740/RDC1740 ..... C I 3-119
SDC1741/RDC1741 ..... C I 3-119
SDC1742/RDC1742 ..... C I 3-119
SDC1768/RDC1768 ..... D
SHA-5 ..... D
SHA-1134 ..... D
SHA-1144 ..... D
SMP-04 C II 4-87
SMP-08 C II 4-101
SMP-10C II 4-109
SMP-11 ..... C II 4-109
-SMP-18 C II 4-119
SMP-81 ..... D
SSM-2013 ..... P
SSM-2014 ..... P
SSM-2015 ..... P
SSM-2016 ..... P
SSM-2017 ..... P
SSM-2018 ..... P
SSM-2024 ..... P
SSM-2100 ..... P
SSM-2110 ..... P
SSM-2120 ..... P
SSM-2122 ..... P
SSM-2131 ..... P
SSM-2132 ..... P
SSM-2134 ..... P
SSM-2139 ..... P
Model Page \({ }^{\star}\)
SSM-2141 .....  P
SSM-2142 ..... P
SSM-2210 ..... P
SSM-2220 ..... P
SSM-2300 ..... P
SSM-2402 C II 5-133
-SSM-2404 ..... C II 5-147
SSM-2412 ..... C II 5-133
STM Series ..... D
SW-01 ..... D
SW-02 ..... D
SW-06 ..... C II 5-149
SW-201 ..... C II 5-161
SW-202 ..... C II 5-161
SW-7510 ..... D
SW-7511 ..... D
1B21 ..... L
1B22 ..... L
1B31 ..... L
1B32 ..... L
1B41 ..... L
1B51 ..... L
-1S74 ..... C 3-127
2B20 ..... L
2B22 ..... L
2B23 ..... L
2B24 ..... L
2B30 ..... L
2B31 ..... L
2B34 ..... L
2B35 ..... L
2B50 ..... L
2B52 ..... L
2B53 ..... L
2B54/2B55 ..... L
2B56 ..... L
2 B 57 ..... L
2B58 ..... L
2B59 ..... L
2S50 ..... C I 3-135
2S54 ..... C I 3-137
2S56 ..... C I 3-137
2S58 ..... C I 3-137
2S80A ..... C I 3-55
2S81A ..... C I 3-71
2S82A ..... C I 3-71
3B Series ..... L
4B Series ..... L
5B Series ..... L
6B Series ..... L
-7B Series ..... L
40 ..... L


Model
Page*
925
926
927
928
940
941
943
945
947
949
951
952
953
955
958
959
960
962
964
965
966
967
968
970
972
973
974
975
976 977

C I 9-1, C II 10-1
C I 9-1, C II 10-1 C I 9-1, C II 10-1 C I 9-2, C II 10-2 C I 9-2, C II 10-2 C I 9-2, C II 10-2 C I 9-2, C II 10-2

C I 9-2, C II 10-2
C I 9-2, C II 10-2
C I 9-1, C II 10-1
C I 9-2, C II 10-2
C I 9-1, C II 10-1
C I 9-2, C II 10-2
D
C I 9-2, C II \(10-2\)
C I 9-2, C II 10-2
C I 9-2, C II 10-2
C I 9-2, C II 10-2
C I 9-2, C II 10-2
C I 9-2, C II 10-2
C I 9-1, C II 10-1
. . . . . . . . . . . D
C I 9-1, C II 10-1
C I 9-1, C II 10-1
C I 9-1, C II 10-1
C I 9-1, C II \(10-1\)
C I 9-1, C II 10-1

\section*{\(\checkmark\) ANALOG DEVICES}

\section*{WORLDWIDE HEADQUARTERS}

One Technology Wạy, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: (617) 329-4700, Fax: (617) 326-8703, Telex: 924491
Complete Worldwide Sales Office Directory Can Be Found On Pages 11-12 And 11-13.
PRINTED IN U.S.A.
G1588-200-10/91
\$7.50```


[^0]:    Comments
    Lowest Cost 8-Bit DACPORT ${ }^{\text {ru }}$; Single +5 V Supply CMOS, Complete 8-Bit DAC/ADC/SHA Reference 10 V Out DACPORT, Single or Dual Supply
    CMOS, Low Cost 8-Bit DAC
    CMOS, Low Cost 8-Bit DAC
    Twos Complement Input Coding
    Sign-Magnitude/Internal Reference
    Sign-Magnitude for Unipolar Output
    Sign-Magnitude/Bipolar Output
    CMOS, Complete 12-Bit DAC with 8-Word FIFO CMOS, 12-Bit Multiplying DAC with Output Amplifier
    Improved Industry Standard
    Improved Industry Standard
    Improved Industry Standard
    Highest Accuracy Complete 12-Bit DAC
    Fastest Interface Complete 12-Bit DAC
    Smallest 12-Bit Serial DACPORT (8-Pin) Bipolar $\pm 5$ V Output Range
    Low Cost 12-Bit Serial DACPORT in 16-Pin Package
    Faster Interface, 12 V and 15 V AD7245
    Faster Interface, 12 V and 15 V AD7248 CMOS, 12-Bit Complete DAC, Parallel Load
    CMOS, 12-Bit Complete DAC, Byte Load
    CMOS, 14-Bit Complete DAC, Parallel or Serial Load
    Zero-Chip Interface 16-Bit DSP DACPORT
    16-Bit, $16 \times$ F $_{s}$ PCM Audio DAC
    16-Bit PCM Audio DAC
    Monolithic, 16-Bit Monotonic DAC
    High Resolution 16-Bit DAC High Resolution 16-Bit DAC CMOS, 16-Bit Multiplying DAC with Readback Capability
    Monolithic, Complete 16-Bit DAC
    High Resolution and Accuracy
    Internal 8-Bit Latched Input DACs for Offset and Gain Adjust Separate 8-Bit Bus for Internal Offset and Gain Adjust DACs

[^1]:    This column lists the data format for the bus with "P" indicating microprocessor capability-i.e., for a 12 -bit converter $8 / 12, \mu \mathrm{P}$ indicates that the data can be formatted for an 8 -bit bus or can be in parallel ( 12

[^2]:    *Protected by patent numbers $\mathbf{3 , 8 0 3 , 5 9 0} \mathbf{3 , 8 9 0 , 6 1 1 ; ~ 3 , 9 3 2 , 8 6 3 ;}$ $3,978,473 ; 4,020,486$ and other patents pending.

[^3]:    NOTES
    ${ }^{\text {I AD }} 394$ and AD395 S and T grades are available to MIL-STD-883, Method 5008, Class B. See Analog Devices Military Catalog for
    proper part number and detail specification.
    ${ }^{2}$ Timing specifications appear in Table IV and Figure 5.
    ${ }^{3}$ Code tables and graphs appear on Theory of Operation page.
    ${ }^{4}$ FSR means Full Scale Range and is equal to 20 V for a $\pm 10 \mathrm{~V}$ bipolar range and 10 V for 0 to 10 V unipolar range.
    ${ }^{5}$ Integral nonlinearity is a measure of the maximum deviation from a straight line passing though the end points of the DAC transfer function.
    ${ }^{6}$ For AD395 (unipolar), DAC register loaded with $000000000000, V_{\text {REFIN }}=20 \mathrm{~V}$ p-p, 10 kHz sinewave. For AD394 (bipolar), $V_{\text {REFIN }}=20 \mathrm{~V}$ p-p, 60 and 400 Hz .
    ${ }^{7}$ This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified
    as the area of the glitch in nV s and is measured with $\mathrm{V}_{\text {REFIN }}=\mathrm{AGND}$.
    ${ }^{8}$ Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from $V_{\text {OUTMIN }}$ to $V_{\text {OUTMAX }}$
    into a $2 \mathrm{k} \Omega$ load by means of varying the digital input code.
    Reference crosstalk is defined as the change in any one output as a result of any other output being driven from $V_{\text {OUTmin }}$ to $V_{\text {OUTMAx }} @ 10 \mathrm{kHz}$
    
    ${ }^{10}$ The AD394 and the AD395 can be used with supply voltages as low as $\pm 11.4 \mathrm{~V}$, Figure 10 .
    Specifications subject to change without notice.

[^4]:    This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

[^5]:    NOTES
    ${ }^{1}$ AD396S and T grades are available to MIL-STD-883, Method 5008, Class B.
    ${ }^{2}$ Timing specifications appear in Table IV and Figure 3.
    ${ }^{3}$ Code tables and graphs appear on Theory of Operation page.
    ${ }^{4}$ FSR means Full Scale Range and is equal to 20 V for a $\pm 10 \mathrm{~V}$ bipolar range.
    ${ }^{5}$ Integral nonlinearity is a measure of the maximum deviation from a straight line passing though the endpoints of the DAC transfer function.
    ${ }^{6}$ For AD396 (bipolar), DAC register loaded with $10000000000000, V_{\text {REFIN }}=20 \mathrm{~V}$ p-p, 60 and 400 Hz .
    ${ }^{7}$ This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVs and is measured with V $_{\text {REFIN }}=A G N D$.
    ${ }^{8}$ Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from $V_{\text {OUTMIN }}$ to $V_{\text {OUTMAX }}$ into $2 \mathrm{k} \Omega$ load by means of varying the digital input code.
    ${ }^{9}$ Reference crosstalk is defined as the change in any one output as a result of any other output being driven from $V_{\text {OUTMiN }}$ to $V_{\text {OUTMAX }} @ 10 \mathrm{kHz}$ into a $2 \mathrm{k} \Omega$ load by means of varying the amplitude of the reference signal.
    ${ }^{10}$ The AD396 can be used with supply voltages as low as $\pm 11.4 \mathrm{~V}$. See Figure 7 of the full data sheet.
    Specifications subject to change without notice.

[^6]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions àovie those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^7]:    *Protected by U.S. Patent Nos. $\mathbf{3 , 8 8 7 , 8 6 3 ; ~ 3 , 6 8 5 , 0 4 5 ; ~ 4 , 3 2 3 , 7 9 5 ; ~}$ Patents Pending.
    DACPORT is a trademark of Analog Devices, Inc.

[^8]:    *For additional insight, "An IC Amplifier Users' Guide to Decoupling, Grounding and Making Things Go Right For A Change", is available at no charge from any Analog Devices Sales Office.

[^9]:    *Protected by Patent Nos.: 3,940,760; 3,747,088; RE 28,633;
    3,803,590; RE 29,619; 3,961,326; 4,141,004; 4,213,806;
    4,136,349.

[^10]:    NOTES
    **Specifications same as AD561S specs.
    Specifications subject to change without notice.

[^11]:    NOTES

[^12]:    *Covered by Patent Nos. 3,961,326; 4,141,004; 3,747,088; RE 28,633;
    $3,803,590 ; 4,020,486$; the AD563 is also covered by 4,213,806;
    4,136,349.

[^13]:    *Specifications same as AD562KD. * Specifications same as AD563KD. ***Specifications same as AD563JD. ${ }^{1}$ Device calibrated with internal reference.

[^14]:    NOTES
    ${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the
    Analog Devices Military Products Databook or current /883B data sheet.
    ${ }^{2} \mathrm{D}=$ Ceramic DIP. For outline information see Package Information section.

[^15]:    ${ }^{*}$ Covered by Patent Nos.: 3,803,590; RE 28,633; 4,213,806;
    4,136,349; 4,020,486; 3,747,088.

[^16]:    NOTES $\quad{ }^{\mathbf{3}}$ For operation at elevated temperatures the reference cannot supply current for
    The digital inputs are guaranteed but not tested over the operating temperature range. external loads. It, therefore, should be buffered if additional loads are to be supplied.
    ${ }^{2}$ The power supply gain sensitivity is tested in reference to a VCC, VEE of $\pm 15 \mathrm{~V}$ dc. Specifications subject to change without notice.

[^17]:    Specifications shown in boldface are tested on all production units at
    inal electrical test. Results from those tests are used to calculate out

[^18]:    ${ }^{4}$ At the major carry, driven by HCMOS logic. See text for further explanation.
    ${ }^{5}$ Measured in $\mathrm{V}_{\text {Oct }}$ mode.
    Specifications shown in boldface are tested on all production units at final electrical test.
    Specifications subject to change without notice.

[^19]:    *FAST is a registered trademark of Fairchild Camera and Instrumentation Corporation.

[^20]:    NOTES
    ${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD569/883B data sheet.
    ${ }^{2} \mathrm{D}=$ Ceramic DIP; $\mathbf{N}=$ Plastic DIP; $\mathbf{P}=$ Plastic Leaded Chip Carrier. For outline information see Package Information section.

[^21]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^22]:    *Protected by Patent Numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473;

