
# REFERENCE MANUAL

**VOLI** 1992

DACs
General Purpose
Audio
Video
Synchro / Digital
Communications
ASICs





D/A CONVERTERS • S/D CONVERTERS •

**COMMUNICATIONS PRODUCTS •** 

DIGITAL PANEL METERS • DSP COMPONENTS •

BUS INTERFACE AND SERIAL I/O PRODUCTS •

ASICs • POWER SUPPLIES



# **How to Find Product Data in This Reference Manual**

### THIS IS VOLUME I OF THE DATA CONVERTER REFERENCE MANUAL.

It and its companion volume contain Data Sheets, Selection Guides and a wealth of background information on signal conversion and a wide variety of components for mixed signal processing.

It is one member of a four-volume set of reference manuals describing and specifying Linear, Converter and Audio/Video products from Analog Devices, Inc., in IC, hybrid and assembled form for measurement, control and real-world signal processing.

### IF YOU KNOW THE MODEL NUMBER

Turn to the product index at the back of the book and look up the model number. You will find the Volume-Section-Page location of any data sheet in this volume or Volume II. You will find additional references for product categories not included in the *Data Converter Reference Manual*.

If you're looking for a form-and-function-compatible version of a product originally brought to market by some other manufacturer (second source), you may find it by adding our "AD" prefix and looking it up in the index. Or call our nearest sales office.

### IF YOU DON'T KNOW THE MODEL NUMBER

Find your functional group in the list on the opposite page, or in the listing for Volume II below. Turn directly to the appropriate Section. You will find a functional Selection Guide at the beginning of the Section. The Selection Guide (and the "Orientation" that usually accompanies it) will help you find the products that are the closest to satisfying your need. Use them to compare all products in the category by salient criteria. A comprehensive Table of Contents (of this volume) is provided for your convenience on pages 1–5 through 1–9.

### IF YOU CAN'T FIND IT HERE OR IN VOLUME II . . . ASK!

If it's not a signal conversion product, it's probably in one of the two companion volumes, the *Linear Products Reference Manual* or the *Audio/Video Products Reference Manual*. If you don't already own these volumes, you can have them FREE by getting in touch with Analog Devices or the nearest sales office, or phoning 1-800-262-5643.

See the Worldwide Sales Directory on pages 11-12 and 11-13 at the back of this volume for our sales office phone numbers.

# **Contents of Other Reference Manuals**

### **AUDIO/VIDEO PRODUCTS**

Operational Amplifiers
Audio A/D Converters
Video A/D Converters
Audio D/A Converters
Audio D/A Converters
Video D/A Converters
Special Function Audio Products
Special Function Video Products
Digital Signal Processing Products
Application Notes

# DATA CONVERTER PRODUCTS (VOLUME II)

A/D Converters V/F & F/V Converters Sample/Track-Hold Amplifiers Switches & Multiplexers Voltage References Data Acquisition Subsystems Analog I/O Ports Application Specific ICs Power Supplies

### LINEAR PRODUCTS

Operational Amplifiers Comparators Instrumentation Amplifiers Isolation Amplifiers Analog Multipliers/Dividers Log/Antilog Amplifiers **RMS-to-DC Converters** Mass Storage Components ATE Components Special Function Components Temperature Transducers Signal Conditioning Components & Subsystems Digital Panel Instruments Bus Interface & Serial I/O Products Automotive Components Application Specific ICs Power Supplies Component Test Systems

# 1992 DATA CONVERTER REFERENCE MANUAL

**VOLUME I** 

**General Information** 

**D/A Converters** 

S/D Converters

**Communications Products** 

**Digital Panel Meters** 

**Digital Signal Processing Products** 

**Bus Interface & Serial I/O Products** 

**Application Specific ICs** 

**Power Supplies** 

**Package Information** 

**Appendix** 

Index 1

10

©Analog Devices, Inc., 1992 All Rights Reserved





# 1992 DATA CONVERTER REFERENCE MANUAL Volume I

### © Analog Devices, Inc., 1992 All Rights Reserved

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### U.S.:

```
RE29,992, RE30,586, RE31,850, 3,729,660, 3,793,563, 3,803,590, 3,842,412, 3,868,583, 3,890,611, 3,906,486, 3,909,908,
3,932,863, 3,940,760, 3,942,173, 3,942,173, 3,946,324, 3,950,603, 3,961,326, 3,978,473, 3,979,688, 4,016,559,
4,020,486, 4,029,974, 4,034,366, 4,054,829, 4,055,773,
                                                       4,056,740,
                                                                  4,068,254, 4,088,905,
                                                                                         4,092,639,
                                                                                                    4,092,698,
                                                       4,138,671,
4,109,215, 4,118,699, 4,123,698,
                                4,131,884, 4,136,349,
                                                                  4,141,004, 4,142,117, 4,168,528,
                                                                                                    4.210.830.
4,213,806, 4,228,367, 4,250,445, 4,260,911, 4,268,759, 4,270,118, 4,272,656, 4,285,051, 4,286,225, 4,309,693,
4,313,083, 4,323,795, 4,333,047, 4,338,591, 4,340,851, 4,349,811, 4,363,024, 4,374,314, 4,374,335, 4,383,222,
4,395,647, 4,399,345, 4,400,689, 4,400,690, 4,404,529, 4,427,973, 4,439,724, 4,444,309, 4,449,067, 4,454,413,
4.460.891. 4.471.321. 4.475.103. 4.475.169. 4.476.538. 4.481.708. 4.484.149. 4.485.372.
                                                                                         4.491.825. 4.503.381.
4,511,413, 4,521,764, 4,538,115, 4,542,349, 4,543,560, 4,543,561, 4,547,766, 4,547,961,
                                                                                         4,556,870, 4,558,242,
4,562,400, 4,565,000, 4,572,975, 4,583,051, 4,586,019, 4,586,155, 4,590,456, 4,596,976, 4,601,760, 4,604,532,
4,608,541, 4,622,512, 4,626,769, 4,633,165, 4,639,683,
                                                       4.644,253,
                                                                  4,646,056, 4,646,238,
                                                                                         4.675.561, 4.677.369,
4,678,936, 4,683,423, 4,684,922,
                                 4,685,200, 4,687,984,
                                                       4,694,276,
                                                                  4,697,151,
                                                                              4,703,283,
                                                                                         4,707,682,
                                                                                                    4,709,167,
4,717,883, 4,722,910, 4,739,281, 4,742,331, 4,751,455, 4,752,900,
                                                                              4,761,636,
                                                                                         4.769,564, 4,771,011,
                                                                  4,757,274,
                                                                  4.811,296,
4,774,685, 4,791,318, 4,791,551, 4,800,524, 4,804,960, 4,808,908,
                                                                              4,814,767,
                                                                                         4,833,345, 4,839,653,
4,855,585, 4,855,618, 4,855,684, 4,857,862, 4,859,944,
                                                       4,862,073,
                                                                  4,864,454,
                                                                              4,866,505,
                                                                                         4,878,770, 4,879,505,
                                                                  4,902,959,
                                                                              4,904,921,
4,884,075, 4,885,585, 4,888,589, 4,891,533,
                                            4,891,645,
                                                       4,899,152,
                                                                                         4,924,227, 4,926,178,
4,928,103, 4,928,934, 4,929,909,
                                 4.933.572.
                                            4.940.980. 4.957.583.
                                                                  4.962.325. 4.969.823. 4.970.470. 4.973.978.
4,978,871, 4,980,634, 4,983,929,
                                 4,985,739,
                                            4,990,797, 4,990,803,
                                                                  4,990,916, 5,008,671, 5,010,297, 5,010,337,
5,021,120, 5,026,667, 5,027,085, 5,030,849,
```

### France:

111.833, 70.10561, 75.27557, 76 08238, 77 20799, 78 10462, 79 24041, 80 00960, 80 11312, 80 11916, 81 02661, 81 14845, 83 03140, 96 08238

### Japan:

1,092,928, 1,242,936, 1,242,965, 1,306,235, 1,337,318, 1,401,661, 1,412,991, 1,432,164, 1180 463

### West Germany:

2,014034, 25 40 451.7, 26 11 858.1

### U.K.:

1,310,591, 1,310,592, 1,537,542, 1,590,136, 1,590,137, 1,599,538, 2,008,876, 2,032,659, 2,040,087, 2,050,740, 2,054,992, 2,075,295, 2,081,040, 2,087,656, 2,103,884, 2,104,288, 2,107,951, 2,115,932, 2,118,386, 2,119,139, 2,119,547, 2,126,445, 2,126,814, 2,135,545

### Canada:

984,015, 1,006,236, 1,025,558, 1,035,464, 1,054,248, 1,140,267, 1,141,034, 1,141,820, 1,142,445, 1,143,306, 1,150,414, 1,153,607, 1,157,571, 1,159,956, 1,177,127, 1,177,966, 1,184,662, 1,184,663, 1,191,715, 1,192,310, 1,192,311, 1,192,312, 1,203,628, 1,205,920, 1,212,730, 1,214,282, 1,219,679, 1,219,966, 1,223,086, 1,232,366, 1,233,913, 1,234,921

# Sweden: 7603320-8

# **General Information Contents**

	Page
Introduction	1–3
Table of Contents	1–5

## Introduction

Analog Devices designs, manufactures and sells worldwide sophisticated electronic components and subsystems for use in real-world signal processing. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including several embodiments of CMOS, BiMOS, bipolar and hybrid integrated circuits, each optimized for specific attributes—and assembled products in the form of potted modules, printed-circuit boards and instrument packages.

State-of-the-art technologies (including surface micromachining) have been utilized (and in many cases invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. Our popular IC products are available in both conventional and surface-mount packages (SOIC, LCC, PLCC), and many of our assembled products employ surface-mount technology to reduce manufacturing costs and overall size. A quarter-century of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The ongoing application of today's state-of-the-art and the invention of tomorrow's state-of-the-art processes strengthen the leadership position of Analog Devices in standard data-acquisition and signal-processing products and make us a strong contender in high performance mixed-signal ASICs.

### MAIOR PROGRESS

Since publication of the selection guides in the 1990 Databook Series, more than 120 significant new products have been introduced by Analog Devices; they run the gamut from brand new product categories and technologies to new standard products (with improvements in price, performance or design) to augmented second-source products. In addition, the Analog Devices line of IC products now includes the products of Precision Monolithics, Inc., which was acquired by Analog Devices in 1990. The new products are all classified and summarized in these volumes, along with existing products that are desirable for use in new designs.

Examples of the variety and innovation content of outstanding new ICs to be found in these two volumes include:

- the ADV7141/46/48 Edsun CEG/DAC<sup>™</sup> family of monolithic RAM-DACs, designed to eliminate "jaggies" and improve color resolution in VGA displays (Vol. I)
- the AD28msp02 16-bit codec, a complete analog front end for high-performance voiceband DSP applications (Vol. I)
- the DAC-8800 and -8840 TrimDACs™, which eliminate pots and permit automatic trimming of offsets and gains in electronic circuits and systems (Vol. I)
- the AD7710/11/12 family of 21-bit sigma-delta a/d converters with complete on-chip signal conditioning (Vol. II)
- the AD9100 wideband low-distortion monolithic track-hold amplifier with 13 ns acquisition time to 0.1% (Vol. II)
- the AD1674 12-bit sampling a/d converter, a "faster, better, cheaper" upgrade for AD574/674/774 a/d converter sockets (Vol. II)
- the AD9020/9060 10-bit TTL/ECL flash a/d converters with sampling rates to 75 MSPS (Vol. II)
- the AD671 12-bit, 500 ns a/d converter (Vol. II).

Many more could have been added to this list.

CDG/DAC, TrimDAC and DSPatch are trademarks of Analog Devices, Inc.

### 2-VOLUME DATA CONVERTER REFERENCE MANUAL

This two-volume set provides comprehensive technical data on Analog Devices data-conversion products, which are involved in spanning the interface between analog and digital worlds. It is a companion to the *Linear Products Databook*, which provides similar data for analog-to-analog products. Both volumes contain:

- comprehensive data sheets and package information on a total of more than 350 significant product families
- orientation material and selection guides for finding products rapidly
- a representative list of available Analog Devices technical publications on real-world analog and digital signal processing
- our Worldwide Sales Directory
- the complete Product Index to all data-conversion and DSP products listed in these two volumes and all products listed in the Linear Products Databook.

### Division of Product Groups between the Two Books

Volume I contains information on

Digital-to-analog converters

Synchro/resolver-to-digital converters

Communications products

Digital panel meters

Digital signal processing products

Bus interface and serial I/O products

Application specific ICs

Power supplies.

Volume II contains information on:

Analog-to-digital converters

Voltage-to-frequency and frequency-to-voltage converters

Sample/track-hold amplifiers

Switches and multiplexers

Voltage references

Data acquisition subsystems

Analog I/O ports

Application-specific ICs

Power supplies.

The product data in this book are intended primarily for the majority of users who are concerned with new designs. For this reason, existing and available products that offer little if any unique advantage over newer products in future designs are listed in the Index, and data sheets may be available separately—but they are not published in this book.

### TECHNICAL SUPPORT

Our extensive technical literature discusses the technology and applications of products for real-world signal processing. Besides tutorial material and comprehensive data sheets, including a large number in our Databooks, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and several free serial publications; for example, Analog Productlog provides brief information on new products being introduced, and Analog Dialogue, our technical magazine, provides in-depth discussions of new developments in analog and digital circuit technology as applied to data acquisition, signal processing, control, and test. DSPatch<sup>78</sup> is a quarterly newsletter that brings its readers up-to-date applications information on

our DSP products and the general field of digital signal processing. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition to Databook catalogs—and general short-form selection guides—we also publish several short-form catalogs on specific product families. You will find typical publications described on pages 11-8 to 11-11 at the back of the book.

### SALES AND SERVICE

Backing up our design and manufacturing capabilities and our extensive array of publications, is a network of distributors, plus sales offices and representatives throughout the United States and most of the world, staffed by experienced sales and applications engineers. Our Worldwide Sales Directory, as of the publication date, appears on pages 11–12 and 11–13 at the back of the book.

### RELIABILITY

The manufacture of reliable products is a key objective at Analog Devices. The primary focus is the companywide Quality Improvement Process (QIP). In addition, we maintain facilities that have been qualified under such standards as MIL-M-38510 (Class B and Class S) for ICs in the U.S. and MIL-STD-1772 for hybrids. Many of our product —both proprietary and second-source—have qualified for JAN part numbers; others are in the process. A larger number of products—including many of the newer ones just starting the IAN qualification process—are specifically characterized on Standard Military Drawings (SMDs). Most of our ICs are available in versions that comply with MIL-STD-883C Class B, and many also comply with Class S. We publish a Military Products Databook for designers who specify ICs and hybrids for military contracts. The 1990 issue consists of two volumes with data on 343 product families; the 120 entries in the second of those volumes describe qualified products manufactured by our PMI Division. A newsletter, Analog Briefings®, provides current information about the status of reliability at ADI.

Our PLUS program makes available standard devices (commercial and industrial grades, plastic or ceramic packaging) for *any* user with demanding application environments, at a small premium. Subjected to stringent screening, similar to MIL-STD-883 test methods, these devices are suffixed "/+" and are available from stock.

# PRODUCTS NOT FOUND IN THE SELECTION GUIDES

For maximum usefulness to designers of new equipment, we have limited the contents of selection guides to standard products most likely to be used for the design of new circuits and systems. If the model number of a product you are interested in is not in the Index, turn to page 11-4 at the back of this volume where you will find a list of older products for which data sheets are available upon request. On page 11-5 you will find a guide to substitutions (where possible) for products no longer available.

ICs embodying combinations of functions that you need but cannot find among our standard offerings may be available to meet your specific requirements as custom designs. Consult the section in this book on Application Specific ICs—and/or get in touch with Analog Devices.

### **PRICES**

Accurate, up-to-date prices are an important consideration in making a choice among the many available product families. Since prices are subject to change, current price lists and/or quotations are available upon request from our sales offices and distributors.

# **Table of Contents**

	Page
D/A Converters – Section 2	2_1
Selection Trees	
Selection Guides	
Orientation	
AD390 – Quad 12-Bit Microprocessor-Compatible D/A Converter	
AD394/395 – μP-Compatible Multiplying Quad 12-Bit D/A Converters	
AD557 DACRORT Law Constitute P. Constitute	
AD557 - DACPORT Low Cost Complete µP-Compatible 8-Bit DAC	
AD558 – DACPORT Low Cost Complete µP-Compatible 8-Bit DAC	
AD561 - Low Cost 10-Bit Monolithic D/A Converter	
AD562/563 – IC 12-Bit D/A Converters	
AD565A/566A – High Speed 12-Bit Monolithic D/A Converters	
AD568 – 12-Bit Ultrahigh Speed Monolithic D/A Converter	
AD569 - 16-Bit Monotonic Voltage Output D/A Converter	
AD664 - Monolithic 12-Bit Quad DAC	
AD667 - Microprocessor-Compatible 12-Bit D/A Converter	
AD668 – 12-Bit Ultrahigh Speed Multiplying D/A Converter	
AD669 - Monolithic 16-Bit DACPORT	
AD766 – 16-Bit DSP DACPORT	
AD767 - Microprocessor-Compatible 12-Bit D/A Converter	
AD1139 - High Accuracy 18-Bit Digital-to-Analog Converter	
AD1851/1861 – 16-Bit/18-Bit 16× F <sub>s</sub> PCM Audio DACs	
AD1856 – 16-Bit PCM Audio DAC	
AD1860 – 18-Bit PCM Audio DAC	:-191
AD1862 - Ultralow Noise 20-Bit Audio DAC	
AD1864 - Complete Dual 18-Bit Audio DAC	
AD1865 – Complete Dual 18-Bit 16 $\times$ F $_{S}$ Audio DAC	!-225
AD1866 – Single Supply Dual 16-Bit Audio DAC	:-235
AD1868 - Single Supply Dual 18-Bit Audio DAC	!–237
AD7111 - LOGDAC CMOS Logarithmic D/A Converter	!–247
AD7118 - LOGDAC CMOS Logarithmic D/A Converter	.–253
AD7224 - LC <sup>2</sup> MOS 8-Bit DAC with Output Amplifier	259
PM-7224 – 8-Bit CMOS D/A Converter with Voltage Output	2–267
AD7225 - LC <sup>2</sup> MOS Quad 8-Bit DAC with Separate Reference Inputs	-279
AD7226 - LC <sup>2</sup> MOS Quad 8-Bit D/A Converter	2-291
PM7226A/7226 - Quad 8-Bit CMOS D/A Converters with Voltage Output	-303
AD7228 – LC <sup>2</sup> MOS Octal 8-Bit DAC	2-323
AD7228A – LC <sup>2</sup> MOS Octal 8-Bit DAC	2–331
AD7233 – LC <sup>2</sup> MOS 12-Bit Serial Mini-DIP DACPORT	2-339
AD7237/7247 – LC <sup>2</sup> MOS Dual 12-Bit DACPORTs	
AD7242/7244 – LC <sup>2</sup> MOS Dual Complete 12-Bit/14-Bit Serial DACs	
AD7243 – LC <sup>2</sup> MOS 12-Bit Serial DACPORT	
AD7245/7248 – LC <sup>2</sup> MOS 12-Bit DACPORTs	
AD7245A/7248A – LC <sup>2</sup> MOS 12-Bit DACPORTs	

	Page
AD7524 - CMOS 8-Bit Buffered Multiplying DAC	2–399
PM7524 - CMOS 8-Bit Buffered Multiplying D/A Converter	2–405
AD7528 - CMOS Dual 8-Bit Buffered Multiplying DAC	2–415
PM7528 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter	2–423
AD7533 - CMOS Low Cost 10-Bit Multiplying DAC	2–439
PM7533 - CMOS Low Cost 10-Bit Multiplying D/A Converter	2–445
AD7534 – LC <sup>2</sup> MOS µP-Compatible 14-Bit DAC	2–455
AD7535 – LC <sup>2</sup> MOS µP-Compatible 14-Bit DAC	2–467
AD7536 – LC <sup>2</sup> MOS 14-Bit μP-Compatible DAC	2–479
AD7537 – LC <sup>2</sup> MOS (8 + 4) Loading Dual 12-Bit DAC	2–491
AD7538 – LC <sup>2</sup> MOS μP-Compatible 14-Bit DAC	2–499
AD7541A - CMOS 12-Bit Monolithic Multiplying DAC	2–507
PM7541A - CMOS 12-Bit Monolithic Multiplying CMOS D/A Converter	2–513
AD7542 – CMOS µP-Compatible 12-Bit DAC	2–525
PM7542 – 12-Bit (4-Bit Nybble Input) Multiplying CMOS D/A Converter	2–533
AD7543 - CMOS Serial Input 12-Bit DAC	2–545
PM7543 – 12 Bit Serial Input Multiplying CMOS D/A Converter	5–553
AD7545 - CMOS 12-Bit Buffered Multiplying DAC	5–565
PM7545/7645 – 12-Bit Buffered Multiplying CMOS D/A Converters	2–573
AD7545A - CMOS 12-Bit Buffered Multiplying DAC	2–585
AD7547 – LC <sup>2</sup> MOS Parallel Loading Dual 12-Bit DAC	. 2–593
AD7548 – LC <sup>2</sup> MOS 8-Bit μP-Compatible 12-Bit DAC	2–601
PM-7548 – CMOS 8-Bit μP Compatible 12-Bit D/A Converter	2–613
AD7549 – LC <sup>2</sup> MOS Dual 12-Bit μP-Compatible DAC	2–629
AD7564 – LC <sup>2</sup> MOS Quad 12-Bit DAC	2–637
AD7568 – LC <sup>2</sup> MOS Octal 12-Bit DAC	2–645
AD7628 - CMOS Dual 8-Bit Buffered Multiplying DAC	2–657
PM-7628 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter	2–665
AD7837/7847 – LC <sup>2</sup> MOS Complete Dual 12-Bit MDACs	2–681
AD7840 – LC <sup>2</sup> MOS Complete 14-Bit DAC	2–693
AD7845 – LC <sup>2</sup> MOS Complete 12-Bit Multiplying DAC	
AD7846 - LC <sup>2</sup> MOS 16-Bit Voltage Ouput DAC	
AD7848 – LC <sup>2</sup> MOS Complete 12-Bit DAC with DSP Interface	2–735
AD9701 - 250 MHz Video Digital-to-Analog Converter	2–747
AD9712/9713 – 12 Bit 100 MSPS D/A Converters	2–753
AD9712A/9713A – 12-Bit 100 MSPS D/A Converters	2–761
AD9720/9721 – 10-Bit 300 MSPS D/A Converters	
AD9768 - Ultrahigh Speed IC D/A Converter	
AD75004 – Quad 12-Bit D/A Converter	2–773
AD75069/75089/75090 – Monolithic Octal 12-Bit DACPORTS	
AD DAC80/DAC85/DAC87 - Complete Low Cost 12-Bit D/A Converters	
ADV101 - CMOS 80 MHz Triple 8-Bit Video DAC	
ADV453 – CMOS 66 MHz Monolithic 256 × 24 Color Palette RAM-DAC	
ADV473 - CMOS 100 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC	
ADV476 - CMOS Monolithic 256 × 18 Color Palette RAM-DAC	2-817

	Page
ADV477/475 - CMOS 80 MHz Monolithic 256 Word Power-Down Color Palette RAM-DACs	. 2–827
ADV478/471 – CMOS 80 MHz Monolithic 256 × 24 (18) Color Palette RAM-DAC	
ADV7120 - CMOS 80 MHz Triple 8-Bit Video DAC	
ADV7121/7122 - CMOS 80 MHz Triple 10-Bit Video DAC	
ADV7141/7146/7148 - CMOS Continuous Edge Graphics RAM-DAC (CEG/DAC)	. 2–869
ADV7150/7152 - CMOS 170 MHz True-Color Graphics 10-Bit Video RAM-DACs	. 2–889
ADV7151 - CMOS 170 MHz Pseudo-Color Graphics 10-Bit Video RAM-DAC	. 2–907
DAC-08 – 8-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface)	. 2–923
DAC-10 – 10-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface)	. 2–935
DAC-16 – 16-Bit High Speed Multiplying DAC	. 2-943
DAC-100 – 10-Bit Current-Output D/A Converter	. 2–945
DAC-312 – 12-Bit High Speed Multiplying D/A Converter	. 2-953
DAC-8012 - CMOS 12-Bit Multiplying D/A Converter "With Memory"	. 2–967
DAC-8043 – 12-Bit Serial Input Multiplying CMOS D/A Converter	. 2–977
DAC-8143 – 12-Bit Serial Daisy-Chain CMOS D/A Converter	
DAC-8221 - Dual 12-Bit Buffered Multiplying CMOS D/A Converter	. 2–1001
DAC-8222 - Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter	. 2–1015
DAC-8228 - Dual 8-Bit CMOS D/A Converter with Voltage Output	. 2–1029
DAC-8229 - Dual 8-Bit CMOS D/A Converter with Voltage Output	. 2–1041
DAC-8248 – Dual 12-Bit (8-Bit Byte) Double-Buffered CMOS D/A Converter	. 2–1053
DAC-8408 - Quad 8-Bit Multiplying CMOS D/A Converter with Memory	. 2–1069
DAC-8412/8413 - Quad 12-Bit DAC Voltage Outputs with Readback	. 2–1083
DAC-8426 - Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10V Reference	. 2–1095
DAC-8800 - Octal 8-Bit CMOS D/A Converter	. 2–1107
DAC-8840 – 8-Bit Octal 4-Quadrant Multiplying CMOS TrimDAC	. 2–1121
DAC-8841 – 8-Bit Octal 2-Quadrant Multiplying CMOS TrimDAC	. 2–1131
PM-6012 – 12-Bit High Speed Multiplying D/A Converter	. 2–1141
S/D Converters – Section 3	3–1
Selection Tree	3–2
Selection Guide	3–3
Orientation	3–6
AD2S34 – 14-Bit Dual Channel Resolver-to-Digital Converter	3–7
AD2S44 – Low Cost 14 Bit Dual Channel Synchro/Resolver-to-Digital Converter	3–15
AD2S46 – Low Cost 16-Bit Synchro/Resolver-to-Digital Converter	3–23
AD2S47 – High Precision Single Supply Resolver/Synchro-to-Digitial Converter	3–31
AD2S65/66 – 14- & 16-Bit Hybrid Digital-to-Resolver Converters	3–35
AD2S75 - Universal Synchro/Resolver Transformer Isolated Interface	3–43
AD2S80A – Variable Resolution Monolithic Resolver-to-Digital Converter	3–55
AD2S81A/82A - Variable Resolution Monolithic Resolver-to-Digital Converters	3–71
AD2S83 – Variable Resolution Monolithic Resolver-to-Digital Converter	
AD2S90 - Low Cost Complete 12-Bit Resolver-to-Digital Converter	
AD2S93 -Low Cost LVDT Digital Converter	
AD2S99 - Low Cost Reference Oscillator	3_101

Page
AD2S100/110 – AC Vector Controllers
DRC1745/1746 – High Power Output Hybrid Digital-to-Synchro/Resolver Converters
IPA1764 – Hybrid Inductosyn Preamplifier
OSC1758 – Hybrid Power Oscillator
SDC/RDC1740/1741/1742 - 12- and 14-Bit Hybrid Synchro/Resolver to Digital Converters
1S74 – Tachogenerator Output Variable Resolution Hybrid Resolver-to-Digital Converter
2S50 – LVDT-to-Digital Converter
2S54/56/58 – High Resolution LVDT-to-Digital Converters
Communications Products – Section 4
Selection Tree
Selection Guides
Orientation
AD28msp01 – Echo-Cancelling Modem Analog Front End
AD28msp02 – Linear Codec
AD230-241 - +5 V Powered CMOS RS-232 Drivers/Receivers
AD231A/232A/233A - High Speed Enhanced, +5 V CMOS RS-232 Drivers/Receivers
AD7001 – LC <sup>2</sup> MOS GSM Baseband I/O Port
AD7002 - LC <sup>2</sup> MOS GSM Baseband I/O Port
AD7005 - LC <sup>2</sup> MOS Baseband I/O Converter
AD7008 - CMOS DDS IF Modulator
AD7306 - +5 V Powered RS-232, RS-422 Transceiver
AD7341/7371 – LC <sup>2</sup> MOS Voiceband Reconstruction and Antialiasing Filter Set
AD9901 – Ultrahigh Speed Phase/Frequency Discriminator
AD9950 - 32-Bit 300 MSPS Phase Accumulator for DDS
LIU-01 - Serial Data Receiver
RPT-82/83 – PCM Repeaters
RPT-85 – PCM Repeater
RPT-86/87 – Low Power PCM Repeaters
Digital Panel Meters – Section 5
Selection Guide
Orientation
AD2010 – Low Cost 3 1/2 Digit DPM for OEM Applications
AD2021 – Low Cost 3 1/2 Digit Logic Powered DPM with LED Displays
AD2026 – Low Cost 3 Digit Logic Powered DPM

Pag
Digital Signal Processing Products – Section 6
Bus Interface & Serial I/O Products – Section 7
Application Specific Integrated Circuits – Section 8
Power Supplies – Section 99-
Package Information – Section 10
Appendix – Section 11
Ordering Guide
Product Families Still Available
Substitution Guide for Product Families No Longer Available
Technical Publications
Worldwide Service Directory
Index – Section 12
Index by Model Number


# **D/A Converters Contents**


rage
D/A Converters – Section 2
Selection Trees
Selection Guides
Orientation
AD390 – Quad 12-Bit Microprocessor-Compatible D/A Converter
AD394/395 – μP-Compatible Multiplying Quad 12-Bit D/A Converters
AD396 – µP-Compatible Multiplying Quad 14-Bit D/A Converter
AD557 – DACPORT Low Cost Complete µP-Compatible 8-Bit DAC
AD558 – DACPORT Low Cost Complete µP-Compatible 8-Bit DAC
AD561 – Low Cost 10-Bit Monolithic D/A Converter
AD562/563 – IC 12-Bit D/A Converters
AD565A/566A – High Speed 12-Bit Monolithic D/A Converters
AD568 – 12-Bit Ultrahigh Speed Monolithic D/A Converter
AD569 – 16-Bit Monotonic Voltage Output D/A Converter
AD664 - Monolithic 12-Bit Quad DAC
AD667 - Microprocessor-Compatible 12-Bit D/A Converter
AD668 – 12-Bit Ultrahigh Speed Multiplying D/A Converter
AD669 - Monolithic 16-Bit DACPORT2-139
AD766 – 16-Bit DSP DACPORT
AD767 – Microprocessor-Compatible 12-Bit D/A Converter
AD1139 – High Accuracy 18-Bit Digital-to-Analog Converter
AD1851/1861 – 16-Bit/18-Bit 16× F <sub>S</sub> PCM Audio DACs
AD1856 – 16-Bit PCM Audio DAC
AD1860 – 18-Bit PCM Audio DAC
AD1862 – Ultralow Noise 20-Bit Audio DAC
AD1864 – Complete Dual 18-Bit Audio DAC
AD1865 – Complete Dual 18-Bit 16 × F <sub>S</sub> Audio DAC
AD1866 – Single Supply Dual 16-Bit Audio DAC
AD1868 – Single Supply Dual 18-Bit Audio DAC
AD7111 – LOGDAC CMOS Logarithmic D/A Converter
AD7118 – LOGDAC CMOS Logarithmic D/A Converter
AD7224 – LC <sup>2</sup> MOS 8-Bit DAC with Output Amplifier
PM-7224 – 8-Bit CMOS D/A Converter with Voltage Output
AD7225 – LC <sup>2</sup> MOS Quad 8-Bit DAC with Separate Reference Inputs
AD7226 – LC <sup>2</sup> MOS Quad 8-Bit D/A Converter
PM7226A/7226 - Quad 8-Bit CMOS D/A Converters with Voltage Output
AD7228 – LC <sup>2</sup> MOS Octal 8-Bit DAC
AD7228A – LC <sup>2</sup> MOS Octal 8-Bit DAC
AD7233 – LC <sup>2</sup> MOS 12-Bit Serial Mini-DIP DACPORT
AD7237/7247 – LC <sup>2</sup> MOS Dual 12-Bit DACPORTs
AD7242/7244 – LC <sup>2</sup> MOS Dual Complete 12-Bit/14-Bit Serial DACs
AD7243 – LC <sup>2</sup> MOS 12-Bit Serial DACPORT
AD7245/7248 – LC <sup>2</sup> MOS 12-Bit DACPORTs
AD7245A/7248A – LC <sup>2</sup> MOS 12-Bit DACPORTs

	Page
AD7524 - CMOS 8-Bit Buffered Multiplying DAC	2–399
PM7524 - CMOS 8-Bit Buffered Multiplying D/A Converter	2–405
AD7528 - CMOS Dual 8-Bit Buffered Multiplying DAC	2-415
PM7528 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter	2–423
AD7533 - CMOS Low Cost 10-Bit Multiplying DAC	2–439
PM7533 - CMOS Low Cost 10-Bit Multiplying D/A Converter	2–445
AD7534 – LC <sup>2</sup> MOS μP-Compatible 14-Bit DAC	2–455
AD7535 – LC <sup>2</sup> MOS μP-Compatible 14-Bit DAC	2–467
AD7536 – LC <sup>2</sup> MOS 14-Bit μP-Compatible DAC	2–479
AD7537 – LC <sup>2</sup> MOS (8 + 4) Loading Dual 12-Bit DAC	2–491
AD7538 – LC <sup>2</sup> MOS μP-Compatible 14-Bit DAC	2–499
AD7541A - CMOS 12-Bit Monolithic Multiplying DAC	2–507
PM7541A - CMOS 12-Bit Monolithic Multiplying CMOS D/A Converter	2–513
AD7542 – CMOS µP-Compatible 12-Bit DAC	
PM7542 - 12-Bit (4-Bit Nybble Input) Multiplying CMOS D/A Converter	2–533
AD7543 - CMOS Serial Input 12-Bit DAC	2–545
PM7543 - 12 Bit Serial Input Multiplying CMOS D/A Converter	5–553
AD7545 - CMOS 12-Bit Buffered Multiplying DAC	5–565
PM7545/7645 – 12-Bit Buffered Multiplying CMOS D/A Converters	2–573
AD7545A - CMOS 12-Bit Buffered Multiplying DAC	2–585
AD7547 – LC <sup>2</sup> MOS Parallel Loading Dual 12-Bit DAC	2–593
AD7548 – LC <sup>2</sup> MOS 8-Bit μP-Compatible 12-Bit DAC	
PM-7548 – CMOS 8-Bit μP Compatible 12-Bit D/A Converter	2–613
AD7549 – LC <sup>2</sup> MOS Dual 12-Bit µP-Compatible DAC	
AD7564 – LC <sup>2</sup> MOS Quad 12-Bit DAC	2–637
AD7568 – LC <sup>2</sup> MOS Octal 12-Bit DAC	2–645
AD7628 - CMOS Dual 8-Bit Buffered Multiplying DAC	2–657
PM-7628 - Dual 8-Bit Buffered Multiplying CMOS D/A Converter	2–665
AD7837/7847 – LC <sup>2</sup> MOS Complete Dual 12-Bit MDACs	2–681
AD7840 – LC <sup>2</sup> MOS Complete 14-Bit DAC	2–693
AD7845 - LC <sup>2</sup> MOS Complete 12-Bit Multiplying DAC	2–709
AD7846 - LC <sup>2</sup> MOS 16-Bit Voltage Ouput DAC	2–721
AD7848 – LC <sup>2</sup> MOS Complete 12-Bit DAC with DSP Interface	2–735
AD9701 - 250 MHz Video Digital-to-Analog Converter	2–747
AD9712/9713 - 12 Bit 100 MSPS D/A Converters	2–753
AD9712A/9713A - 12-Bit 100 MSPS D/A Converters	2–761
AD9720/9721 - 10-Bit 300 MSPS D/A Converters	2–765
AD9768 – Ultrahigh Speed IC D/A Converter	2–769
AD75004 - Quad 12-Bit D/A Converter	2–773
AD75069/75089/75090 – Monolithic Octal 12-Bit DACPORTS	2–777
AD DAC80/DAC85/DAC87 - Complete Low Cost 12-Bit D/A Converters	2–783
ADV101 - CMOS 80 MHz Triple 8-Bit Video DAC	
ADV453 – CMOS 66 MHz Monolithic 256 × 24 Color Palette RAM-DAC	
ADV473 - CMOS 100 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC	2–805


Pa	age
ADV476 – CMOS Monolithic 256 × 18 Color Palette RAM-DAC	-817
ADV477/475 - CMOS 80 MHz Monolithic 256 Word Power-Down Color Palette RAM-DACs	-827
ADV478/471 – CMOS 80 MHz Monolithic 256 × 24 (18) Color Palette RAM-DAC	
ADV7120 - CMOS 80 MHz Triple 8-Bit Video DAC	
ADV7121/7122 - CMOS 80 MHz Triple 10-Bit Video DAC2-	-857
ADV7141/7146/7148 - CMOS Continuous Edge Graphics RAM-DAC (CEG/DAC)	
ADV7150/7152 - CMOS 170 MHz True-Color Graphics 10-Bit Video RAM-DACs	-889
ADV7151 - CMOS 170 MHz Pseudo-Color Graphics 10-Bit Video RAM-DAC2-	
DAC-08 – 8-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface)	-923
DAC-10 – 10-Bit High Speed Multiplying D/A Converter (Universal Digital Logic Interface)	
DAC-16 – 16-Bit High Speed Multiplying DAC	-943
DAC-100 – 10-Bit Current-Output D/A Converter	-945
DAC-312 – 12-Bit High Speed Multiplying D/A Converter	-953
DAC-8012 - CMOS 12-Bit Multiplying D/A Converter "With Memory"	-967
DAC-8043 – 12-Bit Serial Input Multiplying CMOS D/A Converter	-977
DAC-8143 – 12-Bit Serial Daisy-Chain CMOS D/A Converter	-987
DAC-8221 - Dual 12-Bit Buffered Multiplying CMOS D/A Converter	1001
DAC-8222 - Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter	
DAC-8228 - Dual 8-Bit CMOS D/A Converter with Voltage Output	1029
DAC-8229 - Dual 8-Bit CMOS D/A Converter with Voltage Output	1041
DAC-8248 – Dual 12-Bit (8-Bit Byte) Double-Buffered CMOS D/A Converter	1053
DAC-8408 - Quad 8-Bit Multiplying CMOS D/A Converter with Memory	1069
DAC-8412/8413 - Quad 12-Bit DAC Voltage Outputs with Readback	1083
DAC-8426 - Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10V Reference	1095
DAC-8800 - Octal 8-Bit CMOS D/A Converter	1107
DAC-8840 – 8-Bit Octal 4-Quadrant Multiplying CMOS TrimDAC	1121
DAC-8841 – 8-Bit Octal 2-Quadrant Multiplying CMOS TrimDAC	1131
PM-6012 – 12-Bit High Speed Multiplying D/A Converter	1141


# **Selection Tree** D/A Converters





# **Selection Tree** D/A Converters





<sup>\*</sup>VGA is a trademark of International Business Machines Corp.

# Selection Guide Digital-to-Analog Converters

# Single DACs, Current Output

		Settling Time	Bus	Reference				
Model	Res Bits	μs typ	Interface Bits <sup>1</sup>	Volt Int/Ext (M) <sup>2</sup>	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
AD9768	8	0.005	8, μP	-1.26 V, Int	1, 4	C, M	C I 2-769	
DAC-08	8	0.005	δ, μr 8	-1.26 V, Int Ext (M)	1, 4 2, 3, 4, 6	C, M C, I, M	C I 2-769 C I 2-923	Ultrahigh Speed, ECL Compatible, 20 mA Output Current 8-Bit High Speed Multiplying DAC
DAC-06 DAC-20	8	0.085	8	10 V, Ext	2, 3, 4, 0	C, 1, M	C I 11-4	2-Digit BCD High Speed Multiplying DAC
PM-7524	8	0.005	8, μP	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-405	CMOS, Low Cost, 8-Bit Multiplying DAC with Latch
AD7524	8	0.10	8, μΡ	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-399	CMOS, Low Cost, 8-Bit Multiplying DAC with Latch
DAC-1408A	8	0.10	8	Ext (M)	2, 3, 6	C, I, M	C I 11-4	8-Bit Multiplying DAC
DAC-1508A	8	0.25	8	Ext (M)	3	M	C I 11-4	8-Bit Multiplying DAC
DAC-888	8	0.30	8, μΡ	Ext (M)	3	I, M	CI 11-4	BYTEDAC 8-Bit High Speed Multiplying DAC
AD9720	10	0.005	10	Int	2, 3, 5, 14	C, M	C I 2-765	Ultrahigh Speed, ECL Compatible, Low Power, Low Glitch
AD9721	10	0.005	10	Int	2, 3, 5, 14	C, M	C I 2-765	Ultrahigh Speed, TTL Compatible, Low Power, Low Glitch
DAC-10	10	0.085	10	Ext (M)	2, 3, 6	C, M	C I 2-935	10-Bit High Speed Multiplying DAC
AD561	10	0.25	10	Int	1, 2	C, M	C I 2-55	Industry Standard 10-Bit DAC, JAN Part Available
DAC-100	10	0.300	10	6.6 V, Int	3	C, I, M	C I 2-945	10-Bit Current Output DAC
DAC-86	10	0.500	10	Ext (M)	3	I	C I 11-4	COMDAC Companding DAC (U-255 Law)
DAC-88	10	0.500	10	Ext (M)	3	I	C I 11-4	COMDAC Companding DAC (U-255 Law)
DAC-89	10	0.500	10	Ext (M)	3	I	C I 11-4	COMDAC Companding DAC (A-Law)
PM-7533	10	0.60	10	Ext (M)	2, 3, 5, 6	C, I, M	C I 2-445	CMOS, Low Cost, 10-Bit Multiplying DAC
AD7533	10	0.60	10	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-439	CMOS, Low Cost, 10-Bit Multiplying DAC
AD9712A	12	0.022	12	Int	2, 3, 5, 14	C, M	C I 2-761	ECL Compatible, Low Glitch, 0.5 LSB DNL Typ
AD9713A	12	0.027	12	Int	2, 3, 5, 14	C, M	C I 2-761	TTL Compatible, Low Glitch, 0.5 LSB DNL Typ
AD9712	12	0.030	12	−1.2 V, Int	2, 5	C, M	C I 2-753	ECL Compatible Inputs, Low Glitch
AD9713	12	0.030	12	-1.2 V, Int	2, 5	C, M	C I 2-753	TTL Compatible Inputs, Low Glitch
AD568	12	0.035	12	Int	3, 4	C, M	C I 2-71	Highest Accuracy 12-Bit Ultrahigh Speed DAC
AD668	12	0.05	12	Ext (M)	3	C, M	C I 2-123	Multiplying 12-Bit Ultrahigh Speed DAC
AD565A	12	0.25	12	10 V, Int	1	C, M	C I 2-63	Industry Workhorse High Speed, JAN Part Available
DAC-8043	12	0.25	Serial, µP	Ext (M)	2, 3	C, I, M	C I 2-977	8-Pin Serial Input 12-Bit CMOS Multiplying DAC
PM-7542	12	0.25	4, μΡ	Ext (M)	2, 3, 4, 6	C, I, M	C I 2-533	CMOS, Nibble Load 12-Bit Multiplying DAC
AD7542	12	0.25	4, μΡ	Ext (M)	1, 2, 3, 4, 5	C, I, M	C I 2-525	CMOS, Nibble Load 12-Bit Multiplying DAC
*PM-6012	12	0.25	12	Ext (M)	2, 3, 6	I	C I 2-1141	Low Cost, High Speed 12-Bit Multiplying DAC
DAC-312	12	0.25	12	Ext (M)	2, 3, 6	C, M	C I 2-953	12-Bit High Speed Multiplying DAC
AD DAC80-I	12	0.30	12	6.3 V, Int	1	C	C I 2-783	Industry Standard, High Speed DAC
AD DAC85-I	12	0.30	12	6.3 V, Int	1	I, M	C I 2-783	Improved Industry Standard, High Speed DAC
AD DAC87-I	12	0.30	12	6.3 V, Int	1	I, M	C I 2-783	Improved Industry Standard, High Speed DAC
AD566A	12	0.35	12	10 V, Ext	1	C, M	C I 2-63	High Speed DAC
AD7543	12	0.35	Serial, µP	Ext (M)	1, 2, 3, 4, 5, 6	C, I, M	C I 2-545	CMOS, Serial Load 12-Bit Multiplying DAC
DAC-8143	12	0.38	Serial, µP	Ext (M)	2, 3, 6	I, M	C I 2-987	12-Bit Serial Input DAC
PM-7543	12 12	0.38 0.60	Serial, μP 12	Ext (M)	2, 3, 5, 6	C, I, M	C I 2-553 C I 2-513	CMOS, Serial Load 12-Bit Multiplying DAC, Daisy Chain CMOS, 12-Bit Multiplying DAC
PM-7541A	12	0.60	12	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-513 C I 2-507	
AD7541A	12	0.00	12	Ext (M)	2, 3, 4, 5	C, I, M	C 1 2-30/	CMOS, 12-Bit Multiplying DAC

Model	Res Bits	Settling Time µs typ	Bus Interface Bits <sup>1</sup>	Reference Volt Int/Ext (M) <sup>2</sup>	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
DAC-8012	12	1.0	12, μΡ	Ext (M)	2, 3, 5	C, I, M	C I 2-967	12-Bit CMOS DAC with Memory and Readback
PM-7548	12	1.0	8, μΡ	Ext (M)	2, 3, 5, 6	C, I, M	C I 2-613	CMOS, Byte Load 12-Bit DAC, Single or Dual Supply
AD7548	12	1.0	8, μΡ	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-601	CMOS, Byte Load 12-Bit DAC, Single or Dual Supply
AD562	12	1.5	12	Ext	1	C, I, M	C I 2-59	Industry Standard, JAN Part Available
AD563	12	1.5	12	2.5 V, Int	1	C, M	C I 2-59	Industry Standard
AD7545A	12	1.0	12, μΡ	Ext (M)	2, 3, 4, 5	C, I, M	C I 2-585	CMOS, Improved AD7545
PM-7545	12	1.0	12, μΡ	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-573	CMOS, Parallel Load 12-Bit Multiplying DAC
PM-7645	12	1.0	12, μΡ	Ext (M)	2, 3, 4	C, I, M	C I 2-573	PM-7545 Specified for +15 V Operation
AD7545	12	2.0	12, μΡ	Ext (M)	2, 3, 4, 5	C, I, M	C I 2-565	CMOS, Parallel Load 12-Bit Multiplying DAC
AD7534	14	1.5	8, μΡ	Ext (M)	2, 3, 5	C, I, M	C I 2-455	CMOS, Byte Load
AD7535	14	1.5	8/14, μP	Ext (M)	2, 3, 4, 5	C, I, M	C I 2-467	CMOS, Parallel or Byte Load
AD7536	14	1.5	8/14, μP	Ext (M)	2, 3, 4, 5	C, I, M	C I 2-479	CMOS, Parallel or Byte Load, Bipolar Output
AD7538	14	1.5	14, μΡ	Ext (M)	2, 3, 6	C, I, M	C I 2-499	CMOS, Parallel Load
*AD1851	16	0.35	Serial, µP	Int	2, 6	C	C I 2-173	16-Bit 16 × F <sub>S</sub> PCM Audio DAC
AD1856	16	0.35	Serial, µP	Int	2, 6	С	C I 2-183	16-Bit PCM Audio DAC
*DAC-16	16	0.5	16	Ext (M)	1, 2	I, M	C I 2-943	16-Bit High Speed Multiplying DAC
AD DAC71-I	16	1.0	16	6.3 V, Int	1, 7	Ċ	C I 11-4	High Resolution 16-Bit DAC
AD DAC72-I	16	1.0	16	6.3 V, Int	1, 7	C, I	C I 11-4	High Resolution 16-Bit DAC
AD1860	18	0.35	Serial, µP	Int	2, 6	C	C I 2-191	18-Bit PCM Audio DAC
*AD1861	18	0.35	Serial, µP	Int	2, 6	C	C I 2-173	18-Bit 16 × F <sub>S</sub> PCM Audio DAC
*AD1862	20	0.35	Serial, uP	Int	2	C	C I 2-203	20-Bit Audio DAC

<sup>&</sup>lt;sup>1</sup>This column lists the data format for the bus with "μP" indicating microprocessor capability—i.e., for a 12-bit converter 8/12, μP indicates that the data can be formatted for an 8-bit bus or can be in parallel (12 bits) and is microprocessor compatible.

<sup>&</sup>lt;sup>2</sup>Ext indicates external reference with the range of voltages listed where applicable. Ext (M) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.

<sup>&</sup>lt;sup>3</sup>Package Options: 1-Side-Brazed Dual-In-Line Ceramic; 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 7-Round Hermetic Metal Can (Header); 14-J-Leaded Ceramic.

Temperature Ranges: C = Commercial, 0 to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C. Boldface Type: Product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

# **Digital-to-Analog Converters**

# Single DACs, Voltage Output

Model	Res Bits	Settling Time µs typ	Bus Interface Bits <sup>1</sup>	Reference Volt Int/Ext (M) <sup>2</sup>	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
AD557	8	0.8	8, μΡ	Int	2, 5	С	C I 2-43	Lowest Cost 8-Bit DACPORT™; Single +5 V Supply
AD7569	8	1.0	8, μΡ	Int	2, 3, 4, 5, 6	C, I, M	C II 8-7	CMOS, Complete 8-Bit DAC/ADC/SHA/ Reference
AD558	8	3.0	8, μΡ	Int	1, 2, 4, 5	C, M	C I 2-47	10 V Out DACPORT, Single or Dual Supply
*PM7224	8	5.0	8, μΡ	2-12.5 V, Ext	2, 3, 4, 5, 6	C, I, M	C I 2-267	CMOS, Low Cost 8-Bit DAC
AD7224	8	5.0 (max)	8, μΡ	2-12.5 V, Ext	2, 3, 4, 5, 6	C, I, M	C I 2-259	CMOS, Low Cost 8-Bit DAC
DAC-06	10	1.5	10	6.7 V, Int	1	C, M	C I 11-4	Twos Complement Input Coding
DAC-210	10	1.5	10	7.6 V, Int	1	C, I	C I 11-4	Sign-Magnitude/Internal Reference
DAC-05	10	2.0	10	6.7 V, Int	1	C, M	C I 11-4	Sign-Magnitude for Unipolar Output
DAC-02	10	2.0	10	6.7 V, Int	1	C, M	C I 11-4	Sign-Magnitude/Bipolar Output
AD7848	12	2.5	12, μΡ	Int (+3 V), Ext	2, 3, 5	C, I	C I 2-735	CMOS, Complete 12-Bit DAC with 8-Word FIFO
AD7845	12	2.5	12, μΡ	Ext (M)	2, 3, 4, 5, 6	C, I, M	C I 2-709	CMOS, 12-Bit Multiplying DAC with Output Amplifier
AD DAC80-V	12	3.0	12	6.3 V, Int	1	C	C I 2-783	Improved Industry Standard
AD DAC85-V	12	3.0	12	6.3 V, Int	1	I, M	C I 2-783	Improved Industry Standard
AD DAC87-V	12	3.0	12	6.3 V, Int	1	I, M	C I 2-783	Improved Industry Standard
AD667	12	3.0	4/8/12, μP	10 V, Int	1, 2, 4, 5	C, I, M	C I 2-115	Highest Accuracy Complete 12-Bit DAC
AD767	12	3.0	12, μΡ	10 V, Int	1, 2	C, I, M	C I 2-159	Fastest Interface Complete 12-Bit DAC
AD7233	12	10 (max)	Serial, µP	Int	2	I	C I 2-339	Smallest 12-Bit Serial DACPORT (8-Pin)
								Bipolar ±5 V Output Range
*AD7243	12	10 (max)	Serial	Int (+5 V), Ext	2, 3, 6	I, M	C I 2-371	Low Cost 12-Bit Serial DACPORT in 16-Pin Package
AD7245A	12	10 (max)	12, μΡ	5 V, Int	2, 3, 4, 5, 6	C, I, M	C I 2-385	Faster Interface, 12 V and 15 V AD7245
AD7248A	12	10 (max)	8, μΡ	5 V, Int	2, 3, 5, 6	C, I, M	C I 2-385	Faster Interface, 12 V and 15 V AD7248
AD7245	12	10 (max)	12, μΡ	5 V, Int	2, 3, 4, 5	C, I, M	C I 2-383	CMOS, 12-Bit Complete DAC, Parallel Load
AD7248	12	10 (max)	8, μΡ	5 V, Int	2, 3, 4, 5	C, I, M	C I 2-383	CMOS, 12-Bit Complete DAC, Byte Load
AD7840	14	2.0	14/Serial, μP	Int (+3 V), Ext	2, 3, 5	C, I, M	C I 2-693	CMOS, 14-Bit Complete DAC, Parallel or Serial Load
*AD766	16	1.5	Serial, µP	Int	1, 2	C, I, M	C I 2-151	Zero-Chip Interface 16-Bit DSP DACPORT
*AD1851	16	1.5	Serial µP	Int	2, 6	С	C I 2-173	16-Bit, 16 × F <sub>s</sub> PCM Audio DAC
AD1856	16	1.5	Serial, µP	Int	2, 6	C	C I 2-183	16-Bit PCM Audio DAC
AD569	16	3.0	8/16, μΡ	$\pm 5 \text{ V, Ext } (M)$	1, 2	I, M	C I 2-83	Monolithic, 16-Bit Monotonic DAC
AD DAC71-V	16	5.0	16	6.3 V, Int	1, 7	С	C I 11–4	High Resolution 16-Bit DAC
AD DAC72-V	16	5.0	16	6.3 V, Int	1, 7	C, I	C I 11–4	High Resolution 16-Bit DAC
AD7846	16	6	16, μΡ	Ext (M)	1, 2, 4, 5	C, I, M	C I 2-721	CMOS, 16-Bit Multiplying DAC with Readback Capability
*AD669	16	8	16, μΡ	10 V, Int	2, 3, 6	I, M	C I 2-139	Monolithic, Complete 16-Bit DAC
DAC1136	16	8	16	6 V, Int	Module	Ċ	C I 11-4	High Resolution and Accuracy
AD1147	16	20	16, μΡ	10 V, Int	2	I	C I 11-4	Internal 8-Bit Latched Input DACs for Offset and Gain Adjust
AD1148	16	20	16, μΡ	10 V, Int	2	I	C I 11-4	Separate 8-Bit Bus for Internal Offset and Gain Adjust DACs

Model	Res Bits	Settling Time µs typ	Bus Interface Bits <sup>1</sup>	Reference Volt Int/Ext (M) <sup>2</sup>	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
AD1860	18	1.5	Serial, µP	Int	2, 6	С	C I 2-191	18-Bit PCM Audio DAC
*AD1861	18	1.5	Serial, µP	Int	2, 6	С	C I 2-173	18-Bit, 16 × F <sub>S</sub> PCM Audio DAC
DAC1138	18	10	18	6 V, Int	Module	С	C I 11-4	High Resolution and Accuracy
AD1139	18	40	18, μΡ	–10 V, Int	1	C	C I 2-167	True 18-Bit Accuracy

### **Video Graphics DACs**

Model	Res Bits	Rate Update Rate MHz min	Palette Size	Reference	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
ADV476	6	66, 50, 35	256	I	2, 5	C	C I 2-817	CMOS, Triple 6-Bit Color Palette RAM-DAC
*ADV7146	6/8	66, 50, 35	256	I	2, 5	C	C I 2-869	Pin Compatible to ADV476, INMOS 171/176 with CEG
ADV471	6	80, 66, 50, 35	256	V/I	5	С	C I 2-839	CMOS, Triple 6-Bit Color Palette RAM-DAC
*ADV7141	6/8	80, 66, 50, 35	256	V/I	2, 5	C	C I 2-869	Pin Compatible to ADV471 with CEG
*ADV477/ADV475	6/8	80, 66, 50, 35	256	V (Int.)	2, 5	C	C I 2-827	Low Power, Power Down RAM-DAC
ADV476	6	80, 66, 50, 35	256	V (Int.)	2, 5	С	C I 2-817	Low Power, Power Down RAM-DAC
ADV478	6/8	80, 66, 50, 35	256	V/I	5	C	C I 2-839	CMOS, Triple 8-Bit Color Palette RAM-DAC
*ADV7148	6/8	80, 66, 50, 35	256	V/I	2, 5	С	C I 2-869	Pin Compatible to ADV478 with CEG
ADV453	8	66, 40	256	v	2, 5	C	C I 2-799	CMOS, Triple 8-Bit Color Palette RAM-DAC
*ADV473	8	100, 80, 66, 50, 35	256	V/I (Int.)	5	C	C I 2-805	True-Color Video RAM-DAC (Triple 8-Bit)
*ADV101	8	80, 50, 30		V	2, 5	C	C I 2-793	CMOS, Triple 8-Bit Video DAC
ADV7120	8	80, 50, 30	_	$\mathbf{v}$	2, 5	C	C I 2-851	CMOS, Triple 8-Bit Video DAC
AD9701	8	225	_	_	1, 3, 4	I, M	C I 2-747	Single 8-Bit Video DAC
ADV7121	10	80, 50, 30	_	v	2, 5	С	C I 2-857	CMOS, Triple 10-Bit Video DAC
ADV7122	10	80, 50, 30	_	$\mathbf{v}$	2, 5	С	C I 2-857	CMOS, Triple 10-Bit Video DAC
*ADV7150	10	170, 135, 110, 85	256	V	10	С	C I 2-889	High Speed, True-Color Video RAM-DAC,
						_		(Triple 10-Bit) 4 × 1 Multiplexing
*ADV7151	10	170, 135, 110, 85	256	v	10	С	C I 2–907	High Speed, Pseudo-Color Video RAM-DAC, (Triple 10-Bit)
*ADV7152	10	170, 135, 110, 85	256	V	10	С	C I 2-889	High Speed, Pseudo-Color Video RAM-DAC, (Triple 10-Bit) 2 × 1 Multiplexing

<sup>1</sup> This column lists the data format for the bus with "P" indicating microprocessor capability—i.e., for a 12-bit converter 8/12, μP indicates that the data can be formatted for an 8-bit bus or can be in parallel (12 bits) and is microprocessor compatible.

<sup>&</sup>lt;sup>2</sup>Ext indicates external reference with the range of voltages listed where applicable. Ext (M) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.

<sup>3</sup>Package Options: 1-Side-Brazed Dual-In-Line Ceramic; 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 7-Round Hermetic Metal Can (Header); 10-Plastic Quad Flatpack.

<sup>&</sup>lt;sup>4</sup>Temperature Ranges: C = Commercial, 0 to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C. Boldface type: Product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

DACPORT is a trademark of Analog Devices, Inc.

# **Digital-to-Analog Converters**

# **Multiple DACs, Voltage Output**

Model	Res Bits	Settling Time µs typ	Bus Interface Bits <sup>1</sup>	Reference Voltage Int/Ext <sup>2</sup>	# of DACs	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
AD7669	8	1.0	8, μΡ	Int	2	2, 5, 6	C, I, M	C II 8–7	CMOS, Complete 8-Bit Dual
DAC-8228	8	2.0	8, μΡ	Ext (M)	2	2, 3, 6	I, M	C I 2-1029	DAC/ADC/SHA/Reference CMOS, PM-7528 Pinout with
DAC-8229	8	2.0	8, μΡ	Ext (M)	2	2, 3, 6	I, M	C I 2-1041	Voltage Output CMOS, Single or Dual Supply
AD7769	8	2.5	8, μΡ	Ext	2	2, 5	C, I	C II 8-27	Operation CMOS, Complete 8-Bit Dual DAC/ 2-Channel ADC
DAC-8426	8	3.0	8, μΡ	10 V, Int	4	2, 3, 6	I, M	C I 2-1095	CMOS, Complete with 10 V Reference, Improved Timing
PM-7226A	8	3.0	8, μΡ	Ext (M)	4	2, 3, 6	I, M	C I 2-303	CMOS, Improved Timing, Specified for +5 V to +15 V Operation
AD72:26	8	3.0	8, μΡ	2-12.5 V, Ext	8	2, 3, 4, 5, 6	C, I, M	C I 2-291	CMOS, No User Trims, Specified with Single or Dual Supplies
AD7225	8	5.0 (max)	8, μΡ	2-12.5 V, Ext	4	2, 3, 4, 5, 6	C, I, M	C I 2-279	CMOS, Separate References for Each DAC
DAC 8800	8	0.8	8, Serial	DC, Ext	8	2, 3, 6	C, I, M	C I 2-1107	Octal 8-Bit CMOS DAC (TrimDAC™)
DAC-8840		3.5	Serial	Ext (M)	8	2, 3, 6	I, M	C I 2-1121	
									with Op Amps
*DAC-8841	8	3.5	Serial	Ext (M)	8	2, 3, 6	I, M	C I 2-1131	Octal 8-Bit, Two Quadrant, Multiplying TrimDAC, +5 V Operation
AD7228	8	5.0 (max)	8, μΡ	2-10 V, Ext	8	2, 3, 4, 5, 6	C, I, M	C I 2–323	CMOS, Specified for Single or Dual Supply, Skinny 20-Pin DIP
*AD7228A	8	5.0 (max)	8, μΡ	2-10 V, Ext	8	2, 3, 5, 6	C, I, M	C I 2-331	CMOS, Specified for Single or Dual Supply, Skinny 20-Pin DIP
AD75004	12	2	12, μΡ	5 V, Int	4	2, 5	С	C I 2–773, C I 8–1	Fastest Quad 12-Bit Voltage Output DAC
*AD7242	12	2	Serial, µP	3 V, Int	2	2, 3, 6	C, I	C I 2-359	Complete ±5 V 12-Bit Dual DAC
AD392	12	4	12, μΡ	Int	4	8	C	C I 11-4	Fast Bus Access Time (<40 ns), Data Readback Capability
AD390	12	4	12, μΡ	10 V, Int	4	1	C, M	C I 2-23	Double Buffered, Simultaneous Update
*AD7837	12	5	8, μΡ	Ext (M)	2	2, 3, 6	C, I, M	C I 2-681	CMOS, MDAC, Byte Load, Double Buffered
*AD7847	12	5	12, μΡ	Ext (M)	2	2, 3, 6	C, I, M	C I 2-681	CMOS MDAC, Parallel Load
DAC-8412	12	6	12, μΡ	Ext	4	1, 2, 4, 5	I, M	C I 2-1083	Readback, Reset to Midscale, Low Power Quad DAC, +5 V to ±15 V Operation
*DAC-8413	12	6	12, μΡ	Ext	4	1, 2, 4, 5	I, M	C I 2-1083	Equivalent to DAC-8412 with Reset to Zero Scale

Model	Res Bits	Settling Time µs typ	Bus Interface Bits <sup>1</sup>	Reference Voltage Int/Ext <sup>2</sup>	# of DACs	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
*AD75069	12	8	12, μΡ	5 V, Int	8	5	C, I	C I 2-777	Monolithic Octal 12-Bit Voltage Output DAC
AD7237	12	10 (max)	8, μΡ	Int (+5 V), Ext	2	2, 3, 6	C, I, M	C I 2-347	CMOS, Complete 12-Bit Dual DAC, Byte Load
AD7247	12	10 (max)	12, μΡ	Int (+5 V), Ext	2	2, 3, 6	C, I, M	C I 2-347	CMOS, Complete 12-Bit Dual DAC, Parallel Load
AD664	12	10	12, μΡ	Ext (M)	4	1, 2, 4, 5	C, I, M	C I 2-95	Readback, Reset, Low Power Quad DAC
AD394	12	10	12, μΡ	Ext (M)	4	1	C, M	C I 2-31	Four Independent Reference Inputs, Bipolar Outputs
AD395	12	10	12, μΡ	Ext (M)	4	1	С, М	C I 2-31	Four Independent Reference Inputs, Unipolar Outputs
*AD7244	14	2	Serial, µP	+3 V, Int	2	2, 3, 6	C, I, M	C I 2-359	Complete ±5 V 14-Bit Dual DAC
AD396	14	10	8, μΡ	Ext (M)	4	1	C, M	C I 2–39	Four Independent Reference Inputs, Bipolar Output, Simultaneous Update
*AD1866	16		Serial	Int	2	2, 6	I	C I 2-235	Dual 16-Bit Audio DAC, +5 V Single Supply
*AD1864	18	1.5	Serial, µP	Int	2	2, 5	C	C I 2-213	Dual 18-Bit Audio DAC
*AD1865	18	1.5	Serial, µP	Int	2	2	C	C I 2-225	Dual 18-Bit, 16 × F <sub>S</sub> PCM Audio DAC
*AD1868	18	1.5	Serial, µP	Int	2	2, 6	C	C I 2-237	Dual 18-Bit Audio DAC, +5 V Single Supply

<sup>&</sup>lt;sup>1</sup>This column lists the data format for the bus with "P" indicating microprocessor capability—i.e., for a 12-bit converter 8/12, μP indicates that the data can be formatted for an 8-bit bus or can be in parallel (12 bits) and is microprocessor compatible.

<sup>&</sup>lt;sup>2</sup>Ext indicates external reference with the range of voltages listed where applicable. Ext (M) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.

<sup>&</sup>lt;sup>3</sup>Package Options: 1-Side-Brazed Dual-In-Line Ceramic; 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 8-Metal Hermetic Dual-In-Line.

<sup>&</sup>lt;sup>4</sup>Temperature Ranges: C = Commercial, 0 to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

Boldface type: Product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

TrimDAC is a trademark of Analog Devices, Inc.

# **Digital-to-Analog Converters**

# **Multiple DACs, Current Output**

manapio	<b></b>	•	· oaqua						
Model	Res Bits	Settling Time µs typ	Bus Interface Bits <sup>1</sup>	Reference Voltage Int/Ext <sup>2</sup>	# of DACs	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
PM7528	8 .	0.18	8, μΡ	Ext (M)	2	2, 3, 4, 5, 6	C, I, M	C I 2-423	CMOS, Single Supply Operation, TTL Compatible at $V_{DD} = +5 \text{ V}$
AD7528	8	0.18	8, μΡ	Ext (M)	2	2, 3, 4, 5, 6	C, I, M	C I 2-415	CMOS, +5 V to +15 V Operation, TTL Compatible at V <sub>DD</sub> = +5 V
DAC-8408	8	0.19	8, μΡ	Ext (M)	4	2, 3, 5, 6	C, I, M	C I 2-1069	CMOS, Data Readback Memory Function, Separate V <sub>BEE</sub>
PM-7628	8	0.20	8, μΡ	Ext (M)	2	2, 3, 4, 5, 6	I, M	C I 2-665	CMOS, +5 V or +15 V Operation, Improved Timing
AD7628	8 .	0.35	8, μΡ	Ext (M)	2	2, 3, 4, 5, 6	C, I, M	C I 2-657	CMOS, +12 V to +15 V Operation, TTL Compatible at V <sub>DD</sub> = 12 V to 15 V
DAC-8221	12	0.45	12, μP	Ext (M)	2	2, 3, 4, 6	C, I, M	C I 2-1001	CMOS, Buffered Inputs, +5 V Operation
*AD7564	12	0.2	Serial, µP	Ext (M)	4	6	I	C I 2-637	Single +5 V Supply, Separate References, 28-Pin SOIC Package
*AD7568	12	0.2	Serial, µP	Ext (M)	8	10	I	C I 2-645	Single +5 V Supply, Separate References, 44-Pin PQFP
DAC-8212	12	1.0	12	Ext (M)	2	2, 3, 5	C, I, M	C I 11-4	CMOS, +5 V or +15 V Single Supply Operation
DAC-8222	12	1.0	12, µP	Ext (M)	2	2, 3, 4, 6	C, I, M	C I 2-1015	CMOS, Double Buffered Inputs, Parallel Load
DAC-8248	12	1.0	8, μΡ	Ext (M)	2	2, 3, 6	C, I, M	C I 2-1053	CMOS, Double Buffered Inputs, Byte Load
AD7537	12	1.5 (max)	8, μΡ	Ext (M)	2	2, 3, 4, 5	C, I, M	C I 2-491	CMOS, Byte Load, Double Buffered
AD7547	12	1.5 (max)	12, μΡ	Ext (M)	2	2, 3, 4, 5, 6	C, I, M	C I 2-593	CMOS, Parallel Load
AD7549	12	1.5 (max)	4, μΡ	Ext (M)	2	2, 3, 4, 5	C, I, M	C I 2-629	CMOS, Nibble Load, Double Buffered
*AD1864	18		Serial, µP	Int	2	2, 5	С	C I 2-213	Dual 18-Bit Audio DAC
*AD1865	18		Serial, µP	Int	2	2	С	C I 2-225	Dual 18-Bit, 16 × F <sub>s</sub> PCM Audio DAC

### **LOGDAC™**

Model	Res dB	Full-Scale Range dB	Accuracy dB	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
AD7111	0.375	88.5	0.17	2, 3, 4, 6	C, I, M	C I 2-247	Low Distortion
AD7118	1.5	88.5	0.35	2, 3, 4, 5, 6	C. I. M	C I 2-253	CMOS

<sup>&</sup>lt;sup>1</sup>This column lists the data format for the bus with "μP" indicating microprocessor capability—i.e., for a 12-bit converter 8/12, μP indicates that the data can be formatted for an 8-bit bus or can be in parallel (12 bits) and is microprocessor compatible.

<sup>&</sup>lt;sup>2</sup>Ext indicates external reference with the range of voltages listed where applicable. Ext (M) indicates external reference with multiplying capability. Int indicates reference is internal. A voltage value is given if the reference is pinned out.

<sup>&</sup>lt;sup>3</sup>Package Options: 2-Plastic Molded Dual-In-Line; 3-Cerdip; 4-Leadless Chip Carrier; 5-Plastic Leaded Chip Carrier (PLCC); 6-Small Outline Package (SOIC); 10-Plastic Quad Flatpack.

<sup>&</sup>lt;sup>4</sup>Temperature Ranges: C = Commercial, 0 to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C. Boldface Type: Product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

LOGDAC is a trademark of Analog Devices, Inc.

# **Orientation Digital-to-Analog Converters**

### INTRODUCTION

A D/A converter accepts a digital input and produces an analog output. The basic DAC consists of a voltage or current reference, binary-weighted precision resistors, a set of electronic switches, and a means of summing the weighted currents.

Three important criteria for selecting a good DAC are resolution, accuracy, and speed. Other essential requirements to be considered are temperature stability, input coding, output format, reference requirements, and power consumption.

In this catalog there are listed some 136 different families of digital-to-analog converters (DACs). If one were to consider all the variations, there would be several times that number among which to choose. The reason for so many different types is the number of degrees of freedom in selection – technological, functional, performance and package. Complete information on converters may be found in the 700-page book, *Analog-Digital Conversion Handbook*, published by Prentice-Hall, Inc.

### **FUNCTIONAL CHARACTERISTICS**

The basic structure of all conventional D/A converters involves a network of precision resistors, a set of switches and some form of level-shifting to adapt the switch drives to the specified logic levels. In addition, the device may contain output-conditioning circuitry, an output amplifier, a reference amplifier, an on-board reference, on-board buffer registers (single- or dual-rank), configuration conditioning and even high-voltage isolation.

### **Basic DAC**

This form which supplies a current, and consequently a small voltage across its internal impedance or an external low-impedance load, is used principally for high speed, for example, the 10ns HDM-1210. Basic current-output DACs, such as the AD565A, are inherently fast, but additional elements (such as an output op amp), furnished by the user to meet overall system spees, slow down the conversion. Some popular CMOS IC devices, such as the AD7543 and the AD7524, are quite simple (and correspondingly low in cost), but they usually require a buffering op amp.

While the basic DAC function is almost always linear, there are exceptions. For example, the AD7111 LOGDAC, which has linear two-quadrant analog response, has a digitally controlled exponential gain function, i.e.,  $0.375\mathrm{dB}$  per bit; thus its gain at the input code 1000 0000 (binary 128) is  $-48\mathrm{dB}$  ( $48\times0.375$ ), and the analog output swing for 10V p-p input is

0.04 p-pV 
$$_{\rm IN}$$
 to exp  $-\left(\!\frac{0.375N}{20}\!\right)\!.$ 

Similarly, companding DACs such as the DAC-86, DAC-88, and DAC-89 have a well-defined, nonlinear transfer function.

They are constructed such that the more significant bits of the digital input have a larger than binary relationship to the less significant bits. This decreases the resolution of the more significant bits, which increases the analog signal range. The effect of this is to compress more data into the more significant bits (see Definitions-Companding DACS).

### **Output Conditioning**

The analog quantity that is the "output" of a DAC, representing the input digital data may be a "gain" (multiplying DAC), a

current and/or a voltage. In order to obtain a substantial voltage output at low impedance, an op amp is required. It is often provided by the DAC itself (whether monolithic, modular or hybrid), but many permit the user to choose an external op amp that will meet the particular needs of the application in stability, speed and cost.

Many DACs provide one or more feedback resistors; they are matched to, and thermally track, resistances in the network so that an external op amp, if used, will not require an external feedback resistor that might introduce tracking errors. If more than one feedback resistor is provided, a choice of analog output voltage ranges becomes available, e.g., 0 – 5V full-scale or 0 – 10V full-scale. If bipolar output-voltage ranges are specified, a bipolar-offset resistor is provided to subtract a half-scale value from the current flowing through the op amp summing point; it is usually derived from the DAC's reference (or analog) input to avoid additional tracking error. Multiplying DACs use an internal or external op amp for bipolar offset.

In order to avoid difficulties, the user must pay special attention to the specified output polarity, its relationship to the reference (if external) and to the input digital code. This can be especially tricky if the output is bipolar and the input requires a complementary (negative-true) digital coding. Another such case is where a current-output DAC, specified for a particular output-voltage polarity when used with an inverting op amp, is used in a mode that develops an output voltage passively (without the op amp) across an external resistive load. In addition to polarity, in this case, the user should be aware of the output-compliance constraint and the specified resistive component of output impedance.

### Reference Input

The reference may be specified as external or internal, fixed or variable, single polarity or bipolar. If internal, it may be permanently connected (as in the AD561) or optionally connectible (as in the AD565A). If the DAC is a 4-quadrant multiplying type, the reference (or "analog input") is external, variable and bipolar (e.g., AD7533, AD7541, AD7541A, etc.). The user should check a converter's specifications to determine whether the full-scale accuracy specifications are overall or subdivided into a converter-gain spec and a reference spec.

### **Digital Data**

There are a number of ways in which converters differ in regard to the input data: first, the coding must be appropriate (binary, offset-binary, twos complement, BCD, arbitrary, etc.), and its sense should be understood (positive-true, negative-true). The resolution (number of bits) must be sufficient; in addition, the specifications must be checked to ascertain that the 2<sup>n</sup> distinct binary input codes will not only be accepted, but that also they will (if necessary) correspond to 2<sup>n</sup> output values in a monotonic progression at any temperature in the operating range with sufficient accuracy. Analog Devices offers DACs with resolutions of 8, 10, 12, 14, 16, 18 and 20 bits. The data levels accepted by the converter must be checked (TTL, ECL, low-voltage CMOS, high-voltage CMOS), as must the input loading imposed by the converter and the supply conditions under which the converter will respond to the data. Check the data notation (is the MSB Bit 1 or Bit (n-1)?)—misinterpretation can lead to connecting the data bits in backward order.

If buffer registers are desired, the converter should have an appropriate buffer configuration (for example, the AD558 and AD7226 have a set of TTL buffers; the AD667 and AD7224 have two ranks of buffering).

### **Controls**

If the DAC has external digital controls—for example, register strobes—their drive levels, digital sense (true or false), loading and timing must be considered. The function and use of configuration controls (where present), such as serial/parallel, short-cycle or chip-select decoding, should be understood, and the appropriate ways of disabling them when not needed should be employed.

Many DACs are specifically designed to interface directly to the bus of the computer or microprocessor. These DACs provide the necessary control and handshake lines, as well as the data bit buffers, to minimize and often to eliminate the interface circuitry required. The bus timing should be studied with respect to the timing provided by the DAC interface, especially as the processor performs a data-write cycle to the DAC. Systems with higher speed clocks require either shorter DAC strobe times (such as the AD767) or the use of processor-wait states when the DAC is addressed. DACs for video applications, such as the AD9701, provide special control lines unique to CRT applications (e.g., blanking, sync and reference level display).

# STATIC AND DYNAMIC PERFORMANCE SPECIFICATIONS

All DACs are specified using terms such as accuracy, linearity, offset, defined and explained below. These static, or "dc," parameters are necessary and sufficient for many applications; they may not be sufficient for others, such as those in digital signal processing, adaptive filtering, or waveform generation. Dynamic, ac specifications define how the DAC performs using parameters such as signal-to-noise ratio (SNR), intermodulation distortion (IMD) and total harmonic distortion (THD). These specifications characterize the performance of the DAC output in applications where the envelope of output changes and output timing errors are critical.

### **POWER SUPPLIES**

Appropriate power supplies should be made available considering the logic levels and analog output signals to be employed into the system. The appropriate degree of power-supply stability to meet the accuracy specs should be employed. In many cases separate analog and digital grounds are required; ground wiring should follow best practice to minimize digital interference with high-accuracy analog signals while ensuring that a connection between the grounds can always exist at one point, even if this point is inadvertently unplugged from the system.

### Specialty DACs and Features

Many DACs contain a single- or dual-rank of data buffers so data can be loaded into the DAC at any time, while minimizing undesired DAC output glitches. Additionally, DACs such as the AD7848 contain an integral FIFO (first-in, first-out) memory so that multiple digital values can be loaded as a single group from the processor bus. These preloaded values can then be clocked (at specific time intervals, if needed) into the DAC output, without intervention by the processor.

### Video RAM-DACs

DACs (such as the ADV7XX series) for some industry-standard video displays contain large amounts of internal RAM. This RAM is organized for use as a color palette to store desired display color values, which are then called out as needed by the pixel data. These ICs usually contain triple DACs and RAM palettes, to support full-color operation with red, green, and blue outputs. While the output is normally linear, these DACs can also contain gamma-correction circuitry which carefully distorts the output to correct for nonlinearities in the output intensity of the CRT phosphors.

### TrimDACs<sup>TM</sup>

These DACs, such as the DAC-8800, are designed to replace manual trim potentiometers in circuitry. They combine a simple digital interface and an output structure to allow them to function as a variable resistor. They can be used for both static (dc) adjustment as well as multiplying applications where ac signal amplitude and phase are adjusted.

### Audio DACs

These DACs are optimized for transforming data representing digitized audio signals (such as from compact disks, CDs) into conventional analog signals. They contain a serial bit interface, DAC core, and appropriate output amplifier, as well as nearly all auxiliary circuitry. They are available in 16-, 18-, and 20-bit versions.

### Sigma-Delta DACs

These DACs use an architecture quite different from the DACs already discussed. In a sigma-delta DAC (sometimes called a "one-bit DAC"), a serial stream of digital bits representing the desired output value is fed to the DAC. The DAC (an anti-imaging filter) digitally filters this input stream, then feeds filtered output bits to a modulator circuit which develops the average value of the bits. A low-pass analog filter eliminates residual errors and glitches.


### SPECIFICATIONS AND TERMS

Definitions of the performance specifications and related information are provided on the next few pages in alphabetical order.

### Accuracy, Absolute

Error of a D/A converter is the difference between the actual analog output and the output that is expected when a given digital code is applied to the converter. Sources of error include gain (calibration) error, zero error, linearity errors and noise (see figure). Error is usually commensurate with resolution, i.e., less than 2<sup>-(n+1)</sup>, or "1/2LSB" of full scale. However, accuracy may be much better than resolution in some applications; for example, a 4-bit reference supply having only 16 discrete digitally chosen levels would have a resolution of 1/16, but it might have an accuracy to within 0.01% of each ideal value.

Absolute accuracy measurements should be made under a set of standard conditions with sources and meters traceable to an internationally accepted standard.



Gain and Offset Error Defined

### Accuracy, Relative

Relative accuracy error, expressed in %, ppm or fractions of 1LSB, is the deviation of the analog value at any code (relative to the full analog range of the device transfer characteristics) from its theoretical value (relative to the same range) after the full-scale range (FSR) has been calibrated. Since the discrete analog output values corresponding to the digital input values ideally lie on a straight line, the relative accuracy error of a linear DAC can be interpreted as a measure of nonlinearity (see Linearity).

### **AC Feedthrough**

The ratio of the amplitude of signal at the DAC output to the reference input with all DAC switches off. This parameter is expressed in dBs.

### BCD

The abbreviation BCD stands for binary-coded decimal. It is a binary code used to represent decimal numbers in which the digits 0 through 9 are coded, using the 4-bit binary 8-4-2-1 code.

### **Binary**

A positive-weighted code in which a number is represented by:  $N = a_0 2^0 + a_1 2^1 + a_2 2^2 + \dots + a_n 2^n$  where each coefficient "a<sub>i</sub>" has a value of zero or one. Data converters use this code in its fractional form where:

$$N=a_12^{-1}+a_22^{-2}+a_32^{-3}+\ldots+a_n2^{-n}$$
 and N has a fractional value between zero and one.

### Bit

The unit of binary information. It can have the value of zero or one.

### **Bipolar Output**


When the analog signal range includes both positive and negative values, the output is said to be bipolar. The transfer characteristic of an ideal 2-quadrant bipolar-output DAC is shown in the following figure.

### Compliance-Voltage Range

For a current-output DAC, the maximum range of (output) terminal voltage for which the device will provide the specified current-output characteristics.

### Common-Mode Rejection (CMR)

The ability of an amplifier to reject the effect of voltage applied to both input terminals simultaneously. Usually a logarithmic expression representing a "common-mode rejection ratio," e.g., 1,000,000:1 (CMRR) or 120dB (CMR). A CMRR of 10<sup>6</sup>:1 means that a 1V common-mode voltage passes through the device as though it were a differential input signal of 1 microvolt.




Bipolar Output Converter

### Common-Mode Voltage

An undesirable signal picked up in a circuit by both wires making up the circuit, with reference to an arbitrary "ground." Amplifiers differ in their ability to amplify a desired signal accurately in the presence of a common-mode voltage.

### Deglitcher

As the input code to a DAC is increased or decreased by small changes, it passes through what are known as major and minor transitions. The most major transition is at half-scale when the DAC switches around the MSB and all switches change state, i.e., 0111 1111 to 1000 0000. If, at major transitions, the switches are faster (or slower) to switch off than on, this means that for a short time the D/A will give a zero (or full-scale) output and will then return to the required 1LSB above the previous reading. Such large transient spikes, which differ widely in amplitude and are extremely difficult to filter out, are commonly known as "glitches," hence, a deglitcher is a device that removes these glitches or reduces them to a set of small, uniform pulses. The deglitcher normally consists of a fast sample-hold circuit which holds the output constant until the switches reach equilibrium. Glitch energy is smallest in fast-switching DACs driven by fast logic gates that have little time skew between 0-1 and 1-0 transitions.



### Digital Crosstalk (Q)

Digital crosstalk is a parameter that is used with multiple converters in a single package. It is the glitch impulse transferred from one converter that is being addressed to another converter that is not being addressed. It is specified in nV-secs and is measured with  $V_{\rm REF}=0V$ .

### Digital Feedthrough (FT)

Digital feedthrough is the glitch-energy impulse transferred from the DAC's digital input to the analog output. It is specified in nV-secs and is measured with  $V_{\rm REF}=0$ V.

### Dynamic Range (DR)

The dynamic range of a DAC is the ratio of the largest output to the smallest output (excluding zero) expressed in decibels (dB). For linear DACs, this ratio is  $2^n$ , where n = number of bits of resolution.

DR (in dB) =  $20 \text{ Log}_{10}2^n \simeq 6n$  for linear DACs; (COMDACs<sup>®</sup> are 66 or 72dB).

### Feedthrough

Undesirable signal coupling around switches or other devices that are supposed to be turned off or provide isolation, e.g., feedthrough error in a multiplying DAC. It is variously specified in %, ppm, fractions of 1LSB or fractions of 1 volt with a given set of inputs at a specified frequency (see AC Feedthrough, Digital Feedthrough.

### Four-Quadrant

In a multiplying DAC, "four-quadrant" refers to the fact that both the reference signal and the number represented by the digital input may be of either positive or negative polarity. A four-quadrant multiplier is expected to obey the rules of multiplication for algebraic sign (see *Multiplying DAC*).

### Full-Scale (FS)

The full-scale output of a DAC is its maximum voltage or current. For a binary DAC, the full-scale output occurs when the digital inputs are all ones. The full-scale value is one LSB less than the reference value.

Full-Scale Gain Error (G<sub>FSE</sub>) See Gain Error.

### Full-Scale Range (FSR)

The difference between the maximum analog output and the minimum analog output of a DAC.

### Gain

The "gain" of a converter is that analog scale-factor setting that provides the nominal conversion relationship, e.g., 10V span for a full-scale code change in a fixed-reference converter. For fixed-reference converters where the use of the internal reference is optional, the converter gain and the reference may be specified separately. Gain- and zero-adjustment are discussed under Zero.

### Gain Drift (TCG<sub>FS</sub>)

The variation of the full-scale value (voltage or current) measured over the operating temperature range is called gain drift. This parameter has units of %FS, ppmFS, or LSB. It may also be expressed % of FS/°C, ppm FS/°C, etc.

### Gain Error (GFSE)

The difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value (see prior figure). It is the deviation in slope of the DAC transfer characteristic from ideal.

### Glitch

A glitch is a switching transient appearing in the output during a code transition. Its value is expressed as a product of voltage  $(V \times ns)$  or current  $(mA \times ns)$  and time duration or charge transferred (in picocoulombs) (see *Deglitcher*).

### Harmonic Distortion (and Total Harmonic Distortion)

The DAC is driven by the digitized representation of a sine wave. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics are included, such as second through fifth.

THD=20 log 
$$\frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$  and  $V_5$  are the rms amplitudes of the individual harmonics.

### Integral Nonlinearity (INL) or Nonlinearity (NL)

This is the single most important DAC specification. For DACs, a specification of  $\pm 1/2$  LSB INL guarantees monotonicity and  $\pm 1$  LSB maximum differential nonlinearity (see *Linearity*).

### Intermodulation Distortion

The DAC is driven by the digitized representation of two combined sine waves of frequencies  $f_a$  and  $f_b$ . As with any imperfectly linear device, distortion products (of order m+n) are produced at sum and difference frequencies of  $mf_a\pm nf_b$  where  $m,\ n=0,\ 1,\ 2,\ 3,\ \ldots$ . Intermodulation terms are those for which m or n is not equal to zero. The second order terms include  $(f_a+f_b)$  and  $(f_a-f_b)$  and the third order terms are  $(2f_a+f_b),\ (2f_a-f_b),\ (f_a+2f_b)$  and  $(f_a-2f_b).$  IMD is defined as:

### Least-Significant Bit (LSB)


In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the LSB is that bit that carries the smallest value or weight. For example, in the natural binary number 1101 (decimal 13, or  $2^3 + 2^2 + 0 + 2^0$ ), the rightmost digit is the LSB. Its analog weight, relative to full scale is  $2^{-n}$  where n is the number of binary digits. It represents the smallest analog change that can be resolved by an n-bit converter.

LSB (Analog Value) = 
$$\frac{FSR}{2^n}$$

where FSR = Full-Scale Range n = number of bits

### Linearity

Linearity error of a converter (also integral nonlinearity, see Linearity, Differential), expressed in %, ppm of full-scale range or (sub)multiples of 1LSB, is a deviation of the analog values in a plot of the measured conversion relationship from a straight line. The straight line can be either a "best straight line" determined empirically by manipulation of the gain and/or offset to equalize maximum positive and negative deviations of the actual transfer characteristics from this straight line; or it can be a straight line passing through the endpoints of the transfer characteristic after they have been calibrated (sometimes referred to as "endpoint" linearity). Endpoint linearity error is similar to relative accuracy error.



- a. 1/2LSB Nonlinearity Achieved by Arbitrary Location of "Best Straight Line."
- b. Nonlinearity Reference Is Straight Line Through End-Points. Nonlinearity > 1/2LSB for Curve of a.

Comparison of Linearity Criteria for 3-Bit D/A Converter. Straight Line Through End Points Is Easier to Measure, Gives More Conservative Specification.

For multiplying D/A converters, the *analog* linearity error, at a specified digital code, is defined in the same way as for multipliers, i.e., by deviation from a "best straight line" through the plot of the analog output-input response.

### Linearity, Differential

Any two adjacent digital codes should result in measured output values that are exactly 1LSB apart (2<sup>-n</sup> of full scale for an n-bit converter). Any deviation of the measured "step" from the ideal difference is called differential nonlinearity expressed in (sub)multiples of 1LSB. It is an important specification because a differential linearity error greater than 1LSB can lead to nonmonotonic response in a D/A converter and missed codes in an A/D converter (see Differential Linearity in the A/D converter section for an illustration).

### Monotonic

A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases with the result that the output will always be a single-valued function of the input. The specification "monotonic" (over a given temperature range) is sometimes substituted for a differential nonlinearity specification since differential nonlinearity less than ILSB is a sufficient condition for monotonic behavior.

### Most-Significant Bit (MSB)


In a system in which a numerical magnitude is represented by a series of binary (i.e., two-valued) digits, the MSB is that digit (or bit) that carries the largest value of weight. For example, in the natural binary number 1101 (decimal 13, or  $2^3 + 2^2 + 0 + 2^0$ ), the leftmost "1" is the MSB with a weight of  $2^{n-1}$ , or 8LSBs. Its analog weight, relative to a DAC's full-scale span, is 1/2. In bipolar DACs, the MSB indicates the polarity of the number represented by the rest of the bits.

$$MSB (Analog Value) = \frac{FSR}{2}$$

### **Multiplying DAC**

A multiplying DAC differs from a fixed-reference DAC in its being designed to operate with varying (or ac) reference signals. The output signal of such a DAC is proportional to the product of the "reference" (i.e., analog input) voltage and the fractional equivalent of the digital input number (see also Four-Quadrant).

Some DACs can multiply only positive digital words by a positive reference. This is known as single quadrant operation (Quadrant I, see Figure). Two quadrant operation (Quadrants I and III) can be performed by a DAC that usually operates in Quadrant I by configuring the output for bipolar output operation. This is accomplished by offsetting the output by a negative MSB (1/2 of FSR), so that the MSB becomes the sign bit. DACs provide four quadrant operation by allowing the use of both positive and negative references (Quadrants I, II, III, IV).



DAC Transfer Curves

### Noise, Peak and RMS

Internally generated random noise is not a major factor in D/A converters, except at extreme resolutions (e.g., DAC1138) and dynamic ranges (AD7111). Random noise is characterized by rms specifications for a given bandwidth or as a spectral density (current or voltage per root hertz); if the distribution is Gaussian, the probability of peak-to-peak values exceeding 7× the rms value is less than 0.1%.

Of much greater importance in DACs is interference in the form of high-amplitude low-energy (hence low-rms) spikes appearing at the DAC's output caused by coupling of digital signals in a surprising variety of ways; they include coupling via stray capacitance, via power supplies, via inadequate ground systems, via feedthrough and by glitch generation. Their presence underscores the necessity for maximum application of the designer's art, including layout, shielding, guarding, grounding, bypassing and deglitching.

### Offse

For almost all bipolar converters (e.g.,  $\pm$  10-volt output), instead of actually generating negative currents to correspond to negative numbers, a unipolar DAC is used and the output is offset by half full scale (1MSB). For best results, this offset voltage or current is derived from the same reference supply that determines the gain of the converter.

This makes the zero point of the converter independent of thermal drift of the reference because the 1/2 scale offset cancels the weight of the MSB at zero, independently of the amplitude of both.

### Offset Drift (TCVOS, TCIOS)

The variation of the output offset (voltage or current) measured over the operating temperature range. The offset drift is divided by the temperature range over which it is measured and expressed in ppm per degree centigrade or percent of full-scale range. This parameter applies to DACs operating in the bipolar output mode. See zero-scale drift for DACs operating in the unipolar output mode.

### Offset Error (Vose, Iose)

The offset error is the error at analog zero for a data converter operating in the bipolar mode.

### Output Resistance (Ro)

Output resistance is the equivalent internal resistance for a current output D/A converter as seen at its output. It is measured as the change in output current  $\Delta I$  with the change in output voltage  $\Delta V$ . It is a direct measure of the true compliance.

### **Power-Supply Sensitivity**

The sensitivity of a converter to changes in the power-supply voltages is normally expressed in terms of percent-of-full-scale change in analog output value (of fractions of 1LSB) for a 1% dc change in the power supply (e.g.,  $0.05\%/1\%\Delta V_S$ ). Power supply sensitivity may also be expressed in relation to a specified dc shift of supply voltage. A converter may be considered "good" if the change in reading at full scale does not exceed  $\pm 1/2LSB$  for a 3% change in power supply. Even better specs are necessary for converters designed for battery operation.

### Quantizing Uncertainty (or "Error")

The analog continuum is partitioned into  $2^n$  discrete ranges for n-bit processing. All analog values within a given range of output (of a DAC) are represented by the same digital code usually assigned to the nominal midrange value. For applications in which an analog continuum is to be restored, there is an inherent quantization uncertainty of  $\pm 1/2$ LSB due to limited resolution, in addition to the actual conversion errors. For applications in which discrete output levels are desired (e.g., digitally controlled power supplies or digitally controlled gains), this consideration is not relevant.

### **Relative Accuracy**


See Integral Nonlinearity.

### Resolution

An n-bit binary converter should be able to provide 2<sup>n</sup> distinct and different analog output values corresponding to the set of n-bit binary words. A converter that satisfies this criterion is said to have a *resolution* of n bits. The smallest output change that can be resolved by a linear DAC is 2<sup>-n</sup> of the full-scale span. However, a nonlinear device, such as the AD7111 LOGDAC, has a logarithmic gain resolution of 0.375/88.5dB = 1:256dB which corresponds to a gain increment of 4.25%/step or 26,600:1.

### **Settling Time**

The time required, following a prescribed data change from the 50% point of the logic input change, for the output of a DAC to reach and to remain within a given fraction (usually  $\pm 1/2LSB$ ) of the final value. Typical prescribed changes are full scale, 1MSB and 1LSB at a major carry. Settling time of current-output DACs is quite fast. The major share of settling time of a voltage-output DAC is usually contributed by the settling time of the output op amp circuit.



Settling Time Measurement

### Signal-to-Noise Ratio

The measured ratio of signal to noise (SNR) at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by:

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for an ideal 8-bit converter, SNR = 50dB.

### Slew Rate (or Slewing Rate)

Slew rate of a device or circuit is a limitation in the rate of change of output voltage, usually imposed by some basic circuit consideration such as limited current to charge a capacitor. Amplifiers with slew rate of a few V/µs are common and moderate in cost. Slew rates greater than about 75 volts/µs are usually seen only in more sophisticated (and expensive) devices. The output slewing speed of a voltage-output D/A converter is usually limited by the slew rate of the amplifier used at its output (if one is used).

### Stability

Stability of a converter usually applies to the insensitivity of its characteristics to time, temperature, etc. All measurements of stability are difficult and time consuming, but stability vs. temperature is sufficiently critical in most applications to warrant universal inclusion of temperature coefficients in tables of specifications (see *Temperature Coefficient*).

### Staircase

A voltage or current increasing in equal increments as a function of time and having the appearance of a staircase (in a time plot) generated by applying a pulse train to a counter and the output of the counter to the input of a DAC.

A very simple A/D converter can be built by comparing a staircase from a DAC with the unknown analog input. When the DAC output exceeds the analog input by a fraction of 1LSB, the count is stopped and the code corresponding to the count is the digital output.

### **Switching Time**

In a DAC, the switching time is the time it takes for the switch to change from one state to the other ("delay time" plus "rise time" from 10% - 90%) but does not include settling time, e.g., to <1/2LSB.

### **Temperature Coefficients**

In general, temperature instabilities are expressed as %/°C, ppm/°C, as fractions of 1LSB/°C or as a change in a parameter over a specified temperature range. Measurements are usually made at room temperature and at the extremes of the specified range, and the temperature coefficient (tempco, T.C.) is defined as the change in the parameter divided by the corresponding temperature change. Parameters of interest include gain, linearity, offset (bipolar) and zero.

Gain Tempco: Two factors principally affect converter gain stability with temperature.

- a) In fixed-reference converters, the reference source will vary with temperature. For example, the tempco of an AD581L is generally less than 5ppm/°C.
- b) The reference circuitry and switches may add another 3ppm/°C in good 12-bit converters (e.g., AD566K/T). High resolution converters require much better tempcos for accuracy commensurate with the resolution.

Linearity Tempco: Sensitivity of linearity ("integral" and/or differential linearity) to temperature (in % FSR/°C or ppm FSR/°C) over the specified range. Monotonic behavior is achieved if the differential nonlinearity is less than 1LSB at any temperature in the range of interest. The differential nonlinearity temperature coefficient may be expressed as a ratio, as a maximum change over a temperature range and/or implied by a statement that the device is monotonic over the specified temperature range.

Offset Tempco: The temperature coefficient of the all-DAC-switches-off (minus full scale) point of a bipolar converter (in % FSR/°C or ppm FSR/°C) depends on three major factors:

- a) The tempco of the reference source
- b) The voltage zero-stability of the output amplifier
- c) The tracking capability of the bipolar-offset resistors and the gain resistors

Unipolar Zero Tempco (in % FSR/°C or ppm FSR/°C): The temperature stability of a unipolar fixed-reference DAC is principally affected by current leakage (current-output DAC) and offset voltage and bias current of the output op amp (voltage-output DAC).

### Three-State Outputs

A digital output circuit that can be programmed to output a logic low, logic high, or a high output impedance state. These outputs are generally connected to digital buses.

### Total Unadjusted Error

Total unadjusted error is a comprehensive specification which includes internal voltage reference error, relative accuracy, gain and offset errors.

### True Compliance

The true compliance of a DAC is the voltage range over which the current output can vary while the DAC maintains an absolute accuracy of  $\pm 1/2$  LSB. The higher the DAC output impedance, the better the voltage compliance will be.

### **Unipolar Output**

A DAC operates in the unipolar output mode when the analog output starts at a zero, stopping at a full-scale positive or negative value, while the digital inputs are changed from zero to all-ones code. The analog output occurs in one quadrant.

### Zero-Scale Error (VZSE, IZSE)

The zero-scale error is the error at analog zero for a data converter operating in the unipolar mode.

### Zero-Scale Drift (TCV<sub>ZS</sub>, TCI<sub>ZS</sub>)

The variation of zero scale measured over the operating temperature. It is expressed in ppmFS/°C, or %FS/°C, etc.

### Zero-Scale Symmetry Error (V<sub>ZSS</sub>)

This definition applies only to sign-magnitude DACs. It is the change in the analog output produced by switching the sign bit with a zero-code input to the magnitude bits. It is expressed in units of voltage, current, or in fractions of an LSB.

### Zero- and Gain-Adjustment Principles

The output of a unipolar DAC is set to zero volts in the all-bits-off condition. The gain is set for FS  $(1-2^{-n})$  with all bits on. The "zero" of an offset-binary bipolar DAC is set to -FS with all bits off, and the gain is set for +FS  $(1-2^{-(n-1)})$  with all bits on. The data sheet instructions should be followed.

### **DEFINITIONS—COMPANDING DACs**

### Chord

The mathematical formula describing the DAC transfer function is implemented by performing a piecewise linear approximation of the function. The straight line segments used in the approximation are called chords.

### **Chord Endpoints**

The digital code corresponding to the maximum analog output for a given chord is called the chord endpoint.

### Dynamic Range (DR)

The dynamic range of a DAC is the ratio of the largest output to the smallest output (excluding zero) expressed in decibels (dB). For the COMDACs this would be output  $(I_{7, 15})$  divided by output  $(I_{0, 1})$ . This is then converted to dB using the formula:

$$DR = 20 \ Log_{10} \ \frac{I_{7, \ 15}}{I_{0, \ 1}} (dB)$$

### **Encode Current**

The encode current is the difference between  $I_{OE(+)}$  and  $I_{OD(-)}$  or the difference between  $I_{OE(-)}$  and  $I_{OD(-)}$  at any code.

### Full-Scale Symmetry Error

The full-scale symmetry error of a DAC is the difference between the maximum and the minimum analog output values. For the COMDAC this is the difference between  $I_{OD(-)}$  and  $I_{OD\ (+)}$  or  $I_{OE\ (+)}$  and  $I_{OE\ (-)}$ .

### **Output-Level Notation**

Each output current level may be designated by the digital input code as  $I_{C, S}$ , where c = chord number and s = step number. For example,  $I_{0, 0} = \text{zero scale current}$ ;  $I_{0, 1} = \text{first step from zero}$ ;  $I_{0, 15} = \text{endpoint of the first chord } (C_0)$ ; and  $I_{7, 15} = \text{full-scale current}$ .

### Steps

Each chord is divided into equal increments called steps.

### Step Nonlinearity

This is the deviation of the actual step size from the ideal step size within a chord. In a linear DAC, it corresponds to differential nonlinearity.



# Quad 12-Bit Microprocessor-Compatible D/A Converter

AD390\*

#### **FEATURES**

Four Complete 12-Bit DACs in One IC Package Linearity Error ± 1/2LSB T<sub>min</sub> – T<sub>max</sub> (AD390K, T) Factory-Trimmed Gain and Offset Buffered Voltage Output Monotonicity Guaranteed Over Full Temperature Range Double-Buffered Data Latches Includes Reference and Buffer Fast Settling: 8µs max to ± 1/2LSB

#### PRODUCT DESCRIPTION

The AD390 contains four 12-bit high speed voltage-output digital-to-analog converters in a compact 28-pin hybrid package. The design is based on a proprietary latched 12-bit DAC chip which reduces chip count and provides high reliability. The AD390 is ideal for systems requiring digital control of many analog voltages where board space is at a premium. Such applications include automatic test equipment, process controllers, and vector-scan displays.

The AD390 is laser-trimmed to  $\pm 1/2$ LSB max nonlinearity (AD390KD, TD) and absolute accuracy of  $\pm 0.05$  percent of full scale. The high initial accuracy is made possible by the use of thin-film scaling resistors on the monolithic DAC chips. The internal buried Zener voltage reference provides excellent temperature drift characteristics (20ppm/°C) and an initial tolerance of  $\pm 0.03\%$  maximum. The internal reference buffer allows a single common reference to be used for multiple AD390 devices in large systems.


The individual DACs are accessed by the  $\overline{CS1}$  through  $\overline{CS4}$  control inputs and the  $\overline{A0}$  and  $\overline{A1}$  lines. These control signals permit the registers of the four DACs to be loaded sequentially and the outputs to be simultaneously updated.

The AD390 outputs are calibrated for a  $\pm 10V$  output range with positive-true offset binary input coding. A 0 to + 10V version is available on special order.

The AD390 is packaged in a 28-lead ceramic package and is specified for operation over the 0 to  $+70^{\circ}$ C and  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.

\*Protected by patent numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486 and other patents pending.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- The AD390 offers a dramatic reduction in printed circuit board space requirements in systems using multiple DACs.
- Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
- The output voltage is trimmed to a full scale accuracy of ±0.05%. Settling time to ±1/2LSB is 8 microseconds maximum
- An internal 10 volt reference is available or an external reference can be used. With an external reference, the AD390 gain TC is ±5ppm/°C maximum.
- The proprietary monolithic DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
- The 28-pin double-width hybrid package provides extremely high functional density. No external components or adjustments are required to provide the complete function.
- The AD390SD and AD390TD feature guaranteed accuracy and linearity over the -55°C to +125°C temperature range.

# AD390 — SPECIFICATIONS $(T_A = +25^{\circ}C, V_S = \pm 15V)$ unless otherwise indicated, specifications guaranteed after 10 minute warmup)

Model	AD390JD/SD			AD390KD/TD			
	Min	Тур	Max	Min	Тур	Max	Units
DATA INPUTS (Pins 1-12 and 23-28) <sup>1</sup>							
TTL or 5 Volt CMOS							I
Input Voltage	1						ĺ
Bit ON (Logic "1")	+2.0		+5.5	+2.0		+5.5	l v
Bit OFF (Logic "0")	1		+0.8	]		+0.8	l v
Input Current (Pin 24 is 3 × Larger)	i'			]			Į
Bit ON (Logic "1")		500	1200		500	1200	μA
Bit OFF (Logic "0")		150	400	1	150	400	μΑ
RESOLUTION	<del> </del>		12	<del>                                     </del>		12	Bits
	ļ		12	<del> </del>		12	DIIS
OUTPUT <sup>2</sup> Voltage Range <sup>3</sup>			± 10			+ 10	v
	_		±10	_		± 10	1 '
Current	5			5			mA
Settling Time (to ± ½LSB)	1	4	8		4		μs
ACCURACY		. 0.05	. 0.1		. 0.025	. 0.05	or crop4
Gain Error (w/ext. 10.000V reference)		±0.05	±0.1	1	± 0.025	± 0.05	% of FSR <sup>4</sup>
Offset		±0.025	±0.05		±0.012	$\pm 0.025$	% of FSR
Linearity Error		± 1/4	± 3/4	]	± 1/8	± 1/2	LSB
Differential Linearity Error		± 1/2	± 3/4		± 1/4	± 1/2	LSB
TEMPERATURE DRIFT							
Gain (internal reference)			± 40	1		± 20	ppm/°C
(external reference)			±10	ŀ		± 5	ppm/°C
Zero	ł		± 10	<b>[</b>		±5	ppm/°C
Linearity Error $T_{min} - T_{max}$	i	$\pm 1/2$	$\pm 3/4$		± 1/4	± 1/2	LSB
	CONICITY	GUARANTI	EED OVER	FULLTEN	IPERATURE	RANGE	
CROSSTALK <sup>5</sup>		0.1			0.1		LSB
REFERENCE OUTPUT							
Voltage (without load)	9.997	10.000	10.003	9.997	10.000	10.003	V
Current (available for external use)	2.5	3.5		2.5	3.5		mA
REFERENCE INPUT					,		
Input Resistance		10 <sup>10</sup>			10 <sup>10</sup>		Ω
Voltage Range	5		11	5		11	V
POWER REQUIREMENTS							1
Voltage <sup>6</sup>	± 13.5	± 15	$\pm 16.5$	± 13.5	± 15	$\pm 16.5$	V
Current	İ			1.			
$+V_{S}$		20	35		20	35	mA
$-\mathbf{v}_{\mathbf{s}}$		- 85	- 100		- 85	-100	mA
POWER SUPPLY GAIN SENSITIVITY							
$+V_{S}$		0.002	0.006	İ	0.002	0.006	%FS/%
$-\mathbf{v_s}$	1	0.0025	0.006		0.0025	0.006	%FS/%
TEMPERATURE RANGE	t						1
Operating (Full Specifications) J, K	0		+70	0		+70	°C
S, T	-55		+ 125	-55		+ 125	l °C
Storage	-65		+ 150	-65		+ 150	°C
				1			
	1			1			I .

#### NOTES

s standard. A Uto 10V version is als AD50207-1 J Grade AD50207-2 K Grade AD50207-3 S Grade AD50207-4 T Grade AD50207-7 S/883B Grade AD50207-8 T/883B Grade

<sup>&</sup>lt;sup>1</sup>Timing specifications appear in Table 2.

<sup>&</sup>lt;sup>2</sup>The AD390 outputs are guaranteed stable for load capacitances up to 300pF.

<sup>&</sup>lt;sup>3</sup>± 10V range is standard. A 0 to 10V version is also available. To order, use the following part numbers:

 $<sup>^4</sup>$ FSR means Full Scale Range and is equal to 20V for a  $\pm$  10V range.

 $<sup>^5</sup>$ Crosstalk is defined as the change in any one output as a result of any other output being driven from -10V to +10V into a 2k $\Omega$  load.

<sup>&</sup>lt;sup>6</sup>The AD390 can be used with supply voltage as low as ± 11.4V, Figure 10.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS	
$+V_S$ to DGND 0 to +	18V
-V <sub>S</sub> to DGND	18V
Digital Inputs (Pins 1-12, 23-28) to DGND1 to	+ 7V
Ref In to DGND	±V5
AGND to DGND	0.6V


Analog Outputs (Pins 16, 18-21)	
Indefinite Short to AGND or DO	<b>GND</b>
Momentary Short to	$\pm V_{S}$
Storage Temperature $\dots \dots -65^{\circ}$ C to $+1$	50°C
Lead Temperature (Soldering, 10 Seconds) +3	00°C

#### **ORDERING GUIDE**

Model	Temperature Range	Gain Error 25°C	Linearity Error T <sub>min</sub> -T <sub>max</sub>	Package Option*
AD390JD	0 to +70°C	±4LSB	± 3/4LSB	DH-28
AD390KD	0 to +70°C	±2LSB	± 1/2LSB	DH-28
AD390SD	-55°C to +125°C	±4LSB	± 3/4LSB	DH-28
AD390TD	−55°C to +125°C	±2LSB	± 1/2LSB	DH-28

<sup>\*</sup>DH-28 = Side Brazed Ceramic DIP for Hybrid. For outline information see Package Information section.

#### **PIN CONFIGURATION**



### **AD390**—Digital Circuit Details

#### DATA AND CONTROL SIGNAL FORMAT

The AD390 accepts 12-bit parallel data in response to control signals  $\overline{\text{CS1}}$ - $\overline{\text{CS4}}$ ,  $\overline{\text{A0}}$  and  $\overline{\text{A1}}$  The input registers are double-buffered, allowing any register to be updated independently of the others. As detailed in Table I, the four chip select lines are used to address the DAC register of interest. It is permissible to have more than one chip select active at any time. The first rank register of a given DAC is loaded by bringing the appropriate chip select and  $\overline{\text{A0}}$  both low. The second rank register of any DAC can then be loaded by bringing the appropriate chip select and  $\overline{\text{A1}}$  both low. If  $\overline{\text{CS1}}$ - $\overline{\text{CS4}}$  are all brought low coincident with  $\overline{\text{A1}}$  low, all four DAC outputs will be updated to the value in the corresponding first rank registers. All control inputs are level-triggered and may be hard-wired low to render any register (or group of registers) transparent.




Figure 1. AD390 Functional Block Diagram


CS1	CS2	CS3	CS4	ĀĪ	ĀŌ	Operation
1	1	1	1	X	х	No Operation
X	х	х	X	1	1	No Operation
0	1	1	1	1	0	Enable 1st rank of DAC 1
1	0	1	1	1	0	Enable 1st rank of DAC 2
1	1	0	1	1	0	Enable 1st rank of DAC 3
1	1	1	0	1	0	Enable 1st rank of DAC 4
0	1	1	1	0	1	Load DAC 1 second rank from first rank
1	0	1	1	0	1	Load DAC 2 second rank from first rank
1	1	0	1	0	1	Load DAC 3 second rank from first rank
1	1	1	0	0	1	Load DAC 4 second rank from first rank
Û	Ú	0	0	0	0	All latches transparent

Table I. AD390 Truth Table

#### TIMING

The AD390 control signal timing is fairly straightforward.  $\overline{A0}$ ,  $\overline{A1}$  and  $\overline{CS1}$ - $\overline{CS4}$  must be concurrently valid for at least 100ns for a desired operation to occur. When loading data from a bus into the first rank register, the data inputs must be stable for at least 50ns before any control signal returns high. Data can change immediately after the control signals are inactive. When loading the second rank registers from the first rank, it is possible to exercise the chip select inputs at the same time as  $\overline{A1}$ . DAC settling time is measured from the falling edge of whichever control signal last becomes valid.

# WRITE CYCLE #1 (Load First Rank from Data Bus; $\overline{A1} = 1$ )



# WRITE CYCLE #2 (Load Second Rank from First Rank; $\overline{A0} = 1$ )




Figure 2. Timing Diagrams

Symbol	Parameter	Min	Тур	Max	Units
t <sub>AW</sub>	CS1-4 Valid before A0 Rising Edge	100			ns
$t_{WP}$	A0, A1 Low Time	100		ł	ns
$t_{DW}$	DB11-DB0 valid before A0 Rising Edge	50		l	ns
$t_{DH}$	DB11-DB0 valid after A0 Rising Edge	10	i		ns
t <sub>AS</sub>	CS1-4 valid before Al Low	0		ĺ	ns
t <sub>SETT</sub>	Output Voltage Settling Time		4	8	μs

Table II. AD390 Timing Specifications

#### INTERFACING THE AD390 TO MICROPROCESSORS

#### 16-Bit Processors

The AD390 is a 12-bit resolution DAC system and is easily interfaced to 16-bit wide data buses. Several possible addressing configurations exist.

In the circuit of Figure 3, the AD390 second rank registers are made transparent by hard-wiring  $\overline{A1}$  low. A system  $\overline{WR}$  signal is used to drive the  $\overline{A0}$  control input and a 74LS139 decoder driven from the least significant address bits provides the active-low  $\overline{CS1}$  through  $\overline{CS4}$  signals. In this circuit, only one DAC at a time may be updated. If simultaneous update of all four DACs is required, a slightly different addressing scheme is used. The circuit shown in Figure 4 allows selection of either register of any DAC at the expense of larger memory space requirements. In this circuit, address lines A0 through A3 each select a single DAC of the four contained in the AD390. The use of a separate address line for each DAC allows several DACs to be accessed

simultaneously. The address lines are gated by the simultaneous occurrence of a system  $\overline{WR}$  and the appropriately decoded base address. Selection of first rank or second rank register for any DAC is done by using two additional address bits. The AD390 thus occupies a block of 64 memory word locations but offers considerable flexibility in DAC updating.

In this addressing scheme, the A5 and A4 lines divide the 64 locations into 4 blocks. When both A5 and A4 are high, no operation occurs. When A5 and A4 are both low, data written into any one of the DACs (selected by A3-A0) will immediately update that analog output. In the address block where A4 is low and A5 is high, data is written into the first rank register of the selected DAC (or DACs). When A5 is low and A4 is high, data previously written into the first rank register of the selected DAC is transferred to the second rank register, which updates the analog output. It is particularly useful to perform a  $\overline{\rm WR}$  operation with A5 low, A4 high, and A3 through A0 all low (base address plus 32) since this action will cause all four DAC outputs to be simultaneously updated to the values previously written into the first rank registers.

In both addressing schemes shown, A0 represents the least significant word address bit. In most 16-bit systems this will be the A1 address line. Data may reside in either the 12MSBs (left-justified) or the lower 12 bits (right-justified). Left jus-




Figure 3. AD390-16-Bit Bus Interface




Figure 4. Alternate 16-Bit Bus Interface

tification is useful when the data word represents a binary fraction of full scale, while right-justified data usually represents an integer value between 0 and 4095.

#### 8-Bit Processors

Since the AD390 is designed to accept data in 12-bit words, an external latch is required in order to interface with 8-bit buses. Thus each DAC in the AD390 occupies 2 memory locations. The choice of data format is similar to the choice in the 16-bit bus interface. The data can either be right-justified (one byte contains the 8LSBs and another the 4MSBs in the bottom half of the byte) or left-justified (where one byte contains the 8MSBs and another the 4LSBs in the top half of the byte). The addressing scheme illustrated in Figure 6 allows 12-bit data to be sent to the first rank register of any DAC in a right-justified format. The first rank register of DAC occupies two memory locations-a write to the even (A0 low) address stores the 4MSBs of the DAC data in a 74LS173 quad latch. When the 8LSBs are written to the odd address (A0 = 1), the eight bits present on the data bus and the four bits held in the 74LS173 are strobed into the first rank register of the selected DAC. Address bits A1 through A4 select the DAC to be addressed, while A6 and A5 enable either the first or second rank register (or both) as in the 16-bit interface of Figure 4.




Figure 5. 12-Bit Data Formats for 16-Bit Bus




Figure 6. AD390-8-Bit Bus Interface Connections

# AD390—Analog Circuit Details

#### REFERENCE CONNECTIONS

The AD390 is equipped with a precision internal reference voltage of 10.00 volts, trimmed to within  $\pm 3$  millivolts. This reference is available for external use and can typically supply up to 3.5 milliamps of output current. In normal operation, this reference is connected to pin 17 (REF IN), which establishes the  $\pm 10$  volt output scale. The internal reference is sufficiently accurate for most applications, however, if a master system reference is available, or if a range other than  $\pm 10\text{V}$  ( $\pm 10.24\text{V}$ , for example) is desired, an external reference may be used. It is recommended that the reference used with the AD390 be at least 5 volts and at most 11 volts to preserve specified linearity.

Digital Input Code	Analog Output Voltage		
0000 0000 0000	-10.000V	- Full Scale	
0100 0000 0000	-5.000V	- 1/2 Scale	
1000 0000 0000	0.000V	Zero	
1000 0000 0001	+4.88mV	+ 1LSB	
1100 0000 0000	+5.000V	+ 1/2 Scale	
1111 1111 1111	+9.9951V	+ Full Scale - 1LSB	

Table III. AD390 Analog Output vs. Digital Input (± 10V Scale)

#### **GROUNDING RULES**

The AD390 includes two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (pin 13) and AGND (pin 15). The DGND pin is the return for the supply currents of the AD390, and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the digital circuitry which drives the AD390.

Pin 15, AGND, is the high quality analog ground connection. This pin should serve as the reference point for all analog circuitry which follows the AD390. It is recommended that any analog signal path carrying significant currents have its own return connection to pin 15 as shown in Figure 7.




Figure 7. Recommended Ground Connections

Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the AD390 outputs are accurately developed between the output pin and pin 15 (AGND), delivering these signals to remote loads can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD390 packages are used. Figure 8 illustrates the parasitic impedances which influence output accuracy.




Figure 8. Grounding Errors in Multiple-AD390 Systems

An output buffer configured as a subtractor as shown in Figure 9 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances are eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through  $Z_{GA}$  are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across  $Z_{GA}$ . Resistors matched to within one percent (including the effects of  $R_{W2}$  and  $R_{W3}$ ) will reduce ground interaction errors by a factor of 100.




Figure 9. Use of Subtractor Amplifier to Preserve Accuracy

#### POWER SUPPLY DECOUPLING

The power supplies used with the AD390 should be well filtered and regulated. Local supply decoupling consisting of a  $10\mu$ F tantalum capacitor in parallel with  $0.1\mu$ F ceramic is suggested. The decoupling capacitors should be connected between the AD390 supply pins and the load ground (ideally the AGND pin). If an output booster is used, its supplies should also be decoupled to the load ground.

#### OPERATION FROM ±12 VOLT SUPPLIES

The AD390 may be used with  $\pm 12$  volt  $\pm 5\%$  power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal  $\pm 10$  volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of  $\pm 11.4$  volts (5% less than  $\pm 12V$ ), the output range is restricted to a maximum ±8.4V swing. It may be useful to scale the output at  $\pm 8.192$  volts (yielding a scale factor of 4 millivolts per LSB). The required 8.192V reference can be derived from a precision, low TC divider from the internal + 10.000V reference. The only restriction is that the total load resistance presented to the +10,000V reference output must be at least  $10k\Omega$  for  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range 12 volt applications. Figure 10 shows a suggested circuit to set up a ±8.192V output range. Multiple AD390 units can share the same resistive divider-generated reference since the REF IN terminal is very high impedance.




Figure 10. Connections for  $\pm 8.192V$  Full Scale (Recommended for  $\pm 12V$  Power Supplies)

#### IMPROVING FULL-SCALE STABILITY

In large systems using multiple AD390s, it may be desirable for all devices to share a common reference. While it is possible to use the reference output for one device to provide a reference for all devices, use of an external precision reference can greatly improve system accuracy and temperature stability. The external reference should be at least +5V and at most +11V to preserve DAC linearity.

The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of  $\pm$  1ppm/°C, compared with the 10 to 20ppm/°C drift of the AD390 internal reference. The combination of the AD2710LN and AD390KD shown in Figure 11 will yield a multiple-DAC system with maximum full-scale drift of  $\pm$  6ppm/°C and excellent tracking.






Figure 11. Low Drift AD390 Configuration

#### **OUTPUT CURRENT BOOSTING**

The output amplifiers used in the AD390 are capable of supplying a  $\pm 10$  volt swing into a resistive load of  $2k\Omega$  or greater. Stability is guaranteed for load capacitance up to 300pF. Larger load capacitance may cause severe overshoot and possible oscillation. The settling characteristic of the AD390 output amplifier is shown in Figure 12.



a. All Bits OFF-to-ON



b. All Bits ON-to-OFF

Figure 12. AD390 Settling Characteristic

In many applications, including automatic test equipment, the load presented to the AD390 may be less than  $2k\Omega$  or include large capacitance. In such cases, it is advisable to use a buffer amplifier capable of delivering rated output to the most severe load anticipated. The AD382, for example, can supply  $\pm 10V$  into a  $200\Omega$  load and the AD3554 is suitable for load resistances down to  $100\Omega\cdot$  In applications where errors due to output boosting must be minimized, the composite amplifier shown in Figure 13 provides excellent dc stability as well as 100mA output drive capability.




Figure 13. Composite Amplifier for Increased Output Drive

### AD390

#### APPLICATIONS

The functional density of the AD390 permits complex analog functions to be produced under digital control, where board space requirements would otherwise be prohibitive. Multiple-output plotters, multi-channel displays and complex waveform generation and multiple programmable voltage sources can all be implemented with the AD390 in a fraction of the space which would be needed if separate DACs were used.

#### PROGRAMMABLE WINDOW COMPARATOR

The AD390 can be used to perform limit testing of responses to digitally-controlled input signals. For example, two DACs may be used to generate software-controlled test conditions for a component or circuit. The response to these input conditions can either be completely converted from analog to digital or simply tested against high and low limits generated by the two remaining DACs in the AD390.

In the circuit of Figure 14 two LM311 voltage comparators are used with an AD390 to test the output of a 5 volt power supply regulator. The AD390  $V_{\rm OUT1}$  output (through an appropriate current booster) drives the input to the regulator to simulate variations in input voltage. The output of the regulator is applied to comparators 1 and 2, with their outputs wire-ORed with LED indicators as shown. The test limits for each comparator are programmed by the AD390  $V_{\rm OUT2}$  and  $V_{\rm OUT3}$  outputs. When the output of the device under test is within the limits,




Figure 14. Programmable Window Comparator Used in Power Supply Testing

both comparators are off and D1 lights. If the output is above or below the limits, either D4 or D5 lights.

# USING THE AD390 FOR ANALOG-TO-DIGITAL CONVERSION

Many systems require both analog output and analog input capability. While complete integrated circuit analog-to-digital converters (such as the AD574A) are readily available, the AD390 can be used as the precision analog section of an ADC if some external logic is available. Several types of analog-to-digital converters can be built with a DAC, comparator, and control logic, including staircase, tracking, and successive-approximation types. In systems which include a microprocessor, only a comparator must be added to the AD390 to accomplish the ADC function since the processor can perform the required digital operations under software control. A suitable circuit is shown in Figure 15. The LM311 comparator compares the unknown input voltage to one of the AD390 outputs for the analog-to-digital conversion, while the other three outputs are used as normal DACs. The diode clamp shown limits the voltage swing at the comparator input and improves conversion speed. With careful layout, a new comparison can be performed in less than 10 microseconds, resulting in 12-bit successive approximation conversion in under 120 microseconds. The benefit of the AD390 in this application is that one ADC and three DACs can be implemented with only two IC packages (the AD390 and the comparator).




Figure 15. Using One AD390 Output for A/D Conversion



# μP-Compatible Multiplying Quad 12-Bit D/A Converters

# AD394/AD395

#### **FEATURES**

Four Complete 12-Bit CMOS DACs with Buffer Registers

Linearity Error ±1/2LSB T<sub>min</sub>-T<sub>max</sub> (AD394, AD395K,T)

Factory-Trimmed Gain and Offset

Precision Output Amplifiers for V<sub>OUT</sub>

Full Four Quadrant Multiplication per DAC Monotonicity Guaranteed Over Full Temperature

Range

Fast Settling:  $15\mu s$  Max to  $\pm 1/2LSB$ 

Available to MIL-STD-883 (See ADI Military Catalog)

#### PRODUCT DESCRIPTION

The AD394 and AD395 contain four 12-bit, high-speed, low power, voltage output multiplying digital-to-analog converters in a compact 28-pin hybrid package. The design is based on a proprietary latched 12-bit CMOS DAC chip which reduces chip count and provides high reliability. The AD394 and AD395 both are ideal for systems requiring digital control of many analog voltages where board space is at a premium and low power consumption a necessity. Such applications include automatic test equipment, process controllers, and vector stroke displays.


Both the AD394 and the AD395 are laser-trimmed to  $\pm 1/2LSB$  max differential and integral linearity (AD394, AD395K,T) and full scale accuracy of  $\pm 0.05$  percent at 25°C. The high initial accuracy is made possible by the use of precision laser trimmed thin-film scaling resistors.

The individual DAC registers are accessed by the  $\overline{CS1}$  through  $\overline{CS4}$  control pins. These control signals allow any combination of the DAC select matrix to occur (see Table III). Once selected, the DAC is loaded with a single 12-bit wide word. The 12-bit parallel digital input interfaces to most 12- and 16-bit bus systems.

The AD394 outputs ( $V_{REFIN}$  = +10V) provide a ±10V bipolar output range with positive-true offset binary input coding. The AD395 outputs ( $V_{REFIN}$  = -10V) provide a 0V to +10V unipolar output range with straight binary input coding.

Both the AD394 and the AD395 are packaged in a 28-lead ceramic package and are available for operation over the 0 to  $+70^{\circ}$ C and  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.

#### **FUNCTIONAL BLOCK DIAGRAMS**



#### PRODUCT HIGHLIGHTS

- The AD394, AD395 offer a dramatic reduction in printed circuit board space in systems using multiple DACs.
- 2. The use of CMOS DACs provides low power consumption.
- Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level-triggered.
- The output voltage is trimmed to a full scale accuracy of ±0.05%. Settling time to ±1/2LSB is 15 microseconds maximum.
- Maximum gain TC of 5ppm/°C is achievable by both the AD394 and the AD395.
- The monolithic CMOS DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
- 7. The 28-pin double-width hybrid package provides extremely high functional density.
- Two or four quadrant multiplication can be achieved simply by applying the appropriate input voltage signal to the selected DAC's reference (V<sub>REFIN</sub>).
- Both the AD394S,TD and AD395S,TD feature guaranteed accuracy and linearity over the -55°C to +125°C temperature range.

# AD394/AD395—SPECIFICATIONS $(T_A = +25^{\circ}C, V_{REFIN} = 10V, V_S = \pm 15V \text{ unless otherwise specified})$

Model	1	AD394JD/SD <sup>1</sup> AD395JD/SD		A			
*	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DATA INPUTS (Pins 1-16) <sup>2</sup> TTL or 5 Volt CMOS Compatible Input Voltage							
Bit ON (Logic "1")	+2.4		+5.5	+2.4		+5.5	v
Bit OFF (Logic "0") Input Current	0	±4	+0.8 ±40	0	±4	+ 0.8 ± 40	V μA
RESOLUTION	<del>                                     </del>		12	İ		12	Bits
OUTPUT	<del> </del>						2.0
Voltage Range <sup>3</sup>				Ì			
AD394		$\pm V_{REFIN}$		1	$\pm V_{REFIN}$		v
AD395		$0V$ to $-(V_{REFI})$	4)	1	0V to −(V <sub>REFI</sub>	N)	v
Current	5			5			mA
STATIC ACCURACY	1			-			
Gain Error		$\pm 0.05$	$\pm 0.1$	ł	$\pm 0.025$	$\pm 0.05$	% of FSR4
Offset		$\pm 0.025$	$\pm 0.05$	1	±0.012	$\pm 0.025$	% of FSR
Bipolar Zero (AD394)		± 0.025	211	ł	± 0.012		% of FSR
Integral Linearity Error <sup>5</sup>		± 1/4	± 3/4	l	± 1/8	± 1/2	LSB
Differential Linearity Error	<del> </del>	± 1/2	± 3/4	ļ	± 1/4	± 1/2	LSB
TEMPERATURE PERFORMANCE				ĺ		_	
Gain Drift			± 10	l		± 5	ppm FSR/°C
Offset Drift			± 10	Į.		±5	ppm FSR/°C
Integral Linearity Error <sup>5</sup>	]		244	1		. 1.0	7.00
T <sub>min</sub> to T <sub>max</sub>	MONT	± 1/2 OTONICITY GUAR	± 3/4		± 1/4	± 1/2	LSB
Differential Linearity Error	MON	JIONICII I GUAR	CANTEEDC	VERFULL	IEMFERATUR	EKANGE	+
REFERENCE INPUTS	1_			1		25	
Input Resistance	5		25	5		25	kΩ
Voltage Range	-11		+11	-11		+11	V
DYNAMIC PERFORMANCE	l			1			1
Settling Time (to ± 1/2LSB)	l			1			1
$V_{REFIN} = +10V$ , Change All Digital				ł	• •		1
Inputs from +5.0V to 0V		10	15	ļ.	10	15	μs
$V_{REFIN} = 0$ to 5V Step,		10	15	ļ	10	15	1
All Digital Inputs = 0V Reference Feedthrough Error <sup>6</sup>		10	13	1	10	13	μs
AD395	}	5		1	5		mV p-p
AD393 AD394		See Figure 1		l	See Figure 1		mv p-p
Digital-to-Analog Glitch Impulse <sup>7</sup>	İ	250		l	250		nV-sec
Crosstalk	Ì	250		[	250		I II V SCC
Digital Input (Static) <sup>8</sup>		0.1		1	0.1		LSB
Reference <sup>9</sup>		2.0		l	2.0		mV p-p
POWER REQUIREMENTS	1			1			1
Supply Voltage <sup>10</sup>	± 13.5		± 16.5	±13.5		±16.5	lv
Current (All Digital Inputs 0V or +5V)	1 - 15.5		_ 10.5	- 15.5		_ 10.5	1
+V <sub>S</sub>		20	28	1	20	28	mA
-Vs	1	18	22	l	18	22	mA
	1	570	750		570	750	mW
Power Dissipation	1						
Power Dissipation							
Power Dissipation POWER SUPPLY GAIN SENSITIVITY			0.006		0.002	0.006	%FS/%
Power Dissipation POWER SUPPLY GAIN SENSITIVITY + V <sub>S</sub>		0.002 0.0025	0.006		0.002 0.0025	0.006 0.006	%FS/% %FS/%
Power Dissipation POWER SUPPLY GAIN SENSITIVITY + V <sub>S</sub> - V <sub>S</sub>		0.002					
Power Dissipation  POWER SUPPLY GAIN SENSITIVITY  + V <sub>S</sub> - V <sub>S</sub> TEMPERATURE RANGE		0.002	0.006	0		0.006	%FS/%
Power Dissipation POWER SUPPLY GAIN SENSITIVITY + V <sub>S</sub> - V <sub>S</sub>	0 -55	0.002		0 -55			

AD394 and AD395 S and T grades are available to MIL-STD-883, Method 5008, Class B. See Analog Devices Military Catalog for

proper part number and detail specification.

<sup>2</sup>Timing specifications appear in Table IV and Figure 5.

<sup>&</sup>lt;sup>2</sup>Timing specifications appear in Table IV and Figure 5.

<sup>3</sup>Code tables and graphs appear on Theory of Operation page.

<sup>4</sup>FSR means Full Scale Range and is equal to 20V for a ± 10V bipolar range and 10V for 0 to 10V unipolar range.

<sup>5</sup>FSR means Full Scale Range and is equal to 20V for a ± 10V bipolar range and 10V for 0 to 10V unipolar range.

<sup>5</sup>Integral nonlinearity is a measure of the maximum deviation from a straight line passing though the endpoints of the DAC transfer function.

<sup>6</sup>For AD395 (unipolar), DAC register loaded with 0000 00000, V<sub>RFIN</sub> = 20V p-p, 10kHz sinewave. For AD394 (bipolar), V<sub>RFIN</sub> = 20V p-p, 60 and 400Hz.

<sup>7</sup>This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in 10 vs and is measured with V<sub>RFIN</sub> = AGND.

<sup>8</sup>Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> to V<sub>OUTMIN</sub> t

into a  $2k\Omega$  load by means of varying the digital input code.

PReference crosstalk is defined as the change in any one output as a result of any other output being driven from VOUTMIN to VOUTMAX @10kHz

into a 2kO load by means of varying the amplitude of the reference signal.  $^{10}$  The AD394 and the AD395 can be used with supply voltages as low as  $\pm\,11.4V$ , Figure 10.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*
$+V_S$ to DGND0.3V to $+17V$
$-V_S$ to DGND +0.3V to $-17V$
Digital Inputs (Pins 1-16) to DGND $\dots -0.3V$ to $+7V$
V <sub>REFIN</sub> to DGND ±25V
AGND to DGND $\pm 0.6$ V


Analog Outputs (Pins 18, 21, 24, 27) . . . . . . . . . . . . . . . Indefinite Short to AGND or DGND Momentary Short to  $\pm V_S$ 

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.








Figure 1. AD394 Feedthrough  $V_{REFIN} = 60$ Hz (top photo) and 400Hz (bottom photo) Sinewave. Digital code is set at 1000 000 0000.

SCALE: Reference Input 5V/DIV (Thin Trace) Feedthrough Output 5mV/DIV


TIME: Top Photo 5ms/DIV Bottom Photo 500μs/DIV

#### MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD394, AD395, with the inherent reliability of integrated circuit construction, were designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protect the chips from hazardous environments. To further insure reliability, the AD394, AD395 are both fully compliant to MIL-STD-883 Class B, Method 5008.

Consult Analog Devices Military Catalog for proper ordering part number and detail specification.

#### PIN CONFIGURATION



#### **ORDERING GUIDE**

Model	Temperature Range	Gain Error	Linearity Error T <sub>min</sub> -T <sub>max</sub>	Package Option*
AD394JD	0 to +70°C	±4LSB	± 3/4LSB	DH-28A
AD395JD	0 to +70°C	±4LSB	± 3/4LSB	DH-28A
AD394KD	0 to +70°C	±2LSB	± 1/2LSB	DH-28A
AD395KD	0 to +70°C	±2LSB	± 1/2LSB	DH-28A
AD394SD	-55°C to +125°C	±4LSB	± 3/4LSB	DH-28A
AD395SD	-55°C to +125°C	±4LSB	± 3/4LSB	DH-28A
AD394TD	-55°C to +125°C	±2LSB	± 1/2LSB	DH-28A
AD395TD	−55°C to +125°C	±2LSB	± 1/2LSB	DH-28A

<sup>\*</sup>DH-28A = Ceramic DIP. For outline information see Package Information section.

## AD394/AD395—Theory of Operation

The AD394 quad DAC provides four-quadrant multiplication. It is a hybrid IC comprised of four monolithic 12-bit CMOS multiplying DACs and eight precision output amplifiers. Each of the four independent-buffered channels has an independent reference input capable of accepting a separate dc or an ac signal for multiplying or for function generation applications. The CMOS DACs act as digitally programmable attenuators when used with a varying input signal or, if used with a fixed dc reference, the DAC would act as a standard bipolar output DAC. In addition, each DAC has a 12-bit wide data latch to buffer the converter when connected to a microprocessor data buss.

The AD395 quad DAC provides two-quadrant multiplication and is comprised of four 12-bit CMOS multiplying DACs and four precision output amplifiers. The two-quadrant-multiplication function arises from a straight-binary digital input multiplied by




Figure 2. AD394 as a Four-Quadrant Multiplier of Reference Input and Digital Input

DATA	INPUT		ANALOG OUTPUT	ANALOG OUTPUT VOLTAGE V <sub>REFIN</sub> = +10 VOLTS			
1111	1111	1111	+1*(V <sub>REFIN</sub> ) \( \frac{2042}{2048} \) +1*(V <sub>REFIN</sub> ) \( \frac{1024}{2048} \) +1*(V <sub>REFIN</sub> ) \( \frac{1}{2048} \) +1*(V <sub>REFIN</sub> ) \( \frac{0}{2048} \) -1*(V <sub>REFIN</sub> ) \( \frac{1}{2048} \) -1*(V <sub>REFIN</sub> ) \( \frac{1024}{2048} \) -1*(V <sub>REFIN</sub> ) \( \frac{1024}{2048} \) -1*(V <sub>REFIN</sub> ) \( \frac{2048}{2048} \)	+9.9951V	+ FULL SCALE - 1LSB		
1100	0000	0000	+1*(V <sub>REFIN</sub> ) { 1024 / 2048 }	+5,000V	+ 1/2 SCALE		
1000	0000	0001	+1*(V <sub>REFIN</sub> ) { 1/2048 }	+ 4.88mV	+ 1LSB		
1000	0000	0000	+1*(V <sub>REFIN</sub> ) { 0/2048 }	+ 0.000V	ZERO		
0111	1111	1111	$-1 \cdot (V_{REFIN}) \left\{ \frac{1}{2048} \right\}$	-4.88mV	- 1LSB		
0100	0000	0000	$-1*(V_{REFIN})$ $\left\{\frac{1024}{2048}\right\}$	~5.000V	- 1/2 SCALE		
0000	0000	0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{2048}{2048} \right\}$	- 10.000V	- FULL SCALE		

Table I. AD394 Bipolar Code Table

a bipolar analog input which results in two-quadrant multiplication. The AD395 can also operate as a standard unipolar DAC when a fixed dc reference is applied to V<sub>REFIN</sub>.

#### MULTIPLYING MODE

The figures below show the transfer function for each model. The diagrams indicate an area over which many different combinations of the reference input and digital input can result in a particular analog output voltage. The highlighted transfer line in each diagram indicates the transfer function if a fixed reference is at the input. The digital codes above each diagram indicate the mid and endpoints of each function. The relationship between the reference input ( $V_{\rm REFIN}$ ) the digital input code and the analog output is given in Tables I and II below. Note that the reference input signal sets the slope of the transfer function (and determines the full scale output at code 111 . . 111) while the digital input selects the horizontal position in each diagram.




Figure 3. AD395 as a Two-Quadrant Multiplier of Reference Input and Digital Input

DATA INPUT ANALOG OU			ANALOG OUTPUT	ANALOG OUTPUT	UT VOLTAGE V <sub>REFIN</sub> = + 10 VOLTS		
1111	1111	1111	$-1*(V_{REFIN})$ $\left\{\frac{4095}{4096}\right\}$	-9.9976V	-FULL SCALE - ILSB		
1000	0000	0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{2048}{4096} \right\}$	- 5.000V	- 1/2 SCALE		
0000	0000	0001	$-1 \cdot (V_{REFIN}) \left\{ \frac{1}{4096} \right\}$	- 2.44mV	- ILSB		
0000	0000	0000	$-1 \cdot (V_{REFIN}) \left\{ \frac{0}{4096} \right\}$	0.000V	ZERO		

Table II. AD395 Unipolar Code Table

### Digital Circuit Details—AD394/AD395

#### DATA AND CONTROL SIGNAL FORMAT

The AD394 and AD395 accept 12-bit parallel data in response to control signals  $\overline{CS1}$ - $\overline{CS4}$ . As detailed in Table III, the four chip select lines are used to address the DAC register of interest. It is permissible to have more than one chip select active at any time. If  $\overline{CS1}$ - $\overline{CS4}$  are all brought low coincident, all four DAC outputs will be updated to the value located on the data bus. All control inputs are level-triggered and may be hard-wired low to render any register (or group of registers) transparent.

CS1	CS2	CS3	CS4	Operation
1	1	1	1	All DACs Latched
0	1	1	1	Load DAC 1 From Data Bus
1	0	1	1	Load DAC 2 From Data Bus
1	1	0	1	Load DAC 3 From Data Bus
1	1	1	0	Load DAC 4 From Data Bus
0	0	0	0	All DACs Simultaneously Loaded

Table III. DAC Select Matrix




Figure 4. AD394 (Bipolar) Functional Block Diagram

#### TIMING

The AD394, AD395 control signal timing is very straightforward.  $\overline{\text{CS1}}$ - $\overline{\text{CS4}}$  must maintain a minimum pulsewidth of at least 170ns for a desired operation to occur. When loading data from a bus into a 12-bit wide data latch, the data must be stable for at least 150ns before returning CS to a high state. When the  $\overline{\text{CS}}$  is low, the data latch is transparent allowing the data at the input to propagate through to the DAC. Data can change immediately after the chip select returns high. DAC settling time is measured from the falling edge of the active chip select.





Table IV. AD394, AD395 Timing Specifications



NOTES TR = TF = 20ns, ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% to 90% of  $V_{00}$  (+5V TYP)
TIMING MEASUREMENT REFERENCE LEVEL IS  $(V_{00} + V_{00})/2$ 

WRITE MODE
G\$LOW, DAC RESPONDS TO
DATA BUS (db0-db11) INPUS
DATA BUS (db0-db11) INPUS
DATA BUS (db0-db11) INPUS
SERT WHEN G\$ ASSUMED
HIGH \$12TE.

Figure 5. Timing Diagram




Figure 6. AD395 (Unipolar) Functional Block Diagram

# AD394/AD395 — Analog Circuit Details

#### **GROUNDING RULES**

The AD394 and AD395 include two ground connections in order to minimize system accuracy degradation arising from grounding errors. The two ground pins are designated DGND (pin 17) and AGND (pin 23). The DGND pin is the return for the supply currents of the AD394, AD395 and serves as the reference point for the digital input thresholds. Thus DGND should be connected to the same ground as the circuitry which drives the digital inputs.

Pin 23, AGND, is the high-quality analog ground connection. This pin should serve as the reference point for all analog circuitry associated with the AD394, AD395. It is recommended that any analog signal path carrying significant currents have its own return connection to pin 23 as shown in Figure 7.




Figure 7. Recommended Ground Connections

Several complications arise in practical systems, particularly if the load is referred to a remote ground. These complications include dc gain errors due to wiring resistance between DAC and load, noise due to currents from other circuits flowing in power ground return impedances, and offsets due to multiple load currents sharing the same signal ground returns. While the DAC outputs are accurately developed between the output pin and pin 23 (AGND), delivering these signals to remote loads




Figure 8. Grounding Errors in Multiple-AD394, AD395 Systems

can be a problem. These problems are compounded if a current booster stage is used, or if multiple AD394, AD395 packages are used. Figure 8 illustrates the parasitic impedances which influence output accuracy.

An output buffer configured as a subtractor as shown in Figure 9 can greatly reduce these errors. First, the effects of voltage drops in wiring resistances is eliminated by sensing the voltage directly at the load with R4. The voltage drops caused by currents flowing through  $Z_{GA}$  are eliminated by sensing the remote ground directly with R3. Resistors R1 through R4 should be well matched in order to achieve maximum rejection of the voltage appearing across  $Z_{GA}$ . Resistors matched to within one percent (including the effects of  $R_{W2}$  and  $R_{W3}$ ) will reduce ground interaction errors by a factor of 100.




Figure 9. Use of Subtractor Amplifier to Preserve Accuracy

#### **OPERATION FROM ±12 VOLT SUPPLIES**

The AD394, AD395 may be used with  $\pm 12$  volt  $\pm 5\%$  power supplies if certain conditions are met. The most important limitation is the output swing available from the output op amps. These amplifiers are capable of swinging only as far as 3 volts from either supply. Thus, the normal  $\pm 10$  volt output range cannot be used. Changing the output scale is accomplished by changing the reference voltage. With a supply of  $\pm 11.4$  volts (5% less than  $\pm 12$ V), the output range is restricted to a maximum  $\pm 8.4$ V swing. It may be useful to scale the output at  $\pm 8.192$  volts (yielding a scale factor of 4 millivolts per LSB).

Figure 10 shows a suggested circuit to set up a ±8.192V output range. To help prevent poor gain drift due to possible mismatch between R<sub>IN</sub> and R<sub>THEVENIN</sub> of divider network it is recommended to buffer the potentiometer wiper voltage with an OP-07.




Figure 10. Connections for  $\pm 8.192V$  Full Scale (Recommended for  $\pm 12V$  Power Supplies)

#### POWER SUPPLY DECOUPLING

The power supplies used with the AD394, AD395 should be well filtered and regulated. Local supply decoupling consisting of a  $10\mu F$  tantalum capacitor in parallel with  $0.1\mu F$  ceramic is suggested. The decoupling capacitors should be connected between the AD394 supply pins and the AGND pin. If an output booster is used, its supplies should also be decoupled to the load ground.

#### IMPROVING FULL-SCALE STABILITY

In large systems using multiple DACs, it may be desirable for all devices to share a common reference. A precision reference can greatly improve system accuracy and temperature stability.

The AD2710 is a suitable reference source for such systems. It features a guaranteed maximum temperature coefficient of  $\pm$  1ppm/°C. The combination of the AD2710LN and AD394, AD395 shown in Figure 11 will yield a multiple-DAC system with maximum full-scale drift of  $\pm$ 6ppm/°C and excellent tracking.




Figure 11. Low Drift AD394, AD395 Configuration

## **Applications**

# INTERFACING THE AD394, AD395 TO MICROPROCESSORS

The AD394, AD395 control logic provides simple interface to microprocessors. The individual latches allow for multi-DAC interfacing to a single data bus.

#### **16-BIT PROCESSORS**

The AD394, AD395 are 12-bit resolution DAC systems and are easily interfaced to 16-bit wide data buses. Several possible addressing configurations exist.

In the circuit of Figure 12, a system write signal is used to control the decoded address lines and a 74LS139 decoder driven from the least significant address bits provides the active-low  $\overline{CS1}$  through  $\overline{CS4}$  signals. In the circuit of Figure 12, address lines A0 and A1 each select a single DAC of the four contained in the AD394 or AD395. The use of a separate address line for each DAC allows several DACs to be accessed simultaneously. The address lines are gated by the simultaneous occurrence of a system  $\overline{WR}$  and the appropriately decoded base address.

In the addressing scheme shown, A0 represents the least significant word address bit. Data may reside in either the 12MSBs (left-justified) or the 12LSBs (right-justified). Left justification is useful when the data word represents a binary fraction of full scale, while right-justified data usually represents an integer value between 0 and 4095.





Figure 12. AD394, AD395 16-Bit Bus Interface

#### 8-BIT PROCESSORS

The circuit of Figure 13 shows the general principles for connecting the AD394 or the AD395 to an 8-bit data bus. The 74LS244 buffers the data bus; its outputs are enabled when the DAC address appears on the address bus. The first byte sent to the DAC is loaded to the 74LS373 octal latch and, when the second byte is sent to the DAC, it is combined with the first byte to create a 12-bit word. The connections shown are for right-hand justified data.  $\overline{CS}$  and  $\overline{WR}$  inputs to the DAC are also gated, and when active, the DAC is loaded. Pull-up resistors at the output of the 74LS244 buffer ensure that the inputs to the DAC do not float at an ill-defined level when the DAC is not being addressed. This method of connecting 12-bit DACs to an 8-bit data bus is most cost effective when multiple DACs are utilized for 8-bit data bus applications.



NOTE: UNUSED HEX INVERTER INPUTS SHOULD BE TIED LOW. ALL OTHER GATE INPUTS SHOWN SHOULD BE TIED HIGH TO  $\pm50$  Through a  $10k\Omega$  resistor.

Figure 13. AD394, AD395 8-Bit Data Bus Interface

### AD394/AD395 — Applications

The functional density of the AD394 and AD395 permits complex analog functions to be produced under digital control, where board space requirements would otherwise be prohibitive. Multiple-output plotters, multi-channel displays and complex waveform generation and multiple programmable voltage sources can all be implemented with the AD394 or AD395 in a fraction of the space which would be needed if separate DACs were used.

# USING THE AD394 FOR ANALOG-TO-DIGITAL CONVERSION

Many systems require both analog output and analog input capability. While complete integrated circuit analog-to-digital converters (such as the AD574A) are readily available, the AD394 can be used as the precision analog section of an ADC if some external logic is available. Several types of analog-to-digital converters can be built with a DAC, comparator, and control logic, including staircase, tracking, and successive-approximation types. In systems which include a microprocessor, only a comparator must be added to the AD394 to accomplish the ADC function since the processor can perform the required digital operations under software control. A suitable circuit is shown in Figure 14. The AD311 comparator compares the unknown input voltage to one of the AD394 outputs for the analog-to-digital conversion, while the other three outputs are used as normal DACs. The diode clamp shown limits the voltage swing at the




Figure 14. Using One AD394 Output for A/D Conversion

comparator input and improves conversion speed. With careful layout, a new comparison can be performed in less than 15 microseconds, resulting in 12-bit successive approximation conversion in under 180 microseconds. The benefit of the AD394 in this application is that one ADC and three DACs can be implemented with only two IC packages (the AD394 and the comparator).

#### PROGRAMMABLE WINDOW COMPARATOR

The AD395 can be used to perform limit testing of responses to digitally-controlled input signals. For example, two DACs may be used to generate software-controlled test conditions for a component or circuit. The response to these input conditions can either be completely converted from analog to digital or simply tested against high and low limits generated by the two remaining DACs in the AD395.




Figure 15. Programmable Window Comparator Used in Power-Supply Testing

In the circuit of Figure 15, two AD311 voltage comparators are used within AD395 to test the output of a 5 volt power-supply regulator. The AD395 V<sub>OUT1</sub> output (through an appropriate current booster) drives the input to the regulator to simulate variations in input voltage. The output of the regulator is applied to comparators 1 and 2, with their outputs wire-ORed with LED indicators as shown. The test limits for each comparator are programmed by the AD395 V<sub>OUT2</sub> and V<sub>OUT3</sub> outputs. When the output of the device under test is within the limits, both comparators are off and D1 lights. If the output is above or below the limits, either D4 or D5 lights.

#### **AD395 AS A MULTIPLIER AND ATTENUATOR**

So far, it has been assumed that the reference voltage  $V_{REFIN}$  is fixed. In fact,  $V_{REFIN}$  can be any voltage within the range (-11V <  $V_{REFIN}$  < +11V). It can be negative, positive, sinusoidal or whatever the user prefers. This leads to the name "Multiplying D/A Converters" because the output voltage,  $V_{OUT}$ , is proportional to the product of the digital input word and the voltage at the  $V_{REFIN}$  terminal.

$$V_{OUT} = -1 \cdot (V_{REFIN}) \cdot \frac{D}{(4096)}$$
 (0

D is the fractional binary value of the digital word applied to the converter. The AD395 multiplies the digital input value by the analog input voltage at  $V_{REFIN}$  for any value of  $V_{REFIN}$  up to 22V p-p. This in itself is a powerful tool. Any applications requiring precision multiplication with minimal zero offset and very low distortion should consider the AD395 as a candidate. One popular use for AD395 is as a audio frequency attenuator. The audio signal is applied to the  $V_{REFIN}$  input and the attenuation code is applied to the DAC; the output voltage is the product of the two – an attenuated version of the input. The maximum attenuation range obtainable utilizing 12-bits is 4096:1 or 72db.




Figure 16. AD395 as a Multiplier or Attenuator



# μP-Compatible Multiplying Quad 14-Bit D/A Converter

**AD396** 

#### **FEATURES**

Four, Pre-Trimmed, 14-Bit CMOS DACs
Double Buffered for Simultaneous Update
Precision Output Amplifiers for Voltage Out
Full Four Quadrant Multiplication – Independently
Pinned Out DAC Reference
Monotonicity Guaranteed Over Full MIL Temp. Range
Low Power – 780mW Max
Small 28 Lead, Hermetic Double DIP Package
MIL-STD-883 Processing Available

#### PRODUCT DESCRIPTION

The AD396 is a high-speed microprocessor compatible Quad 14-bit digital-to-analog converter. The AD396 contains four 14-bit, low power multiplying digital-to-analog converters followed by precision voltage output amplifiers all in a compact 28-pin hybrid package. The design is based on a proprietary latched 14-bit CMOS DAC chip which reduces chip count and provides high reliability.

The AD396 (K, T) is laser-trimmed to  $\pm$  1LSB max differential and integral linearity, and to full-scale accuracy of  $\pm$  0.05 percent at 25°C. The high initial accuracy is made possible by the use of precision laser trimmed thin-film scaling resistors.

The individual DAC registers are accessed by the  $\overline{CS1}$  through  $\overline{CS4}$  control pins. These control signals allow any combination of the DAC select matrix to occur (see Table III). Once selected, the DAC is loaded with right-justified data in two bytes from an 8-bit data bus. Standard Chip Select and Memory Write logic is used to access the DACs. Address lines A0, and A1, control internal register loading and transfer.

The AD396 outputs ( $V_{REF}$  = +10V) provide a  $\pm$ 10V bipolar output range with positive-true offset binary input coding.

The AD396 is packaged in a 28-lead ceramic DIP package and is available for operation over the 0 to  $+70^{\circ}$ C and  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.


The AD396 is for systems requiring digital control of many analog voltages where board space is at a premium and low power consumption a necessity. Such applications include automatic test equipment, process controllers, and vector stroke displays.

#### PRODUCT HIGHLIGHTS

- 1. The AD396 offers a dramatic reduction in printed circuit board space in systems using multiple DACs.
- 2. The use of CMOS DACs provides low power consumption.
- Each DAC is independently addressable, providing a versatile control architecture for simple interface to microprocessors.
   All latch enable signals are level-triggered.
- 4. The output voltage is trimmed to a full-scale accuracy of ±0.05%. Settling time to ±1/2LSB is 15 microseconds

This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

#### **FUNCTIONAL BLOCK DIAGRAM**



- 5. Maximum gain TC of 5ppm/°C is achievable by the AD396.
- The monolithic CMOS DAC chips provide excellent linearity and guaranteed monotonicity over the full operating temperature range.
- 7. The 28-pin double-width hybrid package provides extremely high functional density.
- Four quadrant multiplication can be achieved simply by applying the appropriate input voltage signal to the selected DACs reference (V<sub>REFIN</sub>).
- 9. The AD396S, T features guaranteed accuracy and linearity over the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.
- MIL-STD-883 processing is available. See Analog Devices Military Data Sheet for further information.
- 11. Protection against power supply surges is included within the AD396.

# AD396 — SPECIFICATIONS ( $T_A = +25^{\circ}\text{C}$ , $V_{REFIN} = 10\text{V}$ , $V_S = \pm 15\text{V}$ unless otherwise specified)

Model	A	D396JD/SD <sup>1</sup>		A	AD396KD/TD <sup>1</sup>		
	Min	Тур	Max	Min	Тур	Max	Units
DATA INPUTS (Pins 1-16) <sup>2</sup> TTL or 5 Volt CMOS Compatible Input Voltage Bit ON (Logic "1") Bit OFF (Logic "0") Input Current	+2.4	±4	+ 5.5 + 0.8 ± 40	+2.4	±4	+ 5.5 + 0.8 ± 40	V V μΑ
RESOLUTION			14			14	Bits
OUTPUT Voltage Range <sup>3</sup> Current	5	± V <sub>REFIN</sub>	3	5	$\pm V_{REFIN}$		V mA
STATIC ACCURACY Gain Error Offset Bipolar Zero Integral Linearity Error <sup>5</sup> Differential Linearity Error		$\pm 0.05$ $\pm 0.025$ $\pm 0.025$ $\pm 1$ $\pm 1/2$	± 0.1 ± 0.05 ± 2 ± 1		$\pm 0.025$ $\pm 0.012$ $\pm 0.012$ $\pm 1/2$ $\pm 1/2$	± 0.05 ± 0.025 ± 1 ± 1	% of FSR <sup>4</sup> % of FSR % of FSR LSB LSB
TEMPERATURE PERFORMANCE Gain Drift Offset Drift Integral Linearity Error <sup>5</sup> 0 to +70°C		± 1	± 10 ± 10 ± 2		± 1/2	±5 ±5 ±1	ppm FSR/°C ppm FSR/°C LSB
- 55°C to + 125°C Differential Linearity Error	MONO	±2 FONICITY GUA	±4 RANTEED	I OVER FULI	± 1 TEMPERATU	±2 RERANGE	LSB
REFERENCE INPUTS Input Resistance Voltage Range	5 -11		25 +11	5 -11		25 +11	kΩ V
DYNAMIC PERFORMANCE Settling Time (to $\pm$ 1/2LSB) $V_{REFIN} = + 10V$ , Change All Digital Inputs from $+ 5.0V$ to $0V$ $V_{REFIN} = 0$ to $5V$ Step,		10	15		10	15	μs
All Digital Inputs = 0V Reference Feedthrough Error <sup>6</sup> Digital-to-Analog Glitch Impulse <sup>7</sup> Crosstalk		10 5 250	15		10 5 250	15	μs mV p-p nV-sec
Digital Input (Static) <sup>8</sup> Reference <sup>9</sup>		1/2 4.0			1/2 4.0		LSB mVp-p
POWER REQUIREMENTS Supply Voltage <sup>10</sup> Current (All Digital Inputs 0V or +5V)	± 13.5		± 16.5	±13.5	·	± 16.5	v
+ V <sub>S</sub> - V <sub>S</sub> Power Dissipation		20 18 570	28 22 780		20 18 570	28 22 780	mA mA mW
POWER SUPPLY GAIN SENSITIVITY + V <sub>S</sub> - V <sub>S</sub>		0.002 0.0025	0.006 0.006		0.002 0.0025	0.006 0.006	%FS/% %FS/%
TEMPERATURE RANGE Operating (Full Specifications) J, K S, T Storage	0 -55 -65		+70 +125 +150	0 -55 -65		+ 70 + 125 + 150	° ° °

#### NOTES

<sup>&</sup>lt;sup>1</sup>AD396S and T grades are available to MIL-STD-883, Method 5008, Class B.

<sup>\*</sup>AD3905 and 1 grades are available to MIL-511-605, method 1906, Glass D.

\*Timing specifications appear in Table IV and Figure 3.

\*Code tables and graphs appear on Theory of Operation page.

\*FSR means Full Scale Range and is equal to 20V for a ± 10V bipolar range.

\*Integral nonlinearity is a measure of the maximum deviation from a straight line passing though the endpoints of the DAC transfer function.

<sup>&</sup>lt;sup>6</sup>For AD396 (bipolar), DAC register loaded with 10 0000 0000, V<sub>REFIN</sub> = 20V p-p, 60 and 400Hz. <sup>7</sup>This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified

as the area of the glitch in nVs and is measured with  $V_{REFIN} = AGND$ .

\*Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from  $V_{OUTMIN}$  to  $V_{OUTMAX}$ 

into a  $2k\Omega$  load by means of varying the digital input code.

Reference crosstalk is defined as the change in any one output as a result of any other output being driven from  $V_{OUTMIN}$  to  $V_{OUTMIN}$  (0.0kHz).

into a  $2k\Omega$  load by means of varying the amplitude of the reference signal. <sup>10</sup>The AD396 can be used with supply voltages as low as  $\pm$  11.4V. See Figure 7 of the full data sheet.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

$+V_S$ to DGND0.3V to $+17V$
$-V_S$ to DGND +0.3V to $-17V$
Digital Inputs (Pins 1-16) to DGND $\dots -0.3V$ to $+7V$
$V_{REFIN}$ to DGND
AGND to DGND +0.3V to + $V_S$
Analog Outputs (Pins 18, 21, 24, 27)
Indefinite Short to AGND or DGND

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ORDERING GUIDE

Model	Temperature Range	Gain Error	Linearity Error T <sub>min</sub> -T <sub>max</sub>	Package Option*
AD396JD	0 to +70°C	± 16LSB	±2LSB	DH-28A
AD396KD	0 to +70°C	±8LSB	±1LSB	DH-28A
AD396SD	-55°C to +125°C	± 16LSB	±2LSB	DH-28A
AD396TD	-55°C to +125°C	±8LSB	± 1LSB	DH-28A

\*DH-28A = Bottom Brazed Ceramic DIP. For outline information see Package Information section.

#### CAUTION: .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

Momentary Short to  $\pm V_S$ 



#### PIN CONFIGURATION

1		7
DB7 1	•	28 V <sub>REFIN1</sub>
DB6 2		27 V <sub>OUT1</sub>
DB5 3		26 + 15V
DB4 4		25 V <sub>REFIN2</sub>
DB3 5		24 V <sub>OUT2</sub>
DB2 6	AD396 TOP VIEW	23 AGND
DB1 7	(Not to Scale)	22 V <sub>REFIN3</sub>
?B0 8		21 V <sub>OUT3</sub>
A1 9		20 –15V
A0 10		19 V <sub>REFIN4</sub>
WR 11		18 V <sub>OUT4</sub>
NC 12		17 DGND
CS1 13		16 CS4
CS2 14		15 CS3

PIN	FUNCTION	DESCRIPTION
1	DB7	DATA BIT 7
2	DB6	DATA BIT 6
3	DB5	DATA BIT 5/DATA BIT 13 (DAC MSB)
4	DB4	DATA BIT 5/DATA BIT 12
5	DB3	DATA BIT 3/DATA BIT 11
6	DB2	DATA BIT 2/DATA BIT 10
7	DB1	DATA BIT 1/DATA BIT 9
8	DB0	DATA BIT 0/DATA BIT 8
9	A1	ADDRESS LINE 0
10	A0	ADDRESS LINE 1
11	WR	WRITE INPUT. ACTIVE LOW
12	NC	NO CONNECTION
13	CS1	CHIP SELECT DAC 1. ACTIVE LOW
14	CS2	CHIP SELECT DAC 2. ACTIVE LOW
15	CS3	CHIP SELECT DAC 3. ACTIVE LOW
16	CS4	CHIP SELECT DAC 4. ACTIVE LOW
17	DGND	DIGITAL GROUND
18	V <sub>OUT4</sub>	DAC 4 VOLTAGE OUTPUT
19	V <sub>REFIN4</sub>	DAC 4 REFERENCE INPUT
20	- 15V	- 15V SUPPLY INPUT
21	Vouts	DAC 3 VOLTAGE OUTPUT
22	V <sub>REFIN3</sub>	DAC 3 REFERENCE INPUT
23	AGND	ANALOG GROUND
24	Voutz	DAC 2 VOLTAGE OUTPUT
25	V <sub>REFIN2</sub>	DAC 2 REFERENCE INPUT
26	+ 15V	+ 15V SUPPLY INPUT
27	Vouti	DAC 1 VOLTAGE OUTPUT
28	V <sub>REFIN1</sub>	DAC 1 REFERENCE INPUT

## **Theory of Operation**

The AD396 quad DAC provides four-quadrant multiplication. It is a hybrid comprised of four monolithic 14-bit CMOS multiplying DACs and eight precision output amplifiers. Each of the four independent-buffered channels has an independent reference input capable of accepting a separate dc or ac signal for multiplying or for function generation applications. The CMOS DACs act as digitally programmable attenuators when used with a varying input signal or, if used with a fixed dc reference, the DAC would act as a standard bipolar output DAC. In addition, each DAC has data latches to buffer the converter when connected to a microprocessor data bus.

#### MULTIPLYING MODE

Figure 1 shows the transfer function for the AD396. The diagram indicates an area over which many different combinations of the reference input and digital input can result in a particular analog output voltage. The highlighted transfer line in the diagram indicates the transfer function for a fixed reference at the input.




Figure 1. AD396 as a Four-Quadrant Multiplier of Reference Input and Digital Input

### AD396

The digital codes above the diagram indicates the mid and endpoints of the function. The relationship between the reference input ( $V_{REFIN}$ ), the digital input code, and the analog output is given in Table I below. Note that the reference input signal sets the slope of the transfer function (and determines the full-scale output at code 111..111) while the digital input selects the horizontal position in each diagram.

Table I. AD396 Bipolar Code Table

DAT	A INPU	т	ANALOG OUTPUT	ANALOG OUTPUT VOLTAGE (V <sub>REFIN</sub> = +10 VOLTS)
1111	1111	1111 11	$+1 \cdot (V_{REFIN}) \left\{ \frac{8191}{8192} \right\}$	+9.9988V
1100	0000	0000 00	$+1 \cdot (V_{REFIN}) \left\{ \frac{4096}{8192} \right\}$	+ 5.000V
1000	0000	0000 01	$+1 \cdot (V_{REFIN}) \left\{ \frac{1}{8192} \right\}$	+ 1.22mV
1000	0000	0000 00	$+1 \cdot (V_{REFIN}) \left\{ \frac{0}{8192} \right\}$	+0.000V
0111	1111	1111 11	$-1 \cdot (V_{REFIN}) \left\{ \frac{1}{8192} \right\}$	- 1.22mV
0100	0000	0000 00	$-1 \cdot (V_{REFIN}) \left\{ \frac{4096}{8192} \right\}$	- 5.000V
0000	0000	0000 00	$-1 \bullet (V_{REFIN}) \left\{ \frac{8192}{8192} \right\}$	- 10.000V

#### DATA AND CONTROL SIGNAL FORMAT

The AD396 accepts 14-bit data by loading two separate input registers off an 8-bit data bus, and then loading the internal DAC register. The LS (least significant) register is loaded with the bottom 8-bits of the 14-bit word by selecting the appropriate address lines (see Table II). The MS (most significant) register is loaded with the top 6-bits in a similar manner. The  $\overline{CS}$  and  $\overline{WR}$  line must also be asserted to load the registers. The internal DAC register can then be loaded with the 14-bit data word. The appropriate DAC or  $\overline{DACs}$  are selected by asserting  $\overline{CS1}$ - $\overline{CS4}$  (see Table III). If  $\overline{CS1}$ - $\overline{CS4}$  are all brought low coincidentally, all four DAC outputs will be updated to the value located in the DAC register. When  $A_1$  = 0 and  $A_0$  = 0 all DAC registers are transparent so by placing all 0s or 1s on the data inputs the user can load the DACs to zero or full scale in one write operation. This provides simple system calibration.

Table II. Truth Table


WR	CS	A1	A0	Function
X	1	X	X	Device not selected
1	x	x	X	No data transfer
0	0	0	0	DAC loaded directly from Data Bus
0	0	0	1	MS Input Register loaded from Data Bus
0	0	1	0	LS Input Register loaded from Data Bus
0	0	1	1	DAC Register loaded from Input Registers.

Table III. DAC Select Matrix

CS1	CS2	CS3	CS4	Operation
1	1	1	1	All DACs Latched
0	1	1	1	Load DAC 1 From Data Register
1	0	1	1	Load DAC 2 From Data Register
1	1	0	1	Load DAC 3 From Data Register
1	1	1	0	Load DAC 4 From Data Register
0	0	0	0	All DACs Simultaneously Loaded

#### **TIMING**

The AD396 timing is shown in Figure 2, and has restrictions as stated in Table IV.  $\overline{WR}$  must maintain a minimum pulse width of 240ns for desired operation to occur. When loading data in from the data bus, data must be stable for at least 180ns before returning  $\overline{WR}$  to a high state. The Data must be held constant for at least 30ns after  $\overline{WR}$  goes high to assure latching of valid data. DAC settling time is measured from the falling edge of the  $\overline{WR}$  command.



NOTES 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. t,=t,=20ns. 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{pl}+V_{c}}{2}$ 

Figure 2. AD396 Timing Diagram

Table IV. Timing Characteristics

Parameter	Limit at T <sub>A</sub> =25°C	Limit at T <sub>A</sub> =0 to +70°C	Limit at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	Address Valid to Write Setup Tim
t <sub>2</sub>	0	0	0	ns min	Address Valid to Write Hold Tim
t <sub>3</sub>	140	160	180	ns min	Data Setup Time
t <sub>4</sub>	20	20	30	ns min	Data Hold Time
t <sub>5</sub>	0	0	0	ns min	Chip Select to Write Setup Time
t <sub>6</sub>	0	0	0	ns min	Chip Select to Write Hold Time
t <sub>7</sub>	170	200	240	ns min	Write Pulse Width



# **DACPORT Low Cost, Complete** μP-Compatible 8-Bit DAC

AD557

#### **FEATURES**

Complete 8-Bit DAC Voltage Output - 0 to 2.56V

Internal Precision Band-Gap Reference Single-Supply Operation: +5V (±10%)

**Full Microprocessor Interface** 

Fast: 1µs Voltage Settling to ±1/2LSB

Low Power: 75mW No User Trims Required

**Guaranteed Monotonic Over Temperature** 

All Errors Specified Tmin to Tmax

Small 16-Pin DIP or 20-Pin PLCC Package

**Low Cost** 

#### PRODUCT DESCRIPTION


The AD557 DACPORT<sup>TM</sup> is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The low cost and versatility of the AD557 DACPORT are the result of continued development in monolithic bipolar technologies.

The complete microprocessor interface and control logic is implemented with integrated injection logic (I<sup>2</sup>L), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range, while laser-wafer trimming of these thin-film resistors permits absolute calibration at the factory to within ±2.5LSB; thus, no user-trims for gain or offset are required. A new circuit design provides voltage settling to  $\pm 1/2$ LSB for a full-scale step in 800ns.

The AD557 is available in two package configurations. The AD557JN is packaged in a 16-pin plastic, 0.3"-wide DIP. For surface mount applications, the AD557JP is packaged in a 20-pin JEDEC standard PLCC. Both versions are specified over the operating temperature range of 0 to  $+70^{\circ}$ C.

#### FUNCTIONAL BLOCK DIAGRAM




#### PRODUCT HIGHLIGHTS


- 1. The 8-bit I<sup>2</sup>L input register and fully microprocessorcompatible control logic allow the AD557 to be directly connected to 8- or 16-bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
- 2. The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory. Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
- 3. The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source
- 4. The AD557 is designed and specified to operate from a single +4.5V to +5.5V power supply.
- 5. Low digital input currents, 100µA max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible.
- 6. The single-chip, low power I<sup>2</sup>L design of the AD557 is inherently more reliable than hybrid multichip or conventional single-chip bipolar designs.

# AD557 — SPECIFICATIONS (@ $\tau_A = +25c$ , $v_{cc} = +5v$ unless otherwise specified)

		AD557J		
Model	Min	Тур	Max	Units
RESOLUTION			8	Bits
RELATIVE ACCURACY <sup>1</sup>				
0 to + 70°C		± 1/2	1	LSB
OUTPUT	<del>                                     </del>			
Ranges	1	0 to + 2.50	6	l v
Current Source	+ 5	0 10 1 2.50	J	mA.
Sink	1	Internal Pas	sive	
	İ	Pull-Down t		ì
OUTPUT SETTLING TIME <sup>3</sup>	<b>†</b>	0.8	1.5	μs
FULL SCALE ACCURACY4		~		
@25°C		±1.5	± 2.5	LSB
T <sub>min</sub> to T <sub>max</sub>	1	± 2.5	± 4.0	LSB
ZERO ERROR	<del>                                     </del>		<u> </u>	Lob
@25℃			. •	1
$T_{\min}$ to $T_{\max}$	1		±1	LSB
	<del> </del>		±3	LSB
MONOTONICITY <sup>5</sup>				1
T <sub>min</sub> to T <sub>max</sub>		Guaranteed		
DIGITAL INPUTS	1			1
$T_{min}$ to $T_{max}$	l			1
Input Current	l		± 100	μA
Data Inputs, Voltage	ł			
Bit On - Logic "1"	2.0			V
Bit On - Logic "0"	0		0.8	V
Control Inputs, Voltage				Į.
On - Logic "1"	2.0			V
On – Logic "0"	0		0.8	V
Input Capacitance	<u> </u>	4		pF
TIMING <sup>6</sup>	l			
tw Strobe Pulse Width	225			ns
T <sub>min</sub> to T <sub>max</sub>	300			ns
t <sub>DH</sub> Data Hold Time	10			ns
T <sub>min</sub> to T <sub>max</sub>	10			ns
t <sub>DS</sub> Data Setup Time	225			ns
T <sub>min</sub> to T <sub>max</sub>	300			ns
POWER SUPPLY	1			l
Operating Voltage Range (V <sub>CC</sub> )	1			1
2.56 Volt Range	+4.5		+5.5	V
Current (I <sub>CC</sub> )	1	15	25	mA
Rejection Ratio	ļ		0.03	%/%
POWER DISSIPATION, $V_{CC} = 5V$	<u> </u>	75	125	mW
OPERATING TEMPERATURE RANGE	0		+ 70	°C

#### PIN CONFIGURATIONS





#### **ORDERING GUIDE**

Model	Package Option*	Temperature
AD557JN	Plastic (N-16)	0 to +70°C
AD557JP	PLCC (P-20A)	0 to +70°C

\*N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the offset to the full scale of the device. See "Measuring Offset Error" on AD558 data sheet.

<sup>2</sup>Passive pull-down resistance is  $2k\Omega$ .

<sup>3</sup>Settling time is specified for a positive-going full-scale step to  $\pm$  1/2LSB. Negative-going steps to zero are slower, but can be improved with an external pull-down.

<sup>4</sup>The full-scale output voltage is 2.55V and is guaranteed with a +5V supply. <sup>5</sup>A monotonic converter has a maximum differential linearity error of  $\pm$  1LSB.

<sup>6</sup>See Figure 7.

Specifications shown in **boldface** are tested on all production units at final electrical test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

$V_{CC}$ to Ground
Digital Inputs (Pins 1-10) 0 to +7.0V
V <sub>OUT</sub> Indefinite Short to Ground
Momentary Short to V <sub>CC</sub>
Power Dissipation
Storage Temperature Range
N/P (Plastic) Packages25°C to +100°C
Lead Temperature (soldering, 10 sec) 300°C

#### Thermal Resistance

Junction to Ambient/Junction to Case N/P (Plastic) Packages . . . . . . . . . . . . . . 140/55°C/W

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CIRCUIT DESCRIPTION

The AD557 consists of four major functional blocks fabricated on a single monolithic chip (see Figure 1). The main D/A converter section uses eight equally weighted laser-trimmed current sources switched into a silicon-chromium thin-film R/2R resistor ladder network to give a direct but unbuffered 0mV to 400mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.




Figure 1. Functional Block Diagram

The high-speed output buffer amplifier is operated in the noninverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin film laser trimmed to match and track the DAC resistors and to assure precise initial calibration of the output range, 0V to 2.56V. The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2V and thus, unlike 6.3V temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low power, small geometry and high speed are advantages of the  $\rm I^2L$  design as applied to this section.  $\rm I^2L$  is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a  $\mu P$  or data bus, wiring  $\overline{\rm CS}$  and  $\overline{\rm CE}$  to ground renders the latches "transparent" for direct DAC access.

Di	Output			
Binary	Hexadecimal	Decimal	Voltage	
0000 0000	00	0	0	
0000 0001	01	1	0.010V	
0000 0010	02	2	0.020V	
0000 1111	0F	15	0.150V	
0001 0000	10	16	0.160V	
0111 1111	7F	127	1.270V	
1000 0000	80	128	1.280V	
1100 0000	C0	192	1.920V	
1111 1111	FF	255	2.55V	

#### **CONNECTING THE AD557**

The AD557 has been configured for low cost and ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision to be made by the user is whether the output range desired is unipolar or bipolar. Clean circuit board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.

#### UNIPOLAR 0 TO +2.56V OUTPUT RANGE

Figure 2 shows the configuration for the 0 to +2.56V full-scale output range. Because of its precise factory calibration, the AD557 is intended to be operated without user trims for gain and offset; therefore, no provisions have been made for such user trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with V<sub>OUT</sub> SENSE will increase the output range. Note that decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.




Figure 2. 0 to 2.56V Output Range

#### BIPOLAR -1.28V TO +1.28V OUTPUT RANGE

The AD557 was designed for operation from a single power supply and is thus capable of providing only a unipolar 0 to  $\pm 2.56$ V output range. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 3 shows how a  $\pm 1.28$ V output range may be achieved when a -5V power supply is available. The offset is provided by the AD589 precision 1.2V reference which will operate from a  $\pm 5$ V supply. The AD711 output amplifier can provide the necessary  $\pm 1.28$ V output swing from  $\pm 5$ V supplies. Coding is complementary offset binary.




Figure 3. Bipolar Operation of AD557 from  $\pm 5V$  Supplies

### **AD557** — Applications

#### **GROUNDING AND BYPASSING**

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD557 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.

The AD557 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 4 shows how the ground connections should be made.




Figure 4. Recommended Grounding and Bypassing

It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD557, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD557, it is recommended that analog common be selected.

#### USING A "FALSE" GROUND

Many applications, such as disk drives, require servo control voltages that swing on either side of a "false" ground. This ground is usually created by dividing the +12V supply equally and calling the midpoint voltage "ground."

Figure 5 shows an easy and inexpensive way to implement this. The AD586 is used to provide a stable 5V reference from the system's +12V supply. The op amp shown likewise operates from a single (+12V) supply available in the system. The resulting output at the  $V_{OUT}$  node is  $\pm 2.5V$  around the "false" ground point of 5V. AD557 input code vs.  $V_{OUT}$  is shown in Figure 6.




Figure 5. Level Shifting the AD557 Output Around a "False" Ground

#### TIMING AND CONTROL

The AD557 has data input latches that simplify interface to 8- and 16-bit data buses. These latches are controlled by Chip Enable  $(\overline{CE})$  and Chip Select  $(\overline{CS})$  inputs.  $\overline{CE}$  and  $\overline{CS}$  are internally "NORed" so that the latches transmit input data to the DAC section when both  $\overline{CE}$  and  $\overline{CS}$  are at Logic "0". If the application does not involve a data bus, a "00" condition allows for direct operation of the DAC. When either  $\overline{CE}$  or  $\overline{CS}$  go to Logic "1," the input data is latched into the registers and held until both  $\overline{CE}$  and  $\overline{CS}$  return to "0." (Unused  $\overline{CE}$  or  $\overline{CS}$  inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

Input Data	CE	CS	DAC Data	Latch Condition
0	0	0	0	"transparent"
1	0	0	1	"transparent"
0	1	0	0	latching
1	1	0	1	latching
0	ő	J 5	0	latching
1	0	] [	1	latching
X	1	x	previous data	latched
X	Х	1	previous data	latched

Notes: X = Does not matter

| = Logic Threshold at Positive-Going Transition

Table I. AD557 Control Logic Truth Table




Figure 6. AD557 Input Code vs. Level Shifted Output in "False" Ground Configuration

In a level-triggered latch such as that used in the AD557, there is an interaction between the data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD557 is tested with  $T_{\rm DS}=T_{\rm W}\!=\!225{\rm ns}$  at 25°C and 300ns at  $T_{\rm min}$  and  $T_{\rm max}$ , with  $T_{\rm DH}\!=\!10{\rm ns}$  at all temperatures. Failure to comply with these specifications may result in data not being latched properly.

Figure 7 shows the timing for the data and control signals,  $\overline{\text{CE}}$  and  $\overline{\text{CS}}$  are identical in timing as well as in function.




Figure 7. AD557 Timing



# 

**AD558** 

#### **FEATURES**

Complete 8-Bit DAC

Voltage Output — 2 Calibrated Ranges Internal Precision Band-Gap Reference Single-Supply Operation: +5V to +15V Full Microprocessor Interface

Fast: 1µs Voltage Settling to ±1/2LSB

Low Power: 75mW No User Trims

Guaranteed Monotonic Over Temperature All Errors Specified T<sub>min</sub> to T<sub>max</sub> Small 16-Pin DIP and 20-Pin PLCC Packages Single Laser-Wafer-Trimmed Chip for Hybrids

Single Laser-Wafer-Trin Low Cost

MIL-STD-883 Compliant Versions Available

#### PRODUCT DESCRIPTION


The AD558 DACPORT<sup>TM</sup> is a complete voltage-output 8-bit digital-to-analog converter, including output amplifier, full microprocessor interface and precision voltage reference on a single monolithic chip. No external components or trims are required to interface, with full accuracy, an 8-bit data bus to an analog system.

The performance and versatility of the DACPORT is a result of several recently-developed monolithic bipolar technologies. The complete microprocessor interface and control logic is implemented with integrated injection logic (I<sup>2</sup>L), an extremely dense and low-power logic structure that is process-compatible with linear bipolar fabrication. The internal precision voltage reference is the patented low-voltage band-gap circuit which permits full-accuracy performance on a single +5V to +15V power supply. Thin-film silicon-chromium resistors provide the stability required for guaranteed monotonic operation over the entire operating temperature range (all grades), while recent advances in laser-wafer-trimming of these thinfilm resistors permit absolute calibration at the factory to within ±1LSB; thus no user-trims for gain or offset are required. A new circuit design provides voltage settling to ±1/2LSB for a full-scale step in 800ns.

The AD558 is available in four performance grades. The AD558J and K are specified for use over the 0 to +70°C temperature range, while the AD558S and T grades are specified for -55°C to +125°C operation. The "J" and "K" grades are available either in 16-pin plastic (N) or hermetic ceramic (D) DIPS. They are also available in 20-pin JEDEC standard PLCC packages. The "S" and "T" grades are available in the 16-pin hermetic ceramic DIP package.

DACPORT is a trademark of Analog Devices, Inc.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- The 8-bit I<sup>2</sup>L input register and fully microprocessorcompatible control logic allow the AD558 to be directly connected to 8- or 16-bit data buses and operated with standard control signals. The latch may be disabled for direct DAC interfacing.
- The laser-trimmed on-chip SiCr thin-film resistors are calibrated for absolute accuracy and linearity at the factory.
   Therefore, no user trims are necessary for full rated accuracy over the operating temperature range.
- The inclusion of a precision low-voltage band-gap reference eliminates the need to specify and apply a separate reference source.
- 4. The voltage-switching structure of the AD558 DAC section along with a high-speed output amplifier and laser-trimmed resistors give the user a choice of 0V to +2.56V or 0V to +10V output ranges, selectable by pin-strapping. Circuitry is internally compensated for minimum settling time on both ranges; typically settling to ±1/2LSB for a full-scale 2.55 volt step in 800ns.
- 5. The AD558 is designed and specified to operate from a single +4.5V to +16.5V power supply.
- Low digital input currents, 100μA max, minimize bus loading. Input thresholds are TTL/low voltage CMOS compatible over the entire operating V<sub>CC</sub> range.
- All AD558 grades are available in chip form with guaranteed specifications from +25°C to T<sub>max</sub>. MIL-STD-883, Class B visual inspection is standard on Analog Devices bipolar chips. Contact the factory for additional chip information.
- The AD558 is available in versions compliant with MIL-STD-883. Refer to Analog Devices Military Products Databook or current AD588/883B data sheet for detailed specifications.

<sup>\*</sup>Protected by U.S. Patent Nos. 3,887,863; 3,685,045; 4,323,795; Patents Pending.

# AD558 — SPECIFICATIONS (@ $T_A = +25^{\circ}\text{C}$ , $V_{\text{CC}} = +5\text{V to } +15\text{V unless otherwise specified}$ )

Mi RESOLUTION  RELATIVE ACCURACY <sup>2</sup> 0 to + 70°C -55°C to + 125°C  OUTPUT Ranges <sup>3</sup> Current Source Sink	0 to + 0 to +	8 ± 1/2  - 2.56 - 10 - 10 Ground  1.5	<b>Min</b> +5	0 to +2.5 0 to +10 Internal I Pull-Dow	Max 8 ±1/4	<b>Min</b> +5	0 to + 2.5 0 to + 10 Internal I	Max  8  ± 1/2  ± 3/4  66  Passive	Min + 5	0 to +2.5 0 to +10 Internal I	Max  8  ±1/4 ±3/8	Units Bits  LSB LSB V V mA
RELATIVE ACCURACY <sup>2</sup> 0 to + 70°C - 55°C to + 125°C  OUTPUT Ranges <sup>3</sup> Current Source Sink  OUTPUT SETTLING TIME <sup>5</sup> 0 to 2.56 Volt Range 0 to 10 Volt Range  FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	0 to + Interr Pull-1	±1/2  2.56 -10  nal Passive Down to Ground <sup>4</sup> 1.5  3.0  ±1.5	+5	0 to + 10  Internal I Pull-Dov	±1/4 66 Passive on to Ground	+5	0 to + 10	± 1/2 ± 3/4	+5	0 to + 10	±1/4 ±3/8	LSB LSB V
0 to + 70°C - 55°C to + 125°C  OUTPUT Ranges³  Current Source Sink  OUTPUT SETTLING TIME³ 0 to 2.56 Volt Range 0 to 10 Volt Range  Total 10 Volt Range  FULL SCALE ACCURACY6 @25°C Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY7 Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax	0 to + Interr Pull-1	2.56 -10 nal Passive Down to Ground <sup>4</sup> 1.5 3.0	+5	0 to + 10  Internal I Pull-Dov	Passive	+5	0 to + 10	±3/4	+5	0 to + 10	±3/8	U V V
-55°C to + 125°C  OUTPUT Ranges³  Current Source Sink  OUTPUT SETTLING TIME³ 0 to 2.56 Volt Range 0 to 10 Volt Range⁴  FULL SCALE ACCURACY6 @25°C Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY7 Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax	0 to + Interr Pull-1	2.56 -10 nal Passive Down to Ground <sup>4</sup> 1.5 3.0	+5	0 to + 10  Internal I Pull-Dov	Passive	+5	0 to + 10	±3/4	+5	0 to + 10	±3/8	U V V
OUTPUT Ranges³  Current Source Sink  OUTPUT SETTLING TIME⁵ Oto 2.56 Volt Range Oto 10 Volt Range⁴  FULL SCALE ACCURACY6 @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY7 T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	0 to + Interr Pull-1	-10 nal Passivė Down to Ground <sup>4</sup> 1.5 3.0  ±1.5	+5	0 to + 10  Internal I Pull-Dov	Passive on to Ground	+5	0 to + 10	6 Passive	+5	0 to + 10	6	v v
Ranges³  Current Source Sink  OUTPUT SETTLING TIME³ 0 to 2.56 Volt Range 0 to 10 Volt Range*  FULL SCALE ACCURACY6 @25°C Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY7 Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax	0 to + Interr Pull-1	-10 nal Passivė Down to Ground <sup>4</sup> 1.5 3.0  ±1.5	+5	0 to + 10  Internal I Pull-Dov	Passive on to Ground	+5	0 to + 10	Passive	+5	0 to + 10		v
Current Source Sink  OUTPUT SETTLING TIME <sup>5</sup> 0 to 2.56 Volt Range 0 to 10 Volt Range  FULL SCALE ACCURACY @25°C Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax	0 to + Interr Pull-1	-10 nal Passivė Down to Ground <sup>4</sup> 1.5 3.0  ±1.5	+5	0 to + 10  Internal I Pull-Dov	Passive on to Ground	+5	0 to + 10	Passive	+5	0 to + 10		v
Sink  OUTPUT SETTLING TIME <sup>5</sup> 0 to 2.56 Volt Range 0 to 10 Volt Range <sup>4</sup> FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	Interr Pull-1	nal Passive Down to Ground <sup>4</sup> 1.5  3.0  ±1.5	+5	Internal l Pull-Dov	n to Ground	+5	Internal l		+5		Dansima	1 '
Sink  OUTPUT SETTLING TIME <sup>5</sup> 0 to 2.56 Volt Range 0 to 10 Volt Range <sup>4</sup> FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	Interr Pull-1	1.5 3.0 ±1.5	+5	Pull-Dov	n to Ground	+5			+5	Internal I	Dannissa	mA
OUTPUT SETTLING TIME <sup>5</sup> 0 to 2.56 Volt Range 0 to 10 Volt Range <sup>6</sup> FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	Pull-1	1.5 3.0 ±1.5		Pull-Dov	n to Ground	ļ				Internal l	Dannissa	1
0 to 2.56 Volt Range 0 to 10 Volt Range*  FULL SCALE ACCURACY* @25°C Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY7 Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax	0.8	1.5 3.0 ±1.5		0.8		<del> </del>	Pull-Dov					1.
0 to 2.56 Volt Range 0 to 10 Volt Range <sup>6</sup> FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>		3.0 ±1.5			1.5	1		n to Ground		Pull-Dov	n to Ground	
0 to 10 Volt Range <sup>4</sup> FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>		3.0 ±1.5	-		1.5	1			1			İ
FULL SCALE ACCURACY <sup>6</sup> @25°C T <sub>min</sub> to T <sub>max</sub> ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	2.0	±1.5	-	2.0		}	0.8	1.5	1	0.8	1.5	μs
@25°C Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY <sup>7</sup> Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax			1		3.0	<u> </u>	2.0	3.0	L	2.0	3.0	μs
Tmin to Tmax  ZERO ERROR @25°C Tmin to Tmax  MONOTONICITY <sup>7</sup> Tmin to Tmax  DIGITAL INPUTS Tmin to Tmax									1			1
ZERO ERROR @25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>		±2.5	1		±0.5	1		±1.5			±0.5	LSB
@25°C T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>			1		± 1	1		±2.5	ļ		±1	LSB
T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS  T <sub>min</sub> to T <sub>max</sub>			<b>†</b>			T						
T <sub>min</sub> to T <sub>max</sub> MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS  T <sub>min</sub> to T <sub>max</sub>		±1	1		± 1/2	1		±1	l		± 1/2	LSB
MONOTONICITY <sup>7</sup> T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS  T <sub>min</sub> to T <sub>max</sub>		±2	Ì		±1	1		±2	l		±1	LSB
T <sub>min</sub> to T <sub>max</sub> DIGITAL INPUTS  T <sub>min</sub> to T <sub>max</sub>			1									<b>—</b>
DIGITAL INPUTS T <sub>min</sub> to T <sub>max</sub>	Guar	anteed	)	Guarante	ed	1	Guarante	ed	l	Guarante	ed	[
T <sub>min</sub> to T <sub>max</sub>			+			+			<del> </del>			<del> </del>
			1			1			[			ļ
		± 100	1		± 100	1		±100	i		100	μА
Data Inputs, Voltage		± 100	1		1.100	1		± 100	İ		100	μΛ.
Bit On – Logic "1" 2.0			2.0			2.0			2.0			l v
Bit On – Logic "0"		0.8	0			0			0			l v
Control Inputs, Voltage		0.0	ľ			ľ			١			1
On-Logic "1" 2.0			2.0			2.0			2.0			l v
On-Logic "0"		0.8	0		0.8	0		0.8	0		0.8	v
Input Capacitance	4	0.0	ľ	4	0.0	ľ	4	0.0	ľ	4	0.0	ρF
TIMING <sup>8</sup>			1			<b></b>						<del>                                     </del>
tw Strobe Pulse Width 200			200			200			200			ns
T <sub>min</sub> to T <sub>max</sub> 270			270			270			270			ns
t <sub>DH</sub> Data Hold Time			10			10			10			ns
T <sub>min</sub> to T <sub>max</sub>			10			10			10			ns
t <sub>DS</sub> Data Set-Up Time 200	1		200			200			200			ns
T <sub>min</sub> to T <sub>max</sub> 270			270			270			270			ns
POWER SUPPLY			<del>                                     </del>			1						<u> </u>
Operating Voltage Range (V <sub>CC</sub> )			1			1			l			l
2.56 Volt Range +4	.5	+16.5	+4.5		+16.5	+4.5		+16.5	+4.5		+ 16.5	l v
	1.4	+16.5	+11.4		+ 16.5	+11.4		+16.5	+11.4		+ 16.5	l v
Current (Icc)	15	25	1	15	25	1	15	25	'	15	25	mA.
Rejection Ratio	• • •	0.03	1	.,	0.03	1	15	0.03		13	0.03	%/%
POWER DISSIPATION, V <sub>CC</sub> = 5V	75	125	1	75	125	<b>†</b>	75	125		75	125	mW
V <sub>CC</sub> = 15V	225		1	225	375	1	225	375		225	375	mW
OPERATING TEMPERATURE RANGE 0		+70	10		+ 70	- 55		+ 125	- 55		+ 125	°C

NOTES

The AD558 S & T grades are available processed and screened to MIL-STD-883 Class B. Consult Analog Devices' Military Databook for details.

Relative Accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from the offset to the full scale of the device. See "Measuring are not point on a straight line from the offset to the full scale of the device."

Offset Error".

\*Operation of the 0 to 10 volt output range requires a minimum supply voltage of + 11.4 volts.

\*Passive pull-down resistance is 2kΩ for 2.56 volt range, 10kΩ for 10 volt range.

\*Settling time is specified for a positive-going full-scale step to ± 1/2LSB. Negative-going steps to zero are slower, but can be improved with an external pull-down.

\*The full range output voltage for the 2.56 range is 2.55V and is guaranteed with a +5V supply, for the 10V range, it is 9.960V guaranteed with a +15V supply.

\*A monotonic converter has a maximum differential linearity error of ± 1LSB.

Specifications shown in boldface are tested on all production units at final electrical test.

Specifications subject to change without notice.

#### 

0.112 (2.8)

AD558 METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).


#### **ORDERING GUIDE**


Model <sup>1</sup>	Temperature	Relative Accuracy Error Max T <sub>min</sub> to T <sub>max</sub>	Full Scale Error, Max T <sub>min</sub> to T <sub>max</sub>	Package Option <sup>2</sup>
AD558JN	0 to +70°C	± 1/2LSB	± 2.5LSB	Plastic (N-16)
AD558JP	0 to +70°C	$\pm 1/2$ LSB	± 2.5LSB	PLCC (P-20A)
AD558JD	0 to +70°C	$\pm 1/2$ LSB	± 2.5LSB	TO-116(D-16)
AD558KN	0 to +70°C	± 1/4LSB	±1LSB	Plastic (N-16)
AD558KP	0 to +70°C	$\pm 1/4$ LSB	± 1LSB	PLCC (P-20A)
AD558KD	0 to +70°C	± 1/4LSB	±1LSB	TO-116(D-16)
AD558SD	-55°C to +125°C	$\pm 3/4LSB$	± 2.5LSB	TO-116(D-16)
AD558TD	-55°C to +125°C	± 3/8LSB	±1LSB	TO-116 (D-16)

#### NOTES

<sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to Analog Devices' Military Products Databook or current AD558/883B data sheet.

 $<sup>^2</sup>D = Ceramic\ DIP; N = Plastic\ DIP; P = Plastic\ Leaded\ Chip\ Carrier.\ For\ outline\ information\ see$  Package Information section.








Figure 1b. AD558 Pin Configuration (PLCC)

#### AD558

#### CIRCUIT DESCRIPTION

The AD558 consists of four major functional blocks, fabricated on a single monolithic chip (see Figure 2). The main D to A converter section uses eight equally-weighted laser-trimmed current sources switched into a silicon-chromium thinfilm R/2R resistor ladder network to give a direct but unbuffered 0mV to 400mV output range. The transistors that form the DAC switches are PNPs; this allows direct positive-voltage logic interface and a zero-based output range.




Figure 2. AD558 Functional Block Diagram

The high-speed output buffer amplifier is operated in the non-inverting mode with gain determined by the user-connections at the output range select pin. The gain-setting application resistors are thin-film laser-trimmed to match and track the DAC resistors and to assure precise initial calibration of the two output ranges, 0V to 2.56V and 0V to 10V. The amplifier output stage is an NPN transistor with passive pull-down for zero-based output capability with a single power supply.

The internal precision voltage reference is of the patented band-gap type. This design produces a reference voltage of 1.2 volts and thus, unlike 6.3 volt temperature-compensated zeners, may be operated from a single, low-voltage logic power supply. The microprocessor interface logic consists of an 8-bit data latch and control circuitry. Low-power, small geometry and high-speed are advantages of the 1²L design as applied to this section. 1²L is bipolar process compatible so that the performance of the analog sections need not be compromised to provide on-chip logic capabilities. The control logic allows the latches to be operated from a decoded microprocessor address and write signal. If the application does not involve a  $\mu P$  or data bus, wring  $\overline{CS}$  and  $\overline{CE}$  to ground renders the latches "transparent" for direct DAC access.

#### MIL-STD-883

The rigors of the military/aerospace environment, temperature extremes, humidity, mechanical stress, etc., demand the utmost in electronic circuits. The AD558, with the inherent reliability of integrated circuit construction, was designed with these applications in mind. The hermetically-sealed, low profile DIP package takes up a fraction of the space required by equivalent modular designs and protects the chip from hazardous environments. To further ensure reliability, military-temperature range AD558 grades S and T are available screened to MIL-STD-883. For more complete data sheet information consult the Analog Devices' Military Databook.

#### CHIP AVAILABILITY

The AD558 is available in laser-trimmed, passivated chip form. AD558J and AD558T chips are available. Consult the factory for details.

Digital Input Code			Output '	Voltage	
Binary	Hexadecimal	Decimal	2.56V Range	10.00V Range	
0000 0000	00	0	0	0	
0000 0001	01	1	0.010V	0.039V	
0000 0010	02	2	0.020V	0.078V	
0000 1111	0F	15	0.150V	0.586V	
0001 0000	10	16	0.160V	0.625V	
0111 1111	7F	127	1.270V	4.961V	
1000 0000	80	128	1.280V	5.000V	
1100 0000	CO	192	1.920V	7.500V	
1111 1111	FF	255	2.55V	9.961V	

Input Logic Coding


# Applications — AD558

#### **CONNECTING THE AD558**

The AD558 has been configured for ease of application. All reference, output amplifier and logic connections are made internally. In addition, all calibration trims are performed at the factory assuring specified accuracy without user trims. The only connection decision that must be made by the user is a single jumper to select output voltage range. Clean circuit-board layout is facilitated by isolating all digital bit inputs on one side of the package; analog outputs are on the opposite side.

Figure 3 shows the two alternative output range connections. The 0V to 2.56V range may be selected for use with any power supply between +4.5V and +16.5V. The 0V to 10V range requires a power supply of +11.4V to +16.5V.

Because of its precise factory calibration, the AD558 is intended to be operated without user trims for gain and offset; therefore no provisions have been made for such user-trims. If a small increase in scale is required, however, it may be accomplished by slightly altering the effective gain of the output buffer. A resistor in series with V<sub>OUT</sub> SENSE will increase the output range.



a. OV to 2.56V Output Range b. OV to 10V Output Range

Figure 3. Connection Diagrams

For example if a 0V to 10.24V output range is desired (40mV = 1LSB), a nominal resistance of  $850\Omega$  is required. It must be remembered that, although the internal resistors all ratiomatch and track, the absolute tolerance of these resistors is typically  $\pm 20\%$  and the absolute TC is typically -50ppm/°C (0 to -100ppm/°C). That must be considered when re-scaling is performed. Figure 4 shows the recommended circuitry for a full-scale output range of 10.24 volts. Internal resistance values shown are nominal.

NOTE: Decreasing the scale by putting a resistor in series with GND will not work properly due to the code-dependent currents in GND. Adjusting offset by injecting dc at GND is not recommended for the same reason.




Figure 4. 10.24V Full-Scale Connection

#### **GROUNDING AND BYPASSING\***

All precision converter products require careful application of good grounding practices to maintain full rated performance. Because the AD558 is intended for application in microcomputer systems where digital noise is prevalent, special care must be taken to assure that its inherent precision is realized.

The AD558 has two ground (common) pins; this minimizes ground drops and noise in the analog signal path. Figure 5 shows how the ground connections should be made.

It is often advisable to maintain separate analog and digital grounds throughout a complete system, tying them common in one place only. If the common tie-point is remote and accidental disconnection of that one common tie-point occurs due to card removal with power on, a large differential voltage between the two commons could develop. To protect devices that interface to both digital and analog parts of the system, such as the AD558, it is recommended that common ground tie-points should be provided at each such device. If only one system ground can be connected directly to the AD558, it is recommended that analog common be selected.




Figure 5. Recommended Grounding and Bypassing

#### POWER SUPPLY CONSIDERATIONS

The AD558 is designed to operate from a single positive power supply voltage. Specified performance is achieved for any supply voltage between +4.5V and +16.5V. This makes the AD558 ideal for battery-operated, portable, automotive or digital main-frame applications.

The only consideration in selecting a supply voltage is that, in order to be able to use the 0V to 10V output range, the power supply voltage must be between +11.4V and +16.5V. If, however, the 0V to 2.56V range is to be used, power consumption will be minimized by utilizing the lowest available supply voltage (above +4.5V).

#### TIMING AND CONTROL

The AD558 has data input latches that simplify interface to 8- and 16-bit data buses. These latches are controlled by Chip Enable ( $\overline{CE}$ ) and Chip Select ( $\overline{CS}$ ) inputs.  $\overline{CE}$  and  $\overline{CS}$  are internally "NORed" so that the latches transmit input data to the DAC section when both  $\overline{CE}$  and  $\overline{CS}$  are at Logic "0". If the application does not involve a data bus, a "00" condition allows for direct operation of the DAC. When either  $\overline{CE}$  or  $\overline{CS}$  go to Logic "1", the input data is latched into the registers

<sup>\*</sup>For additional insight, "An IC Amplifier Users' Guide to Decoupling, Grounding and Making Things Go Right For A Change", is available at no charge from any Analog Devices Sales Office.

and held until both  $\overline{CE}$  and  $\overline{CS}$  return to "0". (Unused  $\overline{CE}$  or  $\overline{CS}$  inputs should be tied to ground.) The truth table is given in Table I. The logic function is also shown in Figure 6.

ent"
ent"

Notes:

X = Does not matter

Table I. AD558 Control Logic Truth Table





Figure 6. AD558 Control Logic Function

In a level-triggered latch such as that in the AD558 there is an interaction between data setup and hold times and the width of the enable pulse. In an effort to reduce the time required to test all possible combinations in production, the AD558 is tested with  $t_{DS} = t_W = 200$ ns at 25°C and 270ns at  $T_{min}$  and  $T_{max}$ , with  $t_{DH} = 10$ ns at all temperatures. Failure to comply with these specifications may result in data not being latched properly.

Figure 7 shows the timing for the data and control signals;  $\overline{CE}$  and  $\overline{CS}$  are identical in timing as well as in function.




t<sub>W</sub> = STROBE PULSE WIDTH = 200ns min t<sub>OH</sub> = DATA HOLD TIME = 10ns min t<sub>OS</sub> = DATA SETUP TIME = 200ns min SETTILNO = DAC OUTPUT SETTLING TIME TO ±1/2 LSB


Figure 7. AD558 Timing

#### USE OF VOUT SENSE

Separate access to the feedback resistor of the output amplifier allows additional application versatility. Figure 8a shows how IXR drops in long lines to remote loads may be cancelled by putting the drops "inside the loop." Figure 8b shows how the separate sense may be used to provide a higher output current by feeding back around a simple current booster.



a. Compensation for I x R Drops in Output Lines



b. Output Current Booster

Figure 8. Use of VOLT Sense

#### **OPTIMIZING SETTLING TIME**

In order to provide single-supply operation and zero-based output voltage ranges, the AD558 output stage has a passive "pull-down" to ground. As a result, settling time for negative-going output steps may be longer than for positive-going output steps. The relative difference depends on load resistance and capacitance. If a negative power supply is available, the negative-going settling time may be improved by adding a pull-down resistor from the output to the negative supply as shown in Figure 9. The value of the resistor should be such that, at zero voltage out, current through that resistor is 0.5mA max.




Figure 9. Improved Settling Time

#### **BIPOLAR OUTPUT RANGES**

The AD558 was designed for operation from a single power supply and is thus capable of providing only unipolar (0V to  $\pm 2.56$  and 0V to 10V) output ranges. If a negative supply is available, bipolar output ranges may be achieved by suitable output offsetting and scaling. Figure 10 shows how a  $\pm 1.28$  volt output range may be achieved when a  $\pm 5$  volt power supply is available. The offset is provided by the AD589 precision 1.2 volt reference which will operate from a  $\pm 5$  volt supply. The AD544 output amplifier can provide the necessary  $\pm 1.28$  volt output swing from  $\pm 5$  volt supplies. Coding is complementary offset binary.

## **Applying the AD558**





Figure 10. Bipolar Operation of AD558 from  $\pm 5V$  Supplies

#### MEASURING OFFSET ERROR


One of the most commonly specified end-point errors associated with real-world nonideal DACs is offset error.

In most DAC testing, the offset error is measured by applying the zero-scale code and measuring the output deviation from 0 volts. There are some DACs, like the AD558 where offset errors may be present but not observable at the zero scale, because of other circuit limitations (such as zero coinciding with single-supply ground) so that a nonzero output at zero code cannot be read as the offset error. Factors like this make testing the AD558 a little more complicated.

By adding a pulldown resistor from the output to a negative supply as shown in Figure 11, we can now read offset errors at zero code that may not have been observable due to circuit limitations. The value of the resistor should be such that, at zero voltage out, current through the resistor is 0.5mA max.



a. OV to 2.56V Output Range




b. 0V to 10V Output Range


Figure 11. Offset Connection Diagrams

# INTERFACING THE AD558 TO MICROPROCESSOR DATA BUSES


The AD558 is configured to act like a "write only" location in memory that may be made to coincide with a read only memory location or with a RAM location. The latter case allows data previously written into the DAC to be read back later via the RAM. Address decoding is partially complete for either ROM or RAM. Figure 12 shows interfaces for three popular microprocessor systems.



#### a. 6800/AD558 Interface



#### b. 8080A/AD558 Interface



#### c. 1802/AD558 Interface

Figure 12. Interfacing the AD558 to Microprocessors




Figure 13. Full-Scale Accuracy vs. Temperature Performance of AD558




Figure 16. AD558 Settling Characteristic Detail OV to 2.56V Output Range Full-Scale Step




Figure 14. Zero Drift vs. Temperature Performance of AD558




Figure 17. AD558 Settling Characteristic Detail OV to 10V Output Range Full-Scale Step




Figure 15. Quiescent Current vs. Power Supply Voltage for AD558




Figure 18. AD558 Logic Timing



# Low Cost 10-Bit Monolithic D/A Converter

AD561\*

#### **FEATURES**

Complete Current Output Converter High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4LSB Max Error, AD561K, T) Trimmed Output Application Resistors for 0 to  $\pm$  10,  $\pm$ 5 Volt Ranges Fast Settling  $\pm$  250ns to 1/2LSB Guaranteed Monotonicity Over Full Operating

Temperature Range
TTL/DTL and CMOS Compatible (Positive True Logic)
Single Chip Monolithic Construction
Available in Chip Form
MIL-STD-883-Compliant Versions Available

#### PRODUCT DESCRIPTION

The AD561 is an integrated circuit 10-bit digital-to-analog converter combined with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision high-speed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion; they are trimmed to 0.1% accuracy, thus eliminating external trimmers in many situations.


Several important technologies combine to make the AD561 the most accurate and most stable 10-bit DAC available. The low temperature coefficient, high stability thin-film network is trimmed at the wafer level by a fine resolution laser system to 0.01% typical linearity. This results in an accuracy specification of ±1/4LSB max for the K and T versions, and 1/2LSB max for the J and S versions.

The AD561 also incorporates a low noise, high stability subsurface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow custom correction of the temperature coefficient of each device. This results in a typical full-scale temperature coefficient of 15ppm/°C; the T.C. is tested and guaranteed to 30ppm/°C max for the K and T versions, 60ppm/°C max for the S, and 80ppm/°C for the J.

The AD561 is available in four performance grades. The AD561J and K are specified for use over the 0 to +70°C temperature range and are available in either a 16-pin hermetically-sealed ceramic DIP or a 16-pin molded plastic DIP. The AD561S and T grades are specified for the -55°C to +125°C range and are available in the ceramic package.

#### FUNCTIONAL BLOCK DIAGRAM

#### TO-116



#### PRODUCT HIGHLIGHTS

- Advanced monolithic processing and laser trimming at the wafer level have made the AD561 the most accurate 10-bit converter available while keeping costs consistent with large volume integrated circuit production. The AD561K and T have 1/4LSB max relative accuracy and 1/2LSB max differential nonlinearity. The low T.C. R-2R ladder guarantees that all AD561 units will be monotonic over the entire operating temperature range.
- 2. Digital system interfacing is simplified by the use of a positive true straight binary code. The digital input voltage threshold is a function of the positive supply level; connecting  $V_{\rm CC}$  to the digital logic supply automatically sets the threshold to the proper level for the logic family being used. Logic sink current requirement is only 25 $\mu$ A.
- 3. The high speed current steering switches are designed to settle in less than 250ns for the worst case digital code transition. This allows construction of successive-approximation A/D converters in the 3 to 5μs range.
- 4. The AD561 has an output voltage compliance range from -2 to +10 volts, thus allowing direct current-to-voltage conversion with just an output resistor, omitting the op amp. The 40MΩ open collector output impedance results in negligible errors due to output leakage currents.
- The AD561 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD561/883B data sheet for detailed specifications.

<sup>\*</sup>Protected by Patent Nos.: 3,940,760; 3,747,088; RE 28,633; 3,803,590; RE 29,619; 3,961,326; 4,141,004; 4,213,806; 4.136,349.

# $\textbf{AD561} \textbf{---SPECIFICATIONS} \text{ (T}_{\textbf{A}} = +25^{\circ}\text{C}, \text{ V}_{\text{CC}} = -15\text{V}, \text{ unless otherwise specified.)}$

	T			AD # / 4 W			
MODEL	MIN	AD561J TYP	MAX	MIN	AD561K TYP	MAX	UNITS
RESOLUTION		10 Bits			10 Bits		
ACCURACY (Error Relative		±1/4	±1/2		±1/8	±1/4	LSB
to Full Scale)		(0.025)	(0.05)		(0.012)	(0.025)	% of F.S.
DIFFERENTIAL NONLINEARITY		±1/2		<u> </u>	±1/4	±1/2	LSB
DATA INPUTS TTL, V <sub>CC</sub> = +5V							
Bit ON Logic "1" Bit OFF Logic "0"	+2.0		+0.8	*		•	v v
CMOS, $10V \le V_{CC} \le 16.5V$ Bit ON Logic "1" Bit OFF Logic "0"	70% V <sub>CC</sub>		30% V <sub>CC</sub>			•	/ <b>v</b>
Logic Current (Each Bit) (T <sub>min</sub> to T <sub>max</sub> ) Bit ON Logic "1"		+5	+100		•	•	nA.
Bit OFF Logic "0"		-5	-25		-	-	μΑ
OUTPUT Current	ļ						
Unipolar Bipolar	1.5 ±0.75	2.0 ±1.0	2.4 ±1.2	*	*	*	mA mA
Resistance (Exclusive of Application Resistors) Unipolar Zero (All Bits OFF)		40M 0.01	0.05		*	*	Ω % of F.S.
Capacitance		25 -3			*	*	pF V
Compliance Voltage SETTLING TIME TO 1/2LSB	-2	-3	+10		-		V
All Bits ON-to-OFF or OFF-to-ON		250			*		ns
POWER REQUIREMENTS			4.0				
V <sub>CC</sub> , +4.5V dc to +16.5V dc V <sub>EE</sub> , -10.8V dc to -16.5V dc		8 12	10 16		*	*	mA mA
POWER SUPPLY GAIN SENSITIVITY				<del> </del>			
V <sub>CC</sub> , +4.5V dc to +16.5V dc V <sub>EE</sub> , -10.8V dc to -16.5V dc		2 4	10 25		*	*	ppm of F.S./% ppm of F.S./%
TEMPERATURE RANGE							0.0
Operating Storage ("D" Package) ("N" Package)		0 to +70 -65 to +1 -25 to +8			*	:	°C °C °C
TEMPERATURE COEFFICIENTS							
With Internal Reference			40			_	(no.ºc
Unipolar Zero Bipolar Zero	1	1 2	10 20		1 2	5 10	ppm of F.S./°C ppm of F.S./°C
Full Scale		15	80	İ	15	30	ppm of F.S./°C
Differential Nonlinearity		2.5			2.5		ppm of F.S./°C
MONOTONICITY	Guaranteed over full operating temp. range			aranteed over rating temp.			
PROGRAMMABLE OUTPUT RANGES		0 to +10 -5 to +5			*		v v
CALIBRATION ACCURACY Full Scale Error with Fixed 25Ω Resistor		±0.1			*	,	% of F.S.
Bipolar Zero Error with Fixed $10\Omega$ Resistor		±0.1			*		% of F.S.
CALIBRATION ADJUSTMENT							70011.0.
RANGE Full Scale (With $50\Omega$ Trimmer)		±0.5					% of F.S.
Bipolar Zero (With 50Ω Trimmer)		±0.5			•		% of F.S.

NOTES

<sup>\*</sup>Specifications same as AD561J specs.

Specifications subject to change without notice.

MODEL	MIN	AD561S TYP	MAX	MIN	AD561T TYP	MAX	UNITS
RESOLUTION		10 Bits			10 Bits		
ACCURACY (Error Relative to Full Scale)		±1/4 (0.025)	±1/2 (0.05)		±1/8 (0.012)	±1/4 (0.025)	LSB % of F.S.
DIFFERENTIAL NONLINEARITY		±1/2			±1/4	±1/2	LSB
DATA INPUTS			<u> </u>				
TTL, V <sub>CC</sub> = +5V  Bit ON Logic "1"  Bit OFF Logic "0"	+2.0		+0.8	**		**	v v
CMOS, $10V \le V_{CC} \le 16.5V$ Bit ON Logic "1" Bit OFF Logic "0"	70% V <sub>CC</sub>		30% V <sub>CC</sub>	**		**	v v
Logic Current (Each Bit) (T <sub>min</sub> to T <sub>max</sub> ) Bit ON Logic "1" Bit OFF Logic "0"		+20 -25	+100 -100		**	**	nA μA
OUTPUT				]			
Current Unipolar Bipolar Resistance (Exclusive of	1.5 ±0.75	2.0 ±1.0	2.4 ±1.2	**	**	**	mA mA
Application Resistors) Unipolar Zero (All Bits OFF) Capacitance	_	40M 0.01 25	0.05		**	**	Ω % of F.S. pF
Compliance Voltage	-2	-3	+10	**	**	**	V
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON		250			**		ns
POWER REQUIREMENTS $V_{CC}$ , +4.5V dc to +16.5V dc $V_{EE}$ , -10.8V dc to -16.5V dc		6 11	10 16		**	**	mA mA
POWER SUPPLY GAIN SENSITIVITY  V <sub>CC</sub> , +4.5V dc to +16.5V dc  V <sub>EE</sub> , -10.8V dc to -16.5V dc		2 4	10 25		**	**	ppm of F.S./%
TEMPERATURE RANGE Operating Storage		-55 to +1:			**	**	°C °C
TEMPERATURE COEFFICIENTS With Internal Reference			<u> </u>			. 110, 110, 110, 110, 110, 110, 110, 110	
Unipolar Zero Bipolar Zero Full Scale Differential Nonlinearity		1 2 15 2.5	10 20 60		1 2 15 2.5	5 10 30	ppm of F.S./°C ppm of F.S./°C ppm of F.S./°C ppm of F.S./°C
MONOTONICITY	Guaranteed over full operating temp. range		,	aranteed overating temp			
PROGRAMMABLE OUTPUT RANGES		0 to +10 -5 to +5			**		v v
CALIBRATION ACCURACY Full Scale Error with Fixed 25Ω Resistor Bipolar Zero Error with Fixed 10Ω		±0.1			**		% of F.S.
Resistor		±0.1			**		% of F.S.
CALIBRATION ADJUSTMENT RANGE Full Scale (With 50Ω Trimmer)		±0.5			**		% of F.S.
Bipolar Zero (With 50Ω Trimmer)		±0.5			**		% of F.S.

NOTES

\*\*Specifications same as AD561S specs.

Specifications subject to change without notice.

### AD561

#### CIRCUIT DESCRIPTION

A simplified schematic with the essential circuit features of the AD561 is shown in Figure 1. The voltage reference, CR1, is a buried zener (or subsurface breakdown diode). This device exhibits far better all-around performance than the NPN baseemitter reverse-breakdown diode (surface zener), which is in nearly universal use in integrated circuits as a voltage reference. Greatly improved long term stability and lower noise are the major benefits the buried zener derives from isolating the breakdown point from surface stress and mobile oxide charge effects. The nominal 7.5 volt device (including temperature compensation circuitry) is driven by a current source to the negative supply so that the positive supply can be allowed to go as low as 4.5 volts. The temperature coefficient of each diode is determined individually; this data is then used to laser trim a compensating circuit to balance the overall T.C. to zero. The typical resulting T.C. is 0 to  $\pm 15$ ppm/°C.

The negative reference level is inverted and scaled by  $A_1$  to give a +2.5 volt reference (which can be driven by the low positive supply). The AD561, packaged in the 16-pin DIP, has the +2.5 volt reference (REF OUT) connected directly to the input of the control amplifier (REF IN). The buffered reference is not directly available externally except through the 2.5k $\Omega$  bipolar offset resistor.

The  $2.5k\Omega$  scaling resistor and control amplifier  $A_2$  then force a 1mA reference current to flow through reference transistor Q1, which has a relative emitter area of 8A. This is accom-

plished by forcing the bottom of the ladder to the proper voltage. Since  $Q_1$  and  $Q_2$  have equal emitter areas and have equal  $5k\Omega$  emitter resistors,  $Q_2$  also carries 1mA. The ladder voltage drop constrains  $Q_7$  (with area 4A) to carry only 0.5mA;  $Q_8$  carries 0.25mA, etc.

The first four significant bit cells are scaled exactly in emitter area to match  $Q_1$  for optimum  $V_{BE}$  and  $V_{BE}$  drift match, as well as for beta match. These effects are insignificant for the lower order bits, which account for a total of only 1/16 of full scale. However, the 18mV  $V_{BE}$  difference between two matched transistors carrying emitter currents in a ratio of 2:1 must be corrected. This is done by forcing 120 $\mu$ A through the 150 $\Omega$  interbase resistors. These resistors and the R-2R ladder resistors are actively laser-trimmed at the wafer level to bring total device accuracy to better than 1/4LSB. Sufficient ratio accuracy in the last two bits is obtained by simple emitter area ratio such that it is unnecessary to use additional area for ladder resistors. The current in  $Q_{16}$  is added to the ladder to balance it properly but is not switched to the output; thus full scale is 1023/1024 x 2mA.

The switching cell of  $Q_3$ ,  $Q_4$ ,  $Q_5$  and  $Q_6$  serves to steer the cell current either to ground (BIT 1 low) or to the DAC output (BIT 1 high). The entire switching cell carries the same current whether the bit is on or off, thus minimizing thermal transients and ground current errors. The logic threshold, which is generated from the positive supply (see Digital Logic Interface) is applied to one side of each cell.




Figure 1. Circuit Diagram Showing Reference, Control Amplifier, Switching Cell, R-2R Ladder, and Bit Arrangement of AD561

#### PIN CONFIGURATION TOP VIEW




Figure 2.

#### ORDERING GUIDE

MODEL <sup>1</sup>	TEMP RANGE	ACCURACY @+25°C	GAIN T.C. (of F.S./°C)	PACKAGE OPTION <sup>2</sup>
AD561JD	0 to +70°C	±½LSB max	80ppm max	D-16
AD561JN	0 to +70°C	±1/2LSB max	80ppm max	N-16
AD561KD	0 to +70°C	±14LSB max	30ppm max	D-16
AD561KN	0 to +70°C	±¼LSB max	30ppm max	N-16
AD561SD	-55 to +125°C	±1/2LSB max	60ppm max	D-16
AD561TD	-55 to +125°C	±¼LSB max	30ppm max	D-16
AD561/883B	-55 to +125°C	*	*	*

#### NOTES

- For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD561/883B data sheet.
- <sup>2</sup>D = Ceramic DIP; N = Plastic DIP. For outline information see Package Information section.
- \*Refer to AD561/883B military data sheet.



# IC 12-Bit D/A Converters

# AD562/AD563\*

#### **FEATURES**

True 12-Bit Accuracy
Guaranteed Monotonicity Over Full Temperature Range
Hermetic 24-Pin DIP
TTL/DTL and CMOS Compatibility
Positive True Logic
MIL-STD-883-Compliant Versions Available

# PRODUCT DESCRIPTION

The AD562/AD563 are monolithic 12-bit digital-to-analog converters consisting of especially designed precision bipolar switches and control amplifiers and compatible high stability silicon chromium thin film resistors. The AD563 also includes its own internal voltage reference.

A unique combination of advanced circuit design, high stability SiCr thin film resistor processing and laser trimming technology provide the AD562/AD563 with true 12-bit accuracy. The maximum error at  $+25^{\circ}$ C is limited to  $\pm \frac{1}{2}$ LSB on all versions and monotonicity is guaranteed over the full operating temperature range.


The AD562 and AD563 are recommended for high accuracy 12-bit D/A converter applications where true 12-bit performance is required, but low cost and small size are considerations. Both devices are also ideal for use in constructing A/D conversion systems and as building blocks for higher resolution D/A systems. J and K versions are specified for operation over the 0 to +70°C temperature range, the S and T for operation over the extended temperature range, -55°C to +125°C.

### PRODUCT HIGHLIGHTS

- The AD562 multiplies in two quadrants when a varying reference voltage is applied. When multiplication is not required, the AD563 is recommended with its internal low drift voltage reference.
- True 12-bit resolution is achieved with guaranteed monotonicity over the full operating temperature range. Voltage outputs are easily implemented by using an external operational amplifier and the AD562/AD563s internally provided feedback resistors.
- 3. The devices incorporate a newly developed and fully differential, non-saturating precision current switching cell structure which provides increased immunity to supply voltage variation and also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation.

\*Covered by Patent Nos. 3,961,326; 4,141,004; 3,747,088; RE 28,633; 3,803,590; 4,020,486; the AD563 is also covered by 4,213,806; 4,136,349.

# PIN CONFIGURATIONS



- 4. The thin film resistor network contains gain, range, and bipolar offset resistors so that various output voltage ranges can be programmed by changing connections to the device terminal leads. Thin film resistors are laser trimmed while the device is powered to accurately calibrate all scale factors. The scale factors are dependent upon the tracking coefficient (<±2ppm/°C) of these resistors, rather than upon their absolute temperature coefficients.
- 5. TTL or CMOS inputs can be accommodated for supply voltages from +5V to +15V.
- Positive true logic eliminates the need for additional inverter components.
- The AD562 and AD563 are available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current /883B data sheet for detailed specifications.

# $\label{eq:AD563} \textbf{AD562/AD563} \textbf{---SPECIFICATIONS} \ (\textbf{T}_{A} = +25^{\circ}\text{C}, \ \text{otherwise specified.})$

MODEL	AD562KD/BIN AD562KD/BCD	AD562AD/BIN AD562AD/BCD	AD562SD/BIN AD562SD/BCD
DATA INPUTS (positive True, Binary			
(BCD) and Offset Binary (BCD))			
TTL, $V_{CC} = +5V$ , Pin 2			
Open Circuit			_
Bit ON Logic "1"	+2.0V		
Bit OFF Logic "0"	+0.8V max	•	•
CMOS, $4.75 \le V_{CC} \le 15.8$ , Pin 2 Tied to Pin 1			
Bit ON Logic "1"	70%V <sub>CC</sub> min	*	
Bit OFF Logic "0"	30%V <sub>CC</sub> max	*	•
Logic Current (Each Bit)	CC .		
Bit ON Logic "1"	+20nA typ, +100nA max	*	•
Bit OFF Logic "0"	-50μA typ, -100μA max	*	*
OUTPUT			
Current			
Unipolar	-1.6mA min, -2.0mA typ, -2.4mA max	*	•
Bipolar	±0.8mA min, ±1.0mA typ, ±1.2mA max	*	*
Resistance (Exclusive of		_	
Span Resistors)	5.3kΩ min, 6.6kΩ typ, 7.9kΩ max		# *
Unipolar Zero (All Bits OFF)	0.01% of F.S. typ, 0.05% of F.S. max	•	*
Capacitance	33pF typ	•	*
Compliance Voltage	-1.5V to +10V typ		
RESOLUTION		_	
Binary	12 Bits	*	•
BCD	3 Digits	~	-
ACCURACY (Error Relative			
to Full Scale)			
Binary	±1/2LSB max	•	±1/4LSB max
BCD	±1/2LSB max	*	±1/10LSB max
DIFFERENTIAL NONLINEARITY	±1/2LSB max	*	*
SETTLING TIME TO 1/2LSB			
All Bits ON-to-OFF or OFF-to-ON	1.5μs typ	*	*
	· -/ F		
POWER REQUIREMENTS V <sub>CC</sub> , +4.75 to +15.8V dc	15mA typ, 18mA max		•
V <sub>CC</sub> , +4.73 to +13.87 de V <sub>EE</sub> , -15V de ±5%	20mA typ, 25mA max	*	•
	Zonia typ, Zonia max		
POWER SUPPLY GAIN SENSITIVITY			
V <sub>CC</sub> @ +5V dc	2ppm of F.S./% max	*	:
V <sub>CC</sub> @ +15V dc	2ppm of F.S./% max	*	•
V <sub>EE</sub> @ -15V dc	6ppm of F.S./% max		
TEMPERATURE RANGE			
Operating	0 to +70°C typ	-25°C to +85°C	-55°C to +125°C
Storage	-65°C to +150°C typ	*	*
TEMPERATURE COEFFICIENT			
	•		
Unipolar Zero	2ppm of F.S./°C max	*	•
Bipolar Zero	4ppm of F.S./°C max		•
Gain	5ppm of F.S./°C max	•	
Differential Nonlinearity	2ppm of F.S./°C	· · · · · · · · · · · · · · · · · · ·	1ppm of F.S./°C
MONOTONICITY	Guaranteed Over Full Operating	•	•
	Temperature Range		
EXTERNAL ADJUSTMENTS <sup>1</sup>			
Gain Error with Fixed $50\Omega$ Resistor	±0.2% of F.S. typ	•	•
Bipolar Zero Error with Fixed	· · · · · · · · · · · · · · · ·		
50Ω Resistor	±0.1% of F.S. typ	•	•
Gain Adjustment Range	±0.25% of F.S. typ	•	*
Binary Bipolar Zero Adjustments	**	ı	
Range	±0.25% of F.S. typ	*	•
BCD Bipolar Offset Adjustment	- <del>-</del>		
Range	±0.17% of F.S. typ	*	*
PROGRAMMABLE OUTPUT			
RANGES	0 to +5V typ	•	•
	-2.5V to +2.5V typ	•	•
	OV to +10V typ	•	•
	-5V to +5V typ	•	•
	-10V to +10V typ	•	*
REFERENCE INPUT			

<sup>\*</sup>Specifications same as AD562KD. \*\*Specifications same as AD563KD. \*\*\*Specifications same as AD563JD. ¹Device calibrated with internal reference. Specifications subject to change without notice.

AD563JD/BIN AD563JD/BCD	AD563KD/BIN AD563KD/BCD	AD563SD/BIN AD563SD/BCD	AD563TD/BIN AD563TD/BCD
•	:	•	•
		•	
•	*	*	•
•	•	*	•
*	•	*	•
•	•	•	•
	:	:	:
<u>.</u>	:	•	:
*	±1/4LSB ±1/4LSB	**	**
•	*	·	
•	•	*	· ·
15mA typ, 20mA max *	***	***	•
3ppm of F.S./% typ, 10ppm of F.S./% max	***	***	***
3ppm of F.S./% typ, 10ppm of F.S./% max 14ppm of F.S./% typ, 25ppm of F.S./% max		***	***
:	*	-55°C to +125°C	-55°C to +125°C
With Internal Reference		***	
1ppm of F.S./°C typ, 2ppm of F.S./°C max 10ppm of F.S./°C max 50ppm of F.S./°C max	***  ***  20ppm of F.S./°C max	*** 30ppm of F.S./°C max	*** 10ppm of F.S./°C max
suppm or F.S./ C max	20ppm or F.S./ C max	*	toppm or F.S./ C max
With Fixed $10\Omega$ Resistor $\pm 0.2\%$ of F.S. typ	***	***	•••
*	*	*	•
•	*	•	•
•	•	•	•
•	*	*	•
•	*	*	:
•	*	•	:
5kΩ typ	***	***	***

# AD562/AD563

# THE AD562/AD563 OFFERS TRUE 12-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

Accuracy: Analog Devices defines accuracy as the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from 0 to F.S. – 1LSB) for any bit combination. The AD563, for example, is laser trimmed to 4LSB (0.006% of F.S.) maximum error at +25°C for K, S and T versions . . . ½LSB for the J version.

Monotonicity: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD562/AD563 are monotonic over their full operating temperature range.

Differential Nonlinearity: Monotonic behavior requires that the differential nonlinearity error be <1LSB both at 25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a one LSB change in digital input code. For example, for a 10V full-scale output, a change of one LSB in the digital input code should result in a 2.4mV change in the analog output (10V x 1/4096 = 2.4mV). If in actual use, however, a one LSB change in the input code results in a change of 1.3mV in analog output, the differential nonlinearity would be 1.1mV, or 0.011% of F.S. The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of 1ppm/°C could, under worst case conditions for a temperature change of +25°C to +125°C, add 0.01% (100°C x 1ppm/°C) of error. The resulting error could then be as much as 0.006% + 0.01% = 0.016% of F.S. (1LSB represents 0.024% of F.S.). All versions of the AD563 are 100% tested to be monotonic over the full operating temperature range.

# UNIPOLAR DAC's

# STEP I ... OUTPUT RANGE

Determine the output range required. For +10V F.S., connect the external operational amplifier output to Pin 10 and leave Pin 11 unconnected. For +5V F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

# STEP II . . . ZERO ADJUST

Turn all bits OFF and adjust R<sub>1</sub> until op amp output is 0 volts

# STEP III . . . GAIN ADJUST

Turn all bits ON for binary DAC's (bits 1, 4, 5, 8, 9 and 12 ON for BCD DAC's). Adjust R<sub>2</sub> until op amp output is:

BINA	RY
------	----

BCD

4.9988V for +5V Range 9.9976 for +10V Range 4.9950 for +5V Range 9.9900 for +10V Range

# **BIPOLAR DAC's**

Figure 1b is a typical connection scheme for the AD563 used in bipolar operation.

# STEP I... OUTPUT RANGE

Determine the output range required. For  $\pm 10 V$  F.S., connect the external op amp output to Pin 11 and leave Pin 10 unconnected. For  $\pm 5 V$  F.S., connect the external op amp output to Pin 10 and leave Pin 11 unconnected. For  $\pm 2.5 V$  F.S., connect the external op amp output to Pin 10 and short Pin 11 to Pin 9.

# STEP II . . . OFFSET ADJUST

Turn all bits OFF and adjust R3 until op amp output is:

- -2.5000V for ±2.5V Range
- -5.0000V for ±5V Range
- -10.0000V for ±10V Range

# STEP III . . . GAIN ADJUST (Bipolar Zero)

Turn bit 1 ON for Binary DAC's (bits 2 and 4 ON for BCD DAC's). Adjust R<sub>2</sub> until op amp output is 0 volts.

# ORDERING GUIDE

MODEL <sup>1</sup>	INPUT CODE	TEMP. RANGE	ACCURACY @ +25°C	GAIN T.C. (of F.S./°C)	PACKAGE OPTION <sup>2</sup>
AD562KD/BIN	Binary	0 to +70°C	±1/2LSB max	5ppm max	D-24A
AD562KD/BCD	Binary Coded Decimal	0 to +70°C	±1/2LSB max	5ppm max	D-24A
AD562AD/BIN	Binary	-25°C to +85°C	±1/2LSBmax	5ppm max	D-24A
AD562AD/BCD	Binary Coded Decimal	-25°C to +85°C	±1/2LSB max	5ppm max	D-24A
AD562SD/BIN	Binary	-55°C to +125°C	±1/4LSB max	5ppm max	D-24A
AD562SD/BCD	Binary Coded Decimal	-55°C to +125°C	±1/10LSB max	5ppm max	D-24A
AD563JD/BIN	Binary	0 to +70°C	±1/2LSB max	50ppm max	D-24A
AD563JD/BCD	Binary Coded Decimal	0 to +70°C	±1/2LSB max	50ppm max	D-24A
AD563KD/BIN	Binary	0 to +70°C	±1/4LSB max	20ppm max	D-24A
AD563KD/BCD	Binary Coded Decimal	0 to +70°C	±1/4LSB max	20ppm max	D-24A
AD563SD/BIN	Binary	-55°C to +125°C	±1/4LSB max	30ppm max	D-24A
AD563SD/BCD	Binary Coded Decimal	-55°C to +125°C	±1/4LSB max	30ppm max	D-24A
AD563TD/BIN	Binary	-55°C to +125°C	±1/4LSB max	10ppm max	D-24A
AD563TD/BCD	Binary Coded Decimal	-55°C to +125°C	±1/4LSB max	10ppm max	D-24A

NOTES

For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the

Analog Devices Military Products Databook or current /883B data sheet.

<sup>&</sup>lt;sup>2</sup>D = Ceramic DIP. For outline information see Package Information section.



# High Speed 12-Bit Monolithic D/A Converters

# AD565A\*/AD566A\*

# **FEATURES**

Single Chip Construction

Very High-Speed Settling to 1/2LSB

AD565A: 250ns max AD566A: 350ns max

Full-Scale Switching Time: 30ns

Guaranteed for Operation with ±12V Supplies: AD565A

with -12V Supply: AD566A

Linearity Guaranteed Over Temperature:

1/2LSB max (K, T Grades)

**Monotonicity Guaranteed Over Temperature** 

Low Power: AD566A = 180mW max; AD565A = 225mW max

Use with On-Board High-Stability Reference (AD565A)

or with External Reference (AD566A)

Low Cost

MIL-STD-883-Compliant Versions Available

# PRODUCT DESCRIPTION

The AD565A and AD566A are fast 12-bit digital-to-analog converters which incorporate the latest advances in analog circuit design to achieve high speeds at low cost.


The AD565A and AD566A use 12 precision, high-speed bipolar current-steering switches, control amplifier and a laser-trimmed thin-film resistor network to produce a very fast, high accuracy analog output current. The AD565A also includes a buried zener reference that features low-noise, long-term stability and temperature drift characteristics comparable to the best discrete reference diodes.

The combination of performance and flexibility in the AD565A and AD566A has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565A and AD566A have a 10-90% full-scale transition time less than 35ns and settle to within ±1/2LSB in 250ns max (350ns for AD566A). Both are laser-trimmed at the wafer level to ±1/8LSB typical linearity and are specified to ±1/4LSB max error (K and T grades) at +25°C. High speed and accuracy make the AD565A and AD566A the ideal choice for high-speed display drivers as well as fast analog-to-digital converters.


The laser trimming process which provides the excellent linearity is also used to trim both the absolute value and the tempert ture coefficient of the reference of the AD565A resulting in a typical full-scale gain TC of 10 ppm/°C. When tighter TC performance is required or when a system reference is available, the AD566A may be used with an external reference.

\*Covered by Patent Nos.: 3,803,590; RE 28,633; 4,213,806; 4,136,349; 4,020,486; 3,747,088.

# AD565A FUNCTIONAL BLOCK DIAGRAM



# AD566A FUNCTIONAL BLOCK DIAGRAM



AD565A and AD566A are available in four performance grades. The J and K are specified for use over the 0 to +70°C temperature range while the S and T grades are specified for the -55°C to +125°C range. All are packaged in a 24-pin, hermetically sealed, ceramic, dual-in-line package.

# PRODUCT HIGHLIGHTS

- 1. The wide output compliance range of the AD565A and AD566A are ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
- The devices incorporate a newly developed, fully differential, nonsaturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562/3 with very fast switching times and an optimally-damped settling characteristic.
- 3. The devices also contain SiCr thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full-scale and bipolar offset errors.
- The AD565A and AD566A are available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current /883B data sheet for detailed specifications.

# 

MODEL	MIN	AD565AJ TYP	MAX	MIN	AD565AK TYP	MAX	UNITS
DATA INPUTS <sup>1</sup> (Pins 13 to 24)							
TTL or 5 Volt CMOS			-			1	
Input Voltage			1			i	
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	· <b>v</b>
Bit OFF Logic "0"			+0.8			+0.8	v
Logic Current (each bit)			1			)	
Bit ON Logic "1"		+120	+300		+120	+300	μΑ
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT							
Current						- 1	
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span			1			1	
resistors)	6k	8k	10k	6k	8k	10k	$\Omega$
Offset			}				
Unipolar		0.01	0.05		0.01	0.05	% of F.S. Range
Bipolar (Figure 3, $R_2 = 50\Omega$ fix	ed)	0.05	0.15		0.05	0.1	% of F.S. Range
Capacitance		25	1		25	ı	pF
Compliance Voltage							* .
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to full scale) +25°C		±1/4	11/2		11/0	l	ien
full scale) +23 C			±1/2		±1/8	±1/4	LSB
T <sub>min</sub> to T <sub>max</sub>		(0.006) ±1/2	(0.012) ±3/4		(0.003) ±1/4	(0.006) ±1/2	% of F.S. Range LSB
imin to imax		(0.012)	(0.018)		(0.006)	(0.012)	
DIFFERENTIAL NONLINEARITY		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S. Range
+25°C							
	MONOTON	±1/2	±3/4	MONOTO	±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MONOTOR	NICITY GUARA	NIEED	MONOTO	ONICITY GUARA	MIEED	
TEMPERATURE COEFFICIENTS With Internal Reference			- {				
Unipolar Zero		1	2		1	2	ppm/°C
Bipolar Zero		5	10		5	10	ppm/°C
Gain (Full Scale)		15	50		10	20	ppm/°C
Differential Nonlinearity		2	~		2		ppm/°C
SETTLING TIME TO 1/2LSB							FF
All Bits ON-to-OFF or OFF-to-ON		250	400		250	400	ns
FULL SCALE TRANSITION		1.5	30		1.5	,,	
10% to 90% Delay plus Rise Time		15 30	50		15 30	30 50	ns ns
90% to 10% Delay plus Fall Time		30	30		30	30	115
TEMPERATURE RANGE			1				
Operating	0		+70	0		+70	°C
Storage	-65		+150	-65		+150	°C
POWER REQUIREMENTS							
V <sub>CC</sub> , +11.4 to +16.5V dc		3	5		3	5	mA
V <sub>EE</sub> , -11.4 to -16.5V dc		-12	-18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVIT	V <sup>2</sup>						
$V_{CC} = +11.4 \text{ to } +16.5 \text{V dc}$	•	3	10		3	10	ppm of F.S./%
$V_{EE} = -11.4 \text{ to } -16.5 \text{V dc}$		15	25		15	25	ppm of F.S./%
			<u></u>				PP. I T. I T. I T. I T. I T. I T. I T. I
PROGRAMMABLE OUTPUT		0.4	1		0 to +5		v
RANGE (see Figures 2, 3, 4)		0 to +5 -2.5 to +2.5	- 1		-2.5 to +2.5		v
		-2.5 to +2.5 0 to +10	ŀ		0 to +10		v
		-5 to +5			-5 to +5		ľ
		-10 to +10	į		-10 to +10		v ···
EXTERNAL ADJUSTMENTS		10.00.10					· · · · · · · · · · · · · · · · · · ·
Gain Error with Fixed $50\Omega$							**
Resistor for R2 (Figure 2)		±0.1	+0.25		±0.1	+0.25	% of F.S. Range
Bipolar Zero Error with Fixed		±0.1	±0.25		±0.1	±0.25	// OI P.S. Kange
50Ω Resistor for R1 (Figure 3)		±0.05	±0.15		±0.05	±0.1	% of F.S. Range
Gain Adjustment Range (Figure 2)	±0.25			±0.25			% of F.S. Range
Bipolar Zero Adjustment Range	±0.15		1	±0.15			% of F.S. Range
REFERENCE INPUT	151.	201-	251.	161.	201-	251	l .
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
							1
							1
REFERENCE OUTPUT Voltage	9.90	10.00	10.10	9.90	10.00	10.10	v
Voltage Current (available for external			10.10			10.10	*
Voltage	9.90 1.5	10.00 2.5	10.10	9.90 1.5	10.00	10.10	V mA

NOTES

<sup>1</sup>The digital inputs are guaranteed but not tested over the operating temperature range.

<sup>2</sup>The power supply gain sensitivity is tested in reference to a VCC, VEE of ±15V dc.

<sup>&</sup>lt;sup>3</sup> For operation at elevated temperatures the reference cannot supply current for external loads. It, therefore, should be buffered if additional loads are to be supplied. Specifications subject to change without notice.

# April 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920 - 1920							
MODEL	MIN	AD565AS TYP	MAX	MIN	AD565AT TYP	MAX	UNITS
DATA INPUTS¹ (Pins 13 to 24) TTL or 5 Volt CMOS							
Input Voltage Bit ON Logic "1" Bit OFF Logic "0"	+2.0		+5.5 +0.8	+2.0		+5.5 +0.8	v v
Logic Current (each bit) Bit ON Logic "1" Bit OFF Logic "0"		+120 +35	+300 +100		+120 +35	+300 +100	μΛ μΛ
RESOLUTION		.,,,	12			12	Bits
OUTPUT							
Current	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mΑ
Unipolar (all bits on) Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span	<b>21</b>	o.	101		al.	t ob	
resistors) Offset	6k	8k	10k	6k	8k	10k	Ω
Unipolar		0.01	0.05		0.01	0.05	% of F.S. Range
Bipolar (Figure 3, $R_2 = 50\Omega$ fix	ed)	0.05	0.15		0.05 25	0.1	% of F.S. Range
Capacitance Compliance Voltage		25			23		p <b>F</b>
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	v
ACCURACY (error relative to full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
full scale) +25 C		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S. Range
T <sub>min</sub> to T <sub>max</sub>		±1/2	±3/4		±1/4	±1/2	LSB
DIFFERENCE		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S. Range
DIFFERENTIAL NONLINEARITY +25°C		±1/2	±3/4		±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MONOTO	NICITY GUARA		моното	ONICITY GUARA		
TEMPERATURE COEFFICIENTS With Internal Reference				j			
Unipolar Zero Bipolar Zero		1 5	2		1	2	ppm/°C ppm/°C
Gain (Full Scale)		15	10 30		5 10	10 15	ppm/°C
Differential Nonlinearity		2			2		ppm/°C
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON		250	400		250	400	ns
FULL SCALE TRANSITION 10% to 90% Delay plus Rise Time		15	30		15	30	ns
90% to 10% Delay plus Fall Time		30	50		30	50	ns
TEMPERATURE RANGE							
Operating	-55		+125	-55		+125	°C °C
Storage	-65		+150	-65		+150	C
POWER REQUIREMENTS V <sub>CC</sub> , +11.4 to +16.5V dc		3	5		3	5	mA
V <sub>EE</sub> , -11.4 to -16.5V dc		-12	-18		-12	-18	mA
POWER SUPPLY GAIN SENSITIVIT	Y <sup>2</sup>						
$V_{CC} = +11.4 \text{ to } +16.5 \text{V dc}$		3	10		3	10	ppm of F.S./%
V <sub>EE</sub> = -11.4 to -16.5V dc		15	25		15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT RANGES (see Figures 2, 3, 4)		0 to +5			0 to +5		v
10111020 (000 1 1gates 2, 2, 1)		-2.5 to +2.5			-2.5 to +2.5	!	v
		0 to +10			0 to +10		v
		-5 to +5 -10 to +10			-5 to +5 -10 to +10		v V
EXTERNAL ADJUSTMENTS		10 10 110			10 10 110		
Gain Error with Fixed $50\Omega$							
Resistor for R2 (Figure 2) Bipolar Zero Error with Fixed		±0.1	±0.25		±0.1	±0.25	% of F.S. Range
50Ω Resistor for R1 (Figure 3)		+0.05	±0.15		±0.05	±0.1	% of F.S. Range
Gain Adjustment Range (Figure 2) Bipolar Zero Adjustment Range	±0.25 ±0.15			±0.25 ±0.15		!	% of F.S. Range
REFERENCE INPUT	-0.13			±0.13			% of F.S. Range
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT Voltage	9.90	10.00	10.10	9.90	10.00	10.10	v
Current (available for external loads) <sup>3</sup>	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION		225	345	<del></del>	225	345	mW
TOWER DISSIL AT TON			J.,,	L		7.7	

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

# AD566A — SPECIFICATIONS ( $T_A = +25^{\circ}C$ , $V_{EE} = -15V$ , unless otherwise specified.)

MODEL	MIN	AD566AJ TYP	MAX	MIN	AD566AK TYP	MAY	LIMITE
	MIN	111	MAA	MIN	111	MAX	UNITS
DATA INPUTS <sup>1</sup> (Pins 13 to 24) TTL or 5 Volt CMOS						·	
Input Voltage				į			
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	v
Bit OFF Logic "0"	0		+0.8	0		+0.8	v
Logic Current (each bit) Bit ON Logic "1"		+120	+300		+120	+300	μΑ
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT				<b> </b>			
Current				Í			
Unipolar (all bits on)	-1.6 ±0.8	-2.0	-2.4 ±1.2	-1.6	-2.0	-2.4	mA.
Bipolar (all bits on or off) Resistance (exclusive of span	10.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset				ł			
Unipolar (adjustable to zero per Figure 3)		0.01	0.05	1	0.01	0.05	% of F.S.R.
Bipolar (Figure 4 R <sub>1</sub> and		0.01	0.05	l	0.01	0.05	% 01 F.S.K.
$R_2 = 50\Omega$ fixed)		0.05	0.15	1	0.05	0.1	% of F.S.R.
Capacitance		25		l	25		pF
Compliance Voltage	-1.5		.10	1.5		.10	17
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to full scale) +25°C		±1/4	±1/2		±1/8	±1/4	LSB
idii scale) 125 C		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.R.
T <sub>min</sub> to T <sub>max</sub>		±1/2	±3/4	Ì	±1/4	±1/2	LSB
		(0.012)	(0.018)	1	(0.006)	(0.012)	% of F.S.R.
DIFFERENTIAL NONLINEARITY				1			
+25°C	MONOT	±1/2	±3/4	, vovem	±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MUNUI	ONICITY GUARA	ANTEED	MONOTO	NICITY GUARA	NIEED	
TEMPERATURE COEFFICIENTS			2		•		,°C
Unipolar Zero Bipolar Zero		1 5	2 10	Į.	1 5	2 10	ppm/°C ppm/°C
Gain (Full Scale)		7	10	ł	3	5	ppm/°C
Differential Nonlinearity		2		<u> </u>	2		ppm/°C
SETTLING TIME TO 1/2LSB All Bits ON-to-OFF or OFF-to-ON (Figure 8)		250	350		250	350	ns
FULL SCALE TRANSITION				<b>†</b>			
10% to 90% Delay plus Rise Time		15	30	ŀ	15	30	ns
90% to 10% Delay plus Fall Time		30	50	<u> </u>	30	50	ns
POWER REQUIREMENTS				1			
V <sub>EE</sub> , -11.4 to -16.5V dc		-12	-18	ļ	-12	-18	mA
POWER SUPPLY GAIN SENSITIVITY <sup>2</sup>		1.5		}		25	67.6 %
V <sub>EE</sub> = -11.4 to -16.5V dc		15	25	ļ	15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT RANGE (see Figures 3, 4, 5)		0 to +5		ĺ	0 to +5		v
KANGE (see Figures 3, 4, 3)		-2.5 to +2.5		ł	-2.5 to +2.5		v
		0 to +10		j	0 to +10		v
		-5 to +5		]	-5 to +5		v .
		-10 to +10		<b> </b>	-10 to +10		v
EXTERNAL ADJUSTMENTS Gain Error with Fixed 50Ω				1			
Resistor for R2 (Figure 3)		±0.1	±0.25	1	±0.1	±0.25	% of F.S.R.
Bipolar Zero Error with Fixed							
50Ω Resistor for R1 (Figure 4)		±0.05	±0.15	10.05	±0.05	±0.1	% of F.S.R.
Gain Adjustment Range (Figure 3) Bipolar Zero Adjustment Range	±0.25 ±0.15			±0.25 ±0.15			% of F.S.R. % of F.S.R.
REFERENCE INPUT	20.13			20.13			
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
POWER DISSIPATION		180	300	<u> </u>	180	300	mW
	ndels)			<b>-</b>			
MULTIPLYING MODE PERFORMANCE (All Mo Quadrants	Julia/	Two (2): Bip	olar Operati	ion at Digital In	put Only		
Reference Voltage		+1V to +10V	, Unipolar	-			
Accuracy		10 Bits (±0.0	5% of Redu	ced F.S.) for 1	dc Reference V	oltage	
Reference Feedthrough (unipolar mode, all bits OFF, and 1 to +10V [p-p], sinewave							
frequency for 1/2LSB [p-p] feedthrough)		40kHz typ					
Output Slew Rate 10%-90%		5mA/µs					
90%-10%		1mA/μs					
Output Settling Time (all bits on and a 0-10V		1 5	10. E.C				
step change in reference voltage)		1.5µs to 0.01	170 1.5.				
CONTROL AMPLIFIER		300kHz					
Full Power Bandwidth		300kHz 1 8MHz					

Small-Signal Closed-Loop Bandwidth

1.8MHz

NOTES

The digital input levels are guaranteed but not tested over the temperature range.

The power supply gain sensitivity is tested in reference to a VEE of -15V dc.

Specifications subject to change without notice.

MODEL	MIN	AD566AS TYP	MAX	MIN	AD566AT TYP	MAX	UNITS
DATA INPUTS <sup>1</sup> (Pins 13 to 24) TTL or 5 Volt CMOS Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "0"	0		+0.8	0		+0.8	l v
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300	1	+120	+300	μΑ
Bit OFF Logic "0"		+35	+100		+35	+100	μΑ
RESOLUTION			12			12	Bits
OUTPUT							
Current				l			]
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	±0.8	±1.0	±1.2	±0.8	±1.0	±1.2	mA
Resistance (exclusive of span resistors)	6k	8k	10k	6k	8k	10k	Ω
Offset	O.K	OK .	101	) or	OK .	TOR	1 ""
Unipolar (adjustable to				Ì			[
zero per Figure 3)		0.01	0.05	l	0.01	0.05	% of F.S.R.
Bipolar (Figure 4 R <sub>1</sub> and				l			1
$R_2 = 50\Omega$ fixed)		0.05	0.15	1	0.05	0.1	% of F.S.R
Capacitance		25		[	25		pF
Compliance Voltage				1			1
T <sub>min</sub> to T <sub>max</sub>	-1.5		+10	-1.5		+10	V
ACCURACY (error relative to				1	1	1.0.4	Len
full scale) +25°C		±1/4	±1/2	ł	±1/8	±1/4 (0.006)	LSB % of F.S.R.
T <sub>min</sub> to T <sub>max</sub>		(0.006)	(0.012) ±3/4	ł	(0.003) ±1/4	±1/2	LSB
min to max		±1/2 (0.012)	(0.018)	i	(0.006)	(0.012)	% of F.S.R.
DIFFERENTIAL NONLINEARITY		(0.012)	(0.010)	<del> </del>	(0.000)	(0.012)	
+25°C		±1/2	±3/4		±1/4	±1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	MONOT	ONICITY GUAR		MONO	TONICITY GUA		LSB
	MONOI	ONICH I GOAR	ANTEED	Mone	TONICITY GUZ	KANTEED	
TEMPERATURE COEFFICIENTS Unipolar Zero			•			•	00
Bipolar Zero		1 5	2 10	l	1 5	2 10	ppm/°C ppm/°C
Gain (Full Scale)		7	10	ļ	3	5	ppm/°C
Differential Nonlinearity		2		i	2	-	ppm/°C
SETTLING TIME TO 1/2LSB				·			1
All Bits On-to-OFF or OFF-to-ON (Figure 8)		250	350	l	250	350	ns
FULL SCALE TRANSITION				<b></b>			
10% to 90% Delay plus Rise Time		15	30	Í	15	30	ns
90% to 10% Delay plus Fall Time		30	50	İ	30	50	ns
POWER REQUIREMENTS			· · · · · · · · · · · · · · · · · · ·	<del> </del>			<del> </del>
V <sub>EE</sub> , -11.4 to -16.5V dc		-12	-18	l	-12	-18	mA
POWER SUPPLY GAIN SENSITIVITY <sup>2</sup>				<b></b>			
V <sub>EE</sub> = -11.4 to -16.5V dc		15	25	i	15	25	ppm of F.S./%
PROGRAMMABLE OUTPUT				<del> </del>			
RANGE (see Figures 3, 4, 5)		0 to +5			0 to +5		l v
Rande (see Figures 5, 1, 5)		-2.5 to +2.5			-2.5 to +2.5	:	l v
		0 to +10		1	0 to +10		v
		-5 to +5		ł	~5 to +5		V
		-10 to +10		L	-10 to +10		V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 50Ω				1			1
Resistor R2 (Figure 3)		±0.1	±0.25	1	±0.1	±0.25	% of F.S.R.
Bipolar Zero Error with Fixed		+0.05	+0 **	ł	+0.05	+0.1	0 of ESB
50Ω Resistor for R1 (Figure 4) Gain Adjustment Range (Figure 3)	±0.25	±0.05	±0.15	±0.25	±0.05	±0.1	% of F.S.R. % of F.S.R.
Bipolar Zero Adjustment Range	±0.15			±0.25 ±0.15			% of F.S.R.
REFERENCE INPUT				t			1
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
		180		175			
OWER DISSIPATION		180	300	L	180	300	mW
MULTIPLYING MODE PERFORMANCE (All M	odels)						
Quadrants		Two (2): Bip	olár Operati	on at Digital In	out Only		
Reference Voltage Accuracy		+1V to +10V	, Unipolar	-	dc Reference V	1.	

Reference Vollage
Accuracy
Reference Feedthrough (unipolar mode,
all bits OFF, and 1 to +10V [p-p], sinewave
frequency for 1/2LSB [p-p] feedthrough)
Output Slew Rate 10%-90%
90%-10%

Output Settling Time (all bits on and a 0–10V step change in reference voltage)

CONTROL AMPLIFIER Full Power Bandwidth 40kHz typ

5mA/µs 1mA/μs

1.5µs to 0.01% F.S.

300kHz Small-Signal Closed-Loop Bandwidth 1.8MHz

Specifications subject to change without notice.


Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed,

although only those shown in boldface are tested on all production

# ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> to Power Ground
V <sub>EE</sub> to Power Ground (AD565A) 0V to -18V
Voltage on DAC Output (Pin 9)
Digital Inputs (Pins 13 to 24) to
Power Ground $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots$
Ref in to Reference Ground $\pm 12V$
Bipolar Offset to Reference Ground ± 12V
10V Span R to Reference Ground $\pm$ 12V
20V Span R to Reference Ground ±24V
Ref out (AD565A) Indefinite Short to Power Ground
Momentary Short to V <sub>CC</sub>
Power Dissipation

# PIN DESIGNATIONS



# **AD565A ORDERING GUIDE**

Model <sup>1</sup>	Max Gain T.C. (ppm of F.S./°C)	Temperature Range	Linearity Error Max @ +25°C	J 0.
AD565AJD	50	0 to +70°C	± 1/2LSB	Ceramic (D-24)
AD565AKD	20	0 to + 70°C	± 1/4LSB	Ceramic (D-24)
AD565ASD	30	-55°C to +125°C	± 1/2LSB	Ceramic (D-24)
AD565ATD	15	-55°C to +125°C	± 1/4LSB	Ceramic (D-24)

# NOTES

<sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current /883B data sheet.

# **AD566A ORDERING GUIDE**

Model <sup>1</sup>	Max Gain T.C. (ppm or F.S./°C)	1 -	Linearity Error Max @ +25°C	J ~_
AD566AJD	10	0 to +70°C	± 1/2LSB	Ceramic (D-24)
AD566AKD	3	0 to +70°C	± 1/4LSB	Ceramic (D-24)
AD566ASD	10	-55°C to +125°C	± 1/2LSB	Ceramic (D-24)
AD566ATD	3	-55°C to +125°C	± 1/4LSB	Ceramic (D-24)

# NOTES

<sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current/883B data sheet.

<sup>&</sup>lt;sup>2</sup>D = Ceramic DIP. For outline information see Package Information section.

 $<sup>^2\</sup>mathrm{D} = \mathrm{Ceramic} \ \mathrm{DIP}.$  For outline information see Package Information section.

# Applying the AD565A/AD566A

### GROUNDING RULES

The AD565A and AD566A bring out separate reference and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

# CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a 50 $\Omega$  fixed resistor is substituted for the 100 $\Omega$  trimmer, unipolar zero will typically be within  $\pm 1/2$ LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50 $\Omega$  resistor for the 100 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within  $\pm 2$ LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to ±1/2LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

### FIGURE 1. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 8, should be grounded if not used for trimming.

#### STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 8 should then be connected to pin 12.

# STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $100\Omega$  gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a 120 $\Omega$  resistor in series with the gain resistor at pin 10 to the op amp output.

# FIGURE 2. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

# STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust  $100\Omega$  trimmer R1 to give -5.000 volts output.

# STEP II . . . GAIN ADJUST

Turn ON All bits. Adjust  $100\Omega$  gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

# FIGURE 3. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 to +5 volt range or  $\pm 2.5$  volt and  $\pm 10$  volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5 or  $\pm 2.5$ ), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the  $\pm 10$  volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The  $\pm 10$  volt option is shown in Figure 3.




Figure 1. 0 to +10V Unipolar Voltage Output




Figure 2. ±5V Bipolar Voltage Output




Figure 3. ±10V Voltage Output

# AD565A/AD566A

# CONNECTING THE AD566A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used. excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a  $50\Omega$  fixed resistor is substituted for the  $100\Omega$  trimmer, unipolar zero will typically be within ±1/2LSB (plus op amp offset), and full scale accuracy will be within 0,1% (0.25% max). Substituting a 50 $\Omega$  resistor for the 100 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within ±2LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to ±1/2LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

### FIGURE 4. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 7, should be grounded if not used for trimming.

# STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 7 should then be connected to pin 12.

#### STEP II . . . GAIN ADIUST

Turn all bits ON and adjust 100Ω gain trimmer, R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a  $120\Omega$  resistor in series with the gain resistor at pin 10 to the op amp output.

# FIGURE 5. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

# STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust 100Ω trimmer R1 to give -5.000 output volts.

# STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust 100Ω gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

# FIGURE 6. OTHER VOLTAGE RANGES

The AD566A can also be easily configured for a unipolar 0 to +5 volt range or ±2.5 volt and ±10 volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5V or ±2.5V), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to VREF

for the bipolar range. For the ±10 volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The ±10 volt option is shown in Figure 6.

DIGITA	L INPUT	4	ANALOG OUTPUT				
MSB	LSB	Straight Binary	Offset Binary	Two's Compl			
000000	000000	Zero	-Full Scale	Zero			
011111	111111	Mid Scale -1 LSB	Zero -1LSB	+FS-1LSB			
100000	000000	+1/2 FS	Zero	-FS			
111111	111111	+FS -1LSB	+ Full Scale -1LSB	Zero -1LSB			

<sup>\*</sup>Invert the MSB of the offset binary code with an external inverter to obtain two's complement.

Table I. Digital Input Codes




Figure 4. 0 to +10V Unipolar Voltage Output





Figure 5, ±5V Bipolar Voltage Output



LEL COMBINATION OF THE BIPOLAR OFFSET RESISTOR BLISH A CURRENT TO BALANCE THE MSB CURRENT. OF TEMPERATURE COEFFICIENT MISMATCH BETWEEN I RESISTOR COMBINATION AND DAC RESISTORS IS BY PREVIOUS PAGE.

Figure 6. ±10V Voltage Output



# 12-Bit Ultrahigh Speed Monolithic D/A Converter

**AD568** 

# **FEATURES**


Ultrahigh Speed: Current Settling to 1LSB in 35ns High Stability Buried Zener Reference on Chip Monotonicity Guaranteed Over Temperature 10.24mA Full-Scale Output Suitable for Video Applications

Integral and Differential Linearity Guaranteed Over Temperature

0.3" "Skinny DIP" Packaging

Variable Threshold Allows TTL and CMOS

MIL-STD-883 Compliant Versions Available



#### PRODUCT DESCRIPTION

The AD568 is an ultrahigh-speed, 12-bit digital-to-analog converter (DAC) settling to 0.025% in 35ns. The monolithic device is fabricated using Analog Devices' Complementary Bipolar (CB) Process. This is a proprietary process featuring high-speed NPN and PNP devices on the same chip without the use of dielectric isolation or multichip hybrid techniques. The high speed of the AD568 is maintained by keeping impedance levels low enough to minimize the effects of parasitic circuit capacitances.

The DAC consists of 16 current sources configured to deliver a 10.24mA full-scale current. Multiple matched current sources and thin-film ladder techniques are combined to produce bit weighting. The DAC's output is a 10.24mA full scale (FS) for current output applications or a 1.024V FS unbuffered voltage output. Additionally, a 10.24V FS buffered output may be generated using an onboard  $1k\Omega$  span resistor with an external op amp. Bipolar ranges are accomplished by pin strapping.

Laser wafer trimming insures full 12-bit linearity. All grades of the AD568 are guaranteed monotonic over their full operating temperature range. Furthermore, the output resistance of the DAC is trimmed to  $100\Omega \pm 1.0\%$ . The gain temperature coefficient of the voltage output is  $30\text{ppm}/^{\circ}\text{C}$  max (K).

The AD568 is available in three performance grades. The AD568JQ and KQ are available in 24-pin cerdip (0.3'') packages and are specified for operation from 0 to  $+70^{\circ}$ C. The AD568SQ features operation from  $-55^{\circ}$ C to  $+125^{\circ}$ C and is also packaged in the hermetic 0.3'' cerdip.

#### PRODUCT HIGHLIGHTS

- The ultrafast settling time of the AD568 allows leading edge performance in waveform generation, graphics display and high-speed A/D conversion applications.
- Pin strapping provides a variety of voltage and current output ranges for application versatility. Tight control of the absolute output current reduces trim requirements in externally-scaled applications.
- Matched on-chip resistors can be used for precision scaling in high-speed A/D conversion circuits.
- The digital inputs are compatible with TTL and +5V CMOS logic families.
- Skinny DIP (0.3") packaging minimizes board space requirements and eases layout considerations.
- The AD568 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD568/883B data sheet for detailed specifications.


# AD568 — SPECIFICATIONS (@ = +25°C, $V_{cc}$ , $V_{\epsilon\epsilon}$ = ±15V unless otherwise noted.)

Model	Min	AD568J Typ	Max	Min	AD568K Typ	Max	Min	AD568S Typ	Max	Units
RESOLUTION	12			12			12			Bits
ACCURACY <sup>1</sup>				<del>                                     </del>			+			
Linearity	-1/2		+ 1/2	- 1/4		+ 1/4	-1/2		+ 1/2	LSB
T <sub>min</sub> to T <sub>max</sub>	- 3/4		+ 3/4	- 1/2		+ 1/2	-3/4		+ 3/4	LSB
Differential Nonlinearity	-1		+1	- 1/2		+ 1/2	-1		+1	LSB
T <sub>min</sub> to T <sub>max</sub>	-1		+1	-1		+1	-1		-1	LSB
Monotonicity		GUA	RANTEED		TED SPECII		•	TURER		
Unipolar Offset	-0.2		+0.2	1 *		*	<b>!</b> *		*	% of FSR
Bipolar Offset	-1.0		+1.0	<b> </b> *		*	*		*	% of FSR
Bipolar Zero	-0.2		+0.2	*		*	*		*	% of FSR
Gain Error	-1.0		+1.0	<b>i</b> *		*	*		*	% ofFSR
TEMPERATURE COEFFICIENTS <sup>2</sup>				1						
Unipolar Offset	-5		+5	-3	1	+3	-5		+5	ppm of FSR/°C
Bipolar Offset	-30		+ 30	-20		+20	-30		+ 30	ppm of FSR/°C
Bipolar Zero	-15		+ 15	*		*	*		*	ppm of FSR/°C
Gain Drift	-50		+ 50	-30		+30	-50		+ 50	ppm of FSR/°C
Gain Drift (I <sub>OUT</sub> )	- 150		+ 150	*		*	*		*	ppm of FSR/°C
DATA INPUTS				<del> </del>			<del> </del>			
Logic Levels (T <sub>min</sub> to T <sub>max</sub> )	ļ			ł			1			
V <sub>IH</sub>	2.0		7.0	*		*			*	v
V <sub>II</sub> .	0.0		0.8	*		*	*		*	v
Logic Currents (T <sub>min</sub> to T <sub>max</sub> )	0.0		0.0	1			1			Į ,
I <sub>IH</sub>	-10	0	+ 10	*	*	*	*	*	*	μА
I <sub>II.</sub>	-0.5	- 60	- 100	*	*	*		- 100	- 200	μΑ
V <sub>TH</sub> Pin Voltage	1	1.4	200	]	*		1	*	200	V
CODING	<del> </del>		D	INIABY O	FFSET BIN	ADV	<u> </u>			
						AK 1				
CURRENT OUTPUT RANGES			- 0	to 10.24, ±	5.12					mA
VOLTAGE OUTPUT RANGES			0	to 1.024, ±	0.512					V
COMPLIANCE VOLTAGE	- 2		+1.2	*		*	*		*	v
OUTPUT RESISTANCE			***************************************	1			1			
Exclusive of R <sub>I</sub>	160	200	240	ł	*		-	*		Ω
Inclusive of R <sub>L</sub>	99	100	101	ļ	*		1	*		Ω
SETTLING TIME				1			1			
Current to				1.			ì			ļ
± 0.025%	1	35		Ì	*		ì	*		ns to 0.025% of FSR
± 0,1%	1	23		Ì	* .		1	*		ns to 0.1% of FSR
Voltage				Ĭ			1			
50Ω Load <sup>3</sup> , 0.512V p-p,				1						i
to 0.025%	ļ	37		l	*		1	*		ns to 0.025% of FSR
to 0.1%		25		İ	*		1	*		ns to 0.1% of FSR
to 1%	]	18		l	*		<b>\</b>	*		ns to 1% of FSR
75Ω Load3, 0.768V p-p,				İ			1			
to 0.025%		40		l	*		}	*		ns to 0.025% of FSR
to 0.1%		25		ł	*		}	*		ns to 0.1% of FSR
to 1%	İ	20		1	*		1	*		ns to 1% of FSR
100Ω (Internal R <sub>L</sub> ) <sup>3</sup> , 1.024V p-p,				}			1			1
to 0.025%	1	50		1	*		1	*		ns to 0.025% of FSR
to 0.1%	1	38		1	*		1	*		ns to 0.1% of FSR
to 1%	1	24		1	*		1	*		ns to 1% of FSR
Glitch Impulse4	1	350		1	*			*		pV-sec
Peak Amplitude		15			*		1	*		% of FSR
FULL-SCALE TRANSITION5										· · · · · · · · · · · · · · · · · · ·
10% to 90% Rise Time		11		Į.	*			*		ns
90% to 10% Fall Time		11			*		1	*		ns
POWER REQUIREMENTS										
+ 13.5V to + 16.5V	1	27	32	1	*	*	1	*	*	mA
- 13.5V to - 16.5V		- 7	-8	1	*	*		*	*	mA
Power Dissipation	1	525	625	1	*	*	1	*	*	mW
PSRR	1		0.05	1		*			*	% of FSR/V
TEMPERATURE RANGE				T T			T			
Rated Specification <sup>2</sup>	0		70	0		70	-55		+125	°C
Storage	- 65		+ 150			*			*	<b>°</b> C
_										l

<sup>&</sup>quot;Same as AD568]. 
Measured in  $1_{\rm OUT}$  mode. 
Measured in  $V_{\rm OUT}$  mode, unless otherwise specified. See text for further information. 
Total Resistance. Refer to Figure 3.

 $<sup>^4</sup>At$  the major carry, driven by HCMOS logic. See text for further explanation.  $^5Measured$  in  $V_{\rm OUT}$  mode.

Specifications shown in boldface are tested on all production units at final electrical test. Specifications subject to change without notice.



# Figure 1. Functional Block Diagram

# ABSOLUTE MAXIMUM RATINGS\*

$V_{CC}$ to REFCOM 0V to +18V
$V_{EE}$ to REFCOM $\hdots$
REFCOM to LCOM $\ \ \ldots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
ACOM to LCOM
THCOM to LCOM
SPANs to LCOM
$I_{BPO}$ to LCOM $\ \ldots \ \ldots \ \ldots \ \pm 5V$
$I_{OUT}$ to LCOM $\ \ldots \ \ldots \ \ldots \ -5V$ to $V_{TH}$
Digital Inputs to THCOM $\dots -500$ mV to $+7.0$ V
Voltage Across Span Resistor
$V_{TH}$ to THCOM0.7V to +1.4V
Logic Threshold Control Input Current 5mA

Power Dissipation	1000 mW
Storage Temperature Range	
Q (Cerdip) Package65°C to	+ 150°C
Junction Temperature	. 175°C
Thermal Resistance	
$ heta_{\mathrm{ja}}$	75°C/W
$\theta_{ m ic}$	25°C/W

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ORDERING GUIDE

Model <sup>1</sup>	Package Option <sup>2</sup>	Temperature Range °C	Linearity Error Max. @ 25°C	Voltage Gain T.C. Max ppm/°C
	24-Lead Cerdip (Q-24)		± 1/2	±50
AD568KQ	24-Lead Cerdip (Q-24)	0  to  + 70	± 1/4	±30
AD568SQ	24-Lead Cerdip (Q-24)	-55  to  + 125	± 1/2	± 50

# NOTES

# **Definitions**

LINEARITY ERROR (also called INTEGRAL NON-LINEARITY OR INL): Analog Devices defines linearity error as the maximum deviation of the actual analog output from the ideal output (a straight line drawn from 0 to FS) for any bit combination expressed in multiples of 1LSB. The AD568 is laser trimmed to 1/4LSB (0.006% of FS) maximum linearity error at +25°C for the K version and 1/2LSB for the I and S versions.

DIFFERENTIAL LINEARITY ERROR (also called DIFFERENTIAL NONLINEARITY or DNL): DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases.

UNIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (0V or 0mA) when the inputs are set to all 0s is called unipolar offset error.

BIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (negative half-scale) when the inputs are set to all 0s is called bipolar offset error.

BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal half-scale output of 0V (or 0mA) for bipolar mode when only the MSB is on (100.....00) is called bipolar zero error.

GAIN ERROR: The difference between the ideal and actual output span of FS -1LSB, expressed in % of FS, or LSB, when all bits are on.

GLITCH IMPULSE: Asymmetrical switching times in a DAC give rise to undesired output transients which are quantified by their glitch impulse. It is specified as the net area of the glitch in nV-sec or pA-sec.

For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD568/883B data sheet.

<sup>&</sup>lt;sup>2</sup>Q = Cerdip. For outline information see Package Information section.




Figure 2. AD568 Glitch Impulse

COMPLIANCE VOLTAGE: The range of allowable voltage at the output of a current-output DAC which will not degrade the accuracy of the output current.

SETTLING TIME: The time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

# **Connecting the AD568**

# UNBUFFERED VOLTAGE OUTPUT

#### **Unipolar Configuration**

Figure 3 shows the AD568 configured to provide a unipolar 0 to +1.024V output range. In this mode, the bipolar offset terminal, Pin 21, should be grounded if not used for offset trimming.

The nominal output impedance of the AD568 with Pin 19 grounded has been trimmed to  $100\Omega,~\pm1\%$ . Other output impedances can be generated with an external resistor,  $R_{\rm EXT}$ , between Pins 19 and 20. An  $R_{\rm EXT}$  equalling  $300\Omega$  will yield a total output resistance of 75 $\Omega$ , while an  $R_{\rm EXT}$  of  $100\Omega$  will provide  $50\Omega$  of output resistance. Note that since the full-scale output current of the DAC remains 10.24mA, changing the load impedance changes the unbuffered output voltage accordingly. Settling time and full-scale range characteristics for these load impedances are provided in the specifications table.




Figure 3. Unipolar Output Unbuffered 0 to +1.024V

# **Bipolar Configuration**

Figure 4 shows the connection scheme used to provide a bipolar

output voltage range of 1.024V. The bipolar offset (-0.512V) occurs when all bits are OFF (00...00), bipolar zero (0V)




Figure 4. Bipolar Output Unbuffered ±0.512V

occurs when the MSB is ON with all other bits OFF (10 . . . 00), and full-scale minus 1LSB (0.51175V) is generated when all bits are ON (11 . . . 11). Figure 5 shows an optional bipolar mode with a 2.048V range. The scale factor in this mode will not be as accurate as the configuration shown in Figure 4, because the laser-trimmed resistor  $R_{\rm L}$  is not used.

Figure 4 also demonstrates how the internal span resistor may be used to bias the  $V_{TH}$  pin (Pin 13) from a 5V supply. This eliminates the requirement for an external  $R_{TH}$  in applications that do not require the precision span resistor.




Figure 5. Bipolar Output Unbuffered ± 1.024V

# Optional Gain and Zero Adjustment

The gain and offset are laser trimmed to minimize their effects on circuit performance. However, in some applications, it may be desirable to externally reduce these errors further. In those cases, the following procedures are suggested.

# UNIPOLAR MODE: (Refer to Figure 6)

Step 1 – Set all bits (BIT 1-BIT 12) to Logic "0" (OFF) – note the output voltage. This is the offset error.

Step 2 – Set all bits to Logic "1" (ON). Adjust the gain trim resistor so that the output voltage is equal to the desired full scale minus 1LSB plus the offset error measured in step 1.

Step 3 – Reset all bits to Logic "0" (OFF). Adjust the offset trim resistor for 0V output.




Figure 6. Unbuffered Unipolar Gain and Zero Adjust

# BIPOLAR MODE (Refer to Figure 7)

Step 1 – Set bits to offset binary "zero" (10 . . . 00). Adjust the zero resistor to produce 0V at the DAC output. This removes the bipolar zero error.

Step 2 – Set all bits to Logic "1" (ON). Adjust gain trim resistor so the output voltage is equal to the desired full-scale minus 1LSB.

Step 3 – (Optional) If precise trimming of the bipolar offset is preferred to trimming of bipolar zero: set all bits to Logic "0" (OFF). Trim the zero resistor to produce the desired negative full scale at the DAC output.

Note: this may slightly compromise the bipolar zero trim.




Figure 7. Bipolar Unbuffered Gain and Zero Adjust

# **BUFFERED VOLTAGE OUTPUT**

For full-scale outputs of greater than 1V, some type of external buffer amplifier is required. The AD840 fills this requirement perfectly, settling to 0.025% from a 10V full-scale step in less than 100ns.

A  $1k\Omega$  span resistor has been provided on chip for use as a feedback resistor in buffered applications. Using  $R_{SPAN}$  (Pins 15, 16) introduces a 100mW code-dependent power source onto the chip which may generate a slight degradation in linearity. Maximum linearity performance can be realized by using an external span resistor.

# Unipolar Inverting Configuration

Figure 8 shows the connections for producing a - 10.24V full-scale swing. This configuration uses the AD568 in the current output mode into a summing junction at the inverting input terminal of

the external op amp. With the load resistor  $R_L$  grounded, the DAC has an output impedance of  $100\Omega$ . This produces a noise gain of 11 from the noninverting terminal of the op amp, and hence, satisfies the stability criterion of the AD840 (stable at a gain of 10). The addition of a 5pF compensation capacitor across the 1k $\Omega$  feedback resistor produces optimal settling. Lower noise gain can be achieved by connecting  $R_L$  to  $I_{OUT}$ , increasing the DAC output impedance to approximately  $200\Omega$ , and reducing the noise gain to 6 (illustrated in Figure 9). While the output in this configuration will feature improved noise performance, it is somewhat less stable and may suffer from ringing. The compensation capacitance should be increased to 7pF to maintain stability at this reduced gain.




Figure 8. Unipolar Output Buffered 0 to -10.24V

# **Bipolar Inverting Configuration**

Figure 9 illustrates the implementation of a +5.12V to -5.12V bipolar range, achieved by connecting the bipolar offset current,  $I_{\rm BPO}$ , to the summing junction of the external amplifier. Note that since the amplifier is providing an inversion, the full-scale output voltage is -5.12V, while the bipolar offset voltage (all bits OFF) is +5.12V at the amplifier output.




Figure 9. Bipolar Output Buffered ±5.12V

# AD568

# **Noninverting Configuration**

If a positive full-scale output voltage is required, it can be implemented using the AD568 in the unbuffered voltage output mode followed by the AD840 in a noninverting configuration (Figure 10). The noise gain of this topology is 10, requiring only 5pF across the feedback resistor to optimize settling.




Figure 10. Unipolar Output Buffered 0 to +10.24V

# **Guidelines for Using the AD568**

The designer who seeks to combine high speed with high precision faces a challenging design environment. Where tens of milliamperes are involved, fractions of an ohm of misplaced impedance can generate several LSBs of error. Increasing bandwidths make formerly negligible parasitic capacitances and inductances significant. As system performance reaches and exceeds that of the measurement equipment, time-honored test methods may no longer be trustworthy. The DAC's placement on the boundary between the analog and digital domains introduces additional concerns. Proper RF techniques must be used in board design, device selection, supply bypassing, grounding, and measurement if optimal performance is to be realized. The AD568 has been configured to be relatively easy to use, even in some of the more treacherous applications. The device characteristics shown in this datasheet are readily achievable if proper attention is paid to the details. Since a solid understanding of the circuit involved is one of the designer's best weapons against the difficulties of RF design, the following sections provide illustrations, explanations, examples, and suggestions to facilitate successful design with the AD568.

# Current Output vs. Voltage Output

As indicated in Figures 3 through 10, the AD568 has been designed to operate in several different modes depending on the external circuit configuration. While these modes may be categorized by many different schemes, one of the most important distinctions to be made is whether the DAC is to be used to generate an output voltage or an output current. In the current output mode, the DAC output (Pin 20) is tied to some type of summing junction, and the current flowing from the DAC into this summing junction is sensed (e.g., Figures 8 and 9). In this mode, the DAC output scale is insensitive to whether the load resistor, R<sub>L</sub>, is shorted (Pin 19 connected to Pin 20), or grounded

(Pin 19 connected to Pin 18). However, this does affect the output impedance of the DAC current and may have a significant impact on the noise gain of the external circuitry. In the voltage output mode, the DAC's output current flows through its own internal impedance (perhaps in parallel with an external impedance) to generate a voltage, as in Figures 3, 4, 5, and 10. In this case, the DAC output scale is directly dependent on the load impedance. The temperature coefficient of the AD568's internal reference is trimmed in such a way that the drift of the DAC output in the voltage output mode is centered on zero. The current output of the DAC will have an additional drift factor corresponding to the absolute temperature coefficient of the internal thin-film resistors. This additional drift may be removed by judicious placement of the  $1k\Omega$  span resistor in the signal path. For example, in Figures 8 and 9, the current flowing from the DAC into the summing junction could suffer from as much as 150ppm/°C of thermal drift. However, since this current flows through the internal span resistor (Pins 15 and 16) which has a temperature coefficient that matches the DAC ladder resistors, this drift factor is compensated and the buffered voltage at the amplifier output will be within specified limits for the voltage output mode.

#### **Output Voltage Compliance**

The AD568 has a typical output compliance range of +1.2V to -2.0V (with respect to the LCOM Pin). The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, as shown in Figure 11, there is an equivalent output impedance of  $200\Omega$  in parallel with 15pF at the output terminal which produces an equivalent error current if the voltage deviates from the ladder common. This is a linear effect which does not change with input code. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown resulting in nonlinear performance. The positive compliance limit is not affected by the positive power supply, but is a function of output current and the logic threshold voltage at  $V_{TH}$ , Pin 13.




Figure 11. Equivalent Output


# **Digital Input Considerations**

The AD568 uses a standard positive true straight binary code for unipolar outputs (all 1s full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0s on the inputs, the output will go to negative full scale; with 111 . . . 11, the output will go to positive full scale less 1L5B; and with 100 . . 00 (only the MSB on), the output will go to zero.

The threshold of the digital inputs is set at 1.4V and does not vary with supply voltage. This is provided by a bandgap reference generator, which requires approximately 3mA of bias current achieved by tying  $R_{\rm TH}$  to any  $+V_L$  supply where

$$R_{TH} = \left(\frac{+V_L - 1.4V}{3mA}\right).$$

The input lines operate with small input currents to easily achieve interface with unbuffered CMOS logic. The digital input signals to the DAC should be isolated from the analog output as much as possible. To minimize undershoot, ringing, and possible digital feedthrough noise, the interconnect distances to the DAC inputs should be kept as short as possible. Termination resistors may improve performance if the digital lines become too long. The digital input should be free from large glitches and ringing and have maximum 10% to 90% rise and fall times of 5ns. Figure 12 shows the equivalent digital input circuit of the AD568.



BIT 1 DRIVES 4 OF THESE CELLS IN PARALLEL. BIT 2 DRIVES 2 CELLS. BITS 3-12 DRIVE SINGLE CELLS.

Figure 12. Equivalent Digital Input

Due to the high-speed nature of the AD568, it is recommended that high-speed logic families such as Schottky TTL, high-speed CMOS, or the new lines of FAST\* TTL be used exclusively. Table I shows how DAC performance can vary depending on the driving logic used. As this table indicates, STTL, HCMOS, and FAST represent the most viable families for driving the AD568.

# DAC PERFORMANCE VS. DRIVE LOGIC<sup>1</sup>

Logic	10-90%	SET	DAC TLING		Glitch <sup>4</sup>	Maximum
Family	DAC Rise Time <sup>2</sup>	1%	0.1%	0.025%	Impulse	Glitch Excursion
TTL LSTTL STTL HCMOS FAST*	11ns 11ns 9.5ns 11ns 12ns	18ns 28ns 16ns 24ns 16ns	34ns 46ns 33ns 38ns 36ns		2.5nV-s 950pV-s 850pV-s 350pV-s 1.0nV-s	240mV 160mV 150mV 115mV 250mV

<sup>1</sup>All values typical, taken in test fixture diagrammed in Figure 13.

Measurements are made for a 1V full-scale step into 100/DAC load resistance.
3etrling time is measured from the time the digital input crosses the threshold voltage (1.4V) to when the output is within the specified range of its final value.

<sup>4</sup>The worst case glitch impulse, measured on the major carry. DAC full scale is 1V.

# Table I.

The variations in settling times can be attributed to differences in the rise time and current driving capabilities of the various families. Differences in the glitch impulse are predominantly dependent upon the variation in data skew. Variations in these specs occur not only between logic families, but also between different gates and latches within the same family. When selecting a gate to drive the AD568 logic input, pay particular attention to the propagation delay time specs: t<sub>PLH</sub> and t<sub>PHL</sub>. Selecting the smallest delays possible will help to minimize the settling time, while selection of gates where t<sub>PLH</sub> and t<sub>PHL</sub> are closely matched to one another will minimize the glitch impulse resulting from data skew. Of the common latches, the 74374 octal flip-flop provides the best performance in this area for many of the logic families mentioned above.

\*FAST is a registered trademark of Fairchild Camera and Instrumentation Corporation.




Figure 13. Test Setup for Glitch Impulse and Settling Time Measurements

# **Settling Time Considerations**

As can be seen from Table I and the specifications page, the settling time of the AD568 is application dependent. The fastest settling is achieved in the current-output mode, since the voltageoutput mode requires the output capacitance to be charged to the appropriate voltage. The DAC's relatively large output current helps to minimize this effect, but settling-time sensitive applications should avoid any unnecessary parasitic capacitance at the output node of voltage output configurations. Direct measurement of the fine scale DAC settling time, even in the voltage output mode, is extremely tricky: analog scope front ends are generally incapable of recovering from overdrive quickly enough to give an accurate settling representation. The plot shown in Figure 14 was obtained using Data Precision's 640 16-bit sampling head, which features the quick overdrive recovery characteristic of sampling approaches combined with high accuracy and relatively small thermal tail.




Figure 14. Zero to Full-Scale Settling

# Glitch Considerations

In many high-speed DAC applications, glitch performance is a critical specification. In a conventional DAC architecture such as the AD568 there are two basic glitch mechanisms: data skew and digital feedthrough. A thorough understanding of these sources can help the user to minimize glitch in any application.

DIGITAL FEEDTHROUGH - As with any converter product, a high-speed digital-to-analog converter is forced to exist on the frontier between the noisy environment of high-speed digital logic and the sensitive analog domain. The problems of this interfacing are particularly acute when demands of high speed (greater than 10MHz switching times) and high precision (12 bits or more) are combined. No amount of design effort can perfectly isolate the analog portions of a DAC from the spectral components of a digital input signal with a 2ns risetime. Inevitably, once this digital signal is brought onto the chip, some of its higher frequency components will find their way to the sensitive analog nodes, producing a digital feedthrough glitch. To minimize the exposure to this effect, the AD568 has intentionally omitted the on-board latches that have been included in many slower DACs. This not only reduces the overall level of digital activity on chip, it also avoids bringing a latch clock pulse on board, whose opposite edge inevitably produces a substantial glitch. even when the DAC is not supposed to be changing codes. Another path for digital noise to find its way onto a converter chip is through the reference input pin. The completely internal reference featured in the AD568 eliminates this noise input, providing a greater degree of signal integrity in the analog portions of the chip.

DATA SKEW - The AD568, like many of its slower predecessors, essentially uses each digital input line to switch a separate, weighted current to either the output (I<sub>OUT</sub>) or some other node (ANALOG COM). If the input bits are not changed simultaneously, or if the different DAC bits switch at different speeds, then the DAC output current will momentarily take on some incorrect value. This effect is particularly troublesome at the "carry points", where the DAC output is to change by only one LSB, but several of the larger current sources must be switched to realize this change. Data skew can allow the DAC output to move a substantial amount towards full scale or zero (depending upon the direction of the skew) when only a small transition is desired. Great care was taken in the design and layout of the AD568 to ensure that switching times of the DAC switches are symmetrical and that the length of the input data lines are short and well matched. The glitch-sensitive user should be equally diligent about minimizing the data skew at the AD568's inputs, particularly for the 4 or 5 most significant bits. This can be achieved by using the proper logic family and gate to drive the DAC, and keeping the interconnect lines between the logic outputs and the DAC inputs as short and as well matched as possible, particularly for the most significant bits. The top 6 bits should be driven from the same latch chip if latches are used.

# Glitch Reduction Schemes

BIT-DESKEWING – Even carefully laid-out boards using the proper driving logic may suffer from some degree of data-skew induced glitch. One common approach to reducing this effect is to add some appropriate capacitance (usually several pF) to each of the 2 or 3 most significant bits. The exact value of each capacitor for a given application should be determined experimentally, as it will be dependent on circuit board layout and the type of driving logic used. Table II presents a few examples of how the glitch impulse may be reduced through passive deskewing.

Logic Family	Gate	Uncompen- sated Glitch	Compensation Used	Compen- sated Glitch
HCMOS	74157	350pV-s	C2 = 5pF	250pV-s
STTL	74158	850pV-s	$R1 = 50\Omega, C1 = 7pF$	600pV-s

NOTE

<sup>1</sup>Measurements were made using a modified version of the fixture shown in Figure 13, with resistors and capacitors placed as shown in Figure 15. Resistance and canacitance values were set to zero except as noted.

#### Table II.

As Figure 15 indicates, in some cases it may prove useful to place a few hundred ohms of series resistance in the input line to enhance the delay effect. This approach also helps to reduce some of the digital feedthrough glitch, as the higher frequency spectral components are being filtered out of the most significant bits' digital inputs.




Figure 15. R-C Bit Deskewing Scheme

THRESHOLD SHIFT – It is also possible to reduce the data skew by shifting the level of logic voltage threshold, V<sub>TH</sub> (Pin 13). This can be readily accomplished by inserting some resistance between the THRESHOLD COM pin (Pin 14) and ground, as in Figure 16. To generate threshold voltages below 1.4V, Pin 13 may be directly driven with a voltage source, leaving Pin 14 tied to the ground plane. As Note 2 in Table III indicates, lowering the threshold voltage may reduce output voltage compliance below the specified limits, which may be of concern in an unbuffered voltage output topology.




Figure 16. Positive Threshold Voltage Shift

Table III shows the glitch reduction achieved by shifting the threshold voltage for HCMOS, STTL, and FAST logic.

# THRESHOLD SHIFT FOR GLITCH IMPROVEMENT<sup>1</sup>

Logic Family	Gate	Uncompen- sated Glitch	Modified Threshold <sup>2</sup>	Resulting Glitch
HCMOS	74HC158	350pV-s	1.7V	150pV-s
STTL	74S158	850pV-s	1.0V	200pV-s
FAST	74F158	1000pV-s	1.3V	480pV-s

#### NOTES

<sup>1</sup>Measurements made on a modified version of the circuit shown in Figure 13, with a 1V full scale.

<sup>2</sup>Use care in any scheme that lowers the threshold voltage since the output voltage compliance of the DAC is sensitive to this voltage. If the DAC is to be operated in the voltage output mode, it is strongly suggested that the threshold voltage be set at least 200mV above the output voltage full scale.

#### Table III.

# Deglitching

Some applications may prove so sensitive to glitch impulse that reduction of glitch impulse by an order of magnitude or more is required. In order to realize glitch impulses this low, some sort of sample-and-hold amplifier (SHA)-based deglitching scheme must be used.

There are high-speed SHAs available with specifications sufficient to deglitch the AD568, however most are hybrid in design at costs which can be prohibitive. A high performance, low cost alternative shown in Figure 17 is a discrete SHA utilizing a high-speed monolithic op amp and high-speed DMOS FET switches.

This SHA circuit uses the inverting integrator architecture. The AD841 operational amplifier used (300MHz gain bandwidth product) is fabricated on the same high-speed process as the AD568. The time constant formed by the  $200\Omega$  resistor and the 100pF capacitor determines the acquisition time and also band limits the output signal to eliminate slew induced distortion.

A discrete drive circuit is used to achieve the best performance from the SD5000 quad DMOS switch. This switch driving cell is composed of MPS571 RF npn transistors and an MC10124 TTL to ECL translator. Using this technique provides both high speed and highly symmetrical drive signals for the SD5000 switches. The switches are arranged in a single-throw double-pole (SPDT) configuration. The 360pF "flyback" capacitor is switched to the op amp summing junction during the hold mode to keep switching transients from feeding to the output. This capacitor is grounded during sample mode to minimize its effect on acquisition time.

Circuit layout for a high speed SHA is almost as critical as the design itself. Figure 17 shows a recommended layout of the deglitching cell for a double sided printed circuit board. The layout is very compact with care taken that all critical signal paths are short.




Figure 17. High Performance Deglitcher

# **Grounding Rules**

The AD568 brings out separate reference, output, and digital power grounds. This allows for optimum management of signal ground currents for low noise and high-speed settling performance. The separate ground returns are provided to minimize changes in current flow in the analog signal paths. In this way, logic return currents are not summed into the same return path with the analog signals.

It is important to understand which supply and signal currents are flowing in which grounds so that they may be returned to the proper power supply in the best possible way.

The majority of the current that flows into the  $V_{\rm CC}$  supply (Pin 24) flows out (depending on the DAC input code) either the ANALOG COMMON (Pin 18), the LADDER COMMON (Pin 17), and/or  $I_{\rm OUT}$  (Pin 20).

The current in the LADDER COMMON is configured to be code independent when the output current is being summed into a virtual ground. If I<sub>OUT</sub> is operated into its own output impedance (or in any unbuffered voltage output mode) the current in LADDER COMMON will become partially code dependent.

The current in the ANALOG COMMON (Pin 18) is an approximate complement of the current in  $I_{OUT}$ , i.e., zero when the DAC is at full scale and approximately 10mA at zero input code.

A relatively constant current (not code dependent) flows out the REFERENCE COMMON (Pin 23).

The current flowing out of the  $V_{\rm EE}$  supply (Pin 22) comes from a combination of reference ground and BIPOLAR OFFSET (Pin 21). The plus and minus 15V supplies are decoupled to the REFERENCE COMMON.

The ground side of the load resistor R<sub>L</sub>, ANALOG COMMON and LADDER COMMON should be tied together as close to the package pins as possible. The analog output voltage is then referred to this node and thus it becomes the "high quality" ground for the AD568. The REFERENCE COMMON (and Bipolar offset when not used), should also be connected to this node.

# AD568

All of the current that flows into the V<sub>TH</sub> terminal (Pin 13) from the resistor tied to the 5V logic supply (or other convenient positive supply) flows out the THRESHOLD COMMON (Pin 14). This ground pin should be returned directly to the digital ground plane on its own individual line.

The +5V logic supply should be decoupled to the THRESHOLD COMMON.

Because the V<sub>TH</sub> pin is connected directly to the DAC switches it should be decoupled to the analog output signal common.

In order to preserve proper operation of the DAC switches, the digital and analog grounds need to eventually be tied together. This connection between the ground planes should be made within 1/2" of the DAC.

# The Use of Ground and Power Planes

If used properly, ground planes can perform a myriad of functions on high-speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from one another, with the analog ground plane covering analog signal traces and the digital ground plane confined to areas covering digital interconnect.


The two ground planes should be connected at or near the DAC. Care should be taken to insure that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC and any clock lines. On the analog side, this includes the DAC output signal as well as the supply feeders. The use of wide runs or planes in the routing of power lines is also recommended. This serves the dual function of providing a low series impedance power supply to the part as well as providing some "free" capacitive decoupling to the appropriate ground plane. Figure 18 illustrates the PC board used for the circuit shown in Figure 13. This design was constructed on a simple two-layer board and illustrates many of the points discussed above. If more layers of interconnect are available, even better results are possible.

# Using The Right Bypass Capacitors

Probably the most important external components associated with any high-speed design are the capacitors used to bypass the power supplies. Both selection and placement of these capacitors can be critical and, to a large extent, dependent upon the specifics of the system configurations. The dominant consideration in selection of bypass capacitors for the AD568 is minimization of series resistance and inductance. Many capacitors will begin to look inductive at 20MHz and above, the very frequencies we are most interested in bypassing. Ceramic and film-type capacitors generally feature lower series inductance than tantalum or electrolytic types. A few general rules are of universal use when approaching the problem of bypassing:

Bypass capacitors should be installed on the printed circuit board with the shortest possible leads consistent with reliable construction. This helps to minimize series inductance in the leads. Chip capacitors are optimal in this respect.

Some series inductance between the DAC supply pins and the power supply plane often helps to filter out high-frequency power supply noise. This inductance can be generated using a small ferrite bead.



Component Side




Figure 18. Printed Circuit Board Layout

# High-Speed Interconnect and Routing

It is essential that care be taken in the signal and power ground circuits to avoid inducing extraneous voltage drops in the signal ground paths. It is suggested that all connections be short and direct, and as physically close to the package as possible, so that the length of any conduction path shared by external components will be minimized. When runs exceed an inch or so in length, some type of termination resistor may be required. The necessity and value of this resistor will be dependent upon the logic family used.

For maximum ac performance, the DAC should be mounted directly to the circuit board; sockets should not be used as they introduce unwanted capacitive coupling between adjacent pins of the device.

# **Applications**

# 1µs, 12-BIT SUCCESSIVE APPROXIMATION A/D CONVERTER

The AD568's unique combination of high speed and true 12-bit accuracy can be used to construct a 12-bit SAR-type A/D converter with a sub-µs conversion time. Figure 19 shows the configuration used for this application. A negative analog input voltage is converted into current and brought into a summing junction

with the DAC current. This summing junction is bidirectionally clamped with two Shottky diodes to limit its voltage excursion from ground. This voltage is differentially amplified and passed to a high-speed comparator. The comparator output is latched and fed back to the successive approximation register, which is then clocked to generate the next set of codes for the DAC.




Figure 19. AD568 1μs Successive Approximation A/D Application

# Circuit Details

Figure 20 shows an approximate timing budget for the A/D converter. If 12 cycles are to be completed in  $1\mu s$ , approximately 80ns is allowed for each cycle. Since the Shottky diodes clamp the voltage of the summing junction, the DAC settling time approaches the current-settling value of 35ns, and hence uses up less than half the timing budget.

To maintain simplicity, a simple clock is used that runs at a constant rate throughout the conversion, with a duty cycle of approximately 90%. If absolute speed is worth the additional complexity, the clock frequency can be increased as the conversion progresses since the DAC must settle from increasingly smaller steps.

When seeking a cycle time of less than 100ns, the delays generated by the older generation SAR registers become problematic. Newer, higher speed SAR logic chips are becoming available in the classic 2504 pinout that cuts the logic overhead in half. One example of this is Zyrel's ZR2504.

Finding a comparator capable of keeping up with this DAC arrangement is fairly difficult: it must respond to an overdrive of  $250\mu V$  (1LSB) in less than 25ns. Since no inexpensive com-

parator exists with these specs, special arrangements must be made. The LT1016 comparator provides relatively quick response, but requires at least 5mV of overdrive to maintain this speed. A discrete preamplifier may be used to amplify the summing junction voltage to sufficiently overdrive the comparator. Care must be exercised in the layout of the preamp/comparator block to avoid introducing comparator instability with the preamp's additional gain.




Figure 20. Typical Clock Cycle for a 1µs SAR A/D Converter

# HIGH-SPEED MULTIPLYING DAC

A powerful use for the AD568 is found in multiplying applications, where the DAC controls the amplitude of a high-speed signal. Specifically, using the AD568 as the control voltage input signal for the AD539 60MHz analog multiplier and AD5539 wide-band op amp, a high-speed multiplying DAC can be built.

In the application shown in Figure 21, the AD568 is used in a buffered voltage output mode to generate the input to the AD539's control channel. The speed of the AD568 allows oversampling of the control signal waveform voltage, thereby providing increased spectral purity of the amplitude envelope that modulates the analog input channels.

The AD568 is configured in the unbuffered unipolar output mode. The internal 200 $\Omega$  load resistor creates the 0-1V FS output signal, which is buffered and amplified to a 0-3V range suitable for the control channel of the AD539.

A 500 $\Omega$  input impedance exists at Pin 1, the input channel. To provide a buffer for the 0-1V output signal from the AD568 looking into the impedance and to achieve the full-scale range, the AD841, high-speed, fast settling op amp is included. The gain of 3 is achieved with a 2k $\Omega$  resistor configured in follower mode with a 1k $\Omega$  pot and 500 $\Omega$  resistor. A 20k $\Omega$  pot with con-

nections to Pins 3, 4 and 12 is provided for offset trim.

The AD539 can accept two separate input signals, each with a nominal full-scale voltage range of  $\pm 2V$ . Each signal can then be simultaneously controlled by the AD568 signal at the common input channel,  $V_X$ . The current outputs from the two signal channels, Pins 11 and 14, applied to the AD5539 in a subtracting configuration, provide the voltage output signal:

$$V_{OUT} = \frac{D}{4096} \times \frac{V_{Y1} - V_{Y2}}{2V} \quad (0 \le D \le 4095)$$

For applications where only a single channel is involved, channel 2,  $V_{Y2}$ , is tied to ground. This provides:

$$V_{OUT} = \frac{D}{4096} \times \frac{V_{Y1}}{2V} \quad (0 \le D \le 4095)$$

Some AD539 circuit details: The control amplifier compensation capacitor for Pin 2,  $C_{\rm C}$ , must have a minimum value of 3000pF to provide circuit stability. For improved bandwidth and feed-through, the feedthrough capacitor between Pins 1 and 2 should be 5-20% of  $C_{\rm C}$ . A Schottky diode at Pin 2 can improve recovery time from small negative values of  $V_{\rm X}$ . Lead lengths along the path of the high-speed signal from AD568 should be kept at a minimum.




Figure 21. Wideband Digitally Controlled Multiplier



# 16-Bit Monotonic Voltage Output D/A Converter

AD569

#### **FEATURES**

# APPLICATIONS

Robotics
Closed-Loop Positioning
High-Resolution ADCs
Microprocessor-Based Process Control
MIL-STD-883 Compliant Versions Available

# PRODUCT DESCRIPTION

The AD569 is a monolithic 16-bit digital-to-analog converter (DAC) manufactured in Analog Devices' BiMOS II process. BiMOS II allows the fabrication of low power CMOS logic functions on the same chip as high precision bipolar linear circuitry. The AD569 chip includes two resistor strings, selector switches, decoding logic, buffer amplifiers, and double-buffered input latches.


The AD569's voltage-segmented architecture insures 16-bit monotonicity over time and temperature. Integral nonlinearity is maintained at  $\pm\,0.01\%$ , while differential nonlinearity is  $\pm\,0.004\%$ . The on-chip, high-speed buffer amplifiers provide a voltage output settling time of  $3\mu s$  to within  $\pm\,0.001\%$  for a full-scale step.

The reference input voltage which determines the output range can be either unipolar or bipolar. Nominal reference range is  $\pm 5$ V and separate reference force and sense connections are provided for high accuracy applications. The AD569 can operate with an ac reference in multiplying applications.

Data may be loaded into the AD569's input latches from 8- and 16-bit buses. The double-buffered structure simplifies 8-bit bus interfacing and allows multiple DACs to be loaded asynchronously and updated simultaneously. Four TTL/LSTTL/5V CMOScompatible signals control the latches:  $\overline{\text{CS}}$ ,  $\overline{\text{LBE}}$ ,  $\overline{\text{HBE}}$ , and  $\overline{\text{LDAC}}$ .

The AD569 is available in five grades: J and K versions are specified from 0 to  $+70^{\circ}$ C and are packaged in a 28-pin plastic DIP and 28-pin PLCC package; AD and BD versions are specified from  $-25^{\circ}$ C to  $+85^{\circ}$ C and are packaged in a 28-pin ceramic DIP. The SD version, also in a 28-pin ceramic DIP, is specified from  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### FUNCTIONAL BLOCK DIAGRAM



# PRODUCT HIGHLIGHTS

- Monotonicity to 16 bits is insured by the AD569's voltagesegmented architecture.
- The output range is ratiometric to an external reference or ac signal. Gain error and gain drift of the AD569 are negligible.
- The AD569's versatile data input structure allows loading from 8- and 16-bit buses.
- 4. The on-chip output buffer amplifier can supply  $\pm 5V$  into a  $1k\Omega$  load, and can drive capacitive loads of up to 1000pF.
- Kelvin connections to the reference inputs preserve the gain and offset accuracy of the transfer function in the presence of wiring resistances and ground currents.
- The AD569 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD569/883B data sheet for detailed specifications.

# **AD569** — SPECIFICATIONS $(T_A = +25^{\circ}C, +V_S = +12V, -V_S = -12V, +V_{REF} = +5V, -V_{REF} = -5V, unless otherwise noted.)$

Model	, AI	)569JN/JP/	AD	AI	)569KN/KI	P/BD	I	AD569SD		
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			16			16			.16	Bits
LOGIC INPUTS				1						
V <sub>IH</sub> (Logic "1")	2.0		5.5	2.0		5.5	2.0		5.5	Volts
VIL (Logic "0")	0		0.8	0		0.8	0		0.8	Volts
$I_{IH}(V_{IH}=5.5V)$			10			10			10	μA
$I_{IL}(V_{IL}=0V)$	}		10			10			10	μA
TRANSFER FUNCTION	<u> </u>									
CHARACTERISTICS	ŀ			i						
Integral Nonlinearity		±0.02	±0.04	į	$\pm 0.01$	±0.024			±0.04	%FSR
T <sub>min</sub> to T <sub>max</sub>		$\pm 0.02$	±0.04	]	$\pm 0.020$	±0.024			±0.04	%FSR
Differential Nonlinearity		± 1/2	±1	ł	± 1/4	±1/2			±1	LSB
T <sub>min</sub> to T <sub>max</sub>		± 1/2	±1	i	± 1/2	±1			±1	LSB
Unipolar Offset <sup>2</sup>	1		± 500	İ		±350			±500	μV
T <sub>min</sub> to T <sub>max</sub>	1		±750	į		±450			±750	μV
Bipolar Offset <sup>2</sup>	1		±500	ļ		±350			± 500	μV
T <sub>min</sub> to T <sub>max</sub>			±750	}		±450			± 750	μV
Full Scale Error <sup>2</sup>			±350			±350			±350	μV
T <sub>min</sub> to T <sub>max</sub>	1		±750	ĺ		±750			±750	μV
Bipolar Zero <sup>2</sup>			±0.04	l		±0.024			±0.04	%FSR
T <sub>min</sub> to T <sub>max</sub>	l		±0.04			±0.024			±0.04	% FSR
REFERENCE INPUT										
+ V <sub>REF</sub> Range <sup>3</sup>	-5		+5	-5		+5	-5		+5	Volts
-V <sub>REF</sub> Range <sup>3</sup>	-5		+5	-5		+5	-5		+5	Volts
Resistance	15	20	25	15	20	25	15	20	25	kΩ⁴
<b>OUTPUT CHARACTERISTICS</b>				<u> </u>				·		
Voltage	-5		+5	-5		+5	-5		+5	Volts
Capacitive Load			1000	}		1000			1000	pF
Resistive Load	1			1			1			kΩ
Short Circuit Current	ļ	10		ļ	10			10		mA
POWER SUPPLIES										
Voltage										
+ V <sub>S</sub>	+10.8	+ 12	+13.2	+10.8	+ 12	+13.2	+10.8	+ 12	+13.2	Volts
$-\mathbf{V_{S}}$	-10.8	- 12	-13.2	-10.8	- 12	-13.2	- 10.8	- 12	-13.2	Volts
Current				1						
+ I <sub>S</sub>		+9	+13		+ 9	+13		+9	+13	mA
$-\mathbf{I_S}$	]	-9	-13	ŀ	-9	-13		-9	-13	mA
Power Supply Sensitivity <sup>5</sup>	ł									Ì
$+10.8V \le +V_S \le +13.2V$	ł	±0.5	±2		±0.5	±2		±0.5	±2	ppm/%
$-10.8V \ge -V_S \ge -13.2V$	į	±1	±3		±1	±3		±1	±3	ppm/%
TEMPERATURE RANGE										
Specified				i						
JN, KN, JP, KP	0		+ 70	0		+ 70				l °C
AD, BD	- 25		+ 85	-25		+ 85	1			l °c
SD	1			1			- 55		+ 125	l °c
Storage							i			
JN, KN, JP, KP	-65		+ 150	-65		+ 150				°C
AD, BD, SD	-65		+ 150	-65		+ 150	-65		+ 150	•℃

# NOTES

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

 $<sup>^{1}</sup>FSR$  stands for Full-Scale Range, and is 10V for a-5 to +5V span.

<sup>&</sup>lt;sup>2</sup>Refer to Definitions section.

 $<sup>^3</sup>$ For operation with supplies other than  $\pm$  12V, refer to the Power Supply and Reference Voltage Range Section.

<sup>\*</sup>Measured between  $+V_{REF}$  Force and  $-V_{REF}$  Force.

\*Sensitivity of Full-Scale Error due to changes in  $+V_S$  and sensitivity of Offset to changes in  $-V_S$ .

Specifications subject to change without notice.

# **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for Design Guidance Only and are not subject to test.  $+V_S = +12V$ ;  $-V_S = -12V$ ;  $+V_{REF} = +5V$ ;  $-V_{REF} = -5V$  except where stated.

Parameter	Limit	Units	Test Conditions/Comments
Output Voltage Settling	5	μs max	No Load Applied
(Time to $\pm 0.001\%$ FS	3	μstyp	(DAC output measured from falling edge of $\overline{LDAC}$ .)
For FS Step)	6	μs max	$V_{OUT}$ Load = $1k\Omega$ , $C_{LOAD} = 1000pF$ .
	4	μs typ	(DAC output measured from falling edge of LDAC.)
Digital-to-Analog Glitch Impulse	500	nV-sec typ	Measured with $V_{REF} = 0V$ . DAC registers alternatively loaded with input codes of $8000_H$ and $0FFF_H$ (worst-case transition). Load = $1k\Omega$ .
Multiplying Feedthrough	-100	dB max	$+V_{REF} = 1V \text{ rms } 10\text{kHz sine wave,}$ $-V_{REF} = 0V$
Output Noise Voltage Density (1kHz-1MHz)	40	nV/√Hz typ	Measured between V <sub>OUT</sub> and - V <sub>REF</sub>

# TIMING CHARACTERISTICS (+ $V_S = +12V$ , $-V_S = -12V$ , $V_{IH} = 2.4V$ , $V_{IL} = 0.4V$ , $T_{min}$ to $T_{max}$ )

Parameter	Limit	Units	Test Conditions/Comments
Case A <sup>1</sup>			150ns Pulse on HBE, LBE, and LDAC
	}	]	$T_{HS} = 140$ ns min, $T_{HH} = 10$ ns min
twc	120	ns min	CS Pulse Width
t <sub>SC</sub>	60	ns min	CS Data Setup Time
t <sub>HC</sub>	20	ns min	CS Data Hold Time
Case B <sup>2</sup>	ł	ł	None
$t_{WB}$	70	ns min	HBE, LBE Pulse Width
t <sub>SB</sub>	80	ns min	HBE, LBE Data Setup Time
t <sub>HB</sub>	20	ns min	HBE, LBE Data Hold Time
t <sub>SCS</sub>	120	ns min	CS Setup Time
t <sub>HCS</sub>	10	ns min	CS Hold Time
$t_{WD}$	120	ns min	LDAC Pulse Width
Case C <sup>3</sup>	ļ	1	None
t <sub>WB</sub>	120	ns min	HBE, LBE Pulse Width
t <sub>SB</sub>	80	ns min	HBE, LBE Data Setup Time
t <sub>HB</sub>	20	ns min	HBE, LBE Data Hold Time
t <sub>SCS</sub>	120	ns min	CS Setup Time
t <sub>HCS</sub>	10	ns min	CS Hold Time



<sup>1</sup>Write strobe applied to  $\overline{CS}$  as shown in Figure 20a. Address decoding defines which register(s) data is strobed into (see Figure 1).

<sup>2</sup>Write strobe applied to HBE and/or LBE as in Figure 19 or applied to LDAC

\*\*Separately. DAC base address applied to CS (see Figure 2a).

\*\*Write strobe applied to LDAC and either HBE or LBE for synchronous load of 16-bit DAC.  $register\ with\ one\ of\ the\ 8-bit\ first-rank\ registers\ as\ shown\ in\ Figure\ 20b\ (see\ Figure\ 2b).$ 




Figure 2a. AD569 Timing Diagram - Case B




Figure 1. AD569 Timing Diagram - Case A




Figure 2b. AD569 Timing Diagram - Case C

# ABSOLUTE MAXIMUM RATINGS\*

Power Dissipation (Any Package) 1000mW
Operating Temperature Range
Commercial Plastic (JN, KN, JP, KP Versions) . 0 to +70°C
Industrial Ceramic (AD, BD Versions)25°C to +85°C
Extended Ceramic (SD Versions)55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature Range (Soldering, 10secs) + 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# ESD SENSITIVITY

The AD569 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD569 has been classified as a Category A device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



#### +Vorr SENSE DB0 (LSB) 27 26 DB1 25 DB2 24 DB3 AD569 23 LBE TOP VIEW DB10 (Not to Scale) DB11 7 22 DB4 21 DB5 20 DB6 19 DB7 18 GND DB14 11 17 V<sub>OUT</sub> (MSB) DB15 12 CS 13 16 - VREF SENSE LDAC 14 15 - VREF FORCE



# ORDERING GUIDE

	Integral Nonlinearity			Nonlinearity	Temperature	Package
Model <sup>1</sup>	+25°C	T <sub>min</sub> -T <sub>max</sub>	+25°C	T <sub>min</sub> -T <sub>max</sub>	Range	Option <sup>2</sup>
AD569JN	±0.04%	±0.04%	±1LSB	±1LSB	0 to +70°C	N-28
AD569JP	±0.04%	±0.04%	±1LSB	±1LSB	0 to +70°C	P-28A
AD569KN	±0.024%	±0.024%	± 1/2LSB	±1LSB	0 to +70°C	N-28
AD569KP	±0.024%	±0.024%	± 1/2LSB	±1LSB	0 to +70°C	P-28A
AD569AD	±0.04%	±0.04%	±1LSB	±1LSB	-25°C to +85°C	D-28
AD569BD	±0.024%	±0.024%	± 1/2LSB	±1LSB	-25°C to +85°C	D-28
AD569SD	±0.04%	±0.04%	±1LSB	±1LSB	-55°C to +125°C	D-28

# NOTES

<sup>&</sup>lt;sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD569/883B data sheet.

<sup>&</sup>lt;sup>2</sup>D = Ceramic DIP; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

# **FUNCTIONAL DESCRIPTION**

The AD569 consists of two resistor strings, each of which is divided into 256 equal segments (see Figure 3). The 8MSBs of the digital input word select one of the 256 segments on the first string. The taps at the top and bottom of the selected segment are connected to the inputs of the two buffer amplifiers A1 and A2. These amplifiers exhibit extremely high CMRR and low bias current, and thus accurately preserve the voltages at the top and bottom of the segment. The buffered voltages from the segment endpoints are applied across the second resistor string, where the 8LSBs of the digital input word select one of the 256 taps. Output amplifier A3 buffers this voltage and delivers it to the output

Buffer amplifiers A1 and A2 leap-frog up the first string to preserve monotonicity at the segment boundaries. For example, when increasing the digital code from 00FF<sub>H</sub> to 0100<sub>H</sub>, (the first segment boundary), A1 remains connected to the same tap on the first resistor, while A2 jumps over it and is connected to the tap which becomes the top of the next segment. This design guarantees monotonicity even if the amplifiers have offset voltages. In fact, amplifier offset only contributes to integral linearity error.

# CAUTION

It is generally considered good engineering practice to avoid inserting integrated circuits into powered-up sockets. This guideline is especially important with the AD569. An empty, powered-up socket configures external buffer amplifiers in an




Figure 3. AD569 Block Diagram

open-loop mode, forcing their outputs to be at the positive or negative rail. This condition may result in a large current surge between the reference force and sense terminals. This current surge may permanently damage the AD569.

# ANALOG CIRCUIT DETAILS **Definitions**

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal output (a straight line drawn from 0 to FS-1LSB) for any bit combination. The AD569's linearity is primarily limited by resistor uniformity in the first divider (upper byte of 16-bit input). The plot in Figure 4 shows the AD569's typical linearity error across the entire output range to be within  $\pm 0.01\%$ of full scale. At 25°C the maximum linearity error for the AD569JN, AD and SD grades is specified to be  $\pm 0.04\%$ , and ±0.024% for the KN and BD versions.




Figure 4. Typical Linearity

MONOTONICITY: A DAC is monotonic if the output either increases or remains constant for increasing digital inputs. All versions of the AD569 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: DNL is the measure of the change in the analog output, normalized to full scale, associated with a 1LSB change in the digital input code. Monotonic behavior requires that the differential linearity error be less than 1LSB over the temperature range of interest. For example, for a  $\pm 5V$ output range, a change of 1LSB in digital input code should result in a 152 $\mu$ V change in the analog output (1LSB = 10V/ 65,536). If the change is actually 38µV, however, the differential linearity error would be  $-114\mu V$ , or -3/4LSB. By leapfrogging the buffer amplifier taps on the first divider, a typical AD569 keeps DNL within  $\pm 38\mu V$  ( $\pm 1/4LSB$ ) around each of the 256 segment boundaries defined by the upper byte of the input word (see Figure 5). Within the second divider, DNL also typically remains less than  $\pm 38\mu V$  as shown in Figure 6. Since the second divider is independent of absolute voltage, DNL is the same within the rest of the 256 segments.

OFFSET ERROR: The difference between the actual analog output and the ideal output (-V<sub>REF</sub>), with the inputs loaded with all zeros is called the offset error. For the AD569, Unipolar Offset is specified with 0V applied to -V<sub>REF</sub> and Bipolar Offset is specified with -5V applied to -V<sub>REF</sub>. Either offset is trimmed by adjusting the voltage applied to the  $-V_{\text{REF}}$  terminals.

BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal half-scale output of 0.0000V when the inputs are loaded with 8000 H is called the Bipolar Zero Error. For the AD569, it is specified with  $\pm 5V$  applied to the reference terminals.

# AD569






Figure 5. Typical DNL at Segment Boundary Transitions



a. Segment 1



b. Segment 256

Figure 6. Typical DNL Within Segments

MULTIPLYING FEEDTHROUGH ERROR: This is the error due to capacitive feedthrough from the reference to the output with the input registers loaded with all zeroes.

FULL-SCALE ERROR: The AD569's voltage dividing architecture gives rise to a fixed full-scale error which is independent of the reference voltage. This error is trimmed by adjusting the voltage applied to the  $+V_{\rm REF}$  terminals.

DIGITAL-TO-ANALOG GLITCH IMPULSE: The charge injected into the analog output when a new input is latched into the DAC register gives rise to the Digital-to-Analog Glitch Impulse.

Glitches can be due to either time skews between the input bits or charge injection from the internal switches. Glitch Impulse for the AD569 is mainly due to charge injection, and is measured with the reference connections tied to ground. It is specified as the area of the glitch in nV-secs.

TOTAL ERROR: The worst-case Total Error is the sum of the fixed full-scale and offset errors and the linearity error.

# POWER SUPPLY AND REFERENCE VOLTAGE RANGES

The AD569 is specified for operation with  $\pm 12$  volt power supplies. With  $\pm 10\%$  power supply tolerances, the maximum reference voltage range is  $\pm 5$  volts. Reference voltages up to  $\pm 6$  volts can be used but linearity will degrade if the supplies approach their lower limits of  $\pm 10.8$  volts (12 volts - 10%).

If  $\pm 12$  volt power supplies are unavailable in the system, several alternative schemes may be used to obtain the needed supply voltages. For example, in a system with  $\pm 15$ V supplies, a single Zener diode can be used to reduce one of the supplies to 9 volts with the remaining one left at 15 volts. Figure 7a illustrates this scheme. A 1N753A or equivalent diode is an appropriate choice for the task. Asymmetrical power supplies can be used since the AD569's output is referenced to  $-V_{REF}$  only and thus floats relative to logic ground (GND, Pin 18). Assuming a worst-case  $\pm 1.5$  volt tolerance on both supplies (10% of 15 volts), the maximum reference voltage ranges would be +6 and -2 volts for  $+V_S = +15$ V and  $-V_S = -9$ V, and +2 to -8 volts for  $+V_S = 9$ V and  $-V_S = -15$ V.

Alternately, two 3V Zener diodes or voltage regulators can be used to drop each  $\pm 15$  volt supply to  $\pm 12$  volts, respectively. In Figure 7b, 1N746A diodes are a good choice for this task.


A third method may be used if both  $\pm 15$  volt and  $\pm 5$  volt supplies are available. Figure 7c shows this approach. A combination of  $+V_S=+15V$  and  $-V_S=-5V$  can support a reference range of 0 to 6 volts, while supplies of  $+V_S=+5V$  and  $-V_S=-15V$  can support a reference range of 0 to -8 volts. Again, 10% power supply tolerances are assumed.

NOTE: Operation with  $+V_S = +5V$  alters the input latches' operating conditions causing minimum write pulse widths to extend to  $1\mu s$  or more. Control signals  $\overline{CS}$ ,  $\overline{HBE}$ ,  $\overline{LBE}$ , and  $\overline{LDAC}$  should, therefore, be tied low to render the latches transparent.


No timing problems exist with operation at  $+V_S=9V$  and  $-V_S=-15V$ . However, 10% tolerances on these supplies generate a worst-case condition at  $-V_S=-16.5V$  and  $+V_S=+7.5V$  (assuming  $+V_S$  is derived from a +15V supply). Under these conditions, write pulse widths can stretch to 200ns with similar degradation of data setup and hold times. However,  $\pm 0.75V$  tolerances ( $\pm 5\%$ ) yield minimal effects on digital timing with write pulse widths remaining below 100ns.

Finally, Figure 7d illustrates the use of the combination of an AD588 and AD569 in a system with  $\pm$ 15 volt supplies. As shown, the AD588 is connected to provide  $\pm$ 5V to the reference inputs of the AD569. It is doing double-duty by simultaneously regulating the supply voltages for the AD569 through the use of the level shifting zeners and transistors. This scheme utilizes the capability of the outputs of the AD588 to source as well as sink current. Two other benefits are realized by using this approach. The first is that the AD569 is no longer directly connected to the system power supplies. Output sensitivity to variations in those supplies is, therefore, eliminated. The second benefit is


that, should a zener diode fail (a short circuit would be the most likely failure), the supply voltage decreases. This differs from the situation where the diode is used as a series regulator. In that case, a failure would place the unregulated supply voltage on the AD569 terminal.




a. Zener Regulates Negative Supply



b. Diodes Regulate Both Supplies



c. Use of  $\pm$  15V and  $\pm$  5V Supplies



d. AD588 Produces References and Supply Voltages

Figure 7. Power Supply Options

# ANALOG CIRCUIT CONNECTIONS

The AD569 is intended for use in applications where high resolution and stability are critical. Designed as a multiplying D/A converter, the AD569 may be used with a fixed dc reference or an ac reference.  $V_{\rm REF}$  may be any voltage or combination of voltages at  $+V_{\rm FORCE}$  and  $-V_{\rm FORCE}$  that remain within the bounds set for reference voltages as discussed in the power supply range section. Since the AD569 is a multiplying D/A converter, its output voltage,  $V_{\rm OUT}$ , is proportional to the product of the digital input word and the voltage at the reference terminal. The transfer function is  $V_{\rm OUT} = D \cdot V_{\rm REF}$  where D is the fractional binary value of the digital word applied to the converter using offset-binary coding. Therefore, the output will range from  $-V_{\rm REF}$  for a digital input code of all zeros (0000<sub>H</sub>) to  $+V_{\rm REF}$  for an input code of all ones (FFFF<sub>H</sub>).

For applications where absolute accuracy is not critical, the simple reference connection in Figure 8 can be used. Using only the reference force inputs, this configuration maintains linearity and 16-bit monotonicity, but introduces small, fixed offset and gain errors. These errors are due to the voltage drops across resistors  $R_A$  and  $R_B$  shown in Figure 9. With a 10V reference voltage, the gain and offset errors will range from 80 to 100mV. Resistors  $R_A$  and  $R_B$  were included in the first resistor string to avoid degraded linearity due to uneven current densities at the string's endpoints. Similarly, linearity would degrade if the reference voltage were connected across the reference sense terminals. Note that the resistance between the force and sense terminals cannot be measured with an ohmmeter; the layout of the thin-film resistor string adds approximately  $4k\Omega$  of resistance  $(R_{\rm S})$  at the sense tap.




Figure 8. Simple Reference Connection

For those applications in which precision references and high accuracy are critical, buffer amplifiers are used at  $+V_{REF}$  and  $-V_{REF}$  as shown in Figure 10 to force the voltage across resistors R1 to R256. This insures that any errors induced by currents flowing through the resistances of the package pins, bond wires, aluminum interconnections, as well as  $R_A$  and  $R_B$  are minimized. Suitable amplifiers are the AD517, AD OP-07, AD OP-27, or the dual amplifier, the AD712. Errors will arise, however, as the buffer amplifiers' bias currents flow through  $R_S$  (4k $\Omega$ ). If the bias currents produce such errors, resistance can be inserted at the noninverting terminal ( $R_{BC}$ ) of the buffer amplifiers to compensate for the errors.




Figure 9. MSB Resistor Divider

Figures 11, 12, and 13 show reference configurations for various output ranges. As shown in Figure 11, the pin-programmable AD588 can be connected to provides tracking ±5V outputs with 1-3ppm/°C temperature stability. Buffer amplifiers are included for direct connection to the AD569. The optional gain and balance adjust trimmers allow bipolar offset and full-scale errors to be nulled. In Figure 12, the low-cost AD586 provides




Figure 10. Reference Buffer Amplifier Connections

+5V reference. A dual op amp, the AD712, buffers the reference input terminals preserving the absolute accuracy of the AD569. The optional noise-reduction capacitor and gain adjust trimmer allow further elimination of errors. The low-cost AD584 offers 2.5V, 5V, 7.5V, and 10V options and can be connected for ±5V tracking outputs as shown in Figure 13. Again, an AD712 is used to buffer the reference input terminals.




Figure 11. Ultralow Drift ±5V Tracking Reference




Figure 12. Low-Cost ±5V Reference






Figure 13. Low-Cost ±5V Tracking Reference

# MULTIPLYING PERFORMANCE

Figure 14 illustrates the gain and phase characteristics of the AD569 when operated in the multiplying mode. Full-power bandwidth is shown in Figure 14a and the corresponding phase shift is shown in Figure 14b. Performance is plotted for both a full-scale input of  $FFFF_H$  and an input of  $8080_H$ . An input represents worst-case conditions because it places the buffer taps



a. Bandwidth




b. Phase Shift


Figure 14. Full Power Multiplying Performance

at the midpoints of both dividers. Figure 15 illustrates the AD569's ability to resolve 16-bits (where 1LSB is 96dB below full scale) while keeping the noise floor below - 130dB with an ac reference of 1V rms at 200Hz.

Multiplying feedthrough is due to capacitive coupling between the reference inputs and the output. As shown in Figure 16,



a. Time Domain



b. Frequency Domain

Figure 15. Multiplying Mode Performance (Input Code  $0001_{\rm H}$ )

# AD569

under worst-case conditions (hex input code 0000), feedthrough remains below - 100dB at ac reference frequencies up to 10kHz.




Figure 16. Multiplying Feedthrough

#### BYPASSING AND GROUNDING RULES

It is generally considered good engineering practice to use bypass capacitors on the device supply voltage pins and to insert small valued resistors in the supply lines to provide a measure of decoupling between various circuits in a system. For the AD569, bypass capacitors of at least  $4.7\mu F$  and series resistors of  $10\Omega$  are recommended. The supply voltage pins should be decoupled to Pin 18.

#### NOISE

In high-resolution systems, noise is often the limiting factor. A 16-bit DAC with a 10 volt span has an LSB size of  $152\mu V$  (-96dB). Therefore, the noise floor must remain below this level in the frequency ranges of interest. The AD569's noise spectral density is shown in Figures 17 and 18. The lowband noise spectrum in Figure 17 shows the 1/f corner frequency at 1.2kHz and Figure 18 shows the wideband noise to be below  $40nV/\sqrt{Hz}$ .




Figure 17. Lowband Noise Spectrum




Figure 18. Wideband Noise Spectrum

# DIGITAL CIRCUIT CONNECTIONS

The AD569's truth table appears in Table I. The High Byte Enable ( $\overline{HBE}$ ) and Low Byte Enable ( $\overline{LBE}$ ) inputs load the upper and lower bytes of the 16-bit input when Chip Select ( $\overline{CS}$ ) is valid (low). A similar strobe to Load DAC ( $\overline{LDAC}$ ) loads the 16-bit input into the DAC register and completes the DAC update. The DAC register can either be loaded with a separate write cycle or synchronously with either of the 8-bit registers in the first rank. A simultaneous update of several AD569s can be achieved by controlling their  $\overline{LDAC}$  inputs with a single control signal.

CS	HBE	LBE	LDAC	OPERATION
1	X	X	x	No Operation
X	1	1	1	No Operation
0	0	1	1	Enable 8MSBs of First Rank
0	1	0	1	Enable 8LSBs of First Rank
0	1	1	0	Enable 16-Bit DAC Register
0	0	0	0	All Latches Transparent

Table I. AD569 Truth Table

All four control inputs latches are level-triggered and active low. When the DAC register is loaded directly from a bus, the data at the digital inputs will be reflected in the output any time  $\overline{\text{CS}}$ ,  $\overline{\text{LDAC}}$ ,  $\overline{\text{LBE}}$  and  $\overline{\text{HBE}}$  are low. Should this not be the desired case, bring  $\overline{\text{LDAC}}$  (or  $\overline{\text{HBE}}$  or  $\overline{\text{LBE}}$ ) high before changing the data. Alternately, use a second write cycle to transfer the data to the DAC register or delay the write strobe pulse until the appropriate data is valid. Be sure to observe the appropriate data setup and hold times (see Timing Characteristics).

Whenever possible, the write strobe signal should be applied to HBE and LBE with the AD569's decoded address applied to  $\overline{\text{CS}}$ . A minimum pulse width of 60ns at  $\overline{\text{HBE}}$  and  $\overline{\text{LBE}}$  allows the AD569 to interface to the fastest microprocessors. Actually, data can be latched with narrower pulses, but the data setup and hold times must be lengthened.

# 16-Bit Microprocessor Interfaces

Since 16-bit microprocessors supply the AD569's complete 16-bit input in one write cycle, the DAC register is often unnecessary. If so, it should be made transparent by grounding  $\overline{LDAC}$ . The DAC's decoded address should be applied to  $\overline{CS}$ , with the write strobe applied to  $\overline{HBE}$  and  $\overline{LBE}$  as shown in the 68000 interface in Figure 19.






Figure 19. AD569/68000 Interface



# a. Simple Interface



b. Fast Interface
Figure 20. 8-Bit Microprocessor Interface

#### 8-Bit Microprocessor Interfaces

Since 8-bit microprocessors require two write cycles to provide the AD569's 16-bit input, the DAC register must be utilized. It is most often loaded as the second byte enters the first rank of latches. This synchronous load method, shown in Figure 20, requires \$\overline{LDAC}\$ to be tied to either \$\overline{LBE}\$ or \$\overline{HBE}\$, depending upon the byte loading sequence. In either case, the propagation delay through the first rank gives rise to longer timing requirements as shown in Figure 2. If the DAC register (\$\overline{LDAC}\$) is controlled separately using a third write cycle, the minimum write pulse on \$\overline{LDAC}\$ is 70ns, as shown in Figure 1.

Two basic methods exist for interfacing the AD569 to an 8-bit microprocessor's address and control buses. In either case, at

least one address line is needed to differentiate between the upper and lower bytes of the first rank ( $\overline{HBE}$  and  $\overline{LBE}$ ). The simplest method involves applying the two addresses directly to  $\overline{HBE}$  and  $\overline{LBE}$  and strobing the data using  $\overline{CS}$  as shown in Figure 20a. However, the minimum pulse width on  $\overline{CS}$  is 70ns with a minimum data setup time of 60ns. If operation with a shorter pulse width is required, the base address should be applied to  $\overline{CS}$  with an address line gated with the strobe signal to supply the  $\overline{HBE}$  and  $\overline{LBE}$  inputs (see Figure 20b). However, since the write pulse sees a propagation delay, the data still must remain valid at least 20ns after the rising edge of the delayed write pulse.

# **OUTPUT SETTLING**


The AD569's output buffer amplifier typically settles to within  $\pm 0.001\%$  FS of its final value in 3µs for a 10V step. Figure 21 shows settling for negative and positive full-scale steps with no load applied. Capable of sourcing or sinking 5mA, the output buffer can also drive loads of  $1k\Omega$  and 1000pF without loss of stability. Typical settling to 0.001% under these worst-case conditions is  $4\mu$ s, and is guaranteed to be a maximum of  $6\mu$ s. The plots of Figure 21 were generated using the settling test procedure developed specifically for the AD569.

# Subranging 16-Bit ADC

The subranging ADC shown in Figure 22 completes a conversion in less than  $20\mu s$ , including the sample-hold amplifier's sample time. The sample-hold amplifier is allocated  $5\mu s$  to settle to 16 bits

Before the first flash, the analog input signal is routed through the AD630 at a gain of +1. The lower AD7820 quantizes the signal to the 8-bit level within  $1.4\mu s$ , and the 8-bit result is routed to the AD569 via a digital latch which holds the 8-bit word for the AD569 and the output logic.

The AD569's reference polarity is reversed so that a full-scale output is -5V and zero scale is 0V, thereby subtracting an 8-bit approximation from the original sampled signal. The residue from the analog subtraction is then quantized by the second 8-bit flash conversion to recover the 8LSBs. Even though only the AD569's upper 8MSBs are used, the AD569's accuracy defines the A/D converter's overall accuracy. Any errors are directly reflected in the output.






Figure 21. Full-Scale Output Settling

# AD569

Preceding the second flash, the residue signal must be amplified by a factor of 256. The OP-37 provides a gain of 25.6 and the AD630 provides another gain of 10. In this case, the AD630 acts as a gain element as well as a channel control switch. The second flash conversion yields a 9-bit word. This provides one

extra bit of overlap for digital correction of any errors that occurred in the first flash. The correction bit is digitally added to the first flash before the entire 16-bit output is strobed into the output register.




Figure 22. 16-Bit Subranging ADC



## Monolithic 12-Bit Quad DAC

**AD664** 

#### **FEATURES**

Four Complete Voltage Output DACs
Data Register Readback Feature
"Reset to Zero" Override
Multiplying Operation
Double-Buffered Latches
Surface Mount and DIP Packages
MIL-STD-883 Compliant Versions Available

APPLICATIONS
Automatic Test Equipment
Robotics
Process Control
Disk Drives
Instrumentation

#### PRODUCT DESCRIPTION

**Avionics** 

The AD664 is four complete 12-bit, voltage-output DACs on one monolithic IC chip. Each DAC has a double-buffered input latch structure and a data readback function. All DAC read and write operations occur through a single microprocessor-compatible I/O port.

The I/O port accommodates 4-, 8- or 12-bit parallel words allowing simple interfacing with a wide variety of microprocessors. A reset to zero control pin is provided to allow a user to simultaneously reset all DAC outputs to zero, regardless of the contents of the input latch. Any one or all of the DACs may be placed in a transparent mode allowing immediate response by the outputs to the input data.

The analog portion of the AD664 consists of four DAC cells, four output amplifiers, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from each DAC is switched to the on-board application resistors and output amplifier. The output range of each DAC cell is programmed through the digital I/O port and may be set to unipolar or bipolar range, with a gain of one or two times the reference voltage. All DACs are operated from a single external reference.


The functional completeness of the AD664 results from the combination of Analog Devices' BiMOS II process, laser-trimmed thin-film resistors and double-level metal interconnects.

#### PRODUCT HIGHLIGHTS


- The AD664 provides four voltage-output DACs on one chip offering the highest density 12-bit D/A function available.
- The output range of each DAC is fully and independently programmable.
- Readback capability allows verification of contents of the internal data registers.

#### PIN CONFIGURATIONS

#### 44-Pin Package



#### 28-Pin DIP Package



- 4. The asynchronous RESET control returns all D/A outputs to zero volts.
- 5. DAC-to-DAC matching performance is specified and tested.
- 6. Linearity error is specified to be 1/2LSB at room temperature and 3/4LSB maximum for the K, B and T grades.
- DAC performance is guaranteed to be monotonic over the full operating temperature range.
- 8. Readback buffers have tristate outputs.
- Multiplying-mode operation allows use with fixed or variable, positive or negative external references.
- The AD664 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD664/883B data sheet for detailed specifications.

## **AD664** — SPECIFICATIONS $(V_{LL} = +5V, V_{CC} = +15V, V_{REF} = -15V, V_{REF} = +10V, T_A = +25^{\circ}C$ unless otherwise noted)

Model	JN/. Min	JP/AD/AJ Typ	/SD Max	KN/K Min	P/BD/BJ/BE Typ	/TD/TE Max	Units
RESOLUTION		12	12		*	* , ;	Bits
ANALOG OUTPUT							
Voltage Range	1						
UNI Versions	0		$V_{\rm CC}-2.0^2$	*		*	Volts
BIP Versions	$V_{EE} + 2.0^2$		$V_{CC} - 2.0^2$	*		*	Volts
Output Current	5		CA.	*			mA
Load Resistance		2			*		kΩ
Load Capacitance			500			*	pF
Short-Circuit Current	1	25	40	ĺ	*	*	mA
ACCURACY	<del> </del>						<del> </del>
Gain Error	-7	±3	7	-5	±2	5	LSB
Unipolar Offset	-2	±1/2	2	-1	± 1/4	1	LSB
Bipolar Zero <sup>3</sup>	-3	±3/4	3	-2	± 1/2	2	LSB
Linearity Error <sup>4</sup>	-3/4	±1/2	3/4	-1/2	± 1/4	1/2	LSB
Linearity T <sub>min</sub> to T <sub>max</sub>	-1	±3/4	1	-3/4	± 1/2	3/4	LSB
Differential Linearity	-3/4	5/ 1	3/4	-1/2	- 1.2	1/2	LSB
Differential Linearity T <sub>min</sub> to T <sub>max</sub>	1	@ All To	emperatures		nic @ All T		
Gain Error Drift		G				<b>-</b>	1
Unipolar 0 to +10V Mode	-12	±7	12	-10	±5	10	ppm of FSR5/°C
Bipolar -5V to +5V Mode	-12	±7	12	-10	±5	10	ppm of FSR/°C
Bipolar -10V to +10V Mode	-12	±7	12	-10	±5	10	ppm of FSR/°C
Unipolar Offset Drift				1			••
Unipolar 0 to +10V Mode	-3	±1.5	3	-2	±1	2	ppm of FSR/°C
Bipolar Zero Drift							••
Bipolar -5V to +5V Mode	-12	±7	12	-10	±5	10	ppm of FSR/°C
Bipolar -10V to +10V Mode	-12	±7	12	-10	±5	10	ppm of FSR/°C
REFERENCE INPUT	<del> </del>						
Input Resistance	1.3		2.6	*		*	kΩ
Voltage Range <sup>6</sup>	$V_{EE} + 2.0^2$		$V_{\rm CC} - 2.0^2$	*		*	Volts
	V EE . Z.O		· CC 2.0				TORS
POWER REQUIREMENTS							
$V_{LL}$	4.5	5.0	5.5	*	*	*	Volts
I <sub>LL</sub>							
$ (0.1)_{\rm IH}, V_{\rm IL} = 5,0V $		0.1	1 6		-	-	mA
$(a_{IH}, V_{IL} = 2.4, 0.4V)$		3		*	7		mA V-l-
$V_{CC}/V_{EE}$	±11.4	12	±16.5			*	Volts
I <sub>CC</sub>	i	12	15				mA
I <sub>EE</sub>		15 400	19 525		*	*	mA mW
Total Power							mw
ANALOG GROUND CURRENT <sup>7</sup>	-600	±400	+600	*	*	*	μA
MATCHING PERFORMANCE							
Gain <sup>8</sup>	-6	±3	6	-4	±2	4	LSB
Offset <sup>9</sup>	-2	$\pm 1/2$	2	-1	± 1/4	1	LSB
Bipolar Zero <sup>10</sup>	-3	±1	3	-2	±1	2	LSB
Linearity <sup>11</sup>	-1.5	$\pm 1/2$	1.5	-1	±1/2	1	LSB
CROSSTALK	<del> </del>			<del> </del>			<del>                                     </del>
Analog			-90	1		*	dB
Digital			-60 ·	1		*	dB
	<del> </del>			ļ			
DYNAMIC PERFORMANCE ( $R_L = 2k\Omega$ , $C_L = 500pF$ )				1			
Settling Time to ±1/2LSB		•	••	1			
Off $\leftarrow$ Bits $\rightarrow$ On, GAIN = 1, $V_{REF} = 10$		8	10		*	*	μs
Settling Time to ±1/2LSB		10					
$-10 \leftarrow V_{REF} \rightarrow 10V$ , GAIN = 1, Bits On		10	500		*		μs
Glitch Impulse			500			*	nV-sec
MULTIPLYING MODE PERFORMANCE							
Reference Feedthrough @ 1kHz		-75			*		dB
Reference -3dB Bandwidth	1	70			*		kHz
POWER SUPPLY GAIN SENSITIVITY	<del> </del>			<del> </del>	<del></del>	-2	<del> </del>
11.4V←V <sub>CC</sub> →16.5V		±2	±5		*	*	ppm/%
$-16.5V \leftarrow V_{\text{CC}} \rightarrow 10.5V$ $-16.5V \leftarrow V_{\text{EE}} \rightarrow -11.4V$		±2	±5		*	*	ppm/%
		±2	±5		*	*	ppm/%
4.5V←V <sub>LL</sub> →5.5V	<u> </u>	±2	±5	<u> </u>	*	*	ppm/%

Model		JN/JP/AD/A	J/SD	KN/k			
	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL INPUTS							
V <sub>IH</sub>	2.0			*			Volts
V <sub>IL</sub>	0		0.8	*		*	Volts
Data Inputs	ĺ			-			
$I_{IH} @ V_{IN} = V_{LL}$	-10	± 1	10	*	*	*	μA
$I_{IL} @ V_{IN} = DGND$	-10	±1	10	*	*	*	μΑ
CS/DS0/DS1/RST/RD/LS							
$I_{IH} @ V_{IN} = V_{I.I.}$	-10	± 1	10	*	*	*	μA
$\frac{I_{IH} @ V_{IN}}{MS/TR^{12}} = V_{LL}$	-10	±1	10	*	*	*	μA
$I_{IH} @ V_{IN} = V_{I.I.}$	-10	5	10	*	*	*	μА
$I_{II}$ @ $V_{IN} = DGND$	-10	-5	0	*	*	*	μA
$\overline{\text{QSO}/\text{QSI}}/\overline{\text{QS2}}^{12}$	1						
$I_{IH} @ V_{IN} = V_{IJ}$	-10	5	10	*	*	*	μA
$I_{IL} @ V_{IN} = DGND$	-10	±1	10	*	*	*	μА
DIGITAL OUTPUTS							
VOL @ 1.6mA Sink			0.4			*	Volts
V <sub>OH</sub> @ 0.5mA Source	2.4			*			Volts
TEMPERATURE RANGE			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		****		
JN/JP/KN/KP	0		+70	*		*	°C
AD/AJ/BD/BJ/BE	-40		+85	*		*	<b>°</b> C
SD/TD/TE	-55		+125	*		*	.€

#### NOTES

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those test are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units

#### ABSOLUTE MAXIMUM RATINGS\*

(Specifications apply to all grades except where noted.)

$V_{LL}$ to DGND 0 to +7	V
$V_{CC}$ to DGND 0 to +18	V
$V_{EE}$ to DGND	V
Soldering	ec
Power Dissipation	W
AGND to DGND $-1V$ to $+1$	V
Reference Input $V_{REF} {\le} 10V$ and $V_{RI}$	EF
$\leq (V_{CC} - 2V, V_{EE} + 2V)$	V)

											0.000 + 36V 0.000 + 36V 0.000 + 36V
Analog Outputs		•	٠	•	•		٠	•			Indefinite Shorts to
									١	$l_{CC}$	$V_{II}$ , $V_{EE}$ and GND

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



 $<sup>^{1}</sup>A$  minimum power supply of  $\pm 12.0$ V is required for 0 to +10V and  $\pm 10$ V operation. A minimum power supply of  $\pm 11.4$ V is required for -5V to +5V operation.

<sup>&</sup>lt;sup>2</sup>For V<sub>CC</sub><12V and V<sub>EE</sub>>-12V. Voltage not to exceed 10V maximum.

<sup>&</sup>lt;sup>3</sup>Bipolar zero error is the difference from the ideal output (0 volts) and the actual output voltage with code 100 000 000 000 applied to the inputs.

<sup>\*</sup>Linearity error is defined as the maximum deviation of the actual DAC output from the ideal output (a straight line drawn from 0 to F.S. -1LSB).

<sup>&</sup>lt;sup>5</sup>FSR means Full-Scale Range and is 20V for  $\pm 10$ V range and 10V for  $\pm 5$ V range.

<sup>&</sup>lt;sup>6</sup>A minimum power supply of ±12.0V is required for a 10V reference voltage. <sup>7</sup>Analog Ground Current is input code dependent.

<sup>&</sup>lt;sup>8</sup>Gain error matching is the largest difference in gain error between any two DACs in one package.

Offset error matching is the largest difference in offset error between any two DACs in one package.

<sup>&</sup>lt;sup>10</sup>Bipolar zero error matching is the largest difference in bipolar zero error between any two DACs in one package.

<sup>&</sup>lt;sup>11</sup>Linearity error matching is the difference in the worst case linearity error between any two DACs in one package.
<sup>12</sup>44-pin versions only.

<sup>\*</sup>Specifications same as JN/JP/AD/AJ/SD.

Specifications subject to change without notice.




Figure 1a. 44-Pin Block Diagram

#### FUNCTIONAL DESCRIPTION

The AD664 combines four complete 12-bit voltage output D/A converters with a fast, flexible digital input/output port on one monolithic chip. It is available in two forms, a 44-pin version shown in Figure 1a and a 28-pin version shown in Figure 1b.

#### 44-Pin Versions

Each DAC offers flexibility, accuracy and good dynamic performance. The R-2R structure is fabricated from thin-film resistors which are laser-trimmed to achieve 1/2LSB linearity and guaranteed monotonicity. The output amplifier combines the best features of the bipolar and MOS devices to achieve good dynamic performance and low offset. Settling time is under 10 µs and each output can drive a 5mA, 500pF load. Short-circuit protection allows indefinite shorts to V<sub>LL</sub>, V<sub>CC</sub>, V<sub>EE</sub> and GND. The output and span resistor pins are available separately. This feature allows a user to insert current-boosting elements to increase the drive capability of the system, as well as to overcome parasitics. Digital circuitry is implemented in CMOS logic. The fast, low power, digital interface allows the AD664 to be interfaced with

most microprocessors. Through this interface, the wide variety of features on each chip may be accessed. For example, the input data for each DAC is programmed by way of 4-, 8-, 12or 16-bit words. The double-buffered input structure of this latch allows all four DACs to be updated simultaneously. A readback feature allows the internal registers to be read back through the same digital port, as either 4-, 8- or 12-bit words. When disabled, the readback drivers are placed in a high impedance (tristate) mode. A TRANSPARENT mode allows the input data to pass straight through both ranks of input registers and appear at the DAC with a minimum of delay. One D/A may be placed in the transparent mode at a time, or all four may be made transparent at once. The MODE SELECT feature allows the output range and mode of the DACs to be selected via the data bus inputs. An internal mode select register stores the selections. This register may also be read back to check its contents. A RESET-TO-ZERO feature allows all DACs to be reset to 0 volts out by strobing a single pin.




Figure 1b. 28-Pin Block Diagram

#### 28-Pin Versions

The 28-pin versions are dedicated versions of the 44-pin AD664. Each offers a reduced set of features from those offered in the 44-pin version. This accommodates the reduced number of package pins available. Data is written and read with 12-bit words only. Output range and mode select functions are also not available in 28-pin versions. As an alternative, users specify either the UNI (unipolar, 0 to V<sub>REF</sub>) models or the BIP (bipolar, -V<sub>REF</sub> to V<sub>REF</sub>) models depending on the application requirements. Finally, the transparent mode is not available on the 28-pin versions.

	Mode = UNI	Mode = BIP
Gain = 1	$\begin{array}{l} 0000000000000 = 0V \\ 1000000000000 = V_{REF}/2 \\ 1111111111111 = V_{REF} - 1LSB \end{array}$	$\begin{array}{ll} 0000000000000 = -V_{REF}/2 \\ 1000000000000 = 0V \\ 1111111111111 = V_{REF}/2 - 1LSB \end{array}$
Gain = 2	$\begin{array}{l} 0000000000000 = 0V \\ 1000000000000 = V_{REF} \\ 1111111111111 = 2 \times V_{REF} - 1LSB \end{array}$	$\begin{array}{l} 0000000000000 = - V_{REF} \\ 1000000000000 = 0 V \\ 111111111111 = + V_{REF} - 1 LSB \end{array}$

Table I. Transfer Functions

#### **DEFINITIONS OF SPECIFICATIONS**

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to FS – 1LSB) for any bit conbination. This is also referred to as relative accuracy. The AD664 is laser-trimmed to typically maintain linearity errors at less than ± 1/4LSB.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD664 are monotonic over their full operating temperature range.

DIFFERENTIAL LINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at 25°C as well as over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10V full-scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output ( $V_{\rm REF} = 10V$ , Gain = 1,  $1LSB = 10V \times 1/4096 = 2.44mV$ ). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential nonlinearity error would be -1.83mV, or -3/4LSB.

GAIN ERROR: DAC gain error is a measure of the difference between the output span of an ideal DAC and an actual device.

UNIPOLAR OFFSET ERROR: Unipolar offset error is the difference between the ideal output (0V) and the actual output

of a DAC when the input is loaded with all "0s" and the MODE is unipolar.

BIPOLAR ZERO ERROR: Bipolar zero error is the difference between the ideal output (0V) and the actual output of a DAC when the input code is loaded with the MSB = "1" and the rest of the bits = "0" and the MODE is bipolar.


SETTLING TIME: Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

CROSSTALK: Crosstalk is the change in an output caused by a change in one or more of the other outputs. It is due to capacitive and thermal coupling between outputs.

REFERENCE FEEDTHROUGH: The portion of an ac reference signal that appears at an output when all input bits are low. Feedthrough is due to capacitive coupling between the reference input and the output. It is specified in decibels at a particular frequency.

REFERENCE 3dB BANDWIDTH: The frequency of the ac reference input signal at which the amplitude of the full-scale output response falls 3dB from the ideal response.

GLITCH IMPULSE: Glitch impulse is an undesired output voltage transient caused by asymmetrical switching times in the switches of a DAC. These transients are specified by their net area (in nV-sec) of the voltage vs. time characteristic.



RFV. A

DIGITAL-TO-ANALOG CONVERTERS 2-99

#### ANALOG CIRCUIT CONSIDERATIONS

#### **Grounding Recommendations**

The AD664 has two pins, designated ANALOG and DIGITAL ground. The analog ground pin is the "high quality" ground reference point for the device. A unique internal design has resulted in low analog ground current. This greatly simplifies management of ground current and the associated induced voltage drops. The analog ground pin should be connected to the analog ground point in the system. The external reference and any external loads should also be returned to analog ground.

The digital ground pin should be connected to the digital ground point in the circuit. This pin returns current from the logic portions of the AD664 circuitry to ground.

Analog and digital grounds should be connected at one point in the system. If there is a possibility that this connection be broken or otherwise disconnected, then two diodes should be connected between the analog and digital ground pins of the AD664 to limit the maximum ground voltage difference.

#### Power Supplies and Decoupling

The AD664 requires three power supplies for proper operation.  $V_{\rm LL}$  powers the logic portions of the device and requires +5 volts.  $V_{\rm CC}$  and  $V_{\rm EE}$  power the remaining portions of the circuitry and require +12V to +15V and -12V to -15V, respectively.  $V_{\rm CC}$  and  $V_{\rm EE}$  must also be a minimum of two volts greater then the maximum reference and output voltages anticipated.

Decoupling capacitors should be used on all power supply pins. Good engineering practice dictates that the bypass capacitors be located as near as possible to the package pins.  $V_{LL}$  should be bypassed to digital ground.  $V_{CC}$  and  $V_{EE}$  should be decoupled to analog ground.

#### Driving the Reference Input

The reference input of the AD664 can have an impedance as low as  $1.3k\Omega$ . Therefore, the external reference voltage must be able to source up to 7.7mA of load current. Suitable choices include the 5V AD586, the 10V AD587 and the 8.192V AD689.

The architecture of the AD664 derives an inverted version of the reference voltage for some portions of the internal circuitry. This means that the power supplies must be at least 2V




Figure 2. Recommended Circuit Schematic

greater than both the external reference and the inverted external reference.

#### **Output Considerations**

Each DAC output can source or sink 5mA of current to an external load. Short-circuit protection limits load current to a maximum load current of 40mA. Load capacitance of up to 500pF can be accommodated with no effect on stability. Should an application require additional output current, a current boosting element can be inserted into the output loop with no sacrifice in accuracy. Figure 3 details this method.




Figure 3. Current-Boosting Scheme

AD664 output voltage settling time is  $10\mu$ s maximum. Figure 4 shows the output voltage settling time with a fixed 10V reference, gain = 1 and all bits switched from 1 to 0.




Figure 4. Settling Time; All Bits Switched from On to Off

Alternately, Figure 5 shows the settling characteristics when the reference is switched and the input bits remain fixed. In this case, all bits are "on", the gain is 1 and the reference is switched from -5V to +5V.




Figure 5. Settling Time; Input Bits Fixed, Reference Switched

#### **Multiplying Mode Performance**

Figure 6 illustrates the typical open-loop gain and phase performance of the output amplifiers of the AD664.




Figure 6. Gain and Phase Performance of AD664 Outputs

#### Crosstalk

Crosstalk is a spurious signal on one DAC output caused by a change in the output of one or more of the other DACs. Crosstalk can be induced by capacitive, thermal or load current induced feedthrough. Figure 7 shows typical crosstalk. DAC B is set to output 0 volts. The outputs of DAC A, C and D switch  $2k\Omega$  loads from 10V to 0V. The first disturbance in the output of DAC B is caused by digital feedthrough from the input data lows. The second disturbance is caused by analog feedthrough from the other DAC outputs.




Figure 7. Output Crosstalk

#### Output Noise

Wideband output noise is shown in Figure 8. This measurement was made with a 7MHz noise bandwidth, gain = 1 and all bits on. The total rms noise is approximately one fifth the visual peak-to-peak noise.

#### DIGITAL INTERFACE

As Table II shows, the AD664 makes a wide variety of operating modes available to the user. These modes are accessed or programmed through the high-speed digital port of the quad DAC. On-board registers program and store the DAC input codes and




Figure 8. Typical Output Noise

the DAC operating mode data. All registers are double-buffered to allow for simultaneous updating of all outputs. Register data may be read back to verify the respective contents. The digital port also allows transparent operation. Data from the input pins can be sent directly through both ranks of latches to the DAC.

Partial address decoding is performed by the DS0, DS1,  $\overline{QS0}$ ,  $\overline{QS1}$  and  $\overline{QS2}$  address bits.  $\overline{QS0}$ ,  $\overline{QS1}$  and  $\overline{QS2}$  allow the 44-pin versions of the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12-bit parallel words.

The  $\overline{RST}$  pin provides a simple method to reset all output voltages to zero. Its advantages are speed and low software overhead.

#### INPUT DATA

In general, two types of data will be input to the registers of the AD664, input code data and mode select data. Input code data sets the DAC inputs while the mode select data sets the gain and range of each DAC.

The versatile I/O port of the AD664 allows many different types of data input schemes. For example, the input code for just one of the DACs may be loaded and the output may or may not be updated. Or, the input codes for all four DACs may be written, and the outputs may or may not be updated.

The same applies for MODE SELECTION. The mode of just one or many of the DACs may be rewritten and the user can choose to immediately update the outputs or wait until a later time to transfer the mode information to the outputs.

A user may also write both input code and mode information into their respective first ranks and then update all second ranks at once

Finally, transparent operation allows data to be transferred from the inputs to the outputs using a single control line. This feature is useful, for example, in a situation where one of the DACs is used in an A/D converter. The SAR register could be connected directly to a DAC by using the transparent mode of operation. Another use for this feature would be during system calibration where the endpoints of the transfer function of each DAC would be measured. For example, if the full-scale voltages of each DAC were to be measured, then by making all four DACs transparent and putting all "1s" on the input port, all four DACs would be at full-scale. This requires far less software overhead than loading each register individually.

Table II. AD664 Digital Truth Table

Function	DS1, DS0	LS	MS	TR	$\overline{\mathbf{QS0}}, \overline{1}, \overline{2}^{1}$	RD	cs	RST
Load 1st Rank (data)								
DACA	00	0	1	1	Select Quad	1	1→0	1
DACB	01	0	1	1	Select Quad	1	1→0	1
DACC	10	0	1	1	Select Quad	1	1→0	1
DACD	11	0	1	1	Select Quad	1	1→0	1
Load 2nd Rank (data)	XX	1	1	1	XXX	1	1→0	1
Readback 2nd Rank (data)	Select D/A	X	1	1	Select Quad	0	1→0	1
Reset	XX	X	X	X	XXX	X	X	0
Transparent <sup>1</sup>								
All DACs	XX	1	1	0	000	1	1→0	1
DACA	00	0	1	0	000	1	1→0	1
DACB	01	0	1	0	000	1	1→0	1
DACC	10	0	1	0	000	1	1→0	1
DACD	11	0	1	0	000	1	1→0	1
Mode Select <sup>1,2</sup>								
1st Rank	XX	0	0	1	00X	1	1→0	1
2nd Rank	XX	1	0	1	XXX	1	1→0	1
Readback Mode <sup>1</sup>	XX .	Х	0	1	00X	0	1→0	1

Notes: X = don't care.

The following sections detail the timing requirements for various data loading schemes. All of the timing specifications shown assume  $V_{IH} = 2.4V$ ,  $V_{IL} = 0.4V$ ,  $V_{CC} = +15V$ ,  $V_{EE} = -15V$  and  $V_{LL} = +5V$ .

#### Load and Update One DAC Output

In this first example, the object is simply to change the output of one of the four DACs on the AD664 chip. The procedure is to select the address bits that indicate the DAC to be programmed, pull LATCH SELECT( $\overline{LS}$ ) low, pull CHIP SELECT( $\overline{CS}$ ) low, release LS and then release CS. When CS goes low, data enters




Figure 9a. Update Output of a Single DAC

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>LS</sub> *	0	0
tos	0	0
t <sub>DH</sub>	0	0
t <sub>LW</sub>	50	60
t <sub>CH</sub>	30	50
t <sub>AS</sub>	0	o
tAH	0	0

\*FOR  $t_{LS} > 0$ , THE WIDTH OF  $\overline{LS}$  MUST BE INCREASED BY THE SAME AMOUNT THAT tie IS GREATER THAN Ons.

Figure 9b. Update Output of a Single DAC Timing

the first rank of the input latch. As soon as  $\overline{LS}$  goes high, the data is transferred into the second rank and produces the new output voltage. During this transfer, MS, TR, RD and RST should be held high.

#### Preloading the First Rank of One DAC

In this case, the object is to load new data into the first rank of one of the DACs but not the output. As in the previous case, the address and data inputs are placed on the appropriate pins.  $\overline{LS}$  is then brought to "0" and then  $\overline{CS}$  is asserted. Note that in this situation, however,  $\overline{CS}$  goes high before  $\overline{LS}$  goes high. The input data is prevented from getting to the second rank and affecting the output voltage.




Figure 10a. Preload First Rank of a DAC

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>LS</sub>	0	0
t <sub>LH</sub>	10	15
tcw	80	100
tos	Ō	0
t <sub>DH</sub>	10	15
tas	Ó	0
t <sub>AH</sub>	10	15

Figure 10b. Preload First Rank of a DAC Timing

For 44-pin versions only. Allow the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12-bit parallel words.  ${}^{2}$ For  $\overline{MS}$ ,  $\overline{TR}$ ,  $\overline{LS}=0$ , a  $\overline{MS}$  1st write occurs.

This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in the next section.

#### Update Second Rank of a DAC

Assuming that a new input code had previously been placed into the first rank of the input latches, the user can update the output of the DAC by simply pulling  $\overline{CS}$  low while keeping  $\overline{LS}$ ,  $\overline{MS}$ ,  $\overline{TR}$ ,  $\overline{RD}$  and  $\overline{RST}$  high. Address data is not needed in this case. In reality, all second ranks are being updated by this procedure, but only those which receive data different from that already there would manifest a change. Updating the second rank does not change the contents of the first rank.




Figure 11. Update Second Rank of a DAC

The same options that exist for individual DAC input loading also exist for multiple DAC input loading. That is, the user can choose to update the first and second ranks of the registers or preload the first ranks and then update them at a future time.

#### Preload Multiple First Rank Registers

The first ranks of the DAC input registers may be preloaded with new input data without disturbing the second rank data. This is done by transferring the data into the first rank by bringing  $\overline{\text{CS}}$  low while  $\overline{\text{LS}}$  is low. But  $\overline{\text{CS}}$  must return high before  $\overline{\text{LS}}$ . This prevents the data from the first rank from getting into the second rank. A simple second rank update cycle as shown in Figure 11 would move the "preloaded" information to the DACs.




Figure 12. Preload First Rank Registers

#### Load and Update Multiple DAC Outputs

The following examples demonstrate two ways to update all DAC outputs. The first method involves doing all data transfers during one long  $\overline{CS}$  low period. Note that in this case, shown in Figure 13,  $\overline{LS}$  returns high before  $\overline{CS}$  goes high. Data hold time, relative to an address change, is 70ns. This updates the outputs of all DACs simultaneously.




Figure 13. Update All DAC Outputs

The second method involves doing a  $\overline{CS}$  assertion (low) and an  $\overline{LS}$  toggle separately for each DAC. It is basically a series of preload operations (Figure 10). In this case, illustrated in Figure 14, two  $\overline{LS}$  signals are shown. One, labeled  $\overline{LS}$ , goes high before  $\overline{CS}$  returns high. This transfers the "new" input word to the DAC outputs sequentially. The second  $\overline{LS}$  signal, labeled Alternate  $\overline{LS}$ , stays low until  $\overline{CS}$  returns high. Using this sequence loads the first ranks with each "new" input word but doesn't update the DAC outputs. To then update all DAC outputs simultaneously would require the signals illustrated in Figure 11.




Figure 14. Load and Update Multiple DACs

## SELECTING GAIN RANGE AND MODES (44-PIN VERSIONS)

The AD664's mode select feature allows a user to configure the gain ranges and output modes of each of the four DACs. On-board switches take the place of up to eight external relays that would normally be required to accomplish this task. The switches are programmed by the mode select word entered via the data I/O port. The mode select word is eight bits wide and occupies the topmost eight bits of the input word. The last four bits of the input word are "don't cares."

Figure 15 shows the format of the MODE SELECT word. The first four bits determine the gain range of the DAC. When set to be a gain of 1, the output of the DAC spans a voltage of 1 times the reference. When set to a gain of 2, the output of the DAC spans a voltage of 2 times the reference.

The next four bits determine the mode of the DAC. When set to UNIPOLAR, the output goes from 0 to REF or 0 to 2REF. When the BIPOLAR mode is selected, the output goes from -REF/2 to REF/2 or -REF to REF.




Figure 15. Mode Select Word Format

#### Load and Update Mode of One DAC

In this next example, the object is to load new mode information for one of the DACs into the first rank of latches and then immediately update the second rank. This is done by putting the new mode information (8-bit word length) onto the databus. Then  $\overline{\text{MS}}$  and  $\overline{\text{LS}}$  are pulled low. Following that,  $\overline{\text{CS}}$  is pulled low. This loads the mode information into the first rank of latches.  $\overline{\text{LS}}$  is then brought high. This action updates the second rank of latches (and, therefore, the DAC outputs). The load cycle ends when  $\overline{\text{CS}}$  is brought high.

In reality, this load cycle really updates the modes of all the DACs, but the effect is to only change the modes of those DACs whose mode select information has actually changed.




Figure 16a. Load and Update Mode of One DAC

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>MS</sub>	0	0
t <sub>MS</sub> t <sub>LS</sub> *	0	0
t <sub>DS</sub>	0	0
t <sub>LW</sub>	50	60
t <sub>CH</sub>	50	80
t <sub>DH</sub>	0	0
t <sub>MH</sub>	0	0

\*FOR  $t_{LS} > 0$ , THE WIDTH OF  $\overline{LS}$  MUST BE INCREASED BY THE SAME AMOUNT THAT  $t_{LS}$  IS GREATER THAN 0ns.

Figure 16b. Load and Update Mode of One DAC Timing

#### Preloading the Mode Select Register

Mode data can be written into the first rank of the mode select latch without changing the modes currently being used. This feature is useful when a user wants to preload new mode information in anticipation of strobing that in at a future time. Figure 17 illustrates the correct sequence and timing of control signals to accomplish this task.

This allows the user to "preload" the data to a DAC and strobe it into the output latch at some future time. The user could do this by reproducing the sequence of signals illustrated in Figures 17c and 17d.




Figure 17a. Preload Mode Select Register

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>MH</sub>	10	15
t <sub>MS</sub>	0	0
t <sub>LS</sub>	0	0 .
tos	0	lo
tw	80	100
t <sub>LH</sub>	10	15
t <sub>DH</sub>	10	15

Figure 17b. Preload Mode Select Register Timing




Figure 17c. Update Second Rank of Mode Select Latch

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>MS</sub>	0	0
t <sub>MH</sub>	.0	0
tw	80	100

Figure 17d. Update Second Rank of Mode Select Latch Timing

#### Transparent Operation (44-Pin Versions)

Transparent operation allows data from the inputs of the AD664 to be transferred into the DAC registers without the intervening step of being latched into the first rank of latches. Two modes of transparent operation exist, the "partially transparent" mode and a "fully transparent" mode. In the "partially transparent" mode, one of the DACs is transparent while the remaining three continue to use the data latched into their respective input registers. Both modes require a 12-bit wide input word!

Fully transparent operation can be thought of as a simultaneous load of data from Figure 9a where replacing  $\overline{LS}$  with  $\overline{TR}$  causes all 4 DACs to be loaded at once.

The Fully transparent mode is achieved by asserting lows on  $\overline{QSO}$ ,  $\overline{QSI}$ ,  $\overline{QSZ}$ ,  $\overline{TR}$  and  $\overline{CS}$  while keeping  $\overline{LS}$  high in addition to  $\overline{MS}$  and  $\overline{RB}$ . Figure 18a illustrates the necessary timing relationships. Fully transparent operation will also work with  $\overline{TR}$  tied low (enabled).




Figure 18a. Fully Transparent Mode

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>AS</sub>	0	0
tos	0	0
tos t <sub>TS</sub> *	0	10
t <sub>tW</sub>	70	80
t <sub>CH</sub>	80	90
t <sub>DH</sub>	0	0
t <sub>QH</sub>	0	0

\*FOR T<sub>TS</sub> > 0, THE WIDTH OF TR MUST BE INCREASED BY THE SAME AMOUNT THAT T<sub>TS</sub> IS GREATER THAN 0ns.

Figure 18b. Fully Transparent Mode Timina




Figure 19a. Partially Transparent

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>DS</sub>	0	0
t <sub>AS</sub>	0	0
t <sub>TS</sub>	0	0
tw	80	90
t <sub>DH</sub>	10	15
t <sub>AH</sub>	10	15
t <sub>TH</sub>	10	15

Figure 19b. Partially Transparent Mode Timing

Partially transparent operation can be thought of as preloading the first rank in Figure 10a without requiring the additional  $\overline{CS}$  pulse from Figure 11.

The partially transparent mode is achieved by setting  $\overline{CS}$ ,  $\overline{QS0}$ ,  $\overline{QS1}$ ,  $\overline{LS}$ , and  $\overline{TR}$  low while keeping  $\overline{RO}$  and  $\overline{MS}$  high. The address of the transparent DAC is asserted on DS0 and DS1. Figure 19a illustrates the necessary timing relationships. Partially transparent operation will also work with  $\overline{TR}$  ties low (enabled).

#### **OUTPUT DATA**

Two types of outputs may be obtained from the internal data registers of the AD664 chip, mode select and DAC input code data. Readback data may be in the same forms in which it can be entered; 4-, 8-, and 12-bit wide words (12 bits only for 28-pin versions).

#### **DAC Data Readback**

DAC input code readback data is obtained by setting the address of the DAC (DS0, DS1) and Quads ( $\overline{QS0}$ ,  $\overline{QS1}$ ,  $\overline{QS2}$ ) on the




Figure 20a. DAC Input Code Readback

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
t <sub>AS</sub>	0	0
t <sub>RS</sub>	0	0
tpv	130	160
t <sub>DF</sub>	60	75
t <sub>AH</sub>	0	0
t <sub>RH</sub>	0	0

Figure 20b. DAC Input Code Readback Timing

address pins and bringing the  $\overline{RD}$  and  $\overline{CS}$  pins low. The timing diagram for a DAC code readback operation appears in Figure 20.

#### Mode Data Readback

Mode data is read back in a similar fashion. By setting  $\overline{MS}$ ,  $\overline{QS0}$ ,  $\overline{QS1}$ ,  $\overline{RD}$  and  $\overline{CS}$  low while setting  $\overline{TR}$  and  $\overline{RST}$  high, the mode select word is presented to the I/O port pins. Figure 21 shows the timing diagram for a readback of the mode select data register.




Figure 21a. Mode Data Readback

25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
0	0
0	0
130	160
60	75
0	0
0	0
	MIN (ns) 0 0 130 60

Figure 21b. DAC Mode Readback Timing

#### **Output Loads**

Readback timing is tested with the output loads shown in Figure 22.




Figure 22. Output Loads

#### **Asynchronous Reset Operation**

The asynchronous reset signal shown in Figure 23 may be asserted at any time. A minimum pulse width  $(t_{\rm RW})$  of 90ns is required. The reset feature is designed to return all DAC outputs to 0 volts regardless of the mode or range selected. In the 44-pin versions, the modes are reset to unipolar 10V span (gain of 1), and the input codes are rewritten to be "0s." Previous DAC code and mode information is erased.




Figure 23a. Asynchronous Reset Operation

SYMBOL	25°C MIN (ns)	T <sub>MIN</sub> to T <sub>MAX</sub> MIN (ns)
tw	70	90

Figure 23b. Asynchronous Reset Operation Timing

In the 28-pin versions of the AD664, the mode remains unchanged, the appropriate input code is rewritten to reset the output voltage to 0 volts. As in the 44-pin versions, the previous input data is erased.

At power-up, an AD664 may be activated in either the read or write modes. While at the device level this will not produce any problems, at the system level it may. Analog Devices recommends the addition of a simple power-on reset scheme to any system where the possibility of an unknown start-up state could be a problem. The simplest version of this scheme is illustrated in Figure 24.




Figure 24. Power-On Reset

It is obvious from inspection that the scheme shown in Figure 24 is only appropriate for systems in which the  $\overline{RST}$  is otherwise not used. Should the user wish to use the  $\overline{RST}$  pin, an additional logic gate may be included to combine the power-on reset with the reset signal.

#### INTERFACING THE AD664 TO MICROPROCESSORS

The AD664 is easy to interface with a wide variety of popular microprocessors. Common architectures include processors with dedicated 8-bit data and address buses, an 8-bit bus over which data and address are multiplexed, an 8-bit data and 16-bit address partially muxed, and separate 16-bit data and address buses.

AD664 addressing can be accomplished through either memory-mapped or I/O techniques. In memory-mapped schemes, the AD664 appears to the host microprocessor as RAM memory. Standard memory addressing techniques are used to select the AD664. In the I/O schemes, the AD664 is treated as an external I/O device by the host. Dedicated I/O pins are used to address the AD664.

#### MC6801 Interface

In Figures 25a-25d, we illustrate a few of the various methods that can be used to connect an AD664 to the popular MC6801 microprocessor. In each of these cases, the MC6801 is intended to be configured in its expanded, nonmultiplexed mode of operation. In this mode, the MC6801 can address 256 bytes of external memory over 8-bit data (Port 3) and 8-bit address (Port 4) buses. Eight general-purpose I/O lines (Port 1) are also available. Onboard RAM and ROM provide program and data storage space.

In Figure 25a, the three least significant address bits (P40, P41 and P42) are employed to select the appropriate on-chip addresses for the various input registers of the AD664. Three I/O lines (P17, P16 and P15) are used to select various operating features of the the AD664. IOS and E(nable) are combined to produce an appropriate  $\overline{\text{CS}}$  signal. This addressing scheme leaves the five most significant address bits and five I/O lines free for other tasks in the system.

Figure 25b shows another way to interface an AD664 to the MC6801. Here we've used the six least significant address lines to select AD664 features and registers. This is a purely memory-mapped scheme while the one illustrated in Figure 25a uses some memory-mapping as well as some dedicated I/O pins. In




Figure 25a. Simple AD664 to MC6801 Interface

Figure 25b, two address lines and all eight I/O lines remain free for other system tasks.

Expansion of the scheme employed in Figure 25a results in that shown in Figure 25c. Here, two AD664s are connected to an MC6801, providing a total of eight 12-bit, software programmable DACs. Again, the three least significant bits of address are used to select the on-chip registers of the AD664. IOS and E, as well

as a fourth address bit, are decoded to provide the appropriate  $\overline{\text{CS}}$  signals. Four address and five I/O lines remain uncommitted.

A slightly more sophisticated approach to system expansion is illustrated in Figure 25d. Here, a 74LS138 (1-of-8 decoder) is used to address one of the eight AD664s connected to the MC6801. The three least significant address bits are used to select on-chip register and DAC. The next three address bits are used to select the appropriate AD664. IOS and E gate the 74LS138 output.




Figure 25b. Alternate AD664 to MC6801 Interface




Figure 25c. Interfacing Two AD664s to an MC6801

The schemes in Figure 25 illustrate some of the trade-offs which a designer may make when configuring a system. For example, the designer may use I/O lines instead of address bits or vice versa. This decision may be influenced by other I/O tasks or system expansion requirements. He/she can also choose to implement only a subset of the features available. Perhaps the  $\overline{RST}$  pin isn't really needed. Tying that input pin to  $V_{LOGIC}$  frees up another I/O or address bit. The same consideration applies to mode select. In all of these cases  $\overline{TR}$  is shown tied to  $V_{LOGIC}$ , because the MC6801 cannot provide the 12-bit-wide input word required for the transparent mode. In situations where transparent operation isn't required, and mode select is also not needed, the designer may consider specifying the DIP version of the device (either the UNI or BIP version).

Each of the schemes illustrated in Figure 25 operates with an MC6801 at clock rates up to and including 1.5MHz. Similar schemes can be derived for other 8-bit microprocessors and microcontrollers such as the 8051/8086/8088/6502, etc. One such scheme developed for the 8051/AD664 is illustrated in Figure 26.

#### 8051 Interface

Figure 26 shows the AD664 combined with an 8051  $\mu$ controller chip. Three LSBs of address provide the quad and DAC select signals. Control signals from Port 1 select various operating modes such as readback, mode select and reset as well as providing the  $\overline{LS}$  signal. Read and write signals from the 8051 are decoded to provide the  $\overline{CS}$  signal.




Figure 25d. Interfacing Eight AD664s to an MC6801

#### IBM PC\* Interface

Figure 27 illustrates a simple interface between an IBM PC and an AD664. The three least significant address bits are used to select the Quad and DAC. The next two address bits are used for  $\overline{LS}$  and  $\overline{MS}$ . In this scheme, a 12-bit input word requires two load cycles, an 8-bit word and a 4-bit word. Another write

is required to transfer the word or words previously written to the second rank. A 12-bit-wide word again requires at least two read cycles; one for the 8MSBs and four for the LSBs. The page select signal produces a  $\overline{\text{CS}}$  strobe for any address from 300H to 31FH.




Figure 26. AD664 to 8051 Interface




Figure 27. AD664 to IBM PC Interface

\*IBM PC is a trademark of International Business Machines Corp.

Table III, shown below details the memory locations and addresses used by this interface.

HEX	F	19	1	<b>48</b>	1	A7	1	<b>A6</b>	Γ.	<b>A</b> 5	Γ.	A4		A3	A2	A1	A0	REGISTER SELECTED
300	j		1	Į .	(	ò		ò		Ď.		o O		o O	0	0	0	Illegal Address
301	П							l							0	0	1	Mode Select, 1st Rank
302	Н							ł	٠		l				0	1	0	Illegal Address
303	Н							İ	İ		ĺ				0	1	1	Mode Select, 1st Rank
304	П				l		l	l		İ					1	0	0	Illegal Address
305	П										ł				1	0	1	Mode Select, 1st Rank
306	Н														1	1	0	Illegal Address
307	П							ļ	1	1		1	١,	ł	1	1	1	Mode Select, 1st Rank
308										İ				1	0	0	0	Mode Select, 2nd Rank
309											22.5		110		0	0	1	
30A	Ш				<u> </u>				<u> </u>		1				0	1	0	
30B					7025										0	1	1	
30C						<u> </u>									1	0	0	
30D								P 13							1	0	1	
30E	Ш										L				1	1	0	
30F								4.37			١,				1	1	1	<b>♦</b>
310	П					ļ		İ		1	1	į	1	Ŏ	0	0	0	DAC A, 4LSBs, 1st Rank
311	П				1		1							1	0	0	1	DACA, 8MSBs, 1st Rank
312	П				l				l	l					0	1	0	DACB, 4LSBs, 1st Rank
313	П				1										0	1	1	DACB, 8MSBs, 1st Rank
314	П					1			1						1	0	0	DACC, 4LSBs, 1st Rank
315	П				l				1						1	0	1	DACC, 8MSBs, 1st Rank
316	П														1	1	0	DACD, 4LSBs, 1st Rank
317													١,	<b>♦</b>	1	1	1	DACD, 8MSBs, 1st Rank
318										400				1	0 🥞	0	0	2nd Rank
319				(100) (100) (100)				20 S		1000			Ç. ()		0	0	1	多数数据 医二二二甲甲
31A						155						100.00			0	1	0	
31B															0	1	1	
31C								1512						312	1	0	0	
31D						123		15.33		100					1	0	1	
31E														31.57	1	1	0	
31F	I				Ι,		١,	1	1	ļ.			,		1	1	1	•

Note: Shaded registers are readable.

Table III. IBM PC Memory Map

The following IBM PC Basic routine produces four output voltage ramps from one AD664. Line numbers 10 through 70 define the hardware addresses for the first and second ranks of DAC registers as well as the first and second ranks of the mode select register. Program variables are initialized in line numbers 110 through 130. Line number 170 writes "0s" out to the first rank and, then, the second rank of the mode select register.

Line numbers 200 through 320 calculate output voltages. Finally line numbers 410 through 450 update the first, then the second ranks of the DAC input registers. Hardware registers may be read with the "INP" instruction. For example, the contents of the DAC A register may be accessed with the following command: Line# A=INP(DACA).

```
5
       REM----AD664 LISSAJOUS PATTERNS----
       REM ---ASSIGN HARDWARE ADDRESSES---
 10
 20
       DACA = 785
       DACB = 787
 30
 40
       DACC = 789
 50
       DACD = 791
 60
       DAC2ND = 792
       MODE1 = 769 : MODE2 = 776
 70
 80
       REM
 90
       REM
100
       REM ---INITIALIZE VARIABLES---
       X=0: Y1 = 128: Y2 = 64: Y3 = 32
110
120
       CX = 1: CY1 = 1: CY2 = -1: CY3 = 1
130
       FX = 9: FY1 = 5: FY2 = 13: FY3 = 15
140
       REM
150
       REM
160
       REM ---INITIALIZE MODES AND GAINS---
       OUT MODE1,0: OUT MODE2,0
170
180
       REM
190
       REM
200
       REM ---CALCULATE VARIABLES---
       X = X + FX*CX
210
220
       Y1 = Y1 + FY1*CY1
230
       Y2 = Y2 + FY2*CY2
240
       Y3 = Y3 + FY3*CY3
250
       IF X > 255 THEN X = 255; CX = -1; GOTO 270
260
       IF X < 0 THEN X = 0; CX = 1
270
       IF Y1 > 255 THEN Y1 = 255; CY1 = -1; GOTO 290
280
       IF Y1 < 0 THEN Y1 =0; CY1 = 1
290
      IF Y2 > 255 THEN Y2 =255; CY2=-1; GOTO 310
300
      IF Y2 < 0 THEN Y2 = 0: CY2=-1
310
      IF Y3 > 255 THEN Y3 = 255; CY3=-1; GOTO 400
320
      IF Y3 < 0 THEN Y3=0: CY3=1
330
       REM
340
       REM
       REM ---SEND DAC DATA---
400
410
       OUT DACA,X
420
       OUT DACE YE
430
       OUT DACC,Y2
440
       OUT DACK Y3
450
       OUT DACKNO.0
500
       REM
510
       REM
       REM ---LOOP BACK---
520
530
       G0T0 210
```

#### Simple AD664 to MC68000 Interface

Figure 28 shows an AD664 connected to an MC68000. In this memory-mapped I/O scheme, the "left-justified" data is written in one 12-bit input word. Four address bits are used to perform the on-chip D/A selection as well as the various operating features. The  $R\overline{W}$  signal controls the  $\overline{RD}$  function and system reset controls  $\overline{RST}$ .

This scheme can be converted to write "right-justified" data by connecting the data inputs to DATA bits D0 through D11 respectively. Other options include controlling the  $\overline{QS0}$ ,  $\overline{QS1}$  and  $\overline{QS2}$  pins with  $\overline{UDS}$  and  $\overline{LDS}$  to provide a way to write 8-bit input and read 8-bit output words.





Figure 28. AD664 to MC68000 Interface



Tigure 25. About in Tester per l'in Aloine

#### **APPLICATIONS OF THE AD664**

#### "Tester-per-Pin" ATE Architecture

Figure 29 shows the AD664 used in a single channel of a digital test system. In this scheme, the AD664 supplies four individual output voltages. Two are provided to the V<sub>HIGH</sub> and V<sub>LOW</sub> inputs of the AD345 pin driver I.C. to set the digital output levels. Two others are routed to the inputs of the AD96687 dual comparator to supply reference levels of the readback features. This approach can be replicated to give as many channels of stimulus/readback as the tester has pins. The AD664 is a particularly appropriate choice for a large-scale system because the low power requirements (under 500mW) ease power supply and cooling requirements. Analog ground currents of 600µA or less make the ground current management task simpler. All DACs can be driven from the same system reference and will track over time and temperature. Finally, the small board area required by the AD664 (and AD345 and AD96687) allows a high functional density.

#### X-Y Plotters

Figure 30 is a block diagram of the control section of a micro-processor-controlled X-Y pen plotter. In this conceptual exercise, two of the DACs are used for the X-channel drive and two are used for the Y-channel drive. Each provides either the coarse or fine movement control for its respective channel. This approach offers increased resolution over some other approaches.

A designer can take advantage of the reset feature of the AD664 in the following manner. If the system is designed such that the "HOME" position of the pen (or galvanometer, beam, head or similar mechanism) results when the outputs of all of the DACs are at zero, then no system software is required to home the pen. A simple reset signal is sufficient.

Similarly, the transparent feature could be used to the same end. One code can be sent to all DACs at the same time to send

the pen to the home position. Of course, this would require some software where the previous example would require only a single reset strobe signal!

Drawing scaling can be achieved by taking advantage of the AD664's software programmable gain settings. If, for example, an "A" size drawing is created with gain settings of 1, then a "C" size drawing can be created by simply resetting all DAC gains to 2 and redrawing the object. Conversely, a "C" size drawing created with gains of 2 can be reduced to "A" size simply by changing the gains to 1 and redrawing. The same principal applies for conversion from "B" size to "D" size or "D" size to "B" size. The multiplying capability of the AD664 provides another scaling option. Changing the reference voltage provides a proportional change in drawing size. Inverting the reference voltage would invert the drawing.

Swapping digital input data from the X channel to the Y channel would rotate the drawing 90 degrees.




Figure 30. X-Y Plotter Block Diagram

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Output Range	Gain Error	Linearity Error	Package Options <sup>2</sup>
AD664JN-UNI	0°C to +70°C	0 to +V <sub>REF</sub>	±7LSB	±0.75LSB	N-28
AD664JN-BIP	0°C to +70°C	$-V_{REF}$ to $+V_{REF}$	±7LSB	±0.75LSB	N-28
AD664JP	0°C to +70°C	Programmable	±7LSB	±0.75LSB	P-44A
AD664KN-UNI	0°C to +70°C	0 to +V <sub>REF</sub>	±5LSB	±0.5LSB	N-28
AD664KN-BIP	0°C to +70°C	-V <sub>REF</sub> to +V <sub>REF</sub>	±5LSB	±0.5LSB	N-28
AD664KP	0°C to +70°C	Programmable	±5LSB	±0.5LSB	P-44A
AD664AD-UNI	-40°C to +85°C	0 to +V <sub>REF</sub>	±7LSB	±0.75LSB	D-28A
AD664AD-BIP	-40°C to +85°C	$-V_{REF}$ to $+V_{REF}$	±7LSB	±0.75LSB	D-28A
AD664AJ	-40°C to +85°C	Programmable	±7LSB	±0.75LSB	J-44
AD664BD-UNI	-40°C to +85°C	0 to +V <sub>REF</sub>	±5LSB	±0.5LSB	D-28A
AD664BD-BIP	-40°C to +85°C	$-V_{REF}$ to $+V_{REF}$	±5LSB	±0.5LSB	D-28A
AD664BJ	-40°C to +85°C	Programmable	±5LSB	±0.5LSB	J-44
AD664BE	-40°C to +85°C	Programmable	±5LSB	±0.5LSB	E-44A
AD664SD-UNI	-55℃ to +125℃	0 to +V <sub>REF</sub>	±7LSB	±0.75LSB	D-28A
AD664SD-BIP	-55°C to +125°C	-V <sub>REF</sub> to +V <sub>REF</sub>	±7LSB	±0.75LSB	D-28A
AD664TD-UNI	-55°C to +125°C	0 to +V <sub>REF</sub>	±5LSB	±0.5LSB	D-28A
AD664TD-BIP	-55°C to +125°C	$-V_{REF}$ to $+V_{REF}$	±5LSB	±0.5LSB	D-28A

#### NOTES

NOTES

For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD664/883B data sheet.

Devices Military Products Databook or current AD664/883B data sheet.

Devices Military Products Databook or current AD664/883B data sheet.

Leaded Chip Carrier; Devices Databook or current AD664/883B data sheet.

Pelastic Leaded Chip Carrier, For outline information see Package Information section.



## Microprocessor-Compatible 12-Bit D/A Converter

AD667\*

#### **FEATURES**

Complete 12-Bit D/A Function
Double-Buffered Latch
On Chip Output Amplifier
High Stability Buried Zener Reference
Single Chip Construction
Monotonicity Guaranteed Over Temperature
Linearity Guaranteed Over Temperature: 1/2LSB max
Settling Time: 3µs max to 0.01%
Guaranteed for Operation with ±12V or ±15V
Supplies

Low Power: 300mW Including Reference TTL/5V CMOS Compatible Logic Inputs

**Low Logic Input Currents** 

MIL-STD-883 Compliant Versions Available

#### PRODUCT DESCRIPTION

The AD667 is a complete voltage output 12-bit digital-to-analog converter including a high stability buried Zener voltage reference and double-buffered input latch on a single chip. The converter uses 12 precision high speed bipolar current steering switches and a laser trimmed thin film resistor network to provide fast settling time and high accuracy.


Microprocessor compatibility is achieved by the on-chip double-buffered latch. The design of the input latch allows direct interface to 4-, 8-, 12-, or 16-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 100ns, allowing use with the fastest available microprocessors.

The functional completeness and high performance in the AD667 results from a combination of advanced switch design, high speed bipolar manufacturing process, and the proven laser wafer-trimming (LWT) technology. The AD667 is trimmed at the wafer level and is specified to  $\pm 1/4$ LSB maximum linearity error (K, B grades) at 25°C and  $\pm 1/2$ LSB over the full operating temperature range.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity, is also used to trim the absolute value of the reference as well as its temperature coefficient. The AD667 is thus well suited for wide temperature range performance with ±1/2LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full scale gain T.C. is 5ppm/°C.

\*Protected by Patent Numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486; and others pending.

#### FUNCTIONAL BLOCK DIAGRAM



The AD667 is available in five performance grades. The AD667J and K are specified for use over the 0 to +70°C temperature range and are available in a 28-pin molded plastic DIP (N) or PLCC (P) package. The AD667S grade is specified for the -55°C to +125°C range and is available in the ceramic DIP (D) or LCC (E) package. The AD667A and B are specified for use over the -25°C to +85°C temperature range and are available in a 28-pin hermetically sealed ceramic DIP (D) package.

#### PRODUCT HIGHLIGHTS

- The AD667 is a complete voltage output DAC with voltage reference and digital latches on a single IC chip.
- The double-buffered latch structure permits direct interface to 4-, 8-, 12-, or 16-bit data buses. All logic inputs are TTL or 5 volt CMOS compatible.
- The internal buried Zener reference is laser-trimmed to 10.00 volts with a ±1% maximum error. The reference voltage is also available for external application.
- 4. The gain setting and bipolar offset resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.
- The precision high speed current steering switch and on-board high speed output amplifier settle within 1/2LSB for a 10V full scale transition in 2.0 μs when properly compensated.
- The AD667 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD667/883B data sheet for detailed specifications.

## AD667 — SPECIFICATIONS ( $T_A = +25^{\circ}C$ , $\pm 12V$ . $\pm 15V$ power supplies unless otherwise noted.)

Model		AD667J			AD667K		4 ()
	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL INPUTS							
Resolution	<b>!</b>		12	1		12	Bits
Logic Levels (TTL Compatible, Tmin-Tmax)1	l			l			
V <sub>IH</sub> (Logic "1")	+2.0		+5.5	+2.0		+5.5	l v
V <sub>IL</sub> (Logic "0")	0		+0.8	0		+0.8	l v
$I_{IH}(V_{IH}=5.5V)$	ł	3	10	1	3	10	μΑ -
$I_{IL}(V_{IL}=0.8V)$	1	1	5	1	1	5	μΑ
TRANSFER CHARACTERISTICS				<u> </u>			
ACCURACY	1			1			
Linearity Error @ + 25°C		± 1/4	± 1/2	1	± 1/8	± 1/4	LSB
$T_A = T_{min}$ to $T_{max}$		± 1/2	±3/4	1	± 1/4	± 1/2	LSB
Differential Linearity Error @ +25°C	1	$\pm 1/2$	±3/4	ì	± 1/4	± 1/2	LSB
$T_A = T_{min}$ to $T_{max}$	Monot	onicity Gua	ranteed	Monote	onicity Gua	ranteed	LSB
Gain Error <sup>2</sup>		±0.1	±0.2	1	±0.1	±0.2	%FSR <sup>3</sup>
Unipolar Offset Error <sup>2</sup>		± 1	±2	1	±1	±2	LSB
Bipolar Zero <sup>2</sup>	ł	$\pm 0.05$	±0.1	ì	$\pm 0.05$	±0.1	% of FSR
DRIFT	<b></b>			<del>                                     </del>			<b></b>
Differential Linearity	l .	± 2			± 2	* **	CECD #
Gain (Full Scale) $T_A = 25^{\circ}C$ to $T_{min}$ or $T_{max}$	1	± 2 ± 5	±30	Ì	±2 ±5	±15	ppm of FSR/%
Unipolar Offset $T_A = 25$ °C to $T_{min}$ or $T_{max}$		±3	±30	1	±ο	±15	ppm of FSR/%
Bipolar Zero $T_A = 25$ °C to $T_{min}$ or $T_{max}$		± 1 ± 5	±10	l		±10	ppm of FSR/°C
		<u>ر ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ</u>	110	<b></b>		± 10	ppin or FSR/
CONVERSION SPEED	Ì			l			ļ
Settling Time to ± 0.01% of FSR for	1			l			<b>!</b>
FSR Change (2kΩ  500pF load)		_			•		Ĭ
with $10k\Omega$ Feedback with $5k\Omega$ Feedback	l	3 2	4	l	3 2	4	μs
For LSB Change		1	,	l	1	3	μs
Slew Rate	10			10	1		μs
	10			10			V/μs
ANALOGOUTPUT				l			
Ranges <sup>4</sup>	,	$\pm 2.5, \pm 5, =$	± 10,		$\pm 2.5, \pm 5,$	± 10,	V
		+5, +10			+5, +10		
Output Current	±5			±5			mA.
Output Impedance (dc)		0.05		į	0.05		Ω
Short Circuit Current			40			40	mA
REFERENCE OUTPUT	9.90	10.00	10.10	9.90	10.00	10.10	v
External Current	0.1	1.0		0.1	1.0		mA.
OWER SUPPLY SENSITIVITY							
$V_{CC} = +11.4 \text{ to } + 16.5 \text{V dc}$		5	10		5	10	ppm of FS/%
$V_{EE} = -11.4 \text{ to } -16.5 \text{V dc}$		5	10	i	5	10	ppm of FS/%
POWER SUPPLY REQUIREMENTS				<del> </del>			<del>  ``</del>
Rated Voltages		± 12, ± 15		<b>.</b>	± 12, ± 15		l v
Range <sup>4</sup>	±11.4	_ 12, _ 15	±16.5	±11.4	- 12, - 15	±16.5	l · v
Supply Current			± 10.5			± 10.5	1. *
+ 11.4 to + 16.5V dc		8	12	ł	8	12	mA
-11.4 to -16.5 V dc		20	25	1	20	25	mA
	<del>                                     </del>	<u></u>		<b></b>			t
FEMPERATURE RANGE Specification	0		+ 70	١,		+ 70	l⊸c
Storage	- 65		+ 70 + 125	0 -65		+ 10 + 125	\ °C
	03		T 143	~ 0.5		T 143	·

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

#### TIMING SPECIFICATIONS

(All Models,  $T_A = 25^{\circ}C$ ,  $V_{CC} = +12V$  or +15V,

 $V_{EE} = -12V \text{ or } -15V$ 

* EE	12 ( 01 12 ( )				
Symbol	Parameter	Min	Typ	Max	
t <sub>DC</sub>	Data Valid to End of CS	50	_	-	ns
t <sub>AC</sub>	Address Valid to End of CS	100	-	_	ns
t <sub>CP</sub>	CS Pulse Width	100	-	_	ns
t <sub>DH</sub>	Data Hold Time	0	_	-	ns
t <sub>SETT</sub>	Output Voltage Settling Time	_	2	4	μs

#### **ABSOLUTE MAXIMUM RATINGS**

$V_{CC}$ to Power Ground
$V_{EE}$ to Power Ground
Digital Inputs (Pins 11-15, 17-28)
to Power Ground1.0V to +7.0V
Ref In to Reference Ground $\pm 12V$
Bipolar Offset to Reference Ground $\pm 12V$
10V Span R to Reference Ground $\pm$ 12V
20V Span R to Reference Ground $\pm$ 24V
Ref Out, VOUT (Pins 6, 9) Indefinite short to power ground
Momentary Short to V <sub>CC</sub>
Power Dissipation 1000mW

NOTES

The digital input specifications are 100% tested at +25°C, and guaranteed but not tested over the full temperature range.

Adjustable to zero.

FSR means "Full Scale Range" and is 20V for ± 10V range and 10V for the ±5V range.

<sup>&</sup>lt;sup>4</sup>A minimum power supply of ±12.5V is required for a ±10V full scale output and ±11.4V is required for all other voltage ranges.


Specifications subject to change without notice.

Model	1	AD667A		} }	AD667B			AD667S		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL INPUTS	Į			!						
Resolution	ł		12			12			12	Bits
Logic Levels (TTL Compatible, $T_{min} - T_{max}$ ) <sup>1</sup>				ł						
V <sub>IH</sub> (Logic "1")	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	v
V <sub>IL</sub> (Logic "0")	0	_	+0.8	0		+0.8	0	_	+0.7	v <sub>.</sub>
$I_{IH}(V_{IH}=5.5V)$	)	3	10	]	3	10		3	10	μА
$I_{IL}(V_{IL}=0.8V)$	ļ	1	5		1	5		1	5	μА
TRANSFER CHARACTERISTICS	Ì			ł			ļ			
ACCURACY	1			i			1			
Linearity Error @ + 25°C	l	± 1/4	± 1/2	i	± 1/8	± 1/4		± 1/8	± 1/2	LSB
$T_A = T_{min} \text{ to } T_{max}$	1	± 1/2	± 3/4 ± 3/4	ļ	± 1/4 ± 1/4	± 1/2 ± 1/2		± 1/2	± 3/4	LSB
Differential Linearity Error @ $+ 25$ °C $T_A = T_{min}$ to $T_{max}$	Monot	± 1/2 onicity Gua		Monet	± 1/4 onicity Gua		Mana	± 1/4 onicity Gua	± 3/4	LSB LSB
Gain Error <sup>2</sup>	Monot	± 0.1	± 0.2	Monote	± 0.1	± 0.2	Мопос	± 0.1	± 0.2	% of FSR <sup>3</sup>
Unipolar Offset Error <sup>2</sup>	1	±0.1 ±1	±0.2 ±2		±0.1 ±1	±0.2 ±2	ŀ	±0.1 ±1	±0.2 ±2	LSB
Bipolar Zero <sup>2</sup>	j	± 0.05	±2 ±0.1	i	± 0.05					
bipolar Zero	<u> </u>	±0.05	±0.1	<u> </u>	± 0.03	±0.1		± 0.05	±0.1	% of FSR
DRIFT	}			1			1			
Differential Linearity	ł	± 2		l	± 2		İ	± 2		ppm of FSR/°C
Gain (Full Scale) $T_A = 25^{\circ}C$ to $T_{min}$ or $T_{max}$	Í	± 5	± 30		± 5	± 15		± 15	± 30	ppm of FSR/°C
Unipolar Offset $T_A = 25^{\circ}C$ to $T_{min}$ or $T_{max}$	l	± 1	±3	Ī		±3	ł		±3	ppm of FSR/℃
Bipolar Zero $T_A = 25^{\circ}C$ to $T_{min}$ or $T_{max}$	ł	± 5	± 10			±10	Ì		± 10	ppm of FSR/°C
CONVERSION SPEED										
Settling Time to $\pm 0.01\%$ of FSR for	1									
FSR change (2kΩ  500pF load)	j			ì			ł			
with 10kΩ Feedback	1	3	4		3	4	1	3	4	μs
with 5kΩ Feedback	ł	2	3	1	2	3	1	2	3	μs
For LSB Change	l	1			1			1		μѕ
Slew Rate	10	-		10	-		10	=		V/µs
ANALOGOUTPUT	<del>                                     </del>			<del>                                     </del>						
Ranges <sup>4</sup>	ł		. 10		. 25 . 5	. 10	1	. 25 . 5	. 10	v
Ranges		$\pm 2.5, \pm 5,$	± 10,		$\pm 2.5, \pm 5,$	± 10,	I .	$\pm 2.5, \pm 5,$	± 10,	\
Output Current	±5	+5, +10		l .	+5, +10		1	+5, +10		
· · · · · · · · · · · · · · · · · · ·	) ± >	0.05		±5	0.05		± 5	0.05		mA
Output Impedance (dc) Short Circuit Current	}	0.05	40	İ	0.05	40	1	0.05	40	Ω
	<b>├</b> ──		40			40	<b></b>		40	mA
REFERENCE OUTPUT	9.90	10.00	10.10	9.90	10.00	10.10	9.90	10.00	10.10	v
External Current	0.1	1.0		0.1	1.0		0.1	1.0		mA
POWER SUPPLY SENSITIVITY	}						1			
$V_{CC} = +11.4 \text{ to } + 16.5 \text{V dc}$	ļ	5	10		5	10	ļ	5	10	ppm of FS/%
$V_{EE} = -11.4 \text{ to } -16.5 \text{V dc}$	Í	5	10		5	10	1	5	10	ppm of FS/%
POWER SUPPLY REQUIREMENTS							<del>                                     </del>			
Rated Voltages	}	± 12, ± 15			± 12, ± 15		1	+12 +15		v
Range <sup>4</sup>	±11.4	- 12, - 13	±16.5	±11.4	- 14, - 13	±16.5	±11.4	$\pm 12, \pm 15$	±16.5	v
Supply Current			± 10.5			± 10.3	11.4		± 10.3	*
+ 11.4 to + 16.5V dc	l	8	12	l	8	12	1	8	12	- A
- 11.4 to - 16.5V dc	1	20	12 25	]	8 20	12 25	1	8 20	12 25	mA mA
	<del> </del>		43	<del>                                     </del>	40	43	<b> </b>	20	43	1111/2
TEMPERATURE RANGE				1						
Specification	- 25		+ 85	- 25		+ 85	- 55		+ 125	.c
Storage	- 65		+ 150	-65		+ 150	-65		+ 150	.c

#### **TIMING DIAGRAMS**


#### WRITE CYCLE #1

(Load First Rank from Data Bus; A3 = 1)




#### WRITE CYCLE #2

(Load Second Rank from First Rank; A2, A1, A0=1)



#### PIN CONNECTIONS



## THE AD667 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. – 1LSB) for any bit combination. The AD667 is laser trimmed to 1/4LSB (0.006% of F.S.) maximum error at +25°C for the K and B versions and 1/2LSB for the J, A and S versions.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD667 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at +25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB = 10V × 1/4096 = 2.44mV). If in actual use, however, a 1LSB change in the input code results

in a change of only 0.61 mV (1/4 LSB) in analog output, the differential linearity error would be -1.83 mV, or -3/4 LSB. The AD667K and B grades have a max differential linearity error of 1/2 LSB, which specifies that every step will be at least 1/2 LSB and at most 1/2 LSB.

#### ANALOG CIRCUIT CONNECTIONS

Internal scaling resistors provided in the AD667 may be connected to produce bipolar output voltage ranges of  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5$ V or unipolar output voltage ranges of 0 to +5V or 0 to +10V.

Gain and offset drift are minimized in the AD667 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table I.




Figure 1. Output Amplifier Voltage Range Scaling Circuit

Output Range	Digital Input Codes	Connect Pin 9 to	Connect Pin 1 to	Connect Pin 2 to	Connect Pin 4 to
± 10V	Offset Binary	1	9	NC	6 (through 50 $\Omega$ fixed or 100 $\Omega$ trim resistor)
±5V	Offset Binary	1 and 2	2 and 9	1 and 9	6 (through 50 $\Omega$ fixed or 100 $\Omega$ trim resistor)
$\pm 2.5V$	Offset Binary	2	3	9	6 (through 50 $\Omega$ fixed or 100 $\Omega$ trim resistor)
0  to + 10V	Straight Binary	1 and 2	2 and 9	1 and 9	5 (or optional trim – See Figure 2)
0  to  + 5 V	Straight Binary	2	3	9	5 (or optional trim - See Figure 2)

Table I. Output Voltage Range Connections

## Analog Circuit Details—AD667

#### **UNIPOLAR CONFIGURATION (Figure 2)**

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar offset terminal, pin 4, should be grounded if not used for trimming.




Figure 2. 0 to +10V Unipolar Voltage Output

#### STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB=2.44mV). In most cases this trim is not needed, and pin 4 should be connected to pin 5.

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $100\Omega$  gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.)

#### **BIPOLAR CONFIGURATION (Figure 3)**

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

#### STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust  $100\Omega$  trimmer R1 to give -5.000 volts output.

#### STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust  $100\Omega$  gain trimmer R2 to give a reading of +4.9976 volts.




Figure 3. ±5V Bipolar Voltage Output

#### INTERNAL/EXTERNAL REFERENCE USE

The AD667 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to

the best discrete zener reference diodes. The performance of the AD667 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale error and bipolar offset) is done in this configuration.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset). A minimum of 0.1mA is available for driving external loads. The AD667 reference output should be buffered with an external op amp if it is required to supply more than 0.1mA output current. The reference is typically trimmed to  $\pm 0.2\%$ , then tested and guaranteed to  $\pm 1.0\%$  max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

If an external reference is used (10.000V, for example), additional trim range must be provided, since the internal reference has a tolerance of  $\pm$  1%, and the AD667 full-scale and bipolar offset are both trimmed with the internal reference. The gain and offset trim resistors give about  $\pm$ 0.25% adjustment range, which is sufficient for the AD667 when used with the internal reference.

It is also possible to use external references other than 10 volts. The recommended range of reference voltage is from +8 to +11 volts, which allows both 8.192V and 10.24V ranges to be used. The AD667 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range in a particular application, a CMOS multiplying DAC is a better choice.

Reduced values of reference voltage will also permit the  $\pm 12$  volt  $\pm 5\%$  power supply requirement to be relaxed to  $\pm 12$  volts  $\pm 10\%$ .

It is not recommended that the AD667 be used with external feedback resistors to modify the scale factor. The internal resistors are trimmed to ratio-match and temperature-track the other resistors on the chip, even though their absolute tolerances are  $\pm 20\%$ , and absolute temperature coefficients are approximately  $-50 \mathrm{ppm}/^{\circ}\mathrm{C}$ . If external resistors are used, a wide trim range ( $\pm 20\%$ ) will be needed and temperature drift will be increased to reflect the mismatch between the temperature coefficients of the internal and external resistors.

Small resistors may be added to the feedback resistors in order to accomplish small modifications in the scaling. For example, if a 10.24V full-scale is desired, a 140 $\Omega$  1% low-TC metal-film resistor can be added in series with the internal (nominal) 5k feedback resistor, and the gain trim potentiometer (between pins 6 and 7) should be increased to  $200\Omega$ . In the bipolar mode, increase the value of the bipolar offset trim potentiometer also to  $200\Omega$ .

#### **GROUNDING RULES**

The AD667 brings out separate analog and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths.

The analog ground at pin 5 is the ground point for the output amplifier and is thus the "high quality" ground for the AD667; it should be connected directly to the analog reference point of the system. The power ground at pin 16 can be connected to the most convenient ground point; analog power return is pre-

ferred. If power ground contains high frequency noise beyond 200mV, this noise may feed through the converter, thus some caution will be required in applying these grounds.


It is also important to apply decoupling capacitors properly on the power supplies for the AD667 and the output amplifier. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD667 to the analog ground pin of the AD667. Any load driven by the output amplifier should also be referred to the analog ground pin.

#### OPTIMIZING SETTLING TIME


The dynamic performance of the AD667's output amplifier can be optimized by adding a small (20pF) capacitor across the feedback resistor. Figure 4 shows the improvement in both large-signal and small-signal settling for the 10V range. In Figure 4a, the top trace shows the data inputs (DB11–DB0 tied together), the second trace shows the CS pulse (A3–A0 tied low), and the lower two traces show the analog outputs for  $C_F=0$  and 20pF respectively.

Figures 4b and 4c show the settling time for the transition from all bits on to all bits off. Note that the settling time to  $\pm 1/2LSB$  for the 10V step is improved from 2.4 microseconds to 1.6 microseconds by the addition of the 20pF capacitor.


Figures 4d and 4e show the settling time for the transition from all bits off to all bits on. The improvement in settling time gained by adding  $C_C = 20$ pF is similar.




a. Large Scale Settling




b. Fine-Scale Settling, C<sub>F</sub>=0pF



c. Fine-Scale Settling,  $C_F = 20pF$ 



d. Fine-Scale Settling,  $C_F = 0pF$ 



e. Fine-Scale Settling,  $C_F = 20pF$ 

Figure 4. Settling Time Performance

#### DIGITAL CIRCUIT DETAILS

The bus interface logic of the AD667 consists of four independently addressable registers in two ranks. The first rank consists of three four-bit registers which can be loaded directly from a 4-, 8-, 12-, or 16-bit microprocessor bus. Once the complete 12-bit data word has been assembled in the first rank, it can be loaded into the 12-bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values. Figure 5 shows the block diagram of the AD667 logic section.




Figure 5. AD667 Block Diagram

The latches are controlled by the address inputs, A0-A3, and the  $\overline{\text{CS}}$  input. All control inputs are active low, consistent with general practice in microprocessor systems. The four address lines each enable one of the four latches, as indicated in Table II.

All latches in the AD667 are level-triggered. This means that data present during the time when the control signals are valid will enter the latch. When any one of the control signals returns high, the data is latched.

It is permissible to enable more than one of the latches simultaneously. If a first rank latch is enabled coincident with the second rank latch, the data will reach the second rank correctly if the "WRITE CYCLE #1" timing specifications are met.

CS	A3	A2	Al	AO	Operation
1	X	Х	X	X	No Operation
X	1	1	1	1	No Operation
0	1	1	1	0	Enable 4 LSBs of First Rank
0	1	1	0	1	Enable 4 Middle Bits of First Rank
0	1	0	1	1	Enable 4 MSBs of First Rank
0	0	1	1	1	Loads Second Rank from First Rank
0	0	0	0	0 .	All Latches Transparent
					·

"X" = Don't Care

<del>55</del> | 10 | 10 | 10 | 10 |

Table II. AD667 Truth Table

#### INPUT CODING

The AD667 uses positive-true binary input coding. Logic "1" is represented by an input voltage greater than 2.0V and logic "0" is defined as an input voltage less than 0.8V.

Unipolar coding is straight binary, where all zeroes  $(000_H)$  on the data inputs yields a zero analog output and all ones  $(FFF_H)$  yields an analog output 1LSB below full scale.

Bipolar coding is offset binary, where an input code of  $000_H$  yields a minus full-scale output, an input of FFF<sub>H</sub> yields an output 1LSB below positive full scale, and zero occurs for an input code with only the MSB on  $(800_H)$ .

The AD667 can be used with two's complement input coding if an inverter is used on the MSB (DB11).

#### DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts and does not vary with supply voltage. The input lines can thus interface with any type of 5 volt logic. The configuration of the input circuit is shown in Figure 6.




Figure 6. Equivalent Digital Input Circuit


The AD667 data and control inputs will float to a logic 0 if left open. It is recommended that any unused inputs be connected to power ground to improve noise immunity.

Fanout for the AD667 is 100 when used with a standard low power Schottky gate output device.

#### 8-BIT MICROPROCESSOR INTERFACE

The AD667 interfaces easily to 8-bit microprocessor systems of all types. The control logic makes possible the use of right- or left-justified data formats.

Whenever a 12-bit DAC is loaded from an 8-bit bus, two bytes are required. If the program considers the data to be a 12-bit binary fraction (between 0 and 4095/4096), the data is left-justified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Right-justified data calls for the eight least significant bits to occupy one byte, with the 4 most significant bits residing in the lower half of another byte, simplifying integer arithmetic.



b. Right Justified

Figure 7. 12-Bit Data Formats for 8-Bit Systems

Figure 8 shows an addressing scheme for use with an AD667 set up for left-justified data in an 8-bit system. The base address is decoded from the high-order address bits and the resultant active-low signal is applied to  $\overline{\text{CS}}$ . The two LSBs of the address bus are connected as shown to the AD667 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output.




Figure 8. Left-Justified 8-Bit Bus Interface

Right-justified data can be similarly accommodated. The overlapping of data lines is reversed, and the address connections are slightly different. The AD667 still occupies two adjacent locations in the processor's memory map. In the circuit of Figure 9, location X01 loads the 8LSBs and location X10 loads the 4MSBs and updates the output.




Figure 9. Right-Justified 8-Bit Bus Interface

#### USING THE AD667 WITH 12- AND 16-BIT BUSES

The AD667 is easily interfaced to 12- and 16-bit data buses. In this operation, all four address lines (A0 through A3) are tied low, and the latch is enabled by  $\overline{\text{CS}}$  going low. The AD667 thus occupies a single memory location.

This configuration uses the first and second rank registers simultaneously. The  $\overline{CS}$  input can be driven from an active-low decoded address. It should be noted that any data bus activity during the period when  $\overline{CS}$  is low will cause activity at the AD667 output. If data is not guaranteed stable during this period, the second rank register can be used to provide double buffering.




Figure 10. Connections for 12- and 16-Bit Bus Interface

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range – °C	Linearity Error Max @ 25°C	Gain T.C. Max ppm/°C	Package Option <sup>2</sup>
AD667JN	0 to +70	± 1/2LSB	30	Plastic DIP (N-28)
AD667JP	0 to + 70°	± 1/2LSB	30	PLCC (P-28A)
AD667KN	0 to + 70	± 1/4LSB	15	Plastic DIP (N-28)
AD667KP	0 to +70	± 1/4LSB	15	PLCC (P-28A)
AD667AD	-25  to  +85	± 1/2LSB	30	Ceramic DIP (D-28)
AD667BD	-25  to  +85	± 1/4LSB	15	Ceramic DIP (D-28)
AD667SD	-55 to +125	± 1/2LSB	30	Ceramic DIP (D-28)
AD667SE	-55 to +125	± 1/2LSB	30	LCC (E-28A)
AD667/883B	-55 to +125	*	*	*

#### NOTES

<sup>\*</sup>Refer to AD667/883B military data sheet.

<sup>&</sup>lt;sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD667/883B data sheet.

<sup>&</sup>lt;sup>2</sup>D = Ceramic DIP; E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.



# 12-Bit Ultrahigh Speed Multiplying D/A Converter

**AD668** 


#### **FEATURES**

Ultrahigh Speed: Current Settling to 1 LSB in 90 ns for a Full-Scale Change in Digital Input. Voltage Settling to 1 LSB in 120 ns for a Full-Scale Change in Analog Input

15 MHz Reference Bandwidth
Monotonicity Guaranteed over Temperature
10.24 mA Current Output or 1.024 V Voltage Output
Integral and Differential Linearity Guaranteed over
Temperature

0.3" "Skinny DIP" Packaging
MIL-STD-883 Compliant Versions Available

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT DESCRIPTION

The AD668 is an ultrahigh speed, 12-bit, multiplying digital-to-analog converter, providing outstanding accuracy and speed performance in responding to both analog and digital inputs. The AD668 provides a level of performance and functionality in a monolithic device that exceeds that of many contemporary hybrid devices. The part is fabricated using Analog Devices' Complementary Bipolar (CB) Process, which features vertical NPN and PNP devices on the same chip without the use of dielectric isolation. The AD668's design capitalizes on this proprietary process in combination with standard low impedance circuit techniques to provide its unique combination of speed and accuracy in a monolithic part.

The wideband reference input is buffered by a high gain, closed loop reference amplifier. The reference input is essentially a 1 V, high impedance input, but trimmed resistive dividers are provided to readily accommodate 5 V and 1.25 V references. The reference amplifier features an effective small signal bandwidth of 15 MHz and an effective slew rate of 3% of full scale/ns.

Multiple matched current sources and thin film ladder techniques are combined to produce bit weighting. The output range can nominally be taken as a 10.24 mA current output or a 1.024 V voltage output. Varying the analog input can provide modulation of the DAC full scale from 10% to 120% of its nominal value. Bipolar outputs can be realized through pin-strapping to provide two-quadrant operation without additional external circuitry.

Laser wafer trimming insures full 12-bit linearity and excellent gain accuracy. All grades of the AD668 are guaranteed monotonic over their full operating temperature range. Furthermore, the output resistance of the DAC is trimmed to  $100~\Omega~\pm~1.0\%$ .

The AD668 is available in four performance grades. The AD668JQ and KQ are specified for operation from 0°C to +70°C, the AD668AQ is specified for operation from -40°C to +85°C, and the AD668SQ specified for operation from -55°C to +125°C. All grades are available in a 24-pin cerdip (0.3" package.

#### PRODUCT HIGHLIGHTS

- 1. The fast settling time of the AD668 provides suitable performance for waveform generation, graphics display, and high-speed A/D conversion applications.
- 2. The high bandwidth reference channel allows high frequency modulation between analog and digital inputs.
- 3. The AD668's design is configured to allow wide variation of the analog input, from 10% to 120% of its nominal value.
- 4. The AD668's combination of high performance and tremendous flexibility makes it an ideal building block for a variety of high speed, high accuracy instrumentation applications.
- 5. The digital inputs are readily compatible with both TTL and 5V CMOS logic families.
- Skinny DIP (0.3") packaging minimizes board space requirements and eases layout considerations.
- The AD668 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD668/883B data sheet for detailed specifications.

**AD668** — **SPECIFICATIONS** (@  $T_A = +25^{\circ}C$ ,  $V_{CC} = +15$  V,  $V_{EE} = -15$  V, unless otherwise noted)

	AD668J/A			AD668K			AD668S			erwise noted)
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION	12			12			12			Bits
LSB WEIGHT (At Nominal FSR)										
Current ·		2.5		l	*		1	*		μΑ
Voltage (Current into R <sub>1</sub> )	Ì	250		1	*		l	*		μV
	<del> </del>	230		<b></b>			ļ			μν
ACCURACY <sup>1</sup>										
Linearity _	-1/2		+1/2	-1/4		+1/4	*		*	LSB
T <sub>min</sub> to T <sub>max</sub>	-3/4		+3/4	-1/2		+1/2	*		* ·	LSB
Differential Nonlinearity	-1		+1	-1/2		+1/2	*		*	LSB
$T_{\min}$ to $T_{\max}$	-1		+1	-1/2		+1/2	*		*	LSB
Monotonicity		RANTE	ED OVER		SPEC	FICATIO	ON TEA	MPERAT	URE R	
Unipolar Offset (Digital)	-0.2		+0.2	*		*	*		*	% of FSR
Bipolar Offset	-1.0		+1.0	-0.6		+0.6	*			% of FSR
Bipolar Zero	-0.5		+0.5	-0.2		+0.2	*		*	% of FSR
Analog Offset	-1.0		+1.0	-0.7		+0.7	*		*	% of V <sub>NOM</sub>
Gain Error	-1.0		+1.0	*		*	*		· *	% of FSR
TEMPERATURE COEFFICIENTS <sup>2</sup>	l			1			1			
Unipolar Offset	-8		+8	-5		+5	*		*	ppm of FSR/°C
Bipolar Offset	-25		+25	-15		+15	*		*	ppm of FSR/°C
Bipolar Zero	-20		+20	-15		+15	*		*	ppm of FSR/°C
Analog Offset	-20		+20	-10		+10	-20		+20	ppm of V <sub>NOM</sub> /°C
Gain Drift	-30		+30	-15		+15	-40		+40	ppm of FSR/°C
Gain Drift (I <sub>OUT</sub> )		$\pm 150$			$\pm 150$			$\pm 150$		ppm of FSR/°C
REFERENCE INPUT										
Input Resistance				1						
5.0 V Range		5			*			*		kΩ
1.25 V Range		5			*		1	*		kΩ
1.0 V Range		1		l	*			*		MΩ
Reference Range ( $T_{min}$ to $T_{max}$ )	10	100	120	*	*	*	*	*	*	% of V <sub>NOM</sub>
	1			<b> </b>						70 GI T NOM
DATA INPUTS				1			İ			
Logic Levels (T <sub>min</sub> to T <sub>max</sub> )	2.0		7.0	١.			1.			***
$V_{IH}$	2.0		7.0	1		· .	1 2		ĵ.	V
V <sub>IL</sub>	0.0		0.8	*		^	1 ^		*	V
Logic Currents ( $T_{min}$ to $T_{max}$ )	10		. 10	1					_	
I <sub>IH</sub>	-10	<b>.</b>	+10	1:		•	0	100	200	μΑ
I <sub>IL</sub>	0	<b>60</b> 1.4	100	1		•	U	*	200	$V = \mu A$
V <sub>TH</sub> Pin Voltage	<del> </del>	1.4		L						· ·
CODING			Bl	NARY,	OFFSE'	BINAR	Y			
CURRENT OUTPUT RANGES				0 to	$10.24, \pm$	5.12				mA
VOLTAGE OUTPUT RANGES				0 to 1	.024, ±	0.512				V
OUTPUT COMPLIANCE	-2		+1.2	*		*	*		*	v
OUTPUT RESISTANCE										
Exclusive of R <sub>1</sub>	160	200	240	*	*	*	*	*	*	Ω
Inclusive of R <sub>I</sub>	99	100	101	*	*	*	*	*	*	Ω
	+	100	101	<del> </del>						
REFERENCE AMPLIFIER				1			İ	_		1
Input Bias Current		1.5		1	*			*		μΑ
Slew Rate		3		1	*			*		% of FS/ns
Large Signal Bandwidth	1	10		1	*			*		MHz
Small Signal Bandwidth		15		1	*			*		MHz
Undervoltage Recovery Time		25		1	_			_		
$V_{REF}/V_{NOM}$ to 0%		35		1	*		1	*		ns .

	AD668J/A			AD668K			AD668S	,	
Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
					_				
						l			
l			Ì						
İ	60			*		1	*		ns to 1% of FSR
	90			*		1	*		ns to 0.1% of FSR
	120		ĺ	*			*		ns to 0.025% of FSR
						ì			
	30		İ	*		ì	*		ns to 1% of FSR
	90		ĺ	*		İ	*		ns to 0.025% of FSR
						l			
	50			*		l	*		ns to 1% of FSR
	75			*		1	*		ns to 0.1% of FSR
	110			*		1	*		ns to 0.025% of FSR
	350			*		1	*		pV-sec
	20			*			*		% of FSR
	-75			*		1	*		dB
	-62			*			*		dB
						1			
	11			*		l	*		ns
	11			*		l	*		ns
	27	32			*			*	mA
	7	9			*			*	-mA
	510	615			*			*	mW
		0.05	[		*	l		*	% of FSR/V
0		+70	*		*	-55		+125	°C
-40		+85	1			1			°C
-65		+150	*		*	*		*	°C
	-40	90 120 30 90 50 75 110 350 20 -75 -62 11 11	90 120 30 90 50 75 110 350 20 -75 -62 11 11 27 7 9 510 615 0.05 0 -40 +70 -40	90 120 30 90 50 75 110 350 20 -75 -62 11 11 27 32 7 9 510 615 0.05 0 4 4 4 4 4 4 5 6 7 8 9 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9	90 120  *  30 90  *  50 75 110 350 20 -75 -62  *  11 11  *  27 32 7 9 510 615 0.05	90 120  *  30 90  *  50 75 110 350 20 -75 -62  *  11 11  *  27 32 7 9 510 615 0.05  *  *  *  *  *  *  *  *  *  *  *  *  *	90 120  *  30 90  *  50 75 110 350 20 -75 -62  *  11 11  *  27 32 7 9 510 615 0.05  *  *  *  -55	90 120  *  *  30 90  *  50 75 110 350 20 -75 -62  *  11 11  *  27 32 7 9 510 615 0.05  *  *  *  *  *  *  *  *  *  *  *  *  *	90 120  *  *  *  *  *  30 90  *  *  50 75 110 350 20 -75 -62  *  11 11  *  27 32 7 9 510 615 0.05  *  *  *  *  *  *  *  *  *  *  *  *  *

#### NOTES

\*Same as AD668J/A.

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>CC</sub> to REFCOM 0 V to +18 V
V <sub>EE</sub> to REFCOM 0 V to -18 V
REFCOM to LCOM +100 mV to -10 V
ACOM to LCOM ±100 mV
THCOM to LCOM ±500 mV
REFCOM to REFIN (1, 2)
$I_{BPO}$ to LCOM
I <sub>OUT</sub> to LCOM
Digital Inputs to THCOM500 mV to +7.0 V
REFIN1 to REFIN2
$V_{TH}$ to THCOM0.7 V to +1.4 V
Logic Threshold Control Input Current 5 mA

Power Dissipation							
Storage Temperature Range							
Q (Cerdip) Package							
Junction Temperature +175°C							
Thermal Resistance							
$\theta_{JA}$ +75°C/W							
θ <sub>JC</sub> +25°C/W							

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>1</sup>Measured in I<sub>OUT</sub> mode. Specified at nominal 5 V full-scale reference.

 $<sup>^{2}</sup>$ Measured in  $V_{\rm OUT}$  mode, unless otherwise specified. Specified at nominal 5 V full-scale reference.  $^{3}$ Total resistance. Refer to Figure 4.

<sup>\*\*</sup>At the major carry, driven by HCMOS logic.  $^5V_{\rm OUT}=1$  V p-p,  $V_{\rm IN}=10\%$  to 110%, 100 kHz. Digital Input All 1s.  $^6V_{\rm IN}=200$  mV p-p, 1 MHz Sine Wave. Digital Input all 0s. See Figure 20.  $^7Measured$  at 15 V  $\pm$  10% and 12 V  $\pm$  10%.

Specifications shown in boldface are tested on all production units at final electrical test.

Specifications subject to change without notice.

#### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Linearity Error Max @ 25°C	Voltage Gain T.C. Max ppm/°C	Package Option <sup>2</sup>
AD668JQ	0°C to +70°C	±1/2	±30	Q-24
AD668KQ	0°C to +70°C	±1/4	±15	Q-24
AD668AQ	-40°C to +85°C	±1/2	±30	Q-24
AD668SQ	-55°C to +125°C	±1/2	±40	Q-24

#### NOTES

DIGITAL

INPLITS

PIN CONFIGURATION

# MSB 1 24 V<sub>CC</sub> 23 REFERENCE COMMON (REFCOM) 3 22 REFERENCE INPUT 1 (REFIN1) 4 21 REFERENCE INPUT 2 (REFIN2) 5 20 I<sub>OUT</sub>

AD668
TOP VIEW
(Not to Scale)

18 ANALOG COMMON (

18 ANALOG COMMON (ACOM)
17 LADDER COMMON (LCOM)
16 BIPOLAR OFFSET (I<sub>BPO</sub>)

15 V<sub>EE</sub>

14 THRESHOLD COMMON (THCOM)

13 THRESHOLD CONTROL (V<sub>TH</sub>)

#### DEFINITIONS

LINEARITY ERROR (also called INTEGRAL NON-LINEARITY OR INL): Analog Devices defines linearity error as the maximum deviation of the actual analog output from the ideal output (a straight line drawn from 0 to FS) for any bit combination expressed in multiples of 1 LSB. The AD668 is laser trimmed to 1/4 LSB (0.006% of FS) maximum linearity error at +25°C for the K version and 1/2 LSB for the J and S versions.

DIFFERENTIAL LINEARITY ERROR (also called DIFFER-ENTIAL NONLINEARITY or DNL): DNL is the measure of the variation in the analog output, normalized to full scale, associated with a 1 LSB change in digital input code.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases. Monotonic behavior requires that the differential linearity error not exceed 1 LSB in the negative direction.

UNIPOLAR OFFSET ERROR (DAC OFFSET): The DAC offset is the portion of the DAC output that is independent of the digital input. The unipolar DAC offset error is measured as the deviation of the analog output from the ideal (0 V or 0 mA) when the analog input is set to 100% and the digital inputs are set to all 0s.

BIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (negative half-scale) when the DAC is connected in the bipolar mode (Pin 16 connected to Pin 20), the analog input is set to 100%, and the digital inputs are set to all 0s is called the bipolar offset error.

BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal (0 V or 0 mA) for bipolar mode when only the MSB is on (100 . . . 00) is called bipolar zero error.

COMPLIANCE VOLTAGE: The allowable voltage excursion at the output node of a DAC which will not degrade the accuracy of the DAC output.

SETTLING TIME (DIGITAL CHANNEL): The time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

SETTLING TIME (ANALOG CHANNEL): The time required for the output to reach and remain within a specified error band about its final value, measured from the analog input's crossing of it's 50% value.

GAIN ERROR: The difference between the ideal and actual output span of FS-1 LSB, expressed either in % of FS or LSB, when all bits are on is called the gain error.

<sup>&</sup>lt;sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD668/883B data sheet.

<sup>&</sup>lt;sup>2</sup>Q = Cerdip. For outline information see Package Information section.

ANALOG OFFSET ERROR: The analog offset is defined as the offset of the analog amplifier channel, referred to the analog input. Ideally, this would be measured with the analog input at 0 V and the digital input at full scale. Since a 0 V analog input voltage constitutes an undervoltage condition, this specification is determined through linear extrapolation, as indicated in Figure 1.




Figure 1. Derivation of Analog Offset Voltage

GLITCH IMPULSE: Asymmetrical switching times in a DAC may give rise to undesired output transients which are quantified by their glitch impulse. It is specified as the net area of the glitch in pV-sec.




Figure 2. AD668 Major Carry Glitch

#### **FUNCTIONAL DESCRIPTION**

The AD668 is designed to combine excellent performance with maximum flexibility. The functional block diagram and the simple transfer functions provided below will provide the user with a basic grasp of the AD668's operation. Examples of typical circuit configurations are provided in the section APPLYING THE AD668. Subsequent sections contain more detailed information useful in optimizing DAC performance in high speed, high resolution applications.

#### **DAC Transfer Function**

The AD668 may be used either in a current-output mode (DAC output connected to a virtual ground) or a voltage-output mode (DAC output connected to a resistive load).

In current output mode:

Unipolar Mode

$$I_{OUT} = \frac{V_{IN}}{V_{NOM}} imes \frac{DAC\ code}{4096} imes 10.24\ mA$$

Bipolar Mode

$$I_{OUT} = \frac{V_{IN}}{V_{NOM}} \times \frac{DAC \ code}{4096} \times 10.24 \ mA - \frac{V_{IN}}{V_{NOM}} \times 5.12 \ mA$$

In voltage output mode:

$$V_{OUT} = I_{OUT} \times R_{LOAD}$$

(for both unipolar and bipolar modes)

where:

 $V_{IN}$  - the analog input voltage.

 $V_{NOM}$  - the nominal full scale of the reference voltage: 1 V, 1.25 V, or 5 V, determined by the wiring configuration of Pins 21 and 22. (See APPLYING THE AD668.)

DAC code – the numerical representation of the DAC's digital inputs; a number between 0 and 4095.

 $R_{LOAD}$  – the resistance of the DAC output node; the maximum this can be is 200  $\Omega$  (the internal DAC ladder resistance). The on-board load resistor (Pin 19) has been trimmed so that its parallel combination with the DAC ladder resistance is 100  $\Omega$  ( $\pm 1\%$ ).

Bipolar mode – produces a bipolar analog output from the digital input by offsetting the normal output current with a precision current source. This offset is achieved by connecting Pin 16 to the DAC output. In the unipolar mode, Pin 16 should be grounded.

If the dc errors are included, the transfer function becomes somewhat more complex:

$$\begin{split} I_{OUT} &= \left(\frac{V_{IN}}{V_{NOM}} + OFFSET_{ANALOG}\right) \times \frac{DAC\ code}{4096} \ \times (1\ +\ E) \times 10.24\ mA \\ &+ OFFSET_{DIGITAL} \times \frac{V_{IN}}{V_{NOM}} \times 10.24\ mA \\ &- \left(\frac{V_{IN}}{V_{NOM}} + OFFSET_{ANALOG}\right) \times (5.12\ mA + [OFFSET_{BIPOLAR} \times 10.24\ mA]) \end{split}$$

(Last term is for use in bipolar mode; 
$$V_{OUT}$$
 is still just  $I_{OUT} \times R_{LOAD}$ .)

where:

 $OFFSET_{ANALOG}$  = the analog offset error.

 $OFFSET_{DIGITAL}$  = is the unipolar digital offset error.

 $OFFSET_{BIPOLAR}$  = is the bipolar offset error.

E = the gain error, expressed fractionally.

#### **Operating Limits:**

$$0.1 < \frac{V_{IN}}{V_{NOM}} < 1.2$$

 $0 < V_{\it IN}/V_{\it NOM} < 0.1$  constitutes an undervoltage condition and is subject to the specified recovery time.

 $1.2 < V_{IN}/V_{NOM}$  constitutes an overvoltage condition. This can saturate the DAC transistors, resulting in decreased response

time and can, over extended time, damage the part through excessive power dissipation. Figure 3 indicates the specified regions of operation in both the unipolar and bipolar cases.

The small signal 3 dB bandwidth of the  $V_{\rm IN}$  channel is 15 MHz. The large signal 3 dB bandwidth is approximately 10 MHz.

 $V_{\rm OUT}$  is limited by the specified output compliance:  $\;-2\;V$  to  $+1.2\;V.$ 




Figure 3. Quadrant Plots of the AD668

#### CIRCUIT DESCRIPTION OF THE AD668

Successful design of high speed, high resolution systems demands a designer's solid working knowledge of the components being used. The AD668 has been carefully configured to provide maximum functionality in a variety of applications. While it is beyond the scope of this data sheet to exhaustively cover each potential application topology, the detailed information that follows is intended to provide the designer with a sufficiently thorough understanding of the part's inner workings to allow selection of the circuit topology to best suit the application.

#### **CURRENT OUTPUT VS. VOLTAGE OUTPUT**

As indicated in the FUNCTIONAL DESCRIPTION, the AD668 output may be taken as either a voltage or a current, depending on external circuit connections. In the current output mode, the DAC output (Pin 20) is tied to a summing junction, and the current flowing from the DAC into this summing junction is sensed. In this mode, the DAC output scale is insensitive to whether the load resistor, R<sub>LOAD</sub>, is shorted (Pin 19 connected to Pin 20), or grounded (Pin 19 connected to Pin 18). However, the connection of this resistor does affect the output impedance of the DAC and may have a significant impact on the noise gain and stability of the external circuitry. Grounding R<sub>LOAD</sub> will reduce the output impedance, thereby increasing the noise gain and also enhancing the stability of a circuit using a non-unity-gain-stable op amp (see Figure 10).

In the voltage output mode, the DAC's output current flows through its own internal impedance (perhaps in parallel with an external impedance) to generate a voltage. In this case, the DAC output scale is directly dependent on the load impedance. The temperature coefficient of the AD668's transfer function will be lowest when used in the voltage output mode.

#### **OUTPUT VOLTAGE COMPLIANCE**

The AD668 has an output compliance range of -2.0~V to +1.2~V (with respect to the LCOM pin). The current steering output stages will be unaffected by changes in the output terminal voltage over this range. However, as shown in Figure 4, there is an equivalent output impedance of 200  $\Omega$  in parallel with 15 pF at the output terminal, producing an equivalent error current if the voltage deviates from the ladder common. This is a linear effect which does not change with input code. Operation beyond the maximum compliance limits may cause

either output stage saturation or breakdown, resulting in nonlinear performance. The positive compliance limit is not affected by the positive power supply, but is a function of the output current and the logic threshold voltage at  $V_{TH}$ , Pin 13.




Figure 4. Equivalent Output Circuit

#### ANALOG INPUT CONSIDERATIONS

The reference input buffer can be viewed as a resistive divider connected to one terminal of an op amp, as shown in Figure 5. A unit DAC current source drives a resistor to produce a voltage that is fed back to the opposite terminal of the op amp. Resistor R<sub>FEEDBACK</sub> is laser-trimmed to ensure that a 1 V input to node A of the op amp will produce a 10.24 mA DAC output. REFIN1 and REFIN2 may be configured in any way the user chooses to provide a nominal input full scale of 1 V at node A. R1 and R2 are sized and trimmed to provide both a 5:1 voltage divider and a parallel impedance that matches the impedance at node B, thereby reducing the amplifier offset voltage due to bias current. The resistive divider is trimmed with an external 50  $\Omega$ resistor in series with the 4k leg (R<sub>2</sub>). This provides a gain trim range of  $\pm 1\%$  using a 100  $\Omega$  trim potentiometer (Figure 7). If trimming is not desired, a 50  $\Omega$  resistor may be used in place of the potentiometer to produce the specified gain accuracy, or the resistor may be omitted altogether to produce a nominal gain error of +1%.




Figure 5. Equivalent Analog Input Circuitry

#### DIGITAL INPUT CONSIDERATIONS


The AD668 uses a standard positive true straight binary code for unipolar outputs (all 1s full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all 0s on the inputs, the output will go to negative full scale; with 111 . . . 11, the output will go to positive full scale less 1 LSB; and with 100 . . . 00 (only the MSB on), the output will go to zero.

The threshold of the digital inputs is set at 1.4 V and does not vary with supply voltage. This reference is provided by a bandgap generator, which requires approximately 3 mA of bias

current achieved by tying R<sub>TH</sub> to any +V<sub>LOGIC</sub> supply where:

$$R_{TH} = \left(\frac{+V_{LOGIC} - 1.4 V}{3 mA}\right)$$

(see Figure 6). The digital bit inputs operate with small input currents to easily interface to unbuffered CMOS logic. The digital input signals to the DAC should be isolated from the analog input and output as much as possible. To minimize undershoot, ringing, and digital feedthrough noise, the interconnect distance to the DAC inputs should be kept as short as possible. Termination resistors may improve performance if the digital lines become too long. The digital inputs should be free from large glitches and ringing and have 10% to 90% rise and fall times on the order of 5 ns.



BIT 1 DRIVES 4 OF THESE CELLS IN PARALLEL. BIT 2 DRIVES 2 CELLS IN PARALLEL. BITS 3-12 DRIVE SINGLE CELLS.

Figure 6. Equivalent Digital Input

To realize the AD668's specified ac performance, it is recommended that high speed logic families such as Schottky TTL, high speed CMOS, or the new lines of high speed TTL be used exclusively. Table I shows how DAC performance, particularly glitch, can vary depending on the driving logic used. As this table indicates, STTL, HCMOS, and FAST\* represent the most viable families for driving the AD668.

Table I. DAC Performance vs. Drive Logic

	10-90% <sup>2</sup>	Set	tling T	ime <sup>2, 3</sup>		Maximum	
Logic Family <sup>1</sup>	DAC Rise Time	1%	0.1%	1 LSB (0.025%)	Glitch <sup>4</sup> Impulse	Glitch Excursion	
TTL	10.5 ns	47 ns	77 ns	100 ns	2.5 nV-s	280 mV	
LSTTL	11.25 ns	35 ns	60 ns	120 ns	1.2 nV-s	270 mV	
STTL	11 ns	50 ns	75 ns	110 ns	500 pV-s	200 mV	
<b>HCMOS</b>	12 ns	53 ns	78 ns	100 ns	350 pV-s	200 mV	
FAST*	11.5 ns	49 ns	73 ns	100 ns		250 mV	

#### NOTES

<sup>1</sup>All values typical, taken in test fixture diagrammed in Figure 23.

The variations in DAC settling and rise times can be attributed to differences in rise time and current driving capabilities of the various families. Differences in the glitch impulse are predominantly dependent upon the variation in data skew. Variations in

these specs occur not only between logic families, but also between different gates and latches within the same family. When selecting a gate to drive the AD668 logic input, pay particular attention to the propagation delay time specs:  $t_{\rm PLH}$  and  $t_{\rm PHL}$ . Selecting the smallest delays possible will help to minimize the settling time, while selection of gates where  $t_{\rm PLH}$  and  $t_{\rm PHL}$  are closely matched to one another will minimize the glitch impulse resulting from data skew. Of the common latches, the 74374 octal flip-flop provides the best performance in this area for many of the logic families mentioned above.

#### PIN BY PIN CURRENT ACCOUNTING

The internal wiring and pinout of the AD668 are dictated in large part by current management constraints. When using low impedance, high current, high accuracy parts such as the AD668, great care must be taken in the routing of not only signal lines, but ground and supply lines as well. The following accounting provides a detailed description of the magnitudes and signal dependencies of the currents associated with each of the part's pins. These descriptions are consistent with the functional block diagram as well as the equivalent circuits provided in Figures 4, 5, and 6.

 $V_{\rm CC}$  – the current into this pin is drawn predominantly through the DAC current sources and generally runs about 2.2 times the DAC's nominal full scale. By design, this current is independent of the digital input code but is linearly dependent on analog input variations.

**REFCOM** – this node provides the reference ground for the reference amplifier's current feedback loop (as illustrated in Figure 5) as well as providing the negative supply voltage for most of the reference amplifier. The current consists of 1.2 mA of analog input dependent current and another 3 mA of input independent current. Analog input voltages should always be produced with respect to this voltage.

**REFIN1** – has a 1k series resistance to the reference amplifier input and a 5k series resistance to REFIN2. REFIN1 may be used in conjunction with REFIN2 to provide a 5:1 voltage divider, or the two may be driven in parallel to provide a high impedance input node (see Figure 5).

**REFIN2** – the 4k side of the input resistive divider. Note also that the combined impedance of these two resistors matches the effective impedance at the other input of the reference amplifier, thereby minimizing the offset due to bias currents. Circuits which alter this effective impedance may suffer increased analog offset and drift performance degradation as a result of the mismatch in these impedances.

 $I_{\rm OUT}$  – the output current. In the current output mode with this node tied to a virtual ground, a 10.24 mA nominal full scale output current will flow from this pin. In the voltage output mode, with  $R_{\rm L}$  grounded, half of the output current will flow out of  $R_{\rm L}$  and the other half will flow out of LCOM. External resistive loading will cause current to be divided between LCOM,  $R_{\rm L}$ , and  $I_{\rm OUT}$  as Figure 4 suggests.

 $R_L$  – a 200  $\Omega$  resistor with one end internally wired to the output pin. If a 200  $\Omega$  ±20% DAC output impedance is desired,  $R_L$  should be shorted to  $I_{\rm OUT}$ . Grounding  $R_L$  will provide a DAC output impedance of 100  $\Omega$  ±1%. As noted above, in voltage output configurations, a large portion of the DAC output current will flow through this pin.

 $<sup>^2\</sup>text{Measurements}$  are made for a 1 V full-scale step into 100  $\Omega$  DAC load resistance.

<sup>&</sup>lt;sup>3</sup>Settling time is measured from the time the digital input crosses the threshold voltage (1.4 V) to when the output is within the specified range of its final value.

<sup>&</sup>lt;sup>4</sup>The worst case glitch impulse, measured on the major carry. DAC full scale is 1 V.

<sup>\*</sup>FAST is a registered trademark of National Semiconductor Corporation.

ACOM – as indicated in Figure 4, the current flowing out of this pin is effectively the complement of  $I_{OUT}$ , varying with both analog and digital inputs. Using this current as a signal output is not generally advised, since it is untrimmed and its positive output compliance is limited to the logic low voltage.

LCOM – the current in this node has been carefully configured to be independent of digital code when the output is into a virtual ground, thereby minimizing any detrimental effects of ladder ground resistance on linearity. However, the current in this node is proportional to the analog input voltage and the ground drop here is responsible for the dc analog feedthrough. The nominal value of this current is approximately equal to the DAC full scale.

IBPO – the bipolar offset current flows into this node, with voltage compliance to  $V_{\rm EE} + 3$  V. This is a high impedance current source, and should be grounded if the offset current is not used.

 $V_{\rm EE}$  – this voltage may be set anywhere from -10.8~V to -16.5~V. The current in this node consists of 1.2 times the bipolar offset current plus 500  $\mu$ A of bias current for the reference amplifier's front end. The negative supply current is independent of digital input but is linearly dependent on analog input.

**THCOM** – is the ground point for the bandgap diode that generates the threshold voltage. The current coming out of this node is the same as that flowing into  $V_{\rm TH}$  plus a codedependent number of base currents (see Figure 6). It is possible to introduce an offset between THCOM and the system common, thereby offsetting the effective logic threshold and positive output compliance voltage.

 $V_{TH}$  – as indicated earlier, if given sufficient positive bias current, this voltage will be 1.4 V above THCOM. The necessary bias current can readily be provided by a suitable resistor to any positive supply. As Figure 6 suggests, this node is directly coupled to the DAC output through several base to collector capacitances and hence, should be carefully decoupled to the analog ground.

**DIGITAL INPUTS** – when a bit is in the high state, the input current is the leakage current of a reverse biased diode. When the bit is driven low, it must sink a base current to ground, and this base current will be proportional to the analog input. Note that the input current for Bit 2 will be twice that for Bits 3–12, and Bit 1's current will be 4 times Bit 3's, but all the currents will be below the value specified.

#### **APPLYING THE AD668**

The following are some typical circuit configurations for the AD668. As Table II indicates, these represent only a sample of the possible implementations.

## 5 V REFIN, 1 V UNIPOLAR, UNBUFFERED VOLTAGE OUTPUT

Figure 7 shows a typical topology for generating an unbuffered voltage output.  $R_L$  (Pin 19) is grounded, producing a 100  $\Omega$  DAC output resistance that generates a 1.024 V output when the DAC current is at its full scale of 10.24 mA. The presence

of low impedance loads will effect the output voltage swing directly: an external load of 300  $\Omega$  will yield a total output resistance of 75  $\Omega$ , and a full scale output of 0.768 V. An external100  $\Omega$  will reduce the total output resistance to 50  $\Omega$  and the full-scale voltage swing will drop to 0.512 V. Since the bipolar offset current is not used in this configuration, Pin 16 is connected to the analog ground plane.

The input divider has been connected to produce a 5 V full scale reference input by shorting REFIN1 to the analog ground plane and using REFIN2 as the reference input. With a 5 V nominal full scale, the 10% to 120% reference input range falls between 0.5 V and 6 V. The effective input resistance in this mode is 5 k $\Omega$  ( $\pm 20\%$ ). The ratio of the input divider has been intentionally skewed by 50  $\Omega$  to provide an optional external fine trim for gain adjust. A trim range of  $\pm 1\%$  is provided by the 100  $\Omega$  trimming potentiometer shown in Figure 7. If trimming is not desired, a 50  $\Omega$  resistor may be used in place of the potentiometer to produce the specified gain accuracy, or, if a +1% nominal gain error is tolerable, the resistor may be omitted altogether.




Figure 7. 5 V REFIN/1 V Unbuffered Unipolar Output

## 1.25 V REFIN, 1 V BIPOLAR, UNBUFFERED VOLTAGE OUTPUT

Figure 8 demonstrates another unbuffered voltage output topology, this time implementing a bipolar output and a 1.25 V reference input. The bipolar output is accomplished simply by tying Pin 16 to the output (Pin 20). Note that in this mode, when the digital inputs are all zeros and the analog input is at 1.25 V,  $-512~\rm mV$  will be produced at the DAC output. Bipolar zero (0  $V_{\rm OUT}$ ) will be produced when the MSB is ON with all other bits OFF (100 . . . 00), and the full-scale voltage minus 1 LSB (511.75 mV) will be generated when all bits are ON.

The input range of 1.25 V is generated by grounding REFIN2 (through an optional gain trim potentiometer or gain adjust 50  $\Omega$  resistor) and using REFIN1 as the reference input. The input resistance in this mode is also 5k.




Figure 8. 1.25 V REFIN/± 500 mV Unbuffered Bipolar Output

## 5 V REFIN, 2 V BIPOLAR, UNBUFFERED VOLTAGE OUTPUT

Figure 9 demonstrates how a larger unbuffered voltage output swing can be realized.  $R_{LOAD}$  (Pin 19) is tied to the DAC output (Pin 20) to produce an output resistance of roughly 200  $\Omega$ .





Figure 9. 5 V REFIN/± 1 V Unbuffered Bipolar Output

It should be noted that this impedance is not trimmed, and may vary by as much as 20%, but this can be compensated by adjusting the reference voltage. It is also important to note that limitations in the DAC output compliance would prohibit use of a 2 V unipolar output voltage swing.

## 1 V REFIN, -10 V UNIPOLAR, BUFFERED VOLTAGE OUTPUT

Figure 10 shows the implementation of the 1 V full scale for the reference input by tying REFIN1 and REFIN2 together and driving them both with the input voltage. This generates a high input impedance, and some care should be taken to insure that the driving impedance at this node is finite at all times to avoid saturating the reference amplifier. This is typically accomplished by a using a low impedance voltage source to drive the reference, but if the topology calls for this source to be switched out, a high impedance (10 k $\Omega$ ) termination resistor should be used on the REFIN node.



\*High impedance termination resistor may be required,

Figure 10. 1 V REFIN/- 10 V Unipolar Buffered Output

For full-scale output ranges greater than 2 V, some type of external buffer amplifier is needed. The AD840 fills this requirement perfectly, settling to within 0.025% from a 10 V full-scale step in less than 100 ns. As shown in Figure 10, the amplifier establishes a summing node at ground for the DAC output. The output voltage is determined by the amplifier's feedback resistor (10.24 V for a 1k resistor). Note that since the DAC generates a positive current to ground, the voltage at the amplifier output will be negative. A series resistor between the noninverting amplifier input and ground minimizes the offset effects of op amp input bias currents.

The optimal DAC output impedance in buffered output applications depends on the buffer amplifier being used. The AD840 is stable at a gain of 10, so a lower DAC output impedance (higher noise gain) is desired for stability reasons, and  $R_{\rm LOAD}$  should be grounded. The 100  $\Omega$  DAC output impedance produces a noise gain of 11 with the 1k feedback resistor. If the gain-of-two stable AD842 is used as a buffer, a 200  $\Omega$  DAC output impedance will produce a stable configuration with lower noise gain to the output; hence,  $R_{\rm LOAD}$  should be connected to the DAC output.

As noted earlier, these four examples are part of an array of possible configurations available. Table II provides a quick reference chart for the more straightforward applications, but many other input and output signals are possible with some modifications.

The next three circuits provide examples of different analog input drives, including a fixed dc reference, a capacitively coupled ac reference, and a DAC driving the reference channel. Note that the entire spectrum of input and output range configurations are available regardless of the type of reference drive being used.

Table II. AD668 Topology Variations

#### **OUTPUT LEVELS**

Nominal Analog Input	0 V to 1 V	-500 mV to +500 mV	0 V to -10 V	+5 V to -5 V	-1 V to +1 V
1 V	Unipolar Unbuffered $V_{OUT}$ $A_{IN} = Pins 21 + 22$	$\begin{aligned} & Bipolar \\ & Unbuffered \ V_{\rm OUT} \\ & A_{\rm IN} = Pins \ 21 + 22 \end{aligned}$	$\begin{array}{c} \text{Unipolar} \\ \text{Buffered V}_{\text{OUT}} \\ \text{A}_{\text{IN}} = \text{Pins 21} + 22 \\ \text{External Amplifier} \\ \text{(See Figure 10)} \end{array}$	$\begin{array}{c} \text{Bipolar} \\ \text{Buffered V}_{\text{OUT}} \\ \text{A}_{\text{IN}} = \text{Pins 21} + 22 \\ \text{External Amplifier} \end{array}$	$\begin{array}{c} \text{Bipolar} \\ \text{Unbuffered V}_{\text{OUT}} \\ \text{A}_{\text{IN}} = \text{Pins 21} + 22 \\ \text{R}_{\text{L}} \text{ (Pin 19) Tied} \\ \text{To I}_{\text{OUT}} \text{ (Pin 20)} \end{array}$
1.25 V	Unipolar Unbuffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 22 Pin 21 Grounded	Bipolar Unbuffered $V_{OUT}$ $A_{IN} = Pin 22$ $Pin 21 Grounded$ (See Figure 8)	Unipolar Buffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 22 Pin 21 Grounded External Amplifier	Bipolar Buffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 22 Pin 21 Grounded External Amplifier	$\begin{array}{l} \mbox{Bipolar} \\ \mbox{Unbuffered V}_{\mbox{OUT}} \\ \mbox{A}_{\mbox{IN}} = \mbox{Pin 22} \\ \mbox{Pin 21 Grounded} \\ \mbox{R}_{\mbox{L}} (\mbox{Pin 19) Tied} \\ \mbox{To I}_{\mbox{OUT}} (\mbox{Pin 20}) \end{array}$
5 V	Unipolar Unbuffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 21 Pin 22 Grounded (See Figure 7)	Bipolar Unbuffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 21 Pin 22 Grounded	Unipolar Buffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 21 Pin 22 Grounded External Amplifier	Bipolar Buffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 21 Pin 22 Grounded External Amplifier	Bipolar Unbuffered V <sub>OUT</sub> A <sub>IN</sub> = Pin 21 Pin 22 Grounded R <sub>L</sub> (Pin 19) Tied To I <sub>OUT</sub> (Pin 20) (See Figure 9)

#### DC REFERENCE: THE AD586 DRIVING THE AD668

Figure 11 illustrates one of the more obvious analog input sources: a fixed reference. The AD586 produces a temperature-stable 5 V analog output to drive the AD668 in the 5 V input




Figure 11. AD586 Driving the AD668

mode (Pin 22 grounded, input into Pin 21). Fine adjustment of the gain is provided by both the AD586 external trim resistor and the 100  $\Omega$  potentiometer in series with the reference input. The resistive divider at the reference input will draw approximately 1 mA from the AD586, leaving plenty of driving current for other loads in the system.

## AC HOOKUP: 1.25 V AC FULL SCALE, 2.5 V DC FULL SCALE

The circuit shown in Figure 12 allows separate setting of dc reference bias point on a 2.5 V scale and capacitively coupled ac signal on a 1.25 V scale. The basic reference input is configured in the 1.25 V mode (Pin 21 grounded, Pin 22 used as the reference input.) The 2.5 V dc range is achieved by using an external 5k series resistor in the dc path. Note that because of the relatively wide tolerance ( $\pm 20\%$ ) in the absolute value of the AD668's internal input divider resistors, substantial gain range adjustment should be provided in the external series resistance.




Figure 12. AC Hookup

#### DAC DRIVE: THE AD568 DRIVING THE AD668

The circuit shown in Figure 13 produces an analog output proportional to the product of two digital inputs. The AD568 has an on-board fixed reference and generates a full-scale output voltage of 1.024 V (just as the AD668 does in its unbuffered voltage output mode). This output voltage can be used to directly drive the AD668 in the 1 V reference input mode. Note that in this case, the lower 410 codes of the AD568 are out-of-bounds; they produce an undervoltage condition at the AD668 reference input. While the two DACs are similar in many ways, the optimal decoupling schemes differ between the two parts and care should be used to insure that each is implemented appropriately.





Figure 13. AD568 Driving the AD668

## CONSTRUCTION GUIDELINES HIGH FREQUENCY PRINTED CIRCUIT BOARD SUGGESTIONS

In systems seeking to simultaneously achieve high speed and high accuracy, the implementation and construction of the circuit is often as important as the circuit's design. Proper RF techniques must be used in device selection, placement and routing, and supply bypassing and grounding. In many areas, the performance of the AD668 may exceed the measurement capabilities of common lab instruments, making performance evaluation particularly difficult. The AD668 has been configured to be relatively easy to use in spite of these problems, and realization of the performance indicated in this datasheet should not be difficult if proper care is taken. Figure 14 provides an illustration of the printed circuit board layout used for much of the AD668's characterization. The board represents an implementation of the circuit shown in Figure 23, with the AD586 used to drive the reference channel (as in Figure 11).



Component Side




Figure 14. PC Board Layout

#### THE USE OF GROUND AND POWER PLANES

If properly implemented, ground planes can perform a myriad of functions on high speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from one another, with the analog ground plane confined to areas covering analog signal traces and the digital ground plane confined to areas covering digital interconnect. The two ground planes should be connected by paths 1/4 inch to 1/2 inch wide on both sides of the DAC, as shown in Figure 14. Care should be taken to insure

that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC, as well as any clock signals. On the analog side, this includes the analog input signal, the DAC output signal, and the supply feeders. The use of wide runs or planes in the routing of the power supplies is also recommended. This serves the dual function of providing a low series impedance power supply to the part as well as providing some "free" capacitive decoupling to the appropriate ground plane.

#### USING THE RIGHT BYPASS CAPACITORS

The capacitors used to bypass the power supplies are probably the most important external components in any high speed design. Both selection and placement of these capacitors can be critical and, to a large extent, dependent upon the specifics of the system configuration. The dominant consideration in the selection of bypass capacitors for the AD668 is minimization of series resistance and inductance. Many capacitors will begin to look inductive at 20 MHz and above. Ceramic and film type capacitors generally feature lower series inductance than tantalum or electrolytic types. A few general rules are of universal use when approaching the problem of bypassing.

Bypass capacitors should be installed on the printed circuit board with the shortest possible leads consistent with reliable construction. This helps to minimize series inductance in the leads. Chip capacitors are optimal in this respect.

Some series inductance between the DAC supply pins and the power supply plane may help to filter-out high frequency power supply noise. This inductance can be generated using a small ferrite bead.

#### HIGH SPEED INTERCONNECT AND ROUTING

It is essential that care be taken in the signal and power ground circuits to avoid inducing extraneous voltage drops in the signal ground paths. It is suggested that all connections be short, direct, and as physically close to the package as possible, thereby minimizing the sharing of conduction paths between different currents. When runs exceed an inch or so in length, some type of termination resistor may be required. The necessity and value of this resistor will be dependent upon the logic family used.

For maximum ac performance, the DAC should be mounted directly to the circuit board; sockets should be avoided as they introduce unwanted capacitive coupling between adjacent pins of the device. For purposes of testing and characterization, low profile sockets are preferable to zero-insertion force types.

#### TYPICAL PERFORMANCE CHARACTERISTICS

The following plots indicate the typical performance of the AD668 in properly configured circuits. Wherever possible, suggestions are provided to assist the user in achieving the indicated performance levels.

#### DC PERFORMANCE

#### Power Consumption vs. V<sub>REF</sub>/V<sub>NOM</sub>

As suggested in previous sections, most portions of AD668's current budget are proportional to the analog input signal. As a result, operating the part at a reduced reference voltage offers substantial power savings. This may be particularly attractive in applications featuring a buffered output voltage, since the size of the feedback resistor may be increased to compensate for the reduced DAC current. For example, the DAC could be configured in the 5 V input mode, but driven with a 2.5 V reference,

producing a 5.12 mA full scale output. Reducing the output level has performance ramifications in several areas, as demonstrated later in this section, but the circuit designer is free to trade power dissipation against performance to optimize the AD668 for his application.




Figure 15. Power Consumption vs. Reference Level

#### Linearity vs. V<sub>REF</sub>/V<sub>NOM</sub>

At reduced current levels, the linearity of the PNP DAC used in the AD668 becomes more sensitive to the mismatch in transistor  $V_{\rm BE}$ 's. As Figure 16 indicates, this effect starts to increase fairly dramatically for reference levels less than 25% of nominal. Increasing the current level above 100% does not appreciably improve the linearity performance since the DAC has been trimmed to perform optimally at the 100% reference level.




Figure 16. Linearity vs. Reference Level

#### AC PERFORMANCE

For the purposes of characterizing the frequency domain performance of the AD668, all bits are turned on and the DAC is essentially treated as a voltage amplifier/attenuator. The tests used to generate these performance curves were done using the circuit shown in Figure 12.

AC characterization in the megahertz region is not trivial, and special consideration is required to produce meaningful results. Probe ground straps are inappropriate at these frequencies; some type of probe socket is required. Signals should be routed either on a PC board over a ground plane or through a coaxial cable. Proper termination impedances should be used throughout the fixturing.

#### Large Signal Frequency Response

Figure 17 represents the gain and phase response of a signal swinging from 10% to 120% (peak to peak) of the nominal reference input. The DAC reference amplifier has an effective slew

rate or 30 V/µs at the DAC output, so there will be slew-induced distortion for full scale swings at greater than 10 MHz.




Figure 17. Large Signal Gain and Phase Response

#### Small Signal 3 dB Bandwidth vs. $V_{REF}/V_{NOM}$

Figure 18 demonstrates the small signal (20% of nominal reference) bandwidth sensitivity to the analog input's dc bias. The small signal 3 dB bandwidth at 100% reference levels is greater than 15 MHz, but the bandwidth remains greater than 10 MHz over the entire nominal reference range. The differential gain and phase for a 200 mV, 3 MHz signal are 0.5% and 2°, respectively.




Figure 18. Small Signal Bandwidth vs. DC Reference Level

#### Noise Spectrum

Figure 19 shows the noise spectrum of the DAC with all bits on. The noise floor of -78 dB is just above the noise floor of the instrument being used, in part due to the relatively small (1 V) output signal of the DAC in voltage out mode.




Figure 19. Noise Spectrum

#### Analog Feedthrough vs. Frequency

Analog feedthrough is a measure of the effective signal at the DAC output when all bits are off and a full-scale signal is placed at the analog input. At dc, the feedthrough is a result of analog input dependent ground drops, predominantly through the ladder ground. Good grounding practices will minimize this effect. At high frequencies, the signal may propagate to the output through a variety of capacitive paths. Proper shielding and routing should be implemented to eliminate external coupling between the analog input and the DAC output node.




Figure 20. Analog Feedthrough vs. Frequency

#### Reference Channel THD

THD, or total harmonic distortion, is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental and is expressed in dBs. Figure 21 shows the typical THD of the AD668 reference channel for both large and small signals.




Figure 21. Reference Channel THD vs. Frequency

#### TRANSIENT PERFORMANCE

High accuracy settling time measurements of less than one hundred nanoseconds are extremely difficult to make. The conventional analog amplifiers used in oscilloscope front ends, typically, cannot recover from the overdrive resulting from a full-scale step in sufficient time. Sampling scopes can track much quicker rise times but often provide insufficient accuracy for 12-bit characterization. Data Precision's new 640 sampling scope provides a good combination of speed and resolution that provides just enough performance to measure the AD668's performance.

#### **Digital Settling Time**

Figure 22 illustrates the typical settling characteristic of the AD68 to a full-scale change in digital inputs with the analog input fixed at 100%. The digital driving circuity is shown in Figure 23. This circuit allows the DAC to be toggled between any two codes, and so provides an excellent means of characterizing both settling and glitch performance.




Figure 22. Typical Digital Settling Characteristics




Figure 23. Settling Time Circuit

#### Digital Settling Time vs. $V_{REF}$

The reference amplifier loop has been compensated for optimal settling performance at  $V_{\rm REF}/V_{\rm NOM}=100\%$ , but as Figure 24 indicates, there is relatively little degradation in settling performance for a wide range of reference levels. Consideration of Figures 15, 16, and 24 support that a 1/2 power solution would see very little degradation in speed or accuracy performance.




Figure 24. Digital Settling Time vs. Reference Level

#### **Analog Settling Time**

One of the biggest challenges in measuring the settling time of a high accuracy amplifier is producing a clean waveform with which to drive the input. In this case, an AD568 was used to drive the analog channel in the 1 V input mode (see Figure 13).

As indicated by Figure 25, the referred-to-output slew rate is 30 V/ $\mu$ s for a 1 V output. This implies that a full-scale analog input sine waves of greater than 10 MHz frequency will suffer some slew-induced distortion. It should be noted that the slewing limitation is in the reference amplifier, not in the DAC output, so a 10 V buffered output voltage would slew at 300 V/ $\mu$ s, provided the output buffer is sufficiently fast.




Figure 25. Typical Analog Settling Characteristic

#### Undervoltage Recovery Time

The ramifications of exceeding the specified lower limit of 10% on the reference channel depend on the extent and duration of the undervoltage condition. Figure 26 illustrates that, after holding the reference at 0% (REFIN = REFCOM) for 1  $\mu$ s, the AD668 takes 35 ns to return to 10% of full scale once the reference is returned to 100%. This is the worst case: recovery from a completely "off" condition.




Figure 26. Undervoltage Recovery

#### Glitch Impulse

The AD668's glitch at the major carry is illustrated in Figure 2. The AD668 features a conventional DAC architecture that has two basic glitch mechanisms: digital feedthrough and data skew. Careful consideration of these mechanisms will help the glitch-conscious user minimize glitch in his application.

#### Digital Feedthrough

As with any converter product, a high speed digital-to-analog converter is forced to exist on the frontier between the noisy environment of high speed digital logic and the sensitive analog domain. The problems of this interfacing are particularly acute when demands of high speed (greater than 10MHz switching times) and high precision (12 bits or more) are combined. No amount of design effort can perfectly isolate the analog portions of a DAC from the spectral components of a digital input signal with a 2 ns rise time. Inevitably, once this digital signal is brought onto the chip, some of its higher frequency components will find their way to the sensitive analog nodes, producing a digital feedthrough glitch. To minimize the exposure to this effect, the AD668 has intentionally omitted the on-board latches that have been included in many slower DACs. This not only reduces the overall level of digital activity on chip, it also avoids bringing a latch clock pulse on board, whose opposite edge inevitably produces a substantial glitch, even when the DAC is not supposed to be changing codes.

#### Data Skew

The AD668, like many of its slower predecessors, essentially uses each digital input line to switch a separate, weighted current to either the output ( $I_{\rm OUT}$ ) or some other node (ANALOG COM). If the input bits are not changed simultaneously, or if

the different DAC bits switch at different speeds, then the DAC output current will momentarily take on some incorrect value. This effect is particularly troublesome at the "carry points," where the DAC output is to change by only one LSB, but several of the larger current sources must be switched to realize this change. Data skew can allow the DAC output to move a substantial amount towards full scale or zero (depending upon the direction of the skew) when only a small transition is desired. Great care was taken in the design and layout of the AD668 to ensure that switching times of the DAC switches are symmetrical and that the length of the input data lines are short and well matched. The glitch-sensitive user should be equally diligent about minimizing the data skew at the AD668's inputs, particularly for the 4 or 5 most significant bits. This can be achieved by using the proper logic family and gate to drive the DAC, and keeping the interconnect lines between the log outputs and the DAC inputs as short and as well matched as possible, particularly for the most significant bits. The top 6 bits should be driven from the same latch chip if latches are used.

## DEGLITCHING FOR PRECISION WAVEFORM GENERATION

There are high speed SHAs available with specifications sufficient to deglitch the AD668, however most are hybrid in design at costs which can be prohibitive. A high performance, low cost alternative shown in Figure 27 is a discrete SHA utilizing a high speed monolithic op amp and high speed DMOS FET switches.

This SHA circuit uses the inverting integrator architecture. The AD841 operational amplifier used (300 MHz gain bandwidth product) is fabricated on the same high speed process as the AD668. The time constant formed by the 100  $\Omega$  resistor and the 100 pF capacitor determines the acquisition time and also band limits the output signal to eliminate slew induced distortion.

A discrete drive circuit is used to achieve the best performance from the SD5000 quad DMOS switch. This switch driving cell is composed of MPS571 RF npn transistors and an MC10124 TTL to ECL translator. Using this technique provides both high speed and highly symmetrical drive signals for the SD5000 switches. The switches are arranged in a single-throw double-pole (SPDT) configuration. The 360 pF "flyback" capacitor is switched to the op amp summing junction during the hold mode to keep switching transients from feeding to the output. This capacitor is grounded during sample mode to minimize its effect on acquisition time.





Figure 27. High Performance, Low Cost Deglitching Circuit




- G DENOTES GROUND CONNECTION
- O 0.1μF BYPASS UNLESS OTHERWISE NOTED

Figure 28a. PCB Layout of Foil Side

Circuit layout for a high speed deglitcher is almost as critical as the design itself. Figure 28 shows the recommended layout of the deglitching cell for a double-sided printed circuit board. The layout is very compact with care taken that all critical signal paths are short.

Performance of the AD668 in waveform generation applications is greatly improved with the use of this deglitching method. Peak harmonics and spurious free dynamic range are typically maintained at  $-70~\mathrm{dB}$  to  $-75~\mathrm{dB}$  with update rates up to 10 MHz.



- **G** DENOTES GROUND CONNECTION
- 0.1μF BYPASS UNLESS OTHERWISE NOTED

Figure 28b. PCB Layout of Component Side



# Monolithic 16-Bit DACPORT

**AD669** 

#### **FEATURES**

Complete 16-Bit D/A Function
On-Chip Output Amplifier
High Stability Buried Zener Reference
Monolithic BiMOS II Construction
±1 LSB Integral Linearity Error
15-Bit Monotonic over Temperature
Microprocessor Compatible
16-Bit Parallel Input
Double-Buffered Latches
Fast 40 ns Write Pulse
Unipolar or Bipolar Output
Low Glitch: 15 nV-s
Low THD+N: 0.009%

MIL-STD-883 Compliant Versions Available

#### PRODUCT DESCRIPTION

The AD669 DACPORT™ is a complete 16-bit monolithic D/A converter with an on-board reference and output amplifier. It is manufactured on Analog Devices' BiMOS II process. This process allows the fabrication of low power CMOS logic functions on the same chip as high precision bipolar linear circuitry. The AD669 chip includes current switches, decoding logic, an output amplifier, a buried Zener reference and double-buffered latches.


The AD669's architecture insures 15-bit monotonicity over temperature. Integral nonlinearity is maintained at  $\pm 0.003\%$ , while differential nonlinearity is  $\pm 0.003\%$  max. The on-chip output amplifier provides a voltage output settling time of 10  $\mu$ s to within 1/2 LSB for a full-scale step.

Data is loaded into the AD669 in a parallel 16-bit format. The double-buffered latch structure eliminates data skew errors and provides for simultaneous updating of DACs in a multi-DAC system. Three  $\overline{TTL/LSTTL/5}$  V CMOS compatible signals control the latches:  $\overline{CS}$ ,  $\overline{L1}$  and LDAC.

The output range of the AD669 is pin programmable and can be set to provide a unipolar output range of 0 V to +10 V or a bipolar output range of -10 V to +10 V.

The AD669 is available in seven grades: AN and BN versions are specified from -40°C to +85°C and are packaged in a 28-pin plastic DIP. The AR and BR versions are specified for -40°C to +85°C operation and are packaged in a 28-pin SOIC. The AQ and BQ versions are also specified from -40°C to +85°C, while the SQ version is specified from -55°C to +125°C. The AQ, BQ and SQ versions are all packaged in a hermetic 28-pin cerdip package. The AD669 is also available compliant to MIL-STD-883. Refer to the AD669/883B data sheet for specifications and test conditions.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. The AD669 is a complete voltage output 16-bit DAC with voltage reference and digital latches on a single IC chip.
- The internal buried Zener reference is laser trimmed to 10.000 volts with a ±0.2% maximum error. The reference voltage is also available for external applications.
- 3. The AD669 is both dc and ac specified. DC specs include ±1 LSB INL error and ±1 LSB DNL error. AC specs include 0.009% THD+N and 0.0063% SNR. The ac specifications make the AD669 suitable for signal generation applications.
- The double-buffered latches on the AD669 eliminate data skew errors while allowing simultaneous updating of DACs in multi-DAC systems.
- The output range is a pin-programmable unipolar 0 V to +10 V or bipolar -10 V to +10 V output. No external components are necessary to set the desired output range.
- The AD669 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD669/883B data sheet for detailed specifications.

## AD669 — SPECIFICATIONS ( $\tau_{A}=+25^{\circ}\text{C},\,V_{CC}=+15\,\text{V},\,V_{EE}=-15\,\text{V},\,V_{LL}=+5\,\text{V}$ unless otherwise stated)

	AD669AN/AR			AD669AQ/SQ			AD669BN/BQ/BR			
Model	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION	16			16			16			Bits
DIGITAL INPUTS (T <sub>MIN</sub> to T <sub>MAX</sub> )										
V <sub>IH</sub> (Logic "1")	2.0		5.5	*		*	*		*	Volts
V <sub>IL</sub> (Logic "0")	0		0.8	*		*	*		*	Volts
$I_{IH}(V_{IH} = 5.5 \text{ V})$	ļ		±10	ł		*			*	μA
$I_{IL}(V_{IL}=0\ V)$			±10			*	İ		*	μA
TRANSFER FUNCTION CHARACTERISTICS <sup>1</sup>	<del>                                     </del>						<del> </del>			<del>                                     </del>
Integral Nonlinearity	ļ		±2	ł		*	Ì		±1	LSB
T <sub>MIN</sub> to T <sub>MAX</sub>	ļ		±4	1		*	i		±2	LSB
Differential Nonlinearity	ļ		±2	1		*			±1	LSB
· · · · · · · · · · · · · · · · · · ·			±4	į.		*			±2	LSB
T <sub>MIN</sub> to T <sub>MAX</sub> Monotonicity Over Temperature	14			14			15		2	Bits
Gain Error <sup>2, 5</sup>	14		±0.15	14		±0.10	13		±0.10	% of FSR
	i					15	ļ			
Gain Drift <sup>2</sup> (T <sub>MIN</sub> to T <sub>MAX</sub> )	ì		25 ±5	1		±5			15 ±2.5	ppm/℃
Unipolar Offset			5	l		3				mV
Unipolar Offset Drift (T <sub>MIN</sub> to T <sub>MAX</sub> )			-	ì		-	l		3	ppm/°C
Bipolar Zero Error			±15			±15			±10	mV no
Bipolar Zero Error Drift (T <sub>MIN</sub> to T <sub>MAX</sub> )			12			10			5	ppm/°C
REFERENCE INPUT										
Input Resistance	7	10	13	*	*	*	*	*	*	kΩ
Bipolar Offset Input Resistance	7	10	13	*	*	*	*	*	*	kΩ
REFERENCE OUTPUT				1						
Voltage	9.98	10.00	10.02	*	*	*	*	*	*	Volts
Drift	}		25	1		15			15	ppm/°C
External Current <sup>3</sup>	2	4		*	*		*	*		mA
Capacitive Load	}		1000	1		*	l		*	pF
Short Circuit Current		25		1	*			*		mA
OUTPUT CHARACTERISTICS	<del> </del>						<b></b>			<del> </del>
Output Voltage Range				1						l
Unipolar Configuration	0		+10	*		*	*		*	Volts
Bipolar Configuration	-10		+10	*		*	*		*	Volts
Output Current	5		110	*			*			mA
Capacitive Load	'		1000	1		*	ł		*	pF
Short Circuit Current		25	1000		*			*		mA
				ļ			ļ			шл
POWER SUPPLIES										1
Voltage			. 16 *	*		*	*		*	37.1.
V <sub>CC</sub> <sup>4</sup> V <sub>EE</sub> <sup>4</sup>	+13.5		+16.5	1		*	1		*	Volts
V <sub>EE</sub>	-13.5		-16.5	*			*		*	Volts
$V_{LL}$	+4.5		+5.5	*		*	*		*	Volts
Current (No Load)	1									
$I_{cc}$		+12	+18	1	*	*		*	*	mA
$\mathbf{I}_{ ext{EE}}$	1	-12	-18		*	*		*	*	mA
I <sub>LL</sub>		0.2	•			*			*	
$@V_{IH}, V_{IL} = 5,0 V$	1	0.3	2	1	Ĵ.	*		<b>-</b>	*	mA
$@V_{IH}, V_{IL} = 2.4, 0.4 V$		3	7.5	1	*	*		Î.	*	mA
Power Supply Sensitivity		1	3	1	*	*	l	*	*	ppm/%
Power Dissipation (Static, No Load)	<u> </u>	365	625		*		L	*		mW
TEMPERATURE RANGE										
Specified Performance (A, B)	-40		+85	-40		+85	-40		+85	.€
Specified Performance (S)	1			-55		+125				\°C

#### NOTES

Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.

For 16-bit resolution, 1 LSB = 0.0015% of FSR = 15 ppm of FSR. For 15-bit resolution, 1 LSB = 0.003% of FSR = 30 ppm of FSR. For 14-bit resolution 1 LSB = 0.006% of FSR = 60 ppm of FSR. FSR stands for Full-Scale Range and is 10 V for a 0 to +10 V span and 20 V for a -10 V to +10 V span.

<sup>&</sup>lt;sup>2</sup>Gain error and gain drift measured using the internal reference. Gain drift is primarily reference related. See the Using the AD669 with the AD688 Reference section for further information.

<sup>&</sup>lt;sup>3</sup>External current is defined as the current available in addition to that supplied to REF IN and SPAN/BIPOLAR OFFSET on the AD669.

Operation on ±12 V supplies is possible using an external reference like the AD586 and reducing the output range. Refer to the Internal/External Reference Use section.

<sup>&</sup>lt;sup>5</sup>Measured with fixed 50  $\Omega$  resistors. Eliminating these resistors increases the gain error by 0.25% of FSR (Unipolar mode) or 0.50% of FSR (Bipolar mode). Refer to the Analog Circuit Connections section.

<sup>\*</sup>Same as AD669AN/AR specification.

Specifications subject to change without notice.

AC PERFORMANCE CHARACTERISTICS (With the exception of Total Harmonic Distortion + Noise and Signal-to-Noise Ratio, these characteristics are included for design guidance only and are not subject to test. THD+N and SNR are 100% tested.  $T_{MIN} \le T_A \le T_{MAX}$ ,  $V_{CC} = +15$  V,  $V_{EE} = -15$  V,  $V_{LL} = +5$  V except where stated.)

Parameter	Limit	Units	Test Conditions/Comments
Output Settling Time	13	μs max	20 V Step, $T_A = +25^{\circ}C$
(Time to $\pm 0.0008\%$ FS	8	μs typ	$20 \text{ V Step}, T_A = +25^{\circ}\text{C}$
with 2 k $\Omega$ , 1000 pF Load)	10	μs typ	$20 \text{ V Step}, T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}}$
	6	μs typ	10 V Step, $T_A = +25^{\circ}C$
	8	μs typ	$10 \text{ V Step } T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}}$
	2.5	μs typ	1 LSB Step, $T_{MIN} \le T_A \le T_{MAX}$
Total Harmonic Distortion + Noise			
A, B, S Grade	0.009	% max	0 dB, 1001 Hz; Sample Rate = 100 kHz; $T_A = +25^{\circ}C$
A, B, S Grade	0.056	% max	$-20 \text{ dB}$ , 1001 Hz; Sample Rate = 100 kHz; $T_A = +25^{\circ}\text{C}$
A, B, S Grade	5.6	% max	$-60 \text{ dB}, 1001 \text{ Hz}; \text{ Sample Rate} = 100 \text{ kHz}; T_A = +25^{\circ}\text{C}$
Signal-to-Noise Ratio	0.0063	% max	A-Weight Filter; T <sub>A</sub> = +25°C
Digital-to-Analog Glitch Impulse	15	nV-s typ	DAC Alternately Loaded with 8000H and 7FFFH
Digital Feedthrough	2	nV-s typ	DAC Alternately Loaded with 0000H and FFFFH; CS High
Output Noise Voltage	120	nV/√ Hz typ	Measured at V <sub>OUT</sub> , 20 V Span; Excludes Reference
Density (1 kHz - 1 MHz)			
Reference Noise	125	nV/√ Hz typ	Measured at REF OUT

Specifications subject to change without notice.

Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.

TIMING CHARACTERISTICS  $V_{CC} = +15$  V,  $V_{EE} = -15$  V,  $V_{LL} = +5$  V,  $V_{HI} = 2.4$  V,  $V_{LO} = 0.4$  V

Parameter	Limit +25°C	Limit -40°C to +85°C	Limit -55°C to +125°C	Units
(Figure 1a)	1			
tcs	40	50	55	ns min
$t_{\overline{L1}}$	40	50	55	ns min
$t_{DS}$	30	35	40	ns min
$t_{DH}$	10	10	15	ns min
t <sub>LH</sub>	90	110	120	ns min
$t_{LW}$	40	45	45	ns min
(Figure 1b)				
$t_{LOW}$	130	150	165	ns min
t <sub>HIGH</sub>	40	45	45	ns min
$t_{DS}$	120	140	150	ns min
t <sub>DH</sub>	10	10	15	ns min

Specifications subject to change without notice.

Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. Those shown in boldface are tested on all production units.





Figure 1a. AD669 Level Triggered Timing Diagram



TIE CS AND/OR LT TO GROUND OR TOGETHER WITH LDAC

Figure 1b. AD669 Edge Triggered Timing Diagram

#### **ESD SENSITIVITY**

The AD669 features input protection circuitry consisting of large transistors and polysilicon series resistors to dissipate both high-energy discharges (Human Body Model) and fast, low-energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD669 has been classified as a Class 2 device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.




ABSOLUTE MAXIMUM RATINGS*	PI	N CONFIGURATI	ON
$V_{CC}$ to AGND0.3 V to +17.0 V			-
V <sub>EE</sub> to AGND +0.3 V to -17.0 V	V <sub>EE</sub> 1	j•	28 REF OUT
$V_{LL}$ to DGND	V <sub>CC</sub> 2	1	27 REF IN
AGND to DGND $\pm 1 \text{ V}$	تـــ		SPAN/BIP
Digital Inputs (Pins 5 through 23) to DGND1.0 V to	V <sub>LL</sub> 3		26 OFFSET
+7.0 V	DGND 4	1	25 VOUT
REF IN to AGND $\pm 10.5 \text{ V}$		1	<b>=</b>
Span/Bipolar Offset to AGND ±10.5 V	L1 5	1	24 AGND
Ref Out, V <sub>OUT</sub> Indefinite Short To AGND, DGND,	CS 6	AD669	23 LDAC
$V_{CC}$ , $V_{EE}$ , and $V_{II}$	DB15 7	1	22 DB0
Power Dissipation (Any Package)	<u></u>	TOP VIEW	=
To +60°C	DB14 8	(Not to Scale)	21 DB1
Derates above +60°C 8.7 mW/°C	DB13 9		20 DB2
Storage Temperature65°C to +150°C	DB12 10	1	19 DB3
Lead Temperature (Soldering, 10 sec) 300°C	25.12		巴西
*Stresses above those listed under "Absolute Maximum Ratings" may cause	DB11 11	]	18 DB4
permanent damage to the device. This is a stress rating only, and functional	DB10 12		17 DB5
operation of the device at these or any other conditions above those indi-	2010	1	巴
cated in the operational section of this specification is not implied. Exposure	DB9 13		16 DB6
to absolute maximum rating conditions for extended periods may affect device reliability.	DB8 14		15 DB7

#### **ORDERING GUIDE**


Model	Temperature Range	Linearity Error Max T <sub>MIN</sub> – T <sub>MAX</sub>	Gain TC max ppm/°C	Package Description	Package Option*
AD669AN	-40°C to +85°C	±4 LSB	25	Plastic DIP	N-28
AD669AR	-40°C to +85°C	±4 LSB	25	SOIC	R-28
AD669BN	-40°C to +85°C	±2 LSB	15	Plastic DIP	N-28
AD669BR	-40°C to +85°C	±2 LSB	15	SOIC	R-28
AD669AQ	-40°C to +85°C	±4 LSB	15	Cerdip	Q-28
AD669BQ	-40°C to +85°C	±2 LSB	15	Cerdip	Q-28
AD669SQ	-55℃ to +125℃	±4 LSB	15	Cerdip	Q-28
AD669/883B**	−55°C to +125°C	**	**	**	**

<sup>\*</sup>N = Plastic DIP; Q = Cerdip; R = SOIC. For outline information see Package Information section.

\*\*Refer to AD669/883B military data sheet.



THD+N vs. Temperature



THD+N vs. Frequency

#### DEFINITIONS OF SPECIFICATIONS

INTEGRAL NONLINEARITY: Analog Devices defines integral nonlinearity as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to FS-1 LSB) for any bit combination. This is also referred to as relative accuracy.

DIFFERENTIAL NONLINEARITY: Differential nonlinearity is the measure of the change in the analog output, normalized to full scale, associated with a 1 LSB change in the digital input code. Monotonic behavior requires that the differential linearity error be within  $\pm 1$  LSB over the temperature range of interest.

MONOTONICITY: A DAC is monotonic if the output either increases or remains constant for increasing digital inputs with the result that the output will always be a single-valued function of the input.

GAIN ERROR: Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out.

OFFSET ERROR: Offset error is a combination of the offset errors of the voltage-mode DAC and the output amplifier and is measured with all 0s loaded in the DAC.

BIPOLAR ZERO ERROR: When the AD669 is connected for bipolar output and 10 . . . 000 is loaded in the DAC, the deviation of the analog output from the ideal midscale value of 0 V is called the bipolar zero error.

DRIFT: Drift is the change in a parameter (such as gain, offset and bipolar zero) over a specified temperature range. The drift temperature coefficient, specified in ppm/°C, is calculated by

measuring the parameter at  $T_{MIN}$ , 25°C and  $T_{MAX}$  and dividing the change in the parameter by the corresponding temperature change.

TOTAL HARMONIC DISTORTION + NOISE: Total harmonic distortion + noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (%).

THD+N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending upon the amplitude of the output signal. Therefore, to be the most useful, THD+N should be specified for both large and small signal amplitudes.

SIGNAL-TO-NOISE RATIO: The signal-to-noise ratio is defined as the ratio of the output with no signal present to the amplitude of the output when a full-scale signal is present. This is measured with a standard A-weight filter.

DIGITAL-TO-ANALOG GLITCH IMPULSE: This is the amount of charge injected from the digital inputs to the analog output when the inputs change state. This is measured at half scale when the DAC switches around the MSB and as many as possible switches change state, i.e., from 011 . . . 111 to 100 . . . 000.

DIGITAL FEEDTHROUGH: When the DAC is not selected (i.e.,  $\overline{CS}$  is held high), high frequency logic activity on the digital inputs is capacitively coupled through the device to show up as noise on the  $V_{OUT}$  pin. This noise is digital feedthrough.

#### THEORY OF OPERATION

The AD669 uses an array of bipolar current sources with MOS current steering switches to develop a current proportional to the applied digital word, ranging from 0 to 2 mA. A segmented architecture is used, where the most significant four data bits are thermometer decoded to drive 15 equal current sources. The lesser bits are scaled using a R–2R ladder, then applied together with the segmented sources to the summing node of the output amplifier. The internal span/bipolar offset resistor can be connected to the DAC output to provide a 0 V to +10 V span, or it can be connected to the reference input to provide a  $-10~\rm V$  to  $+10~\rm V$  span.




Figure 2. AD669 Functional Block Diagram

#### ANALOG CIRCUIT CONNECTIONS

Internal scaling resistors provided in the AD669 may be connected to produce a unipolar output range of 0 V to +10 V or a bipolar output range of -10 V to +10 V. Gain and offset drift are minimized in the AD669 because of the thermal tracking of the scaling resistors with other device components.

#### UNIPOLAR CONFIGURATION

The configuration shown in Figure 3a will provide a unipolar 0 V to +10 V output range. In this mode, 50  $\Omega$  resistors are tied between the span/bipolar offset terminal (Pin 26) and V<sub>OUT</sub> (Pin 25), and between REF OUT (Pin 28) and REF IN (Pin 27). It is possible to use the AD669 without any external components by tying Pin 28 directly to Pin 27 and Pin 26 directly to Pin 25. Eliminating these resistors will increase the gain error by 0.25% of FSR.




Figure 3a. 0 V to +10 V Unipolar Voltage Output

If it is desired to adjust the gain and offset errors to zero, this can be accomplished using the circuit shown in Figure 3b. The adjustment procedure is as follows:

#### STEP1 . . . ZERO ADIUST

Turn all bits OFF and adjust zero trimmer, R4, until the output reads 0.000000 volts (1 LSB =  $153 \mu V$ ).

#### STEP 2 . . . GAIN ADJUST

Turn all bits ON and adjust gain trimmer, R1, until the output is 9.999847 volts. (Full scale is adjusted to 1 LSB less than the nominal full scale of 10.000000 volts).




Figure 3b. 0 V to +10 V Unipolar Voltage Output with Gain and Offset Adjustment

#### **BIPOLAR CONFIGURATION**

The circuit shown in Figure 4a will provide a bipolar output voltage from -10.000000 V to +9.999694 V with positive full scale occurring with all bits ON. As in the unipolar mode, resis-

tors R1 and R2 may be eliminated altogether to provide AD669 bipolar operation without any external components. Eliminating these resistors will increase the gain error by 0.50% of FSR in the bipolar mode.




Figure 4a. ±10 V Bipolar Voltage Output

Gain offset and bipolar zero errors can be adjusted to zero using the circuit shown in Figure 4b as follows:

#### STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust trimmer R2 to give  $-10.000000\ volts$  output.

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust R1 to give a reading of +9.999694 volts.

#### STEP III . . . BIPOLAR ZERO ADJUST (Optional)

In applications where an accurate zero output is required, set the MSB ON, all other bits OFF, and readjust R2 for zero volts output.




Figure 4b.  $\pm$ 10 V Bipolar Voltage Output with Gain and Offset Adjustment

It should be noted that using external resistors will introduce a small temperature drift component beyond that inherent in the AD669. The internal resistors are trimmed to ratio-match and temperature-track other resistors on chip, even though their absolute tolerances are  $\pm 20\%$  and absolute temperature coefficients are approximately -50 ppm/°C. In the case that external resistors are used, the temperature coefficient mismatch between internal and external resistors, multiplied by the sensitivity of the circuit to variations in the external resistor value, will be the resultant additional temperature drift.

#### INTERNAL/EXTERNAL REFERENCE USE

The AD669 has an internal low noise buried Zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete Zener diode references. The performance of the AD669 is specified with the internal reference driving the DAC since all trimming and testing (especially for gain and bipolar offset) is done in this configuration.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 1 mA to REF IN and 1 mA to BIPOLAR OFFSET). A minimum of 2 mA is available for driving external loads. The AD669 reference output should be buffered with an external op amp if it is required to supply more than 4 mA total current. The reference is tested and guaranteed to  $\pm 0.2\%$  max error. The temperature coefficient is comparable to that of the gain TC for a particular grade.

If an external reference is used (10.000 V, for example), additional trim range should be provided, since the internal reference has a tolerance of  $\pm 20$  mV, and the AD669 gain and bipolar offset are both trimmed with the internal reference. The optional gain and offset trim resistors in Figures 5 and 6 provide enough adjustment range to null these errors.

It is also possible to use external references other than 10 volts with slightly degraded linearity specifications. The recommended range of reference voltages is +5~V to +10.24~V, which allows 5 V, 8.192 V and 10.24 V ranges to be used. For example, by using the AD586 5 V reference, outputs of 0 V to +5~V unipolar or  $\pm5~V$  bipolar can be realized. Using the AD586 voltage reference makes it possible to operate the AD669 off of  $\pm12~V$  supplies with 10% tolerances.

Figure 5 shows the AD669 using the AD586 5 V reference in the bipolar configuration. This circuit includes two optional potentiometers and one optional resistor that can be used to adjust the gain, offset and bipolar zero errors in a manner similar to that described in the BIPOLAR CONFIGURATION section. Use -5.00000 V and +4.999847 as the output values.




Figure 5. Using the AD669 with the AD586 5 V Reference

## USING THE AD669 WITH THE AD688 HIGH PRECISION VOLTAGE REFERENCE

The AD669 is specified for gain drift from 15 ppm/°C to 25 ppm/°C (depending upon grade) using its internal 10 volt reference. Since the internal reference contributes the vast majority of this drift, an external high precision voltage reference will greatly improve performance over temperature. As shown in Figure 6, the +10 volt output from the AD688 is used as the AD669 reference. With a 3 ppm/°C drift over the industrial temperature range, the AD688 will improve the gain drift by a factor of 5 to a factor of 8 (depending upon the grade of the AD669 being used). Using this combination may result in apparent increases in initial gain error due to the differences between the internal reference by which the device is laser trimmed and the external reference with which the device is actually applied. The AD669 internal reference is specified to be 10 volts ±20 mV whereas the AD688 is specified as 10 volts ±5 mV. This may result in an additional 5 mV (33 LSBs) of apparent initial gain error beyond the specified AD669 gain error. The circuit shown in Figure 6 also makes use of the -10 V AD688 output to allow the unipolar offset and gain to be adjusted to zero in the manner described in the UNIPOLAR CONFIGURATION section.





Figure 6. Using the AD669 with the AD688 High Precision ±10 V Reference


#### **OUTPUT SETTLING AND GLITCH**

The AD669's output buffer amplifier typically settles to within 0.0008% FS (1/2 LSB) of its final value in 8  $\mu s$  for a full-scale step. Figures 7a and 7b show settling for a full-scale and an LSB step, respectively, with a 2  $k\Omega$ , 1000 pF load applied. The guaranteed maximum settling time at  $+25^{\circ} C$  for a full-scale step is 13  $\mu s$  with this load. The typical settling time for a 1 LSB step is 2.5  $\mu s$ .


The digital-to-analog glitch impulse is specified as 15 nV-s typical. Figure 7c shows the typical glitch impulse characteristic at the code 011 . . . 111 to 100 . . . 000 transition when loading the second rank register from the first rank register.



a. -10 V to +10 V Full-Scale Step Settling



b. LSB Step Settling



c. D-to-A Glitch Impulse

Figure 7. Output Characteristics

#### DIGITAL CIRCUIT DETAILS

The bus interface logic of the AD669 consists of two independently addressable registers in two ranks. The first rank consists of a 16-bit register which is loaded directly from a 16-bit microprocessor bus. Once the 16-bit data word has been loaded in the first rank, it can be loaded into the 16-bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values.

The first rank latch is controlled by  $\overline{CS}$  and  $\overline{L1}$ . Both of these inputs are active low and are level-triggered. This means that data present during the time when both  $\overline{CS}$  and  $\overline{L1}$  are low will enter the latch. When either one of these signals returns high, the data is latched.

The second rank latch is controlled by LDAC. This input is active high and is also level-triggered. Data that is present when LDAC is high will enter the latch, and hence the DAC will change state. When this pin returns low, the data is latched in the DAC.

Note that LDAC is not gated with  $\overline{\text{CS}}$  or any other control signal. This makes it possible to simultaneously update all of the AD669's present in a multi-DAC system by tying the LDAC pins together. After the first rank register of each DAC has been individually loaded and latched, the second rank registers are then brought high together, updating all of the DACs at the same time. To reduce bit skew, it is suggested to leave 100 ns between the first rank load and the second rank load.

The first rank latch and second rank latch can be used together in a master-slave or edge-triggered configuration. This mode of operation occurs when LDAC and  $\overline{\text{CS}}$  are tied together with  $\overline{\text{L1}}$  tied to ground. Rising edges on the LDAC- $\overline{\text{CS}}$  pair will update the DAC with the data presented preceding the edge. The timing diagram for operation in this mode can be seen in Figure 1b. Note, however, that the sum of  $t_{\text{LOW}}$  and  $t_{\text{HIGH}}$  must be long enough to allow the DAC output to settle to its new value.

It is possible to make the second rank register transparent by tying Pin 23 high. Any data appearing in the first rank register will then appear at the output of the DAC. It should be noted, however, that the deskewing provided by the second rank latch is then defeated, and glitch impulse may increase. If it is desired to make both registers transparent, this can be done by tying Pins 5 and 6 low and Pin 23 high. Table I shows the truth table for the AD669, while the timing diagram is found in Figure 1.

Table I. AD669 Truth Table

CS	Ī.ī	LDAC	Operation
0	0	X	First Rank Enable
$\mathbf{X}$	1	X	First Rank Latched
1	X	X	First Rank Latched
$\mathbf{X}$	X	1	Second Rank Enabled
X	X	0	Second Rank Latched
0	0	1	All Latches Transparent

#### INPUT CODING

"X" = Don't Care

The AD669 uses positive-true binary input coding. Logic "1" is represented by an input voltage greater than 2.0 V, and Logic "0" is defined as an input voltage less than 0.8 V.

Unipolar coding is straight binary, where all zeros (0000H) on the data inputs yields a zero analog output and all ones (FFFFH) yields an analog output 1 LSB below full scale. Bipolar coding is offset binary, where an input code of 0000H yields a minus full-scale output, an input of FFFFH yields an output 1 LSB below positive full scale, and zero occurs for an input code with only the MSB on (8000H).

The AD669 can be used with twos complement input coding if an inverter is used on the MSB (DB15).

#### DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts. The input lines can thus interface with any type of 5 volt logic.

The AD669 data and control inputs will float to indeterminate logic states if left open. It is important that  $\overline{CS}$  and  $\overline{L1}$  be connected to DGND and that LDAC be tied to  $V_{LL}$  if these pins are not used.


Fanout for the AD669 is 40 when used with a standard low power Schottky gate output device.

#### 16-BIT MICROPROCESSOR INTERFACE


The 16-bit parallel registers of the AD669 allow direct interfacing to 16-bit general purpose and DSP microprocessor buses. The following examples illustrate typical AD669 interface configurations.

#### AD669 TO ADSP-2101 INTERFACE

The flexible interface of the AD669 minimizes the required "glue" logic when it is connected in configurations such as the one shown in Figure 8. The AD669 is mapped into the ADSP-2101's memory space and requires two wait states using a 12.5 MHz processor clock.



8a. ADSP-2101 to AD669 Interface



8b. Typical Address Decoder

Figure 8. ADSP-2101 to AD669 Interface

In this configuration, the ADSP-2101 is set up to use the internal timer to interrupt the processor at the desired sample rate. The  $\overline{WR}$  pin and data lines D8–D23 from the ADSP-2101 are tied directly to the  $\overline{L1}$  and D80 through D815 pins of the AD669, respectively. The decoded signal  $\overline{CS1}$  is connected to both  $\overline{CS}$  and LDAC. When a timer interrupt is detected, the ADSP-2101 automatically vectors to the appropriate service routine with minimal overhead. The interrupt routine then instructs the processor to execute a data memory write to the address of the AD669.

The  $\overline{WR}$  pin and  $\overline{CS1}$  both go low causing the first 16-bit latch inside the AD669 to be transparent. The data present in the first rank is then latched by the rising edge of  $\overline{WR}$ . The rising edge of  $\overline{CS1}$  will cause the second rank 16-bit latch to become transparent updating the output of the DAC. The length of  $\overline{WR}$  is extended by two wait states to comply with the timing requirements of  $t_{LOW}$  shown in Figure 1b. It is important to latch the data with the rising edge of  $\overline{WR}$  rather than the decoded  $\overline{CS1}$ . This is necessary to comply with the  $t_{DH}$  specification of the AD669.

Figure 8b shows the circuitry a typical decoder might include. In this case, a data memory write to any address in the range 3000H to 3400H will result in the AD669 being updated. These decoders will vary greatly depending on the number of devices memory-mapped by the processor.

#### AD669 TO DSP56001 INTERFACE

Figure 9 shows the interface between the AD669 and the DSP56001. Like the ADSP-2101, the AD669 is mapped into the DSP56001's memory space. This application was tested with a processor clock of 20.48 MHz ( $t_{\rm CYC} = 97.66$  ns) although faster rates are possible.

An external clock connected to the IRQA pin of the DSP56001 interrupts the processor at the desired sample rate. If ac performance is important, this clock should be synchronous with the DSP56001 processor clock. Asynchronous clocks will cause jitter on the latch signal due to the uncertainty associated with the




Figure 9. DSP560001 to AD669 Interface

acknowledgment of the interrupt. A synchronous clock is easily generated by dividing down the clock from the DSP crystal. If ac performance is not important, it is not necessary for  $\overline{IRQA}$  to be synchronous.

After the interrupt is acknowledged, the interrupt routine initiates a memory write cycle. All of the AD669 control inputs are tied together which configures the input stage as an edge triggered 16-bit register. The rising edge of the decoded signal latches the data and updates the output of the DAC. It is necessary to insert wait states after the processor initiates the write cycle to comply with the timing requirements  $t_{\rm LOW}$  shown in Figure 1b. The number of wait states that are required will vary depending on the processor cycle time. The equation given in Figure 9 can be used to determine the number of wait states given the frequency of the processor crystal.

As an example, the 20.48 MHz crystal used in this application results in T=24.4 ns which means that the required number of wait states is about 2.76. This must be rounded to the next highest integer to assure that the minimum pulse widths comply with those required by the AD669. As the speed of the processor is increased, the data hold time relative to  $\overline{\text{CS1}}$  decreases. As processor clocks increase beyond 20.48 MHz, a configuration such as the one shown for the ADSP-2101 is the better choice.

#### AD669 TO 8086 INTERFACE

Figure 10 shows the 8086 16-bit microprocessor connected to multiple AD669s. The double-buffered capability of the AD669 allows the microprocessor to write to each AD669 individually and then update all the outputs simultaneously. Processor speeds of 6, 8, and 10 MHz require no wait states to interface with the AD669.

The 8086 software routine begins by writing a data word to the  $\overline{\text{CS1}}$  address. The decoder must latch the address using the ALE signal. The decoded  $\overline{\text{CS1}}$  pulse goes low causing the first rank latch of the associated AD669 to become transparent.

Simultaneously, the 8086 places data on the multiplexed bus which is then latched into the first rank of the AD669 with the rising edge of the  $\overline{WR}$  pulse. Care should be taken to prevent excessive delays through the decoder potentially resulting in a violation of the AD669 data hold time ( $t_{\rm DH}$ ).

The same procedure is repeated until all three AD669s have had their first rank latches loaded with the desired data. A final write command to the LDAC address results in a high-going pulse that causes the second rank latches of all the AD669s to become transparent. The falling edge of LDAC latches the data from the first rank until the next update. This scheme is easily expanded to include as many AD669s as required.




Figure 10. 8086-to-AD669 Interface

#### 8-BIT MICROPROCESSOR INTERFACE

The AD669 can easily be operated with an 8-bit bus by the addition of an octal latch. The 16-bit first rank register is loaded from the 8-bit bus as two bytes. Figure 11 shows the configuration when using a 74HC573 octal latch.

The eight most significant bits are latched into the 74HC573 by setting the "latch enable" control line low. The eight least significant bits are then placed onto the bus. Now all sixteen bits can be simultaneously loaded into the first rank register of the AD669 by setting  $\overline{\text{CS}}$  and  $\overline{\text{L1}}$  low.




Figure 11. Connections for 8-Bit Bus Interface

## **Applications Information—AD669**

#### NOISE

In high resolution systems, noise is often the limiting factor. A 16-bit DAC with a 10 volt span has an LSB size of 153  $\mu$ V (-96 dB). Therefore, the noise floor must remain below this level in the frequency range of interest. The AD669's noise spectral density is shown in Figures 12 and 13. Figure 12 shows the DAC output noise voltage spectral density for a 20 V span excluding the reference. This figure shows the 1/f corner frequency at 100 Hz and the wideband noise to be below  $120 \text{ nV}/\sqrt{\text{Hz}}$ . Figure 13 shows the reference noise voltage spectral density. This figure shows the reference wideband noise to be below  $125 \text{ nV}/\sqrt{\text{Hz}}$ .




Figure 12. DAC Output Noise Voltage Spectral Density




Figure 13. Reference Noise Voltage Spectral Density

#### **BOARD LAYOUT**

Designing with high resolution data converters requires careful attention to board layout. Trace impedance is the first issue. A 306  $\mu A$  current through a 0.5  $\Omega$  trace will develop a voltage drop of 153  $\mu V$ , which is 1 LSB at the 16-bit level for a 10 V full-scale span. In addition to ground drops, inductive and capacitive coupling need to be considered, especially when high accuracy analog signals share the same board with digital signals. Finally, power supplies need to be decoupled in order to filter out ac noise.

Analog and digital signals should not share a common path. Each signal should have an appropriate analog or digital return routed close to it. Using this approach, signal loops enclose a small area, minimizing the inductive coupling of noise. Wide PC tracks, large gauge wire, and ground planes are highly recommended to provide low impedance signal paths. Separate analog and digital ground planes should also be utilized, with a single interconnection point to minimize ground loops. Analog signals should be routed as far as possible from digital signals and should cross them at right angles.

One feature that the AD669 incorporates to help the user layout is the analog pins ( $V_{\rm CC}$ ,  $V_{\rm EE}$ , REF OUT, REF IN, SPAN/BIP OFFSET,  $V_{\rm OUT}$  and AGND) are adjacent to help isolate analog signals from digital signals.

#### SUPPLY DECOUPLING

The AD669 power supplies should be well filtered, well regulated, and free from high frequency noise. Switching power supplies are not recommended due to their tendency to generate spikes which can induce noise in the analog system.

Decoupling capacitors should be used in very close layout proximity between all power supply pins and ground. A 10  $\mu F$  tantalum capacitor in parallel with a 0.1  $\mu F$  ceramic capacitor provides adequate decoupling.  $V_{\rm CC}$  and  $V_{\rm EE}$  should be bypassed to analog ground, while  $V_{\rm LL}$  should be decoupled to digital ground.

An effort should be made to minimize the trace length between the capacitor leads and the respective converter power supply and common pins. The circuit layout should attempt to locate the AD669, associated analog circuitry and interconnections as far as possible from logic circuitry. A solid analog ground plane around the AD669 will isolate large switching ground currents. For these reasons, the use of wire wrap circuit construction is not recommended; careful printed circuit construction is preferred.

#### GROUNDING

The AD669 has two pins, designated analog ground (AGND) and digital ground (DGND.) The analog ground pin is the "high quality" ground reference point for the device. Any external loads on the output of the AD669 should be returned to analog ground. If an external reference is used, this should also be returned to the analog ground.

If a single AD669 is used with separate analog and digital ground planes, connect the analog ground plane to AGND and the digital ground plane to DGND keeping lead lengths as short as possible. Then connect AGND and DGND together at the AD669. If multiple AD669s are used or the AD669 shares analog supplies with other components, connect the analog and digital returns together once at the power supplies rather than at each chip. This single interconnection of grounds prevents large ground loops and consequently prevents digital currents from flowing through the analog ground.



## 16-Bit DSP DACPORT

**AD766** 

#### **FEATURES**

Zero-Chip Interface to Digital Signal Processors Complete DACPORT™

Complete DACPORT™
On-Chip Voltage Reference
Voltage and Current Outputs
Serial, Twos-Complement Input
±3 V Output
Sample Rates to 390 kSPS
94 dB Minimum Signal-to-Noise Ratio
—81 dB Maximum Total Harmonic Distortion
15-Bit Monotonicity
±5 V to ±12 V Operation
16-Pin Plastic and Ceramic Packages
Available in Commercial, Industrial, and Military
Temperature Ranges

APPLICATIONS
Digital Signal Processing
Noise Cancellation
Radar Jamming
Automatic Test Equipment
Precision Industrial Equipment
Waveform Generation

#### PRODUCT DESCRIPTION


The AD766 16-bit DSP DACPORT provides a direct, three-wire interface to the serial ports of popular DSP processors, including the ADSP-2101, TMS320CXX, and DSP56001. No additional "glue logic" is required. The AD766 is also complete, offering on-chip serial-to-parallel input format conversion, a 16-bit current-steering DAC, voltage reference, and a voltage output op amp. The AD766 is fabricated in Analog Devices' BiMOS II mixed-signal process which provides bipolar transistors, MOS transistors, and thin-film resistors for precision analog circuits in addition to CMOS devices for logic.

The design and layout of the AD766 have been optimized for ac performance and are responsible for its guaranteed and tested 94 dB signal-to-noise ratio to 20 kHz and 79 dB SNR to 250 kHz. Laser-trimming the AD766's silicon chromium thinfilm resistors reduces total harmonic distortion below -81 dB (at 1 kHz), a specification also production tested. An optional linearity trim pin allows elimination of midscale differential linearity error for even lower THD with small signals.

The AD766's output amplifier provides a  $\pm 3$  V signal with a high slew rate, small glitch, and fast settling. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.

DACPORT is a trademark of Analog Devices, Inc.

#### FUNCTIONAL BLOCK DIAGRAM



The serial interface consists of bit clock, data, and latch enable inputs. The twos-complement data word is clocked MSB first on falling clock edges into the serial-to-parallel converter, consistent with the serial protocols of popular DSP processors. The input clock can support data transfers up to 12.5 MHz. The falling edge of latch enable updates the internal DAC input register at the sample rate with the sixteen bits most recently clocked into the serial input register.

The AD766 operates over a  $\pm 5$  V to  $\pm 12$  V power supply range. The digital supplies,  $+V_L$  and  $-V_L$ , can be separated from the analog signal supplies,  $+V_S$  and  $-V_S$ , for reduced digital crosstalk. Separate analog and digital ground pins are also provided. An internal bandgap reference provides a precision voltage source to the output amp that is stable over temperature and time.

Power dissipation is typically 120 mW with  $\pm 5$  V supplies and 300 mW with  $\pm 12$  V. The AD766 is available in commercial (0°C to 70°C), industrial (-40°C to 85°C), and military (-55°C to 125°C) grades. Commercial and industrial grade parts are available in a 16-pin plastic DIP; military parts processed to MIL-STD-883B are packaged in a 16-pin ceramic DIP. See Analog Devices' Military Products Databook or current military data sheet for specifications for the military version.

## AD766 — SPECIFICATIONS ( $T_{min}$ to $T_{max}$ , $\pm 5$ V supplies, $F_s = 500$ kSPS unless otherwise noted. No deglitchers or MSB trimming is used.)

		AD766J			AD766A		
Parameter	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			16			16	Bits
$\begin{aligned} & \text{DIGITAL INPUTS} \\ & V_{\text{IH}} \\ & V_{\text{IL}} \\ & I_{\text{IH}}, V_{\text{IH}} = V_{\text{L}} \\ & I_{\text{IL}}, V_{\text{IL}} = 0.4 \end{aligned}$	2.0		+V <sub>L</sub> 0.8 1.0 -10	2.0		+V <sub>L</sub> 0.8 1.0 -10	V V μΑ μΑ
SERIAL PORT TIMING Serial Clock Period (t <sub>CLK</sub> ) Serial Clock HI (t <sub>HI</sub> ) Serial Clock LO (t <sub>LO</sub> ) Data Valid (t <sub>DATA</sub> ) Data Setup (t <sub>S</sub> ) Data Hold (t <sub>H</sub> ) Clock-to-Latch-Enable (t <sub>CTLE</sub> ) Latch-Enable-to-Clock (t <sub>LETC</sub> ) Latch Enable HI (t <sub>LEHI</sub> ) Latch Enable LO (t <sub>LELO</sub> )	95 30 30 40 15 15 80 15 40			115 30 70 40 20 20 100 15 40 80			ns ns ns ns ns ns ns ns ns ns
ACCURACY <sup>1</sup> Gain Error Gain Drift Midscale Output Voltage Error Bipolar Zero Drift Differential Linearity Error Monotonicity		±2.0 ±25 ±30 ±4 ±0.001			±2.0 ±25 ±30 ±4 ±0.001		% of FSR ppm of FSR/°C mV ppm of FSR/°C % of FSR Bits
TOTAL HARMONIC DISTORTION $F_{OUT} = 1037 \text{ Hz}^1$ $0 \text{ dB}$ $-20 \text{ dB}$ $-60 \text{ dB}$ $F_{OUT} = 49.07 \text{ kHz}^2$		-88 -75 -37	-81 -65 -27		-88 -75 -37	-81 -65 -27	dB dB dB
0 dB -20 dB -60 dB		-77 -69 -25	-72 -66 -21		-77 -69 -25	-72 -66 -21	dB dB dB
SIGNAL-TO-NOISE RATIO <sup>3</sup> 20 Hz to 20 kHz ( $F_{OUT} = 1037 \text{ Hz}$ ) <sup>1</sup> 20 kHz to 250 kHz ( $F_{OUT} = 49.07 \text{ kHz}$ ) <sup>2</sup>	94 79	102 83		94 79	102 83		dB dB
SETTLING TIME (to ±0.0015% of FSR)  Voltage Output <sup>1</sup> 6 V Step 1 LSB Step Slew Rate Current Output 1 mA Step 10 Ω to 100 Ω Load 1 kΩ Load		1.5 1.0 9 350 350			1.5 1.0 9 350 350		μs μs V/μs ns ns
OUTPUT  Voltage Output Configuration <sup>1</sup> Bipolar Range Output Current Output Impedance Short Circuit Duration Current Output Configuration	±2.88	±3.0 ±8.0 0.1 efinite to Com	±3.12	±2.88	±3.0 ±8.0 0.1 efinite to Com	±3.12	V mA Ω
Bipolar Range Output Impedance (±30%)	±0.7	±1.0 1.7	±1.3	±0.7	±1.0 1.7	±1.3	mA kΩ
$\begin{array}{l} \mbox{POWER SUPPLY} \\ \mbox{Voltage: } +V_L \mbox{ and } +V_S \\ -V_L \mbox{ and } -V_S \\ \mbox{Current Case } 1^{1:} \mbox{ $V_S$ and } V_L = +5 \mbox{ $V$} & +I \\ -V_S \mbox{ and } -V_L = -5 \mbox{ $V$} & -I \\ \mbox{Case } 2: \mbox{ $V_S$ and } V_L = +12 \mbox{ $V$} & -I \\ \mbox{Case } 3^{4:} \mbox{ $V_S$ and } -V_L = -12 \mbox{ $V$} & -I \\ \mbox{Case } 3^{4:} \mbox{ $V_S$ and } -V_L = -12 \mbox{ $V$} & -I \\ \mbox{Power Dissipation: } V_S \mbox{ and } V_L = \pm 5 \mbox{ $V$} & -I \\ \mbox{ $V_S$ and } V_L = \pm 5 \mbox{ $V$} & -I \\ \mbox{ $V_S$ and } V_L = \pm 5 \mbox{ $V$} & -I \\ \mbox{ $V_S$ and } V_L = \pm 5  $	4.75 -13.2	12.0 -12.0 10.5 -14 12 -14 120 300	13.2 -4.75 15.0 -15.0	4.75 -13.2	12.0 -12.0 10.5 -14 12 -14 120 300	13.2 -4.75 15.0 -15.0	V V mA mA mA mA mA mA mW
$-V_{S} \text{ and } -V_{L} = -12 \text{ V}^{4}$		225			225		mW

Parameter	Min	AD766J Typ	Max	Min	AD766A Typ	Max	Units
TEMPERATURE RANGE							,
Specified	0		+70	-40		+85	°C
Storage	-60		+100	-60		+100	°C

#### NOTES

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

INDUCE CE CAMPACITE AND A CO
$V_L$ to DGND 0 to 13.2 V
$V_S$ to AGND
$-V_L$ to DGND
$-V_S$ to AGND $\hdots$
Digital Inputs to DGND $-0.3~V$ to $V_L$
AGND to DGND
Short Circuit Protection Indefinite Short to Ground
Soldering

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PIN DESIGNATIONS


Pin	Function	Description
1	$-V_s$	Analog Negative Power Supply
2	DGND	Digital Ground
3	$ m V_L$	Logic Positive Power Supply
4	NC	No Connection
5	CLK	Clock Input
6	LE	Latch Enable Input
7	DATA	Serial Data Input
8	$-\mathbf{V_L}$	Logic Negative Power Supply
9	$V_{OUT}$	Voltage Output
10	$R_{\mathrm{F}}$	Feedback Resistor
11	SJ	Summing Junction
12	AGND	Analog Ground
13	$I_{OUT}$	Current Output
14	MSB ADJ	MSB Adjustment Terminal
15	TRIM	MSB Trimming Potentiometer Terminal
16	V <sub>s</sub>	Analog Positive Power Supply

#### ORDERING GUIDE

Model	Temperature Range	Package Option*
AD766JN	0°C to +70°C	N-16
AD766AN	-40°C to +85°C	N-16
AD766SD/883B	−55°C to +125°C	D-16

<sup>\*</sup>N = Plastic DIP; D = Ceramic DIP. For outline information see Package Information section.

#### CONNECTION DIAGRAM



#### **ESD SENSITIVITY**

The AD766 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD766 has been classified as a Category 1 Device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges as high as 4000 volts readily accumulate on the human body and test equipment, and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam discharged to the destination socket before devices are removed. For further information on ESD precaution, refer to Analog Devices' ESD Prevention Manual.



<sup>&</sup>lt;sup>1</sup>For A grade only, voltage outputs are guaranteed only if  $+V_S \ge 7$  V and  $-V_S \le -7$  V.

<sup>&</sup>lt;sup>2</sup>Specified using external op amp, see Figure 3 for more details.

<sup>&</sup>lt;sup>3</sup>Tested at full-scale input.

For A grade only, power supplies must be symmetric, i.e.,  $V_s = |-V_s|$  and  $+V_L = |-V_L|$ . Each supply must independently meet this equality within  $\pm 5\%$ . All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

### **AD766**—Definition of Specifications

#### TOTAL HARMONIC DISTORTION

Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency. It is expressed in percent (%) or decibels (dB).

THD is a measure of the magnitude and distribution of integral linearity error and differential linearity error. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD should be specified for both large and small signal amplitudes.

#### SETTLING TIME

Settling Time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. It is the primary measure of dynamic performance.

#### BIPOLAR ZERO ERROR

Bipolar Zero Error or midscale error is the deviation of the actual analog output from the ideal output (0 V) when the 2s complement input code representing half scale (all 0s) is loaded in the input register.

#### **DIFFERENTIAL LINEARITY ERROR**

Differential Linearity Error is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1 LSB in the negative direction.

#### MONOTONICITY

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

#### SIGNAL-TO-NOISE RATIO

SNR is defined as the ratio of the fundamental to the square root of the sum of the squares for the values of all the nonfundamental, nonharmonic signals for a specified bandwidth. SNR is tested at full-scale input. The AD766 specifies SNR for 20 kHz and 250 kHz bandwidths.

#### FUNCTIONAL DESCRIPTION

Serial input data is clocked into the AD766's shift register by the falling edge of  $\overline{CLK}$ . Data is presumed to be in twoscomplement format with MSB (i.e., the sign bit) clocked in first. The shift register converts the most recently clocked-in 16 bits to a parallel word. The falling edge of the latch enable (LE) signal causes the most recent parallel word to be transferred to the internal DAC input latch. See Figure 2 for detailed serial port timing requirements.

The contents of the DAC input latch cause the 16-bit DAC to generate a corresponding current. This  $\pm 1$  mA current is available directly on the  $I_{\rm OUT}$  pin.

To use the internal op amp, connect  $I_{OUT}$  (Pin 13) directly to the summing junction pin, SJ (Pin 11) and connect the feedback resistor pin,  $R_F$  (Pin 10) to  $V_{OUT}$  (Pin 9). Note that the internal op amp is in the inverting configuration. Using the internal 3 k $\Omega$  feedback resistor, this op amp will produce  $\pm 3$  V outputs.

One advantage of external pins at each end of the feedback resistor is that it allows the user to implement a single pole active low-pass filter simply by adding a capacitor across these pins (Pins 10 and 13). The circuit can best be understood redrawn as shown in Figure 1.




Figure 1. Low-Pass Filter Using External Capacitor

The frequency response from this filter will be

$$\frac{V_{OUT}(s)}{I_{OUT}} = \frac{-R_F}{R_F \cdot C \cdot s + 1}$$

where  $R_F$  is 3 k $\Omega$  (±20%).




Figure 2. AD766 Serial Input Timing

## **Analog Circuit Considerations—AD766**

For applications requiring broader bandwidths and/or even lower noise than that afforded by the AD766's internal op amp, an external op amp can easily by used in its place.  $I_{\rm OUT}$  (Pin 13) drives the negative (inverting) input terminal of the external op amp, and its external voltage output is connected to the feedback resistor pin,  $R_{\rm F}$  (Pin 10). To insure that the AD766's unused internal op amp remains in a closed-loop configuration,  $V_{\rm OUT}$  (Pin 9) should be tied to the summing junction pin, SJ (Pin 11).

As an example, Figure 3 shows the AD766 using the AD744 op amp as an external current-to-voltage converter. In this inverting configuration, the AD744 will provide the same  $\pm 3$  V output as the internal op amp would have. Other recommended amplifiers include the AD845 and AD846. Note that a single pole of lowpass filtering could also be attained with this circuit simply by adding a capacitor in parallel with the feedback resistor as just shown in Figure 1.




Figure 3. External Op Amp Connections

Residual DAC differential linearity error around midscale can be externally trimmed out, improving THD beyond the AD766's guaranteed tested specifications. This error is most significant with low-amplitude signals because the ratio of the midscale linearity error to the signal amplitude is greatest in this case, thereby increasing THD. The MSB adjust circuitry shown in Figure 4 can be used for improving THD with low-level signals. Otherwise, the AD766 will operate to its specifications with MSB ADJ (Pin 14) and TRIM (Pin 15) unconnected.




Figure 4. Optional MSB Adjustment Circuit

## ANALOG CIRCUIT CONSIDERATIONS GROUNDING RECOMMENDATIONS

The AD766 has two ground pins, designated AGND (analog ground) and DGND (digital ground). The analog ground pin is the "high-quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.

The digital ground pin returns ground current from the digital logic portions of the AD766 circuitry. This pin should be connected to the digital common point in the system.

As illustrated in Figure 5, the analog and digital grounds should be connected together at one point in the system.




Figure 5. Recommended Circuit Schematic

#### POWER SUPPLIES AND DECOUPLING

The AD766 has four power supply input pins.  $\pm V_S$  provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The  $\pm V_S$  supplies are designed to operate from  $\pm 5$  V to  $\pm 12$  V.

The  $\pm V_L$  supplies operate the digital portions of the chip, including the input shift register and the input latching circuitry. The  $\pm V_L$  supplies are also designed to operate from  $\pm 5$  V to  $\pm 12$  V. To assure freedom from latch-up,  $-V_L$  should never go more negative than  $-V_S$ .

Special restrictions on power supplies apply to extended-temperature range versions of the AD766 that do not apply to the commercial AD766J. First, supplies must be symmetric. That is,  $+V_S = |-V_S|$  and  $+V_L = |-V_L|$ . Each supply must independently meet this equality within  $\pm 5\%$ . Since we require that  $-V_S \leq -V_L$  to guarantee latch-up immunity, this symmetry principle implies that the positive analog supply must be greater than or equal to the positive digital supply, i.e.,  $V_S \geq V_L$  for extended-temperature range parts. In other words, the digital supply range must be inside the analog supply range. Second, the internal op amp's performance in generating voltage outputs is only guaranteed if  $+V_S \geq 7$  V (and  $-V_S \leq -7$  V, by the symmetry principle). These constraints do not apply to the AD7661.

Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as the common points. The logic supplies,  $\pm V_L$ , should be decoupled to digital common; and the analog supplies,  $\pm V_S$ , should be decoupled to analog common.

The use of four separate power supplies will reduce feedthrough from the digital portion of the system to the linear portions of the system, thus contributing to the performance as tested. However, four separate voltage supplies are not necessary for good circuit performance. For example, Figure 6 illustrates a system where only a single positive and a single negative supply are available. In this case, the positive logic and positive analog supplies may both be connected to the single positive supply. The negative logic and negative analog supplies may both be connected to the single negative supply. Performance would benefit from a measure of isolation between the supplies introduced by using simple low-pass filters in the individual power supply leads.




Figure 6. Alternate Recommended Schematic




Figure 7. Power Dissipation vs. Clock Frequency

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than 1% ripple be incorporated into the design of any system using these devices.

## MEASUREMENT OF TOTAL HARMONIC DISTORTION

The THD specification of a DSP DAC represents the amount of undesirable signal produced during reconstruction of a digital

waveform. To account for the variety of operating conditions in signal processing applications, the DAC is tested at two output frequencies and at three signal levels over the full operating temperature ranges.

A block diagram of the test setup is shown in Figure 8. In this test setup, a digital data stream, representing a 0 dB, -20 dB or -60 dB sine wave is sent to the device under test. The frequencies used are 1037 Hz and 49.07 kHz. Input data is latched into the AD766 at 500 kSPS. The AD766 under test produces an analog output signal using the on-board op amp for 1 kHz and an external op amp for 50 kHz.

The automatic test equipment digitizes the output test waveform, and then an FFT to 250 kHz is performed on the results of the test. Based on the first 9 harmonics of the fundamental 1037 Hz and the first 3 harmonics of the 49.07 kHz output waves, the total harmonic distortion of the device is calculated. Neither a deglitcher nor an MSB trim is used during the THD test.

The circuit design, layout and manufacturing techniques employed in the production of the AD766 result in excellent THD performance. Figure 9 shows the typical unadjusted THD performance of the AD766 for various amplitudes of 1 kHz and 50 kHz sine waves. As can be seen, the AD766 offers excellent performance even at amplitudes as low as -60 dB. Figure 10 illustrates the typical THD versus frequency performance from the internal amplifier for a filtered AD766 output. At frequencies greater than approximately 30 kHz, depending on the low-pass filter used, an improvement in THD of 3–4 dB over the performance shown in the figure can be achieved. Figure 11 illustrates the consistent THD performance of the AD766 over temperature.





Figure 9. Typical Unadjusted THD






Figure 10. Typical THD vs. Frequency




Figure 11. THD vs. Temperature

## INTERFACING THE AD766 TO DIGITAL SIGNAL PROCESSORS

The AD766 is specifically designed to easily interface to several popular digital signal processors (DSP) without any additional logic. Such an interface reduces the possibility of interface problems and improves system reliability by minimizing component count.

#### AD766 TO ADSP-2101

The ADSP-2101 incorporates two complete serial ports which can be directly interfaced to the AD766 as shown in Figure 12. The SCLK, TFS and DT outputs of the ADSP-2101 are connected directly to the  $\overline{\text{CLK}}$ , LE and DATA inputs of the AD766, respectively. SCLK is internally generated and can be programmed to operate from 94 Hz to 6.25 MHz. Data (DT) is valid on the falling edge of SCLK. After 16 bits have been transmitted, the falling edge of TFS updates the AD766's data latch. Using both serial ports of the ADSP-2101, two AD766's can be directly interfaced with no additional hardware.

#### AD766 TO TMS320C25

Figure 13 shows the zero-chip interface to the TMS320C25. The interface to other TMS320C2X processors is similar. Note that the C25 should be run in continuous mode. The C25's frame synch signal (FSX) will be asserted at the beginning of each 16-bit word but will actually latch in the previous word.




Figure 12. AD766 to ADSP-2101/ADSP-2102/ ADSP-2105/ADSP-2111




Figure 13. AD766 to TMS320C25

The CLKS, FSX and DX outputs of the TMS320C25 are connected to the  $\overline{\text{CLK}}$ , LE and DATA inputs of the AD766, respectively. Data (DX) is valid on the falling edge of CLKX. The maximum serial clock rate of the TMS320C25 is 5 MHz.

#### AD766 TO DSP56000/56001

Figure 14 shows the zero-chip interface to the DSP56000/ 56001. The SSI of the 56000/56001 allows serial clock rates up to fosc/4. SCK, SC2 and STD can be directly connected to the  $\overline{\text{CLK}}$ , LE and DATA inputs of the AD766. The CRA control register of the 56000 allows SCK to be internally generated and software configurable to various divisions of the master clock frequency. The data (STD) is valid on the falling edge of SCK.




Figure 14. AD766 to DSP56000/DSP56001



# Microprocessor-Compatible 12-Bit D/A Converter

**AD767\*** 

#### **FEATURES**

Complete 12-Bit D/A Function
On-Chip Output Amplifier
High Stability Buried Zener Reference
Fast 40ns Write Pulse
0.3" Skinny DIP and PLCC Packages
Single Chip Construction
Monotonicity Guaranteed Over Temperature
Settling Time: 3µs max to 1/2LSB
Guaranteed for Operation with ±12V or ±15V
Supplies
TTL/5V CMOS Compatible Logic Inputs
MIL-STD-883 Compliant Versions Available

#### PRODUCT DESCRIPTION


The AD767 is a complete voltage output 12-bit digital-to-analog converter including a high stability buried Zener reference and input latch on a single chip. The converter uses 12 precision high-speed bipolar current steering switches and a laser-trimmed thin-film resistor network to provide high accuracy.

Microprocessor compatibility is achieved by the on-chip latch. The design of the input latch allows direct interface to 12-bit buses. The latch responds to strobe pulses as short as 40ns, allowing use with the fastest available microprocessors.

The functional completeness and high performance of the AD767 result from a combination of advanced switch design, high-speed bipolar manufacturing process, and the proven laser wafer-trimming (LWT) technology.

The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and temperature drift characteristics comparable to the best discrete reference diodes. The laser trimming process which provides the excellent linearity is also used to trim the absolute value of the reference as well as its temperature coefficient. The AD767 is thus well suited for wide temperature range performance with  $\pm\,1/2$ LSB maximum linearity error and guaranteed monotonicity over the full temperature range. Typical full-scale gain T.C. is  $5\,\mathrm{ppm}/^{\circ}\mathrm{C}$ .

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. The AD767 is a complete voltage output DAC with voltage reference and digital latches on a single IC chip.
- The input latch responds to write pulse widths as short as 40ns assuring direct interface with the industry's fastest microprocessors.
- The internal buried Zener reference is laser-trimmed to 10.00 volts with a ± 1% maximum error. The reference voltage is also available for external application.
- 4. The gain setting and bipolar offset resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser trimmed for minimum full-scale and bipolar offset errors.
- The precision high-speed current steering switches and on-board high-speed output amplifier settle within 1/2LSB for a 10V full-scale transition in 3.0µs when properly compensated.
- The AD767 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD767/883B data sheet for detailed specifications.

<sup>\*</sup>Protected by Patent Numbers 3,803,590; 3,890,611; 3,932,863; 3,978,473; 4,020,486; and others pending.

ΔΠ767 — SPECIFICATIONS (T.=+25°C. ±15 volt power supplies, Unipolar Mode, unless otherwise noted.)

Model		AD767I/A/S1		c, ±15 volt power supplies,  AD767K/B		AD767A <sup>2</sup> Chips			1	
Model	Min	Тур	Max	Min	Тур	Max	Min	Typ	Max	Units
	1				-75			-75		+
DIGITAL INPUTS	1			1						<b>.</b>
Resolution			12	l		12			12	Bits
Logic Levels (TTL Compatible, $T_{min} - T_{max}$ )				l						
V <sub>IH</sub> (Logic "1")	+2.0		+5.5	+2.0		+5.5	+2.0		+5.5	V
V <sub>IL</sub> (Logic, "0") J, K, A, B	0		+0.8	0		+0.8	0		+0.8	V
V <sub>IL</sub> (Logic "0") S	0		+0.7	1						į v
$I_{IH}(V_{IH}=5.5V)$	į .	3	10	1	3	10		3	10	μA
$I_{IL}(V_{IL}=0.8V)$		1	5	1	1	5		1	5	μА
FRANSFER CHARACTERISTICS										
ACCURACY				l						1
Linearity Error @ + 25°C		± 1/2	±1	l	± 1/8	± 1/2	1	± 1/2	±1	LSB
$T_A = T_{min}$ to $T_{max}$	İ	± 1/2	±1	1	± 1/4	±1/2		± 1/2	±1	LSB
Differential Linearity Error @ + 25°C	}	± 1/2	±1	1	± 1/4	±1	1	± 1/2	±1	LSB
				M	nicity Gua		Manas	onicity Gu	-	LSB
$T_A = T_{min}$ to $T_{max}$	Monote	onicity Gua		Monou	•		Monot	•		% of FSR <sup>5</sup>
Gain Error <sup>4</sup>		±0.1	±0.2	1	±0.1	±0.2		± 0.1	±0.2	
Unipolar Offset Error <sup>4</sup>		± 1	±2	i	± 1	±2		±1	±2	LSB
Bipolar Zero Error <sup>4</sup>	1	±0.05	±0.1		±0.05	±0.1		±0.05	±0.1	% of FSR
DRIFT				1						1
$GainT_A = 25$ °C to $T_{min}$ or $T_{max}$	İ	± 5	± 30	Į.	± 5	± 15		± 5	± 30	ppm of FSR/°C
Unipolar Offset $T_A = 25^{\circ}C$ to $T_{min}$ or $T_{max}$	į	± l	±3	1	$\pm 1$	±3		± 1	± 3	ppm of FSR/°C
Bipolar Zero $T_A = 25^{\circ}C$ to $T_{min}$ or $T_{max}$	}	± 5	±10	ĺ		±10		± 5	±10	ppm of FSR/°C
CONVERSION SPEED	<del>                                     </del>									†
Settling Time to ± 0.01% of FSR for	į.						1			
FSR change ( $2k\Omega \parallel 500pF \text{ load}$ )							}			4
	ì			l	3	4		3	4	
with 10kΩ Feedback	l	3	4	!						μs
with 5kΩ Feedback	1	2	3	<b>!</b>	2	3	ĺ	2	3	μs
For LSB Change	1	1		1	1		1	1		μs
Slew Rate	10			10			10			V/µs
ANALOG OUTPUT										
Ranges <sup>6</sup>	i	$\pm 2.5, \pm 5,$	± 10,	1 ±	$2.5, \pm 5, \pm$	10,	ł	$\pm 2.5, \pm 5,$	± 10,	v
•		+5, +10		+	5, +10		1	+5, +10		1
Output Current	± 5	,		±5			±5	,		mA
Output Impedance (dc)		0.05			0.05			0.05		Ω
Short-Circuit Current	1	0.05	40	l	0.05	40		0.05	40	mA
	<b></b>			ļ			<b></b>			
REFERENCE OUTPUT	9.90	10.00	10.10	9.90	10.00	10.10	9.90	10.00	10.10	v
External Current	0.1	1.0		0.1	1.0		0.1	1.0		mA
POWER SUPPLY SENSITIVITY										
$V_{CC} = +11.4 \text{ to } +16.5 \text{V dc}$		5	10	l	5	10	1	5	10	ppm of FS/%
$V_{EE} = -11.4 \text{ to } -16.5 \text{V dc}$	1	5	10		5	10	١.	5	10	ppm of FS/%
POWER SUPPLY REQUIREMENTS										1
Rated Voltages	1	± 12, ± 15			12, ±15		l	±12, ±15		l v
Range <sup>6</sup>	±11.4	- 10, - 13	± 16.5	±11.4	, -10	±16.5	±11.4		±16.5	ľ
	±11.4		± 10.5	111.4		± 10.5	111.7		± 10.5	1 '
Supply Current	1			l	•		l		••	
+ 11.4 to + 16.5V dc	1	9	13	1	9	13	1	9	13	mA.
- 11.4 to - 16.5V dc		18	23	ł	18	23	1	18	23	mA
Total Power Consumption		400	600		400	600	L	400	600	mW
TEMPERATURE RANGE										
J/K	0		+ 70	0		+70	j			l °C
A/B	- 25		+ 85	- 25		+ 85	- 25		+ 85	°C
S	-55		+ 125	-55		+ 125	-		. 05	l °c
				-55		+ 125	ł			℃
Operating	-55		+ 125						. 125	
Storage (All Grades)	-65		+ 125	- 65		+ 125	-65		+ 125	1 ℃

Specifications shown in boldface are tested on all production units at final electrical test (except per Notes 1 and 2). Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

NOTES 'AD767 "S" specifications shown for information only. Consult Analog Devices Military Databook or contact factory for a controlled <sup>1</sup>AD/0. To specifications shown to many specifications shown to specification sheet.

<sup>2</sup>AD767A Chips specifications are tested at +25°C and, when in boldface, at +85°C. They are typical at -25°C.

<sup>3</sup>The digital input specifications are 100% tested at +25°C, and guaranteed but not tested over the full temperature range.

<sup>&</sup>lt;sup>4</sup>Adjustable to zero.

Figs. means "Full-Scale Range" and is 20V for  $\pm$  10V range and 10V for the  $\pm$  5V range.

6A minimum power supply of  $\pm$  12.5V is required for a  $\pm$  10V full-scale output and  $\pm$  11.4V is required for all other voltage ranges.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*


$V_{CC}$ to Power Ground
$V_{EE}$ to Power Ground
Digital Inputs (Pins 11, 13–24)
to Power Ground $\dots \dots \dots \dots \dots -1.0V$ to $+7.0V$
Ref In to Reference Ground $\pm$ 12V
Bipolar Offset to Reference Ground $\pm 12V$
10V Span R to Reference Ground $\pm$ 12V
20V Span R to Reference Ground ± 24V

#### 

\* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### TIMING SPECIFICATIONS

(All Models,  $T_A = 25$ °C,  $V_{CC} = +12V$  or +15V,  $V_{EE} = -12V$  or -15V)




Symbol	Parameter	Min	Тур	Max	
t <sub>DS</sub>	Data Valid to End of CS	40	_	_	ns
	$(-25^{\circ}\text{C to} + 85^{\circ}\text{C})$	60	_	_	ns
	(−55°C to +125°C)	90	_	_	ns
t <sub>DH</sub>	Data Hold Time	10	_	_	ns
	(-25°C to +85°C)	10	_	_	ns
	(−55°C to +125°C)	20	_	-	ns
t <sub>CS</sub>	CS Pulse Width	40	_	_	ns
	(-25°C to +85°C)	60	_	_	ns
	(−55°C to +125°C)	90	_	_	ns
t <sub>SETT</sub>	Output Voltage Settling Time*	-	2	4	μs

<sup>\*</sup> $t_{SETT}$  is measured referenced to the leading edge of  $t_{CS}$ . If  $t_{CS}$ > $t_{DS}$ , then  $t_{SETT}$  is measured referenced to the beginning of Data Valid.

#### **PIN CONFIGURATION**

Vour 9 16 DB3 -Vεε 10 15 DB2 CS 11 14 DB1 DGND 12 13 DB0 (LSB)	REF IN 7 (Not to Scale) 1:	REF OUT 6 AD767 19 I	BIP OFF 4 21 DB8 AGND 5 20 DB7	SUM JCT. 3 22 DB9	10V SPAN 2 23 DB10	20V SPAN 1 • 24 DB11
--	----------------------------	----------------------	--------------------------------	-------------------	--------------------	----------------------

DIP



#### **ORDERING GUIDE**

Model <sup>1</sup>	Package Option <sup>2</sup>	Temperature Range °C	Linearity Error Max T <sub>min</sub> – T <sub>max</sub>	Gain T.C. Max ppm/°C
AD767JN	Plastic DIP (N-24)	0 to +70	± 1LSB	30
AD767JP	PLCC (P-28A)	0 to +70	±1LSB	30
AD767KN	Plastic DIP (N-24)	0  to  + 70	± 1/2LSB	15
AD767KP	PLCC(P-28A)	0  to  + 70	± 1/2LSB	15
AD767AD	Ceramic DIP (D-24A)	-25  to  + 85	±1LSB	30
AD767BD	Ceramic DIP (D-24A)	-25  to  +85	± 1/2LSB	15
AD767SD/	ł			
883B	Ceramic DIP (D-24A)	-55  to  + 125	Note 2	Note 2
AD767A		İ	]	
Chips	N/A	-25  to  +85	±1LSB	30

NOTES

<sup>&</sup>lt;sup>1</sup>D = Ceramic DIP; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

<sup>&</sup>lt;sup>2</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD767/883B data sheet.

### **AD767** — Analog Circuit Details

## THE AD767 OFFERS TRUE 12-BIT PERFORMANCE OVER THE FULL TEMPERATURE RANGE

LINEARITY ERROR: Analog Devices defines linearity error as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. – ILSB) for any bit combination. This is also referred to as relative accuracy. The AD767 is laser trimmed to typically maintain linearity errors at less than  $\pm 1/8$ LSB for the K and B versions and  $\pm 1/2$ LSB for the J, A and S versions. Linearity over temperature is also held to  $\pm 1/2$ LSB (K/B) or  $\pm 1$ LSB (J/A/S).

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD767 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 1LSB both at  $+25^{\circ}$ C as well as over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full-scale output, a change of 1LSB in digital input code should result in a 2.44mV change in the analog output (1LSB =  $10V \times 1/4096 = 2.44$ mV). If in actual use, however, a 1LSB change in the input code results in a change of only 0.61mV (1/4LSB) in analog output, the differential nonlinearity error would be -1.83mV, or -3/4LSB.

GAIN ERROR: DAC gain error is a measure of the difference between an ideal DAC and the actual device's output span. All grades of the AD767 have a maximum gain error of 0.2% FS. However, if this is not sufficient, the error can easily be adjusted to zero (see Figures 2 and 3).

UNIPOLAR OFFSET ERROR: Unipolar offset error is a combination of the offset errors of the voltage-mode DAC and the output amplifier and is measured when the AD767 is configured for unipolar outputs. It is present for all codes and is measured with all "08" in the DAC latches. This is easily adjustable to zero when required.

BIPOLAR ZERO ERROR: Bipolar zero errors result from errors produced by the DAC and output amplifier when the AD767 is configured for bipolar output. Again, as with unipolar offset and gain errors, this is easily adjusted to zero when required.

#### ANALOG CIRCUIT CONNECTIONS

Internal scaling resistors provided in the AD767 may be connected to produce bipolar output voltage ranges of  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5$ V or unipolar output voltage ranges of 0 to +5V or 0 to +10V.

Gain and offset drift are minimized in the AD767 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table I.




Figure 1. Output Amplifier Voltage Range Scaling Circuit

#### UNIPOLAR CONFIGURATION (Figure 2)

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar offset terminal, Pin 4, should be grounded if not used for trimming.

#### STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB=2.44mV). In most cases this trim is not needed, and Pin 4 should be connected to Pin 5.

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $100\Omega$  gain trimmer R2 until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.)




Figure 2. 0 to +10V Unipolar Voltage Output

Output	Digital	Connect	Connect	Connect	Connect
Range	Input Codes	Pin 9 to	Pin 1 to	Pin 2 to	Pin 4 to
±10V	Offset Binary	1	9	NC	6 (through 50Ω fixed or 100Ω trim resistor) 6 (through 50Ω fixed or 100Ω trim resistor) 6 (through 50Ω fixed or 100Ω trim resistor) 5 (or optional trim – See Figure 2) 5 (or optional trim – See Figure 2)
±5V	Offset Binary	1 and 2	2 and 9	1 and 9	
±2.5V	Offset Binary	2	3	9	
0 to +10V	Straight Binary	1 and 2	2 and 9	1 and 9	
0 to +5V	Straight Binary	2	3	9	

Table I. Output Voltage Range Connections

#### **BIPOLAR CONFIGURATION (Figure 3)**

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1s).

#### STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust  $100\Omega$  trimmer R1 to give -5.000 volts output.

#### STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust  $100\Omega$  gain trimmer R2 to give a reading of +4.9976 volts.

#### STEP III . . . BIPOLAR ZERO ADJUST (Optional)

the MSB ON, all other bits OFF, and readjust R1 for zero volts output.




Figure 3. ±5V Bipolar Voltage Output

#### INTERNAL/EXTERNAL REFERENCE USE

The AD767 has an internal low-noise buried Zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high-speed DAC and will give long-term stability equal or superior to the best discrete Zener reference diodes. The performance of the AD767 is specified with the internal reference driving the DAC since all trimming and testing (especially for full-scale error and bipolar offset) is done in this configuration.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5mA to Ref In and 1.0mA to Bipolar Offset).

The AD767 reference output should be buffered with an external op amp if it is required to supply more than 0.1mA output current. The reference is typically trimmed to  $\pm 0.2\%$ , then tested and guaranteed to  $\pm 1.0\%$  max error. The temperature coefficient is comparable to that of the full-scale TC for a particular grade.

If an external reference is used (10.000V, for example), additional trim range must be provided, since the internal reference has a tolerance of  $\pm$  1%, and the AD767 full-scale and bipolar offset are both trimmed with the internal reference. The gain and offset trim resistors give about  $\pm$  0.25% adjustment range, which is sufficient for the AD767 when used with the internal reference.

It is also possible to use external references other than 10 volts. The recommended range of reference voltage is from +8 to +10.5 volts, which allows both 8.192V and 10.24V ranges to be used. The AD767 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range in a particular application, a CMOS multiplying DAC is a better choice.

Reduced values of reference voltage will also permit the  $\pm 12$  volt  $\pm 5\%$  power supply requirement to be relaxed to  $\pm 12$  volts  $\pm 10\%$ .

It is not recommended that the AD767 be used with external feedback resistors to modify the scale factor. The internal resistors are trimmed to ratio-match and temperature-track the other resistors on the chip, even though their absolute tolerances are  $\pm 20\%$ , and absolute temperature coefficients are approximately  $-50\text{ppm}^{\circ}\text{C}$ . If external resistors are used, a wide trim range ( $\pm 20\%$ ) will be needed and temperature drift will be increased to reflect the mismatch between the temperature coefficients of the internal and external resistors.

Small resistors may be added to the feedback resistors in order to accomplish small modifications in the scaling. For example, if a 10.24V full scale is desired, a 140 $\Omega$  1% low-TC metal-film resistor can be added in series with the internal (nominal) 5k feedback resistor, and the gain trim potentiometer (between Pins 6 and 7) should be increased to  $200\Omega$ . In the bipolar mode, increase the value of the bipolar offset trim potentiometer also to  $200\Omega$ .




Figure 4. Using the AD767 with the AD588 High Precision Reference

## USING THE AD767 WITH THE AD588 HIGH PRECISION VOLTAGE REFERENCE

The AD767 is specified for gain drift from 15ppm/°C to 30ppm/°C (depending on grade) using its internal 10 volt reference. Since the internal reference contributes the majority of this drift, an external high-precision voltage reference will greatly improve performance over temperature. As shown in Figure 4, the 10 volt output from the AD588 is used as the reference. With a 1.5ppm/°C output voltage drift the AD588 contributes less than 1/2LSB gain drift when used with the AD767 over the industrial temperature range. Using this combination may result in apparent increases in full-scale error due to the differences between the internal reference by which the device is laser trimmed and the external reference with which the device is actually applied. The AD767 internal reference is specified to be 10 volts ± 100mV whereas the AD588 is specified as 10 volts  $\pm 1 \text{mV}$ . This may result in up to 101mV of apparent full-scale error beyond the  $\pm 25$ mV specified AD767 gain error. The 500 $\Omega$  potentiometer in series with the reference input allows adequate trim range to null this error.

#### **GROUNDING RULES**

The AD767 brings out separate analog and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths.

The analog ground at Pin 5 is the ground point for the output amplifier and is thus the "high quality" ground for the AD767; it should be connected directly to the analog reference point of the system. The power ground at Pin 12 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200mV, this noise may feed through the converter, thus some caution will be required in applying these grounds.

It is also important to apply decoupling capacitors properly on the power supplies for the AD767. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD767 to the analog ground pin of the AD767. Any load driven by the output amplifier should also be referred to the analog ground pin.

#### **OPTIMIZING SETTLING TIME**

The dynamic performance of the AD767's output amplifier can be optimized by adding a small (20pF) capacitor across the feedback resistor. Figure 5 shows the improvement in both large-signal and small-signal settling for the 10V range. In Figure 5a, the top trace shows the data inputs (DB11-DB0 tied together), the second trace shows the CS pulse, and the lower two traces show the analog outputs for  $C_F = 0$  and 20pF respectively.




Figure 5a. Large Scale Settling

Figures 5b and 5c show the settling time for the transition from all bits on to all bits off. Note that the settling time to  $\pm 1/2LSB$  for the 10V step is improved from 2.4 microseconds to 1.6 microseconds by the addition of the 20pF capacitor.




Figure 5b. Fine-Scale Settling,  $C_F = 0pF$ 




Figure 5c. Fine-Scale Settling,  $C_F = 20pF$ 

Figures 5d and 5e show the settling time for the transition from all bits off to all bits on. The improvement in settling time gained by adding  $C_C = 20 \mathrm{pF}$  is similar.




Figure 5d. Fine-Scale Settling,  $C_F = 0pF$ 




Figure 5e. Fine-Scale Settling, C<sub>F</sub> = 20pF

## **Applications**—AD767

#### DIGITAL INPUT CONSIDERATIONS

The threshold of the digital input circuitry is set at 1.4 volts and does not change with supply voltage. Thus the AD767 digital interface may be driven with any of the popular types of 5 volt logic.

A good engineering practice is to connect unused inputs to power ground to improve noise immunity. Unconnected data and control inputs will float to logic 0 if left open.

The low digital input current of the AD767 eliminates the need for buffer/drivers required by many monolithic converters using bipolar technology. A single low-power Schottky gate, for example, will drive several AD767s when connected to a common bus.

#### INPUT CODING

The AD767 uses positive-true binary input coding. Logic "1" is represented by an input voltage greater than 2.0V, and logic "0" is defined as an input voltage less than 0.8V.

Unipolar coding is straight binary, where all zeroes (000<sub>H</sub>) on the data inputs yields a zero analog output and all ones (FFF<sub>H</sub>) yields an analog output 1LSB below full scale.

Bipolar coding is offset binary, where an input code of 000<sub>H</sub> yields a minus full-scale output, an input of FFF<sub>H</sub> yields an output 1LSB below positive full scale, and zero occurs for an input code with only the MSB on (800<sub>H</sub>).

The AD767 can be used with twos complement input coding if an inverter is used on the MSB (DB11).

#### MICROPROCESSOR INTERFACE

The AD767, with its 40ns minimum  $\overline{CS}$  pulse width, may be easily interfaced to any of today's high-speed microprocessors. The 12-bit single buffered input register will accept 12-bit parallel data from processors such as the 68000, 8086, TMS320 series, and the Analog Devices ADSP-2100. Several illustrative examples follow.

#### 68000 - AD767 INTERFACE

Figure 6 illustrates the AD767 interface to a 68000 microprocessor. An active low decoded address is OR'ed with the processor's  $R\overline{W}$  signal to provide  $\overline{CS}$  and latch data into the AD767. Later in the bus cycle the processor issues the upper  $(\overline{UDS})$  and lower  $(\overline{LDS})$  data strobes which are gated with the decoded address to provide  $\overline{DTACK}$  and terminate the bus cycle. As shown, this interface will support a 12.5MHz 68000 system.




Figure 6. 68000 - AD767 Interface

#### 8086 - AD767 INTERFACE

Interfacing the AD767 to the 8086 16-bit microprocessor requires a minimal amount of external components. A 10MHz 8086, for example, generates a 165ns low write pulse which may be gated

with a decoded address to provide  $\overline{CS}$  for the AD767. As  $\overline{WR}$  returns high valid data is latched into the DAC. See Figure 7.




Figure 7. 8086 – AD767 Interface

#### TMS32010 - AD767 INTERFACE

The high-speed digital interface of the AD767 facilitates its use with the TMS32010 microprocessor at speeds up to 20MHz. In the three multiplexed LSBs of the address bus, PA2 – PA0 are decoded as a port address and OR'ed with the low write enable to generate  $\overline{\text{CS}}$  for the DAC. A simple OUT xx,y instruction will output the data word stored in memory location xx to any one of eight port locations y.




Figure 8. TMS32010 - AD767 Interface

#### TMS32020 - AD767 INTERFACE

Interfacing the AD767 to the TMS32020 microprocessor is easily achieved by using the TMS32020 I/O port capability. The  $\overline{\text{IS}}$  signal distinguishes the I/O address space from the local program/data memory space and is used to enable a 74LS138 decoder. The decoded port address is then gated with the  $R/\overline{W}$  and  $\overline{\text{STRB}}$  signals to provide the AD767  $\overline{\text{CS}}$ .





Figure 9. TMS32020 - AD767 Interface

#### ADSP-2100 - AD767 INTERFACE

The ADSP-2100 single chip DSP processor may be interfaced to the AD767 as shown in Figure 10. With a clock frequency of 32MHz, and instruction execution in a single 125ns cycle, the processor will support the AD767 interface with a single wait state.



\*LINEAR CIRCUITRY
OMITTED FOR CLARITY

Figure 10. ADSP-2100 - AD767 Interface

At the beginning of the data memory access cycle the processor provides a 14-bit address on the DMA bus. The DMS signal is then asserted enabling a LOW address decode. Valid data is now placed on the data bus and DMWR is issued. DMWR is OR'ed with the LOW address decode to generate the AD767

The LOW decoded address is also gated with the  $\overline{\mathbb{Q}}$  output of a D flip-flop to hold DMACK (Data Memory Acknowledge)

LOW. This forces the processor into a wait state and extends the AD767  $\overline{CS}$  by 1 clock cycle. The rising edge of CLKOUT latches  $\overline{Q}$  HIGH bringing DMACK HIGH. The cycle is now complete.

#### TMS320C25 - AD767 INTERFACE

Figure 11 illustrates the AD767 interface to a TMS320C25 digital signal processor. Due to the high-speed capability of the processor (40MHz), a single wait state is required and is easily generated using MSC. A 20MHz TMS320C25 however, does not require wait states and should be interfaced using the circuit shown in Figure 9.




Figure 11. TMS320C25 - AD767 Interface



# High Accuracy, 18-Bit Digital-to-Analog Converter

AD1139

FEATURES
18-Bit Resolution
Low Nonlinearity

Differential: ±1/2LSB max Integral: ±1/2LSB max

**High Stability** 

Differential TC: ±1ppm/°C max Integral TC: ±1/2ppm/°C max

Gain TC (with Reference): ±4ppm/°C max

**Fast Settling** 

Full Scale: 40 µs to ± 0.00019%

LSB: 6μs to ±0.00019%

Small Hermetic 32-Lead Triple DIP Package

**Low Cost** 

#### **APPLICATIONS**

Automatic Test Equipment Scientific Instrumentation Beam Positioners Digital Audio

#### GENERAL DESCRIPTION

The AD1139 is the first DAC offering 18-bit resolution (1 part in 262,144) and true 18-bit accuracy in a component size hybrid package. A proprietary bit switching technique provides high accuracy, speed and stability without compromising small size or low cost.


The AD1139 is a complete DAC with precision internal reference, latched data inputs and a quality output voltage amplifier. The analog output voltage ranges are pin programmable to +5V, +10V,  $\pm5V$  and  $\pm10V$ . Current output is also provided for use with external amplifiers. The internal precision -10V reference has a low  $\pm3ppm/^{\circ}C$  maximum temperature coefficient and is available for ratiometric applications.

The AD1139K is a true 18-bit accurate DAC with  $\pm$  1/2LSB maximum differential and integral nonlinearity. The differential and integral nonlinearity temperature stability is guaranteed at  $\pm$  1ppm/°C maximum and  $\pm$  1/2ppm/°C maximum, respectively.

The AD1139 settles to within  $\pm 1/2$ LSB at 18 bits ( $\pm 0.00019\%$ ) in 40 $\mu$ s for a full-scale step (10V). The glitch energy is a low 400mV  $\times$  500ns for a major carry, and wideband output noise is only 15 $\mu$ V.

The AD1139 operates from  $\pm$  15V dc and  $\pm$  5V dc power supplies. Digital inputs are 5V CMOS compatible with binary input coding for unipolar output ranges and offset binary coding for bipolar ranges.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS


- 1. Eighteen-bit resolution with  $\pm 1/2LSB$  maximum differential and integral nonlinearity in a hermetic 32-lead triple DIP package.
- Complete DAC with internal reference, stable low-noise output amplifier, latched DAC inputs, reference output and internal application resistors for programmable output voltage ranges.
- Temperature compensated internal precision reference with ± 0.1% maximum initial accuracy and ± 3ppm/°C maximum tempco.
- Four pin programmable output voltage ranges (+5V, +10V, ±5V, ±10V) and current output available (-1mA, ±0.5mA).
- The 18-bit parallel input latch assists in microprocessor interface.
- Accurate measurements of the DAC's output are unusually simple since the AD1139 does not suffer from code dependent ground current errors.
- 7. True analog output remote sense capability.

# AD1139—SPECIFICATIONS (typical @ +25°C and rated supplies unless otherwise specified.)

Model	AD1139J	AD1139K
RESOLUTION	18 Bits	*
ACCURACY		
Differential Nonlinearity	± 1LSB max	± 1/2LSB max
	(= ± 0.00038% max)	$(= \pm 0.00019\%  \text{max})$
Integral Nonlinearity	± 1LSB max	± 1/2LSB max
Monotonicity (18 Bits)	$(= \pm 0.00038\%$ max) Guaranteed	$(= \pm 0.00019\% \text{ max})$
Initial Errors <sup>1</sup>	Guaranteeu	İ
Unipolar Gain Error	±0.01%	*
Bipolar Gain Error	±0.02%	*
Offset Error	±0.01%	*
Bipolar Offset Error	±0.01%	*
STABILITY (ppm FSR <sup>2</sup> /°C)	ļ	
Differential Nonlinearity <sup>3</sup>	± 1 max	±0.5 typ, ±1 max
Integral Nonlinearity <sup>3</sup>	±0.5 max	1 *
Gain (Including V <sub>REF</sub> ) Offset	±4 max	· •
Unipolar Mode	±1 max	*
Bipolar Mode	± 1 max	*
STABILITY (Long Term, ppm FSR <sup>2</sup> /1000 hour)		
Differential Nonlinearity <sup>4</sup>	±0.5	·*
Gain (Including V <sub>REF</sub> )	±0.5 ±15	*
Offset	±1	*
Bipolar Offset	±2	*
Reference Output Voltage	±15	*
WARMUPTIME (MINIMUM)	15 minutes	*
REFERENCE VOLTAGE (V <sub>REF</sub> )	<del></del>	<del> </del>
Output Voltage (@ 5 mA max)	$-10V(\pm 0.1\%  \text{max})$	*
Noise (BW = $0.1-10$ Hz)	20μV pk-pk	10μV pk-pk
Noise $(BW = 100kHz)$	50μV rms	<b>!</b> *
Tempco	3ppm/°C max	*
DYNAMIC PERFORMANCE		
Settling Time to 1/2LSB (@ 18 Bits) <sup>5</sup>	l	
Voltage		
Unipolar (10V Step)	40μs	*
Bipolar (20V Step)	60μs	l <u>*</u>
Unipolar (LSB Step)	6μs	1:
Bipolar (LSB Step) Slew Rate	8μs 2V/μs	l .
Current <sup>6</sup>	1 21,42	
Full-Scale Step	10µs	*
LSB Step	6μs	*
Glitch Energy (Major Carry	i	ĺ
@ 20MHz Bandwidth 0-to-10V Range)	400mV (500ns Duration)	*
DIGITAL INPUTS (5V CMOS Compatible)		
$V_{IL}$	≤0.8V	*
V <sub>IH</sub>	≥3.5V	1 *
Unipolar Code	Binary (BIN)	1:
Bipolar Code	Offset Binary (OBN)	
ANALOGOUTPUT Current <sup>4</sup>	- lmA, ±0.5mA	١.
Voltage (Pin Programmable)	+5V, +10V, ±5V, ±10V	1 *
Noise (Includes V <sub>REF</sub> )	+50, +100, ±50, ±100	,
$BW = 0.1-10Hz(\mu V pk-pk)$	2×FSR	1×FSR
BW = 100kHz(Unipolar)	15μV rms	*
BW = 100kHz (Bipolar)	45μV rms	*
VOLTAGE COMPLIANCE	± 10mV	*
Source Resistance		)
Unipolar	3.3kΩ	*
Bipolar	2.85kΩ	*
Source Capacitance	10pF	*
POWER SUPPLY REQUIREMENTS	1	1
$+5Vdc(\pm 5\%)$	100μΑ	1 *
	+ 25mA, - 30mA	
± 15V dc ( ± 5%)		
POWER SUPPLY REJECTION	1	
POWER SUPPLY REJECTION (±15V dc)	1	1.
POWER SUPPLY REJECTION (±15V dc) Gain	± 2.5ppm/%	1:
POWER SUPPLY REJECTION (± 15V dc) Gain Offset	± 0.3ppm/%	*
POWER SUPPLY REJECTION (±15V dc) Gain Offset Reference Output		* *
POWER SUPPLY REJECTION (± 15V dc) Gain Offset Reference Output (+ 5V dc)	± 0.3ppm/% ± 2.5ppm/%	* *
POWER SUPPLY REJECTION (± 15V dc) Gain Offset Reference Output (+ 5V dc) Differential Nonlinearity	± 0.3ppm/%	* * *
POWER SUPPLY REJECTION (± 15V dc) Gain Offset Reference Output (+ 5V dc)	± 0.3ppm/% ± 2.5ppm/%	*

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





CAUTION: OBSERVE PROPER PLUG-IN POLARITY TO PREVENT DAMAGE TO CONVERTER

#### PIN DESIGNATIONS

PIN	DESCRIPTION	PIN	DESCRIPTION
1	SIGNAL GND	32	GAIN TRIM
2	BIPOLAR OFFSET	31	REFOUT
3	I <sub>OUT</sub>	30	~ 15V
4	AMP IN	29	+ 15V
5	20V SPAN	28	+5V
6	10V SPAN	27	POWER GND
7	AMPOUT	26	WR
8	DB17 (MSB)	25	DB0 (LSB)
9	DB16	24	DB1
10	DB15	23	DB2
11	DB14	22	DB3
12	DB13	21	DB4
13	DB12	20	DB5
14	DB11	19	DB6
15	DB10	18	DB7
16	DB9	17	DB8
	<del></del>	L	


NOTES
\*Specifications same as AD1139J.
\*Initial Errors are adjustable to zero via external potentiometers (see Figure 1).
\*IFSR means Full-Scale Range.
\*Temperature stability of linearity is guaranteed to a 1% AQL, Level II sampling plan per MIL-STD-105.

See Figure 7 for typical long-term linearity stability vs. temperature. Also, see the BURN-IN section on page 6 for caution against preconditioning by the user.

Figure 9 provides typical LSB and full-scale settling time to within 1/2LSB at 12-to 18-bit resolutions.

Current Output Operation is structured for input to the summing junction of an amplifier.


Specifications subject to change without notice.



AD1139 Functional Block Diagram

#### ANALOG OUTPUT RANGE

The AD1139 is pin programmable to provide a variety of analog outputs, either current or voltage. A unipolar output current of 0 to -1mA is available at Pin 3 and can be offset by 0.5mA (connect Pin 2 to Pin 3) for a biolar output of  $\pm 0.5\text{mA}$ . Output voltage ranges (+5V, +10V,  $\pm 5\text{V}$  and  $\pm 10\text{V}$ ) are available at Pin 7 by connecting the current output (Pin 3) to the amplifier input (Pin 4) and the appropriate internal feedback resistors to the amplifier output (Pin 7) as shown in Figure 1.






Figure 1. Output Voltage and Trim Configuration

#### OFFSET & GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 1. The offset adjust range is plus 0.03% to minus 0.02% of full scale range (wiper of potentiometer to REF OUT equals plus 0.03%). The gain adjust range is plus 0.06% to minus 0.08% of full scale range (wiper to REF OUT equals plus 0.06%). Measurement instruments used should be capable of resolving  $1\mu V$  at plus full scale for the chosen output range and within  $1\mu V$  of zero.

#### Procedure:

#### UNIPOLAR MODE

- 1. Apply a digital input of all "0s."
- Adjust the offset potentiometer until a 0.000000V output is obtained.
- 3. Apply a digital input of all "1s."
- 4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).

#### BIPOLAR MODE

- 1. Apply a digital input of 100 . . . . . 000.
- 2. Adjust the offset potentiometer until a 0.000000V output is obtained.
- 3. Apply a digital input of all "1s."
- 4. Adjust the gain potentiometer until plus full-scale output is obtained (see Table I for exact value).

	Code 000 00	Code 111 11	1
Unipolar + 5V + 10V	0.000000V 0.000000V	+4.999981V +9.999962V	
	Code 100 00	Code 11111	Code 00000
Bipolar ±5V	0.000000V	+4.999962V	- 5.00000V

Table I. Full-Scale and Offset Calibration Voltages

Symbol Parameter		Requirement
t <sub>DS</sub>	Data Setup Time	160ns min
t <sub>DH</sub>	Data Hold Time	120ns min
t <sub>WR</sub>	Write Pulse Width	200ns min

Table II. Timing Requirements

#### TIMING DIAGRAM & LATCH CONTROL

Timing requirements for the AD1139 are shown in Table II. The timing diagram is shown in Figure 2. The WRite line controls an 18-bit wide data input latch. This latch is transparent when the WRite line is LOW, allowing all bits to be accessed directly. When the WRite line is activated HIGH, the data present at the inputs is held in the latch and the appropriate analog voltage is seen at the output.




Figure 2. AD1139 Timing Diagram

#### **GROUNDING & GUARDING**

The current from measurement ground (Pin 1) is small and independent of the digital input code to the DAC. This greatly simplifies making error free analog measurements. Connect this high quality ground to the system's or application's high quality ground. Connect the DAC's power ground (Pin 27) to the system return, also connect the system's high quality ground to the system return. It is most important that the measurement ground (Pin 1) and power ground (Pin 27) be connected externally for proper circuit operation.

The current output pin  $(I_{\rm OUT}, {\rm Pin}~3)$  is sensitive to external noise sources, such as digital input lines. This pin and any components connected to this pin should be surrounded by a grounded guard as shown in Figure 3.




Figure 3. Guarding Recommendations

#### REMOTE SENSE APPLICATION

The AD1139's remote sense capability allows driving heavy loads or long cables without the usual, accompanying gain errors. By sensing at the load, as described in Figure 4, the load current will pass through the amplifier's output and the power ground, but not through the sense lines. The potential gain errors that would be induced by this load current are therefore minimized. The load should not exceed  $\pm\,10\text{mA}$  or 2 nanofarads to insure proper operation of the AD1139's internal output amplifier.




Figure 4. Remote Sensing

#### RATIOMETRIC DAC TESTING APPLICATION

The AD1139's highly stable reference output can be conveniently used in the testing of other high resolution DACs. Figure 5 describes how the REF OUT (Pin 31) is used as the external reference input to a device-under-test. The gain of the device-under-test will now accurately track the AD1139's gain and eliminate reference contribution to gain error.

When used as a reference DAC to test the integral and differential linearity of 14- and 16-bit DACs, the AD1139 provides a measurement capability with just 1/16LSB of uncertainty at 14 bits.

Gain and offset errors of the device-under-test (D.U.T.) may be accounted for in software. Once zeroed, the integral linearity error can be measured as the difference between the reference DAC (AD1139) and the D.U.T. as seen at the digital voltmeter.

The differential linearity error is then determined by incrementing or decrementing the D.U.T. digital input by ILSB, and comparing the new output at the DVM with the previous output. The difference between these two measurements should be exactly one ideal LSB. The amount of disagreement from one ideal LSB is the differential linearity error.




Figure 5. Ratiometric DAC Testing

#### IBM\* PC INTERFACE

Figure 6 illustrates a typical IBM personal computer interface which uses three 8-bit external latches and two decoder chips. The three HCT374 latches are connected to the data bus (D0 through D7). The HCT138 decoder chip decodes the address bus and enables each latch, including the AD1139's internal DAC latch, to see the appropriate digital word. The HCT688 chip and the HCT138 decoder define the I/O address space where the four latches will reside. In the Figure 6 example, they reside in the address space as shown in Table III.

I/O Address	Selected Latch	Data Bits
380H	Low Byte	DB0-DB7
381H	Mid Byte	DB8-DB15
382H	High Byte	DB16, DB17
383H	AD1139 Latch	DB0-DB17

Table III. IBM Interface Address Locations

<sup>\*</sup>IBM is a trademark of International Business Machines Corp.




Figure 6. AD1139 to IBM PC Compatible Interface

#### LONG-TERM STABILITY VS. TEMPERATURE

Adjusting the linearity of any DAC after it is installed in the application is often difficult or impossible. It is preferable to maintain some specified accuracy over the useful working life of the product (commonly 5 to 10 years). Stable linearity performance over time can, therefore, be a very important parameter for the DAC.

Accelerated testing to determine the expected linearity stability over time can be accomplished by two different methods. Linearity is first measured at  $+25^{\circ}$ C. The DAC is then operated at a fixed elevated temperature for an extended period of time. The DAC is then retested at  $+25^{\circ}$ C, and the change in linearity error vs. time is calculated. The ARRHENIUS EQUATION (used in reliability calculations) can be used to determine what the acceleration factor is from  $+25^{\circ}$ C to the elevated test tem-

perature. Knowing the acceleration factor and the linearity error vs. time at the elevated temperature, one could calculate the expected long-term stability of linearity at nominal temperatures.

A second test method determines how long it will take for the linearity to shift by a specific error band (we chose  $\pm 2$ ppm for our example) at any specified temperature. The first step is to measure the linearity at a moderately elevated temperature (e.g.,  $+85^{\circ}$ C) and then monitor how long it takes at this temperature to reach the error band limit. The second step is to perform the same test at a much higher elevated temperature (e.g.,  $+125^{\circ}$ C). The two resulting time vs. temperature points are then plotted on semilog paper. A line drawn through the two points allows extrapolation to the length of time expected to reach the error band ( $\pm 2$ ppm) at other temperatures, including  $+25^{\circ}$ C.

Figure 7 shows how long it would take for the AD1139's linearity to drift ±2ppm (1/2LSB) at any operating temperature. The uppermost plot shows stability under storage conditions (no power), and the lower plot shows the AD1139's operating stability (under power). The *operating vs. storage* difference is due to the 10°C temperature rise when the AD1139 is powered.




Figure 7. Nonlinearity vs. Time/Temperature

#### **BURN-IN**

All AD1139s undergo a 168 hour, powered burn-in @125°C, prior to laser trimming. This burn-in produces the optimum stability for the resistor network and eliminates infancy defects.

As shown in Figure 7, exposure to elevated temperatures produces an acceleration of the normal aging process. Preconditioning/burnin employed by the user will lead to premature linearity shifts outside of the initial guaranteed specifications. The ADI warranty will not cover DACs that exhibit this type of *forced* premature specification degradation.

# EXTERNAL AMPLIFIER FOR HIGH SPEED OR HIGH OUTPUT CURRENT

The AD1139's internal output amplifier is optimized for very low noise, dc stable applications with moderate settling time. Applications requiring higher speed or more output current can use an external amplifier, such as shown in Figure 8. The AD711 settles to within 16 bits in only 6µs for a unipolar full scale step. Other amplifiers may be chosen for differing tradeoffs. The noise gain seen by the output amplifier, depends on the output voltage range selected (see Table IV). The amplifier selected must be stable at the noise gain corresponding to the output range.





Figure 8. External Amplifier for High Speed

Output Voltage Range	Noise Gain
0 to +5V	2
0  to  + 10 V	3
±5V	4
$\pm 10V$	7

Table IV. Noise Gain vs. Output Voltage Range

#### SETTLING TIME

The LSB step and full-scale step typical settling times, to within  $\pm 1/2$ LSB at 18 bits, are shown in the Specification Table. Figure 9 graphically presents the typical settling times to within  $\pm 1/2$ LSB at resolutions from 12 to 18 bits.



LSB SETTLING TIMES SHOWN WILL ONLY BE ACHIEVED WITH CLAMPING DIODES FROM THE DAC'S AMP IN (PIN 4) TO GROUND PER FIGURE 1.

Figure 9. Settling Time vs. Resolution



# 16-Bit/18-Bit, $16 \times F_S$ PCM Audio DACs

# AD1851/AD1861

FEATURES
110 dB SNR
Fast Settling Permits 16× Oversampling
±3 V Output
Optional Trim Allows Super-Linear Performance
±5 V Operation
16-Pin Plastic DIP and SOIC Packages
Pin-Compatible with AD1856 & AD1860 Audio DACs
2s Complement, Serial Input

APPLICATIONS
High-End Compact Disc Players
Digital Audio Amplifiers
DAT Recorders and Players
Synthesizers and Keyboards

#### PRODUCT DESCRIPTION


The AD1851/AD1861 is a monolithic PCM audio DAC. The AD1851 is a 16-bit device, while the AD1861 is an 18-bit device. Each device provides a voltage output amplifier, DAC, serial-to-parallel register and voltage reference. The digital portion of the AD1851/AD1861 is fabricated with CMOS logic elements that are provided by Analog Devices' 2 µm ABCMOS process. The analog portion of the AD1851/AD1861 is fabricated with bipolar and MOS devices as well as thin-film resistors.

This combination of circuit elements, as well as careful design and layout techniques, results in high performance audio playback. Laser-trimming of the linearity error affords low total harmonic distortion. An optional linearity trim pin is provided to allow residual differential linearity error at midscale to be eliminated. This feature is particularly valuable for low distortion reproductions of low amplitude signals. Output glitch is also small, contributing to the overall high level of performance. The output amplifier achieves fast settling and high slew rates, providing a full  $\pm 3~\rm V$  signal at load currents up to 8 mA. When used in current output mode, the AD1851/AD1861 provides a  $\pm 1~\rm mA$  output signal. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.

The serial input interface consists of the clock, data and latch enable pins. The serial 2s complement data word is clocked into the DAC, MSB first, by the external clock. The latch enable signal transfers the input word from the internal serial input register to the parallel DAC input register. The AD1851 input clock can support a 12.5 MHz data rate, while the AD1861 input clock can support a 13.5 MHz data rate. This serial input port is compatible with second generation digital filter chips used in consumer audio products. These filters operate at oversampling rates of  $2\times$ ,  $4\times$ ,  $8\times$  and  $16\times$  sampling frequencies.

The critical specifications of THD+N and signal-to-noise ratio are 100% tested for all devices.

#### FUNCTIONAL BLOCK DIAGRAM



The AD1851/AD1861 operates with  $\pm 5$  V power supplies, making it suitable for home use markets. The digital supply,  $V_L$ , can be separated from the analog supplies,  $V_S$  and  $-V_S$ , for reduced digital crosstalk. Separate analog and digital ground pins are also provided. Power dissipation is 100 mW typical.

The AD1851/AD1861 is available in either a 16-pin plastic DIP or a 16-pin plastic SOIC package. Both packages incorporate the industry standard pinout found on the AD1856 and AD1860 PCM audio DACs. As a result, the AD1851AD1861 is a drop-in replacement for designs where  $\pm 5$  V supplies have been used with the AD1856/AD1860. Operation is guaranteed over the temperature range of  $-25^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  and over the voltage supply range of  $\pm 4.75$  V to  $\pm 5.25$  V.


#### PRODUCT HIGHLIGHTS

- AD1851 16-bit resolution provides 96 dB dynamic range.
   AD1861 18-bit resolution provides 108 dB dynamic range.
- 2. No external components are required.
- 3. Operates with  $\pm 5$  V supplies.
- 4. Space saving 16-pin SOIC and plastic DIP packages.
- 5. 100 mW power dissipation.
- 6. High input clock data rates and 1.5  $\mu$ s settling time permits 2×, 4×, 8× and 16× oversampling.
- 7.  $\pm 3$  V or  $\pm 1$  mA output capability.
- 8. THD + Noise and SNR are 100% tested.
- 9. Pin-compatible with AD1856 & AD1860 PCM audio DACs.


# AD1851/AD1861 — SPECIFICATIONS (T<sub>A</sub> @ +25°C and ±5 V supplies, unless otherwise noted)

	Min	Тур	Max	Units
DIGITAL INPUTS				
$V_{\text{IH}}$	2.0		$+\mathbf{V}_{\mathbf{r}}$	v
$V_{II}$			0.8	v
$I_{IH}, V_{IH} = V_{L}$			1.0	μA
$I_{IL}$ , $V_{IL} = 0.4$			-10	μΑ
ACCURACY				
Gain Error		$\pm 1$		%
Midscale Output Voltage		±10		mV
DRIFT (0°C to +70°C)				
Total Drift		±25		ppm of FSR/°C
Bipolar Zero Drift		±4		ppm of FSR/°C
SETTLING TIME (To ±0.0015% of FSR)				
Voltage Output				
6 V Step		1.5		μs
1 LSB Step		1.0		μs
Slew Rate		9		V/µs
Current Output				
1 mA Step 10 $\Omega$ to 100 $\Omega$ Load		350		ns
1 kΩ Load		350		ns
OUTPUT				
Voltage Output Configuration				
Bipolar Range	±2.88	$\pm 3.0$	±3.12	v
Output Current	±8			mA
Output Impedance		0.1		Ω
Short Circuit Duration		ndefinite to Commo	n	
Current Output Configuration				
Bipolar Range (±30%)		$\pm 1.0$		mA
Output Impedance (±30%)		1.7		kΩ
POWER SUPPLY				
Voltage				
$+V_L$ and $+V_S$	4.75		5.25	v
$-V_{S}$	-5.25		-4.75	V
TEMPERATURE RANGE				
Specification	0	+25	+70	°C
Operation	-25		+70	°C
Storage	-60		+100	°C
WARMUP TIME	1			min
Specifications subject to change without notice				<del></del>

Specifications subject to change without notice.



AD1851 Functional Block Diagram



AD1861 Functional Block Diagram

	Min	Typ	Max	Units
RESOLUTION			16	Bits
TOTAL HARMONIC DISTORTION + NOISE				
0 dB, 990.5 Hz				
AD1851N-J, R-J		0.003	0.004	%
AD1851N, R		0.004	0.008	%
−20 dB, 990.5 Hz	[			
AD1851N-J, R-J		0.009	0.016	%
AD1851N, R		0.009	0.040	%
−60 dB, 990.5 Hz				
AD1851N-J, R-J		0.9	1.6	%
AD1851N, R		0.9	4.0	%
D-RANGE* (With A-Weight Filter)				
-60 dB, 990.5 Hz AD1851N, R	88			dB
AD185IN-J, R-J	96			dB
SIGNAL-TO-NOISE RATIO	107	110		dB
MAXIMUM CLOCK INPUT FREQUENCY	12.5			MHz
ACCURACY				
Differential Linearity Error		$\pm 0.001$		% of FSR
MONOTONICITY		14		Bits
POWER SUPPLY				
Current				
+1		10.0	13.0	mA
-I		-10.0	-15.0	mA
Power Dissipation		100		mW

# AD1861

	Min	Тур	Max	Units
RESOLUTION			18	Bits
TOTAL HARMONIC DISTORTION + NOISE				
0 dB, 990.5 Hz				
AD1861N-J, R-J		0.003	0.004	%
AD1861N, R		0.004	0.008	%
-20 dB, 990.5 Hz				
AD1861N-J, R-J		0.009	0.016	%
AD1861N, R		0.009	0.040	%
-60 dB, 990.5 Hz				
AD1861N-J, R-J		0.9	1.6	%
AD1861N, R		0.9	4.0	%
D-RANGE* (With A-Weight Filter)				
-60 dB, 990.5 Hz AD1861N, R	88			dB
AD186IN-J, R-J	96			dB
SIGNAL-TO-NOISE RATIO	107	110		dB
MAXIMUM CLOCK INPUT FREQUENCY	13.5			MHz
ACCURACY				
Differential Linearity Error	}	$\pm 0.001$		% of FSR
MONOTONICITY		15		Bits
POWER SUPPLY				
Current			1	
+I		10.0	13.0	mA
-I		-10.0	-15.0	mA
Power Dissipation		100		$\mathbf{m}\mathbf{W}$

<sup>\*</sup>Tested in accordance with EIAJ Test Standard CP-307. Specifications subject to change without notice.

### AD1851/AD1861

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>I</sub> to DGND
V <sub>S</sub> to AGND
$-V_S$ to AGND
Digital Inputs to DGND $-0.3~V$ to $V_L$
AGND to DGND
Short Circuit Indefinite Short to Ground
Soldering
Storage Temperature60°C to +100°C

<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PIN ASSIGNMENTS

1	-V <sub>s</sub>	ANALOG NEGATIVE POWER SUPPLY
2	DGND	LOGIC GROUND
3	ν,	LOGIC POSITIVE POWER SUPPLY
4	NC	NO CONNECTION
5	CLK	CLOCK INPUT
6	LE	LATCH ENABLE INPUT
7	DATA	SERIAL DATA INPUT
8	NC	NO INTERNAL CONNECTION*
9	V <sub>out</sub>	VOLTAGE OUTPUT
10	R <sub>E</sub>	FEEDBACK RESISTOR
11	SJ	SUMMING JUNCTION
12	AGND	ANALOG GROUND
13	lout	CURRENT OUTPUT
14	MSB ADJ	MSB ADJUSTMENT TERMINAL
15	TRIM	MSB TRIMMING POTENTIOMETER TERMINAL
16	V <sub>s</sub>	ANALOG POSITIVE POWER SUPPLY

<sup>\*</sup>PIN 8 HAS NO INTERNAL CONNECTION; -V<sub>L</sub> FROM AD1856 OR AD1860 SOCKET CAN BE SAFELY APPLIED.

#### CAUTION -

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.




#### ORDERING GUIDE


Model	Resolution	THD+N	Package Option*
AD1851N	16 Bits	0.008%	N-16
AD1851N-J	16 Bits	0.004%	N-16
AD1851R	16 Bits	0.008%	R-16A
AD1851R-J	16 Bits	0.004%	R-16A
AD1861N	18 Bits	0.008%	N-16
AD1861N-J	18 Bits	0.004%	N-16
AD1861R	18 Bits	0.008%	R-16A
AD1861R-J	18 Bits	0.004%	R-16A

 $<sup>\</sup>star N = Plastic \ DIP \ Package; R = Small \ Outline (SOIC) \ Package.$  For outline information see Package Information section.

## **Typical Performance**



Power Dissipation vs. Clock Frequency



THD vs. Temperature

#### TOTAL HARMONIC DISTORTION

Total harmonic distortion plus noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the values of the first 19 harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (96).

THD+N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD+N should be specified for both large (0 dB) and small signal amplitudes (-20 dB and -60 dB).

The THD+N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. This specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.

#### SETTLING TIME

Settling time is the time required for the output of the DAC to reach and remain within a specified error band about its final value, measured from the digital input transition. It is a primary measure of dynamic performance.

#### MIDSCALE ERROR

Midscale error, or bipolar zero error, is the deviation of the actual analog output from the ideal output (0 V) when the 2s complement input code representing half scale is loaded in the input register.

#### **D-RANGE DISTORTION**

D-range distortion is equal to the value of the total harmonic distortion + noise (THD+N) plus 60 dB when a signal level of -60 dB below full scale is reproduced. D-range is tested with a 1 kHz input sine wave. This is measured with a standard A-weight filter as specified by EIAI Standard CP-307.

#### SIGNAL-TO-NOISE RATIO

The signal-to-noise ratio (SNR) is defined as the ratio of the amplitude of the output when a full-scale output is present to the amplitude of the output with no signal present. This is measured with a standard A-weight filter as specified by EIAJ Standard CP-307.




Figure 1. AD1851/AD1861 Functional Block Diagram

#### FUNCTIONAL DESCRIPTION

The AD1851/AD1861 is a complete monolithic PCM audio DAC. No additional external components are required for operation. As shown in Figure 1 above, each chip contains a voltage reference, an output amplifier, a DAC, an input latch and a parallel input register.

The voltage reference consists of a bandgap circuit and buffer amplifier. This combination of elements produces a reference voltage that is unaffected by changes in temperature and age. The DAC output voltage, which is derived from the reference voltage, is also unaffected by these environmental changes.

The output amplifier uses both MOS and bipolar devices to produce low offset, high slew rate and optimum settling time. When combined with the on-chip feedback resistor, the output op amp converts the output current of the AD1851/AD1861 to a voltage output.

The DAC uses a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser-trimming of these resistors further reduces linearity error, resulting in low output distortion.

The input register and serial-to-parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. This contributes to the overall low power dissipation of the AD1851/AD1861.

### AD1851/AD1861

### **Analog Circuit Considerations**

#### GROUNDING RECOMMENDATIONS

The AD1851/AD1861 has two ground pins, designated Analog and Digital ground. The analog ground pin is the "high quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.

The digital ground pin returns ground current from the digital logic portions of the AD1851/AD1861 circuitry. This pin should be connected to the digital common point in the system.

As illustrated in Figure 2, the analog and digital grounds should be connected together at one point in the system.




Figure 2. Recommended Circuit Schematic

#### POWER SUPPLIES AND DECOUPLING

The AD1851/AD1861 has three power supply input pins. The  $\pm V_S$  supplies provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The  $\pm V_S$  supplies are designed to operate at  $\pm 5~V.$ 

The  $+V_L$  supply operates the digital portions of the chip including the input shift register and the input latching circuitry. The  $+V_L$  supply is designed to operate at +5 V.

Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as to the common points. The logic supply,  $\pm V_L$ , should be decoupled to digital common, while the analog supplies,  $\pm V_S$ , should be decoupled to analog common.

The use of three separate power supplies will reduce feedthrough from the digital portion of the system to the linear portion of the system, thus contributing to improved performance. However, three separate voltage supplies are not necessary for good circuit performance. For example, Figure 3 illustrates a system where only a single positive and a single negative supply are available.

In this example, the positive logic and positive analog supplies must both be connected to +5 V, while the negative analog supply will be connected to -5 V. Performance would benefit from a measure of isolation between the supplies introduced by using simple low pass filters in the individual power supply leads.




Figure 3. Alternate Recommended Schematic

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than 1% ripple be incorporated into the design of any system using the AD1851/AD1861.

#### OPTIONAL MSB ADJUSTMENT

Use of an optional adjustment circuit allows residual differential linearity error around midscale to be eliminated. This error is especially important when low amplitude signals are being reproduced. In those cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases, thereby increasing THD.

Therefore, for best performance at low output levels, the optional MSB adjust circuitry shown in Figure 4 may be used to improve performance. The adjustment should be made with a small signal input (-20 dB) or -60 dB.




Figure 4. Optional THD Adjust Circuit

# AD1851 DIGITAL CIRCUIT CONSIDERATIONS AD1851 Input Data

Data is transmitted to the AD1851 in a bit stream composed of 16-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable (LE) signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 16th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 5 illustrates the general signal requirements for data transfer to the AD1851.




Figure 5. Signal Requirements for AD1851

Figure 6 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1851 are both TTL and 5 V CMOS compatible. The input requirements illustrated in Figures 5 and 6 are compatible with data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1851 input clock can run at a 12.5 MHz rate. This clock rate will allow data transfer rates for  $2\times$ ,  $4\times$  or  $8\times$  or  $16\times$  oversampling reconstructions.




Figure 6. Timing Relationships of AD1851 Input Signals

# AD1861 DIGITAL CIRCUIT CONSIDERATIONS AD1861 Input Data

Data is transmitted to the AD1861 in a bit stream composed of 18-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable (LE) signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 18th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 7 illustrates the general signal requirements for data transfer to the AD1861.




Figure 7. Signal Requirements for AD1861

Figure 8 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1861 are both TTL and 5 V CMOS compatible. The input requirements illustrated in Figures 7 and 8 are compatible with data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1861 input clock can run at a 13.5 MHz rate. This clock rate will allow data transfer rates for  $2\times$ ,  $4\times$  or  $8\times$  or  $16\times$  oversampling reconstructions.




Figure 8. Timing Relationships of AD1861 Input Signals

### AD1851/AD1861

#### APPLICATIONS

Figures 9 through 12 show connection diagrams for the AD1851 and AD1861 and the Yamaha YM3434 and the NPC SM5813AP/APT digital filter chips.




Figure 9. AD1851 with Yamaha YM3434 Digital Filter




Figure 10. AD1861 with Yamaha YM3434 Digital Filter




Figure 11. AD1851 with NPC SM5813AP/APT Digital Filter




Figure 12. AD1861 with NPC SM5813AP/APT Digital Filter



# 16-Bit PCM Audio DAC

AD1856

FEATURES
0.0025% THD
Fast Settling Permits 2×, 4× or 8× Oversampling
±3V Output
Optional Trim Allows Superlinear Performance
±5V to ±12V Operation
16-Pin Plastic DIP or SOIC Package
Serial Input

APPLICATIONS
Compact Disc Players
Digital Audio Amplifiers
DAT Recorders and Players
Synthesizers and Keyboards


#### PRODUCT DESCRIPTION

The AD1856 is a monolithic 16-bit PCM Audio DAC. Each device provides a voltage output amplifier, 16-bit DAC, 16-bit serial-to-parallel input register and voltage reference. The digital portion of the AD1856 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1856 is fabricated with bipolar and MOS devices as well as thin film resistors.

This combination of circuit elements, as well as careful design and layout techniques, results in high performance audio playback. Laser trimming of the linearity error affords extremely low total harmonic distortion. An optional linearity trim pin is provided to allow residual differential linearity error at midscale to be eliminated. This feature is particularly valuable for low distortion reconstructions of low amplitude signals. Output glitch is also small contributing to the overall high level of performance. The output amplifier achieves fast settling and high slew rates, providing a full  $\pm 3 \mathrm{V}$  signal at load currents up to 8mA. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.

The serial input interface consists of the clock, data and latch enable pins. The serial 2s complement data word is clocked into the DAC, MSB first, by the external data clock. The latch enable signal transfers the input word from the internal serial input register to the parallel DAC input register. The input clock can support a 10MHz clock rate. This serial input port is compatible with popular digital filter chips used in consumer audio products. These filters operate at oversampling rates of  $2\times$ ,  $4\times$  and  $8\times$  sampling frequency.

#### **BLOCK DIAGRAM**



The AD1856 can operate with  $\pm 5\text{V}$  to  $\pm 12\text{V}$  power supplies making it suitable for both the portable and home-use markets. The digital supplies,  $V_L$  and  $-V_L$ , can be separated from the analog supplies,  $V_S$  and  $-V_S$ , for reduced digital crosstalk. Separate analog and digital ground pins are also provided.

Power dissipation is 110mW typical with  $\pm 5V$  supplies and is a typical 300mW when  $\pm 12V$  supplies are used.

The AD1856 is packaged in a 16-pin plastic DIP or SOIC package and incorporates the industry-standard pinout. Operation is guaranteed over the temperature range of  $-25^{\circ}$ C to  $+70^{\circ}$ C and over the voltage supply range of  $\pm 4.75$  to  $\pm 13.2$ V.

#### PRODUCT HIGHLIGHTS

- 1. Total harmonic distortion is 100% tested.
- 2. MSB trim feature allows superlinear operation.
- 3. The AD1856 operates with  $\pm 5V$  to  $\pm 12V$  supplies.
- 4. Serial interface is compatible with digital filter chips.
- 5. 1.5  $\mu$ s settling time permits 2 $\times$ , 4 $\times$  and 8 $\times$  oversampling.
- 6. No external components are required.
- 7. 96dB dynamic range.
- 8.  $\pm 3V$  or  $\pm 1mA$  output capability.
- 9. 16-bit resolution.
- 10. 2s complement serial input words.
- 11. Low cost.
- 12. 16-pin plastic DIP or SOIC package.

# AD1856 — SPECIFICATIONS (typical at $T_A = +25^{\circ}C$ and $\pm 5V$ supplies unless otherwise noted)

		Min	Typ	Max	Units
RESOLUTION				16	Bits
DIGITAL INPUTS	V <sub>IH</sub>	2.4		$V_L$	V
	$V_{IL}$	0		0.8	V
	$I_{IH}, V_{IH} = V_{L}$	į		1.0	μA
	$I_{IL}, V_{IL} = 0.4$			-10	μΑ
Clock Input Frequency		10			MHz
ACCURACY					
Gain Error			±2.0		%
Bipolar Zero Error			±30		mV
Differential Linearity Error	O D' 1 7 7		±0.001		% of FSR
Noise (rms, 20Hz to 20kHz)		ļ	6		μV
TOTAL HARMONIC DISTO			0.002	0.0025	0/
0dB, 990.5Hz	AD1856N-K, R-K				%
	AD1856N-J, R-J		0.002	0.004	%
20 ID 000 511	AD1856N, R		0.002	0.008	%
-20dB, 990.5Hz	AD1856N-K, R-K		0.018	0.020	%
	AD1856N-J, R-J		0.018	0.040	%
(0 ID 000 FIT	AD1856N, R		0.018	0.040	%
-60dB, 990.5Hz	AD1856N-K, R-K		1.8	2.0	%
	AD1856N-J, R-J	1	1.8	4.0	%
	AD1856N, R		1.8	4.0	%
MONOTONICITY			15		Bits
DRIFT (0 to +70°C)					4
Total Drift			±25		ppm of FSR/°C
Bipolar Zero Drift			±4		ppm of FSR/°C
SETTLING TIME (to ±0.0069	•				
Voltage Output	6V Step		1.5		μs
	1LSB Step		1.0		μs
0	Slew Rate		9		V/µs
Current Output	1mA Step 10Ω to 100Ω Load 1kΩ Load		350 350		ns ns
WARM-UP TIME	1K12 LOad	1			
		1			min
OUTPUT Voltage Output Configuration					
Bipolar Range	1		±3		v
Output Current		±8	÷ 3		mA
Output Impedance		0	0.1		Ω
Short Circuit Duration		Ind	lefinite to Comm	on	72
Current Output Configuration	n	1110	cinnic to comm	011	
Bipolar Range (±30%)		(	1.0		mA
Output Impedance (±30%)	)	1	1.7		kΩ
POWER SUPPLY		<del> </del>	<del></del>		<del>                                     </del>
Voltage, $+V_L$ and $+V_S$		4.75	5	13.2	v
Voltage, $-V_L$ and $-V_S$		-13.2	-5	-4.75	v
Current, $+I$ , $V_L$ and $V_S = -I$	+5V. 10MHz Clock	1	10	15	mA
Current, -I, -V <sub>L</sub> and -V <sub>S</sub>	= -5V, 10MHz Clock	1	-12	-15	mA
Current, $+I$ , $V_L$ and $V_S = -I$			12		mA
Current, $-I$ , $-V_L$ and $-V_S$	= -12V, 10MHz Clock		-15		mA
POWER DISSIPATION		1			
$V_S$ and $V_L = \pm 5V$ , 10MHz	Clock		110	150	mW
$V_S$ and $V_L = \pm 12V$ , 10MHz	z Clock		135		mW
TEMPERATURE RANGE					
Specification		0		+70	℃
Operation		-25		+70	°C
Storage		-60		+100	°C

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final test.


#### ABSOLUTE MAXIMUM RATINGS\*

$V_L$ to DGND
V <sub>S</sub> to AGND
$-V_L$ to DGND
$-V_S$ to AGND
Digital Inputs to DGND $\dots -0.3$ to $V_L$
AGND to DGND
Short Circuit Protection Indefinite Short to Ground

Soldering											+3	00°	c,	10se	c
Storage Temperature									_	6	0°C	to	+	100°	C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CONNECTION DIAGRAM



#### PIN DESIGNATIONS

Pin	Function	Description
1	$-V_s$	Analog Negative Power Supply
2	DGND	Digital Ground
3	$V_L$	Logic Positive Power Supply
4	NC	No Connection
5	CLK	Data Clock Input
6	LE	Latch Enable Input
7	DATA	Serial Data Input
8	$-V_L$	Logic Negative Power Supply
9	$V_{OUT}$	Voltage Output
10	$R_F$	Feedback Resistor
11	SJ	Summing Junction
12	AGND	Analog Ground
13	$I_{OUT}$	Current Output
14	MSB ADJ	MSB Adjustment Terminal
15	TRIM	MSB Trimming Potentiometer Terminal
16	$V_s$	Analog Positive Power Supply

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



### **Definition of Specifications**

#### TOTAL HARMONIC DISTORTION

Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency. It is expressed in percent (%) or decibels (dB).

THD is a measure of the magnitude and distribution of linearity error and differential linearity error. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD should be specified for both large and small signal amplitudes.

#### SETTLING TIME

Settling Time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. It is the primary measure of dynamic performance.

#### DYNAMIC RANGE

Dynamic Range is the specification that indicates the ratio of the smallest signal the converter can resolve to the largest signal it is able to produce. As a ratio, it is usually expressed in decibels

(dB). The theoretical dynamic range of an n-bit converter is approximately  $(6 \times n)$  dB. In the case of the 16-bit AD1856, that is 96dB. The actual dynamic range of a converter is less than the theoretical value due to limitations imposed by noise and quantization and other errors.

#### **BIPOLAR ZERO ERROR**

Bipolar Zero Error is the deviation in the actual analog output from the ideal output (0V) when the 2s complement input code representing half scale (all 0s) is loaded in the input register.

#### DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

#### MONOTONICITY

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

#### **FUNCTIONAL DESCRIPTION**

The AD1856 is a complete, monolithic 16-bit PCM audio DAC. No additional external components are required for operation. As shown in the block diagram, each chip contains a voltage reference, an output amplifier, a 16-bit DAC, a 16-bit input latch and a 16-bit serial-to-parallel input register.

The voltage reference consists of a bandgap circuit and buffer amplifier. This circuitry produces an output voltage that is stable over time and temperature changes.

The 16-bit D/A converter uses a combination of segmented decoder and R-2R architectures to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon-chromium thin film. Laser trimming of these resistors further reduces linearity error resulting in low output distortion.

The output amplifier uses both MOS and bipolar devices to produce low offset, high slew-rate and optimum settling time. When combined with the on-board feedback resistor, the output op amp can convert the output current of the AD1856 to a voltage output.

# ANALOG CIRCUIT CONSIDERATIONS GROUNDING RECOMMENDATIONS

The AD1856 has two ground pins, designated ANALOG and DIGITAL ground. The analog ground pin is the "high quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.

The digital ground pin returns ground current from the digital logic portions of the AD1856 circuitry. This pin should be connected to the digital common point in the system.

As illustrated in Figure 1, the analog and digital grounds should be connected together at one point in the system.




Figure 1. Recommended Circuit Schematic

#### POWER SUPPLIES AND DECOUPLING

The AD1856 has four power supply input pins.  $\pm V_S$  provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The  $\pm V_S$  supplies are designed to operate from  $\pm 5V$  to  $\pm 12V$ .

The  $\pm V_L$  supplies operate the digital portions of the chip including the input shift register and the input latching circuitry.

The  $\pm V_L$  supplies are also designed to operate from  $\pm 5V$  to  $\pm 12V$  subject only to the limitation that  $-V_L$  may not be more negative than  $-V_S$ .

Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as the common points. The logic supplies,  $\pm V_L$ , should be decoupled to digital common; and the analog supplies,  $\pm V_S$ , should be decoupled to analog common.

The use of four separate power supplies will reduce feedthrough from the digital portion of the system to the linear portions of the system, thus contributing to good performance. However,




Figure 2. Alternate Recommended Schematic

four separate voltage supplies are not necessary for good circuit performance. For example, Figure 2 illustrates a system where only a single positive and a single negative supply are available. Given that these two supplies are within the range of  $\pm 5V$  to  $\pm 12V$ , they may be used to power the AD1856. In this case, the positive logic and positive analog supplies may both be connected to the single positive supply. The negative logic and negative analog supplies may both be connected to the single negative supply. Performance would benefit from a measure of isolation between the supplies introduced by using simple low-pass filters in the individual power supply leads.

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than 1% ripple be incorporated into the design of any system using these devices.

#### TOTAL HARMONIC DISTORTION

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.

Analog Devices tests and grades all AD1856s on the basis of THD performance. A block diagram of the test setup is shown in Figure 3. In this test setup, a digital data stream, representing a 0db, -20dB or -60dB sine wave is sent to the device under test. The frequency of this waveform is 990.5Hz. Input data is sent to the AD1856 at a  $4\times F_S$  rate (176.4kHz). The AD1856 under test produces an analog output signal with the on-board op amp.




Figure 3. Block Diagram of Distortion Test Circuit

The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sine wave. A 4096 point FFT is performed on the results of the test. Based on the first 9 harmonics of the fundamental 990.5Hz output wave, the total harmonic distortion of the device is calculated. Neither a deglitcher nor an MSB trim is used during the THD test.

The circuit design, layout and manufacturing techniques employed in the production of the AD1856 result in excellent THD performance. Figure 4 shows the typical unadjusted THD performance of the AD1856 for various amplitudes of a 1kHz output signal. As can be seen, the AD1856 offers excellent performance, even at amplitudes as low as -60dB. Figure 5 illustrates the typical THD vs. frequency performance.




Figure 4. Typical Unadjusted THD vs. Amplitude




Figure 5. Typical THD vs. Frequency

#### OPTIONAL MSB ADJUSTMENT

Use of an optional adjustment circuit allows residual differential linearity errors around midscale to be eliminated. These errors are especially important when low amplitude signals are being reproduced. In those cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases and THD increases.

Therefore, for best performance at low output levels, the optional MSB adjust circuitry shown in Figure 6 may be used. This circuit allows the differential linearity error at midscale to be zeroed out. However, no adjustments are required to meet data sheet specifications.




Figure 6. Optional THD Adjust Circuit

# DIGITAL CIRCUIT CONSIDERATIONS Input Data

Data is transmitted to the AD1856 in a bit stream composed of 16-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation: the Data, Clock and Latch Enable signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 16th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 7 illustrates the general signal requirements for data transfer for the AD1856.




Figure 7. Signal Requirements of AD1856

Figure 8 provides the specific timing requirements that must be met in order for the data transfer to be accomplished properly.




Figure 8. Timing Relationships of Input Signals

The input pins of the AD1856 are both TTL and 5V CMOS compatible, independent of power supply voltages used.

The input requirements illustrated in Figures 7 and 8 are compatible with the data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1856 input clock can run at a 10MHz rate. This clock rate will allow data transfer rates for  $2\times$ ,  $4\times$  or  $8\times$  oversampling reconstruction. The application section of this data sheet contains additional guides for using the AD1856 with various DSP filter chips available from Sony, NPC and Yamaha.

#### APPLICATIONS OF THE AD1856 PCM AUDIO DAC

The AD1856 is a versatile digital-to-analog converter designed for applications in consumer digital audio equipment. Portable, car and home compact disc player, digital audio-amplifier and DAT systems can all use the AD1856. Various circuit architectures are popular in these systems. They include stereo playback sections featuring one DAC per system, one DAC per audio channel (left/right) or even multiple DACs per channel. Furthermore, these architectures use different output reconstruction rates to accomplish these functions including reproduction at the sample rate  $F_{\rm S}$  (1×), at twice the sample rate (2× $F_{\rm S}$ ), at four times the sample rate (4× $F_{\rm S}$ ) and even at eight times the sample rate (8× $F_{\rm S}$ ).  $F_{\rm S}$  is 44.1kHz for CD and 48kHz for DAT applications.

#### One DAC per System

Figure 9 shows a circuit using one AD1856 per system to reproduce both stereo channels of a typical first generation digital




Figure 9. AD1856 in a One DAC per System Architecture

audio system. The input data is fed to the AD1856 in a format which alternates between left channel data and right channel data. The output of the AD1856 is switched between the left channel and right channel output sample/hold amplifiers (SHAs). The SHAs demultiplex and deglitch the output of the AD1856. The timing diagram for the control signals for this circuit is shown in Figure 10.

The architecture illustrated in Figure 9 is suitable for low-end home or portable systems. However, its usefulness in mid- or high-end digital audio reproduction is limited by the phase delay which is introduced in the multiplexed output. This phase delay is due to the fact that the information contained in the input bit stream represents left and right channel audio sampled simultaneously but reconstructed alternately. One obvious solution to this problem may be arrived at by incorporating a third, noninverting SHA to delay the output of one channel to "catch up to" the other channel. This eliminates the phase shift by restoring simultaneous reproduction. This solution is illustrated in Figure 11.




Figure 10. Control Signals for One DAC Circuit




Figure 11. Third SHA Eliminates Phase Delay




Figure 12. One DAC per Channel Architecture

#### One DAC per Channel

Another approach used to eliminate phase delay between left and right channels employs one DAC per channel. In this architecture, the input data bit streams for the left channel and the right channel are simultaneously sent and latched into each DAC. This "second generation" approach, shown in Figure 12, is suitable for higher performance digital-audio playback units.

#### Two DACs per Channel (Four DAC System)

Another architecture uses two DACs per channel. In this scheme, shown in Figure 13, each DAC reproduces one half of the output waveform. The advantage obtained is that midscale differential linearity error no longer effects the zero-crossing points of the waveforms. Its effects are shifted to the points where the output waveform crosses  $\pm 3/4$  full scale. The result is that THD performance for low amplitude signals is greatly improved. Not shown in Figure 13 is a VLSI circuit required to separate the incoming data into the appropriate form required by each DAC.




Figure 13. Two DACs per Channel Eliminate Midscale Distortion from the Zero-Crossing Points

#### DIGITAL FILTERING AND OVERSAMPLING

Oversampling is a term which refers to playback techniques in which the reconstruction frequency used is an integral (2 or more) multiple of the original quantized data rate. For example, in compact disc stereo digital audio playback units, the original quantized data sample rate is 44.1kHz. Popular oversampling rates are  $2\times$  or  $4\times F_{\rm S}$  yielding reconstruction rates of 88.2 and 176.4kHz, respectively.

Oversampling is used to ease the performance constraints of the low-pass filters which usually follow the reconstruction DAC. In any signal reconstructed from sampled data, unwanted frequency components are introduced in the output spectrum; these components are centered at the reconstruction frequency.

When a 44.1kHz reconstruction frequency is used, the actual frequency band of interest is 20Hz to 20kHz, and the band of unwanted "image" frequency components extends from 44.1kHz to approximately 24kHz and from 44.1kHz to 64kHz. These unwanted components must be removed with a low-pass filter of very high order. First generation digital audio systems often use low-pass filters of 9, 11 and even 13 poles. Linear implementations of these filters are expensive, difficult to manufacture and can produce distortion due to varying group delay characteristics.

When a 2× reconstruction frequency (88.2kHz) is used, the lowest unwanted frequency components now extend down to approximately 68kHz. A 4× rate (176.4kHz) has unwanted components extending down to approximately 156kHz. The filter response needed to remove these frequency components can now be less steep. This means that a lower order filter may be used resulting in less distortion at lower cost. Linear filters with 3 or 5 poles are adequate to do the job and are quite common in digital audio products employing oversampling techniques.

Oversampling techniques require that the serial input data stream run at the same integral multiple of the original data rate. So, while the constraints on the output low-pass filter are eased, the constraints on the serial digital input port and the settling time of the output stage are not.

The actual oversampling operation takes place in the digital filter chip which is located "upstream" from the DAC. The digital filter accepts data from the media and adds the additional reconstruction points according to the algorithm and coefficients stored in the filter chip. Since the digital filters actually interpolate these additional reconstruction points, they have earned the name "interpolation filters."

The AD1856 is compatible with popular digital filter chips used in digital audio products such as the NPC SM5807, NPC SM5805, Yamaha YM3414, and Sony CXD1136.




Figure 14. NPC SM5807 and AD1856 Interface

#### DUAL DAC, 4× F<sub>S</sub> OVERSAMPLING ARCHITECTURE

Figure 14 illustrates the use of an NPC digital filter chip with two AD1856 audio DACs. This scheme achieves four times oversampling reconstruction with a dedicated DAC per channel. In this example of a typical compact disc player application, the digital filter chip accepts serial input words from the digital decoder/processor at a 44.1kHz sample rate. Through the use of oversampling, the SM5807 transmits data to the two DACs at a 176.4kHz rate. The serial DAC input data is sent out of the DOUT pin to the serial inputs of the DACs. Left channel and right channel data are sent alternately down the same wire. The Left/Right Channel Output signal, LRCO and two logic gates demultiplex the data clock signals from BCKO. In this example,

the BCKO rate is  $192\times F_S$ . However, a  $196\times F_S$  clock can be used if  $\overline{SCSL}$  is wired to a logic zero. Finally, left and right channel deglitching signals are provided. At the user's option, these signals may be used to control external sample-hold amplifiers in order to obtain optimal performance.

# ACHIEVING $8 \times F_s$ OVERSAMPLING WITH AD1856S AND YAMAHA YM3414

Figure 15 illustrates the combination of a Yamaha YM3414 digital filter chip and two AD1856 audio DACs. In this scheme, the use of a 16.9344MHz clock allows an 8 times oversampling rate for extremely high performance. In addition, a lower-order lowpass filter may be used without sacrificing performance. The DAC input data is simultaneously transmitted to the input regis-

ters of the DACs through dedicated left and right channel output pins on the YM3414. As before, optional sample/hold signals are provided.




Figure 15. Yamaha YM3414 and AD1856 Interface

#### ORDERING GUIDE

Model	THD @ FS	Package Option*
AD1856N, R	0.008%	N-16, R-16A
AD1856N-J, R-J	0.004%	N-16, R-16A
AD1856N-K, R-K	0.0025%	N-16, R-16A

 $\star N =$  Plastic DIP; R = Small Outline IC. For outline information see Package Information section.



# 18-Bit PCM Audio DAC

AD1860

FEATURES
0.002% THD + Noise
Fast Settling Permits 8× Oversampling
±3V Output
Optional Trim Allows Superlinear Performance
±5V to ±12V Operation
16-Pin Plastic DIP and SOIC Packages
Industry Standard Pinout
2s Complement, Serial Input

APPLICATIONS
High End Compact Disc Players
Digital Audio Amplifiers
DAT Recorders and Players
Synthesizers and Keyboards


#### PRODUCT DESCRIPTION

The AD1860 is a monolithic 18-bit PCM Audio DAC. Each device provides a voltage output amplifier, 18-bit DAC, 18-bit serial to parallel input register and voltage reference. The digital portion of the AD1860 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1860 is fabricated with bipolar and MOS devices as well as thin film resistors.

This combination of circuit elements, as well as careful design and layout techniques, results in high performance audio playback. Laser trimming of the linearity error affords extremely low total harmonic distortion. An optional linearity trim pin is provided to allow residual differential linearity error at midscale to be eliminated. This feature is particularly valuable for low distortion reproductions of low amplitude signals. Output glitch is also small contributing to the overall high level of performance. The output amplifier achieves fast settling and high slew rates, providing a full  $\pm 3V$  signal at load currents up to 8mA. When used in current output mode, the AD1860 provides a  $\pm 1 \mathrm{mA}$  output signal. The output amplifier is short circuit protected and can withstand indefinite shorts to ground.

The serial input interface consists of the clock, data and latch enable pins. The serial 2s complement data word is clocked into the DAC, MSB first, by the external data clock. The latch enable signal transfers the input word from the internal serial input register to the parallel DAC input register. The input clock can support a 12.5MHz data rate. This serial input port is compatible with second generation digital filter chips used in consumer audio products. These filters operate at oversampling rates of 2×, 4× and 8× sampling frequencies.

#### FUNCTIONAL BLOCK DIAGRAM



The AD1860 can operate with  $\pm 5V$  to  $\pm 12V$  power supplies making it suitable for both the portable and home use markets. The digital supplies,  $V_L$  and  $-V_L$ , can be separated from the analog supplies,  $V_S$  and  $-V_S$ , for reduced digital crosstalk. Separate analog and digital ground pins are also provided.

Power dissipation is 110mW typical with  $\pm 5V$  supplies and is 225mW typical when +5V/-12V supplies are used.

The AD1860 is available in either a 16-pin plastic DIP or a 16-pin plastic SOIC surface mount package. Operation is guaranteed over the temperature range of  $-25^{\circ}$ C to  $+70^{\circ}$ C and over the voltage supply range of  $\pm 4.75$  to  $\pm 13.2$ V.

#### PRODUCT HIGHLIGHTS

- 1. 18-bit resolution provides 108dB dynamic range.
- 2. No external components are required.
- 3. Operates with  $\pm 5V$  to  $\pm 12V$  supplies.
- 4. 16-pin DIP or space saving SOIC package.
- 5. 110mW power dissipation.
- 6. 1.5  $\mu$ s settling time permits 2 $\times$ , 4 $\times$  and 8 $\times$  oversampling.
- 7.  $\pm 3V$  or  $\pm 1mA$  output capability.
- 8. THD + Noise is 100% tested.

# AD1860 — SPECIFICATIONS (T<sub>A</sub> at +25°C and ±5V supplies unless otherwise noted)

And the second second second	Min	Тур	Max	Units
RESOLUTION			18	Bits
DIGITAL INPUTS V <sub>IH</sub>	2.0		$+V_{L}$	V
$\mathbf{v}_{\mathbf{iL}}$			0.8	v
$I_{IH}, V_{IH} = V_{L}$	1.		1.0	μΑ
$I_{IL}$ , $V_{IL} = 0.4$	1		-10	μΑ
Clock Input Frequency	12.5			MHz
ACCURACY			*	
Gain Error		$\pm 2.0$		%
Midscale Output Voltage		±30		mV
Differential Linearity Error		±0.001		% of FSR
TOTAL HARMONIC DISTORTION + NOISE				
0dB, 990.5Hz AD1860N-K, R-K		0.002	0.0025	%
AD1860N-J, R-J		0.002	0.004	%
AD1860N, R		0.004	0.008	%
-20dB, 990.5Hz AD1860N-K, R-K		0.006	0.020	%
AD1860N-J, R-J		0.010	0.020	%
AD1860N, R		0.010	0.040	%
-60dB, 990.5Hz AD1860N-K, R-K		0.9	2.0	%
AD1860N-J, R-J		0.9	2.0	%
AD1860N, R		0.9	4.0	%
SIGNAL TO NOISE RATIO (A-Weight Filter)	102	108		dB
DRIFT (0 to +70°C)				
Total Drift		±25		ppm of FSR/°C
Bipolar Zero Drift	1	±4		ppm of FSR/°C
SETTLING TIME (to ±0.0015% of FSR)	<del>                                     </del>	<del></del>	<del></del>	
Voltage Output, 6V Step		1.5		μs
1LSB Step	1	1.0		μs
Slew Rate	}	9		V/µs
Current Output 1mA Step 10Ω to 100Ω Load		350		ns
1kΩ Load		350		ns
MONOTONICITY		15		Bits
OUTPUT	<u> </u>			
Voltage Output Configuration	1			
Bipolar Range	±2.88	±3.0	±3.12	v
Output Current	±8			mA
Output Impedance		0.1		Ω
Short Circuit Duration	Ir	ndefinite to Com	non	
Current Output Configuration				
Bipolar Range (±30%)		$\pm 1.0$		mA
Output Impedance (±30%)		1.7		kΩ
POWER SUPPLY	1			
Voltage V <sub>L</sub> and V <sub>S</sub>	4.75		13.2	v
Voltage $V_L$ and $V_S$ Voltage $-V_L$ and $-V_S$	-13.2		-4.75	v
Current +I, $V_I$ and $V_S = 5V$ , 10MHz Clock	15.2	10.0	13.0	mA
$-I$ , $-V_L$ and $-V_S = -5V$ , 10MHz Clock		12.0	-15.0	mA
Current +I, $V_L$ and $V_S = 12V$ , 10MHz Clock	1	10.5	13.0	mA
$-I$ , $-V_L$ and $-V_S = -12V$ , 10MHz Clock		13.5		mA
Current +I, $V_L$ and $+V_S = +5V$ , 10MHz Clock		10		mA
$-I_1$ , $-V_L$ and $-V_S = -12V_1$ , 10MHz Clock		14		mA
	-	±1		11111
POWER DISSIPATION		110		XV7
$V_S$ and $V_L = \pm 5V$ , 10MHz Clock		110		mW
$V_S$ and $V_L = \pm 12V$ , 10MHz Clock		288 318		mW mW
$V_S$ and $V_L = +5V$ , $-V_S$ and $-V_L = -12V$ , 10MHz Clock	1	210		III W

	Min	Тур	Max	Units	
TEMPERATURE RANGE					
Specification	0	+25	+70	°C	
Operation	-25		+70	°C	
Storage	-60		+100	°C	
WARMUP TIME	1			min	


Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

$V_L$ to DGND0 to 13.2V
$V_S$ to AGND
$-V_L$ to DGND
$-V_S$ to AGND
Digital Inputs to DGND0.3 to V <sub>L</sub>
AGND to DGND
Short Circuit
Soldering
Storage Temperature $\ \ldots \ \ldots \ \ldots \ -60^{\circ}C$ to $+100^{\circ}C$


#### Note

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




THD vs. Temperature

# TYPICAL PERFORMANCE



Power Dissipation vs. Clock Frequency




Power Dissipation vs. Supply Voltages

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.





Functional Block Diagram

#### PIN ASSIGNMENTS

	·	
1	$-\mathbf{V_s}$	Analog Negative Power Supply
2	DGND	Logic Ground
3	$V_{L}$	Logic Positive Power Supply
4	NC	No Connection
5	CLK	Data Clock Input
6	LE	Latch Enable Input
7	DATA	Serial Data Input
8	$-V_L$	Logic Negative Power Supply
9	$V_{OUT}$	Voltage Output
10	$R_F$	Feedback Resistor
11	SĴ	Summing Junction
12	AGND	Analog Ground
13	$I_{OUT}$	Current Output
14	MSB ADJ	MSB Adjustment Terminal
15	TRIM	MSB Trimming Potentiometer Terminal
16	$V_s$	Analog Positive Power Supply

#### ORDERING GUIDE

Model	THD @ FS	Package Option*
AD1860N	0.008%	N-16
AD1860R	0.008%	R-16A
AD1860N-J	0.004%	N-16
AD1860R-J	0.004%	R-16A
AD1860N-K	0.0025%	N-16
AD1860R-K	0.0025%	R-16A

\*N = Plastic DIP; R = Small Outline IC (Surface Mount Package). For outline information see Package Information section.

## **Definition of Specifications—AD1860**

#### TOTAL HARMONIC DISTORTION + NOISE

Total Harmonic Distortion plus Noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (%).

THD+N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD+N should be specified for both large and small signal amplitudes.

#### **SETTLING TIME**

Settling Time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. It is a primary measure of dynamic performance.

#### DYNAMIC RANGE

Dynamic Range is the specification that indicates the ratio of the smallest signal the converter can resolve to the largest signal it is able to produce. As a ratio, it is usually expressed in decibels (dBs). The theoretical dynamic range of an n-bit converter is  $(6 \times n)$  dB. In the case of the 18-bit AD1860, that is 108dB. The actual dynamic range of a converter is less than the theoretical value due to limitations imposed by noise and other errors.

#### MIDSCALE ERROR

Midscale Error, or bipolar zero error, is the deviation of the actual analog output from the ideal output (0V) when the 2s complement input code representing half scale is loaded in the input register.

#### DIFFERENTIAL LINEARITY ERROR


Differential Linearity Error is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1LSB in the negative direction.

#### MONOTONICITY

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

#### SIGNAL-TO-NOISE RATIO

The Signal-to-Noise Ratio is defined as the ratio of the amplitude of the output with a full-scale output present to the amplitude of the output when no signal is present. This is measured with a standard A-Weight filter.



AD1860 Block Diagram

#### FUNCTIONAL DESCRIPTION

The AD1860 is a complete monolithic 18-bit PCM Audio DAC. No additional external components are required for operation. As shown in the block diagram, each chip contains a voltage reference, an output amplifier, an 18-bit DAC, an 18-bit input latch and an 18-bit serial to parallel input register.

The voltage reference consists of a bandgap circuit and buffer amplifier. This combination of elements produces a reference voltage that is unaffected by changes in temperature and age. The DAC output voltage, which is derived from the reference voltage, is also unaffected by these environmental changes.

The output amplifier uses both MOS and bipolar devices to produce low offset, high slew rate and optimum settling time. When combined with the on chip feedback resistor, the output op amp converts the output current of the AD1860 to a voltage output.

The 18-bit D/A converter uses a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser trimming of these resistors further reduces linearity error resulting in low output distortion.

The input register and serial to parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. This contributes to the overall low power dissipation of the AD1860.

### **AD1860**—Analog Circuit Considerations

#### GROUNDING RECOMMENDATIONS

The AD1860 has two ground pins, designated Analog and Digital ground. The analog ground pin is the "high quality" ground reference point for the device. The analog ground pin should be connected to the analog common point in the system. The output load should also be connected to that same point.

The digital ground pin returns ground current from the digital logic portions of the AD1860 circuitry. This pin should be connected to the digital common point in the system.

As illustrated in Figure 1, the analog and digital grounds should be connected together at one point in the system.




Figure 1. Recommended Circuit Schematic

#### POWER SUPPLIES AND DECOUPLING

The AD1860 has four power supply input pins.  $\pm V_S$  provide the supply voltages to operate the linear portions of the DAC including the voltage reference, output amplifier and control amplifier. The  $\pm V_S$  supplies are designed to operate from  $\pm 5V_S$  to  $\pm 12V_S$ 

The  $\pm V_L$  supplies operate the digital portions of the chip including the input shift register and the input latching circuitry. The  $\pm V_L$  supplies are also designed to be operated from  $\pm 5V$  to  $\pm 12~V$  subject only to the limitation that  $-V_L$  may not be more negative than  $-V_S$ .

Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins as well as the common points. The logic supplies,  $\pm V_L$ , should be decoupled to digital common; and the analog supplies,  $\pm V_S$ , should be decoupled to analog common.

The use of four separate power supplies will reduce feedthrough from the digital portion of the system to the linear portion of the system, thus contributing to good performance. However, four separate voltage supplies are not necessary for good circuit performance. For example, Figure 2 illustrates a system where only a single positive and a single negative supply are available.




Figure 2. Typical Power Supply Sensitivity

Given that these two supplies are within the range of  $\pm 5V$  to  $\pm 12V$ , they may be used to power the AD1860. In this case, the positive logic and positive analog supplies may both be connected to the single positive supply. The negative logic and negative analog supplies may both be connected to the single negative supply. Performance would benefit from a measure of isolation between the supplies introduced by using simple low pass filters in the individual power supply leads.

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than 1% ripple be incorporated into the design of any system using these devices.

#### TOTAL HARMONIC DISTORTION + NOISE

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.

By combining noise measurement with THD measurement, a THD+N specification is produced. This specification measures all undesirable signal produced by the DAC, including harmonic products of the test tone as well as noise.

Analog Devices tests and grades all AD1860s on the basis of THD+N performance. A block diagram of the test setup is shown in Figure 3. In this test setup, a digital data stream representing a 0dB, -20dB or -60dB sinewave is sent to the device under test. The frequency of this waveform in 990.5 Hz.

# Analog Circuit Details—AD1860




Figure 3. Block Diagram of DistortionTest Circuit

Input data is sent to the AD1860 at a  $4\times F_S$  rate (176.4kHz). The AD1860 under test produces an output signal with its onboard op amp. The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sinewave. A 4096 point FFT is performed on the results of the test. Based on the harmonics of the fundamental 990.5Hz test tone and the noise components, the total harmonic distortion + noise of the device is calculated. Neither a deglitcher nor an MSB trim is used during this test.




Figure 4. Typical THD vs Frequency

The circuit design, layout and manufacturing techniques employed in the production of the AD1860 result in excellent THD performance. Figure 4 shows the typical unadjusted THD performance of the AD1860 for various amplitudes and frequencies of output signals. As can be seen, the AD1860 offers excellent performance, even at low amplitudes.

#### OPTIONAL MSB ADJUSTMENT

Use of an optional adjust circuitry allows residual differential linearity error around midscale to be eliminated. This error is especially important when low amplitude signals are being reproduced. In those cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases, thereby increasing THD.

Therefore, for best performance at low output levels, the optional MSB adjust circuitry shown in Figure 5 may be used to improve performance.




Figure 5. Optional THD Adjust Circuit




Figure 6. Signal Requirements for AD1860

# DIGITAL CIRCUIT CONSIDERATIONS Input Data

Data is transmitted to the AD1860 in a bit stream composed of 18-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 18th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 6 illustrates the general signal requirements for data transfer for the AD1860.

#### Timing

Figure 7 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1860 are both TTL and 5V CMOS compatible, independent of the power supplies used. The input requirements illustrated in Figures 6 and 7 are compatible with the data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1860 input clock can run at a 12.5MHz rate. This clock rate will allow data transfer rates for 2×, 4× or 8× oversampling reconstruction. The application section of this datasheet contains additional guides for using the AD1860 with various DSP filter chips available from Sony, NPC and Yamaha.




Figure 7. Timing Relationships of Input Signals

#### APPLICATIONS OF THE AD1860 PCM AUDIO DAC

The AD1860 is a versatile digital-to-analog converter designed for applications in consumer digital audio equipment. Portable, car and home compact disc player, digital audio amplifier and DAT schemes can all use the AD1860. Various circuit architectures are popular in these systems. They include stereo playback sections featuring one DAC per system, one DAC per audio

channel (left/right) or multiple DACs per channel. Furthermore, these architectures use different output reconstruction rates to accomplish these functions including reproduction at the sample rate  $F_S$  (1×), at twice the sample rate (2×F\_s), at four times the sample rate (4×F\_s) and even at eight times the sample rate (8×F\_s).  $F_S$  is 44.1kHz for CD and 48kHz for DAT applications.




Figure 8. AD1860 in a One DAC per System Architecture

#### One DAC per System

Figure 8 shows a circuit using one AD1860 per system to reproduce both channels of a typical first generation stereo digital audio system. The input data is fed to the AD1860 in a format which alternates between left channel data and right channel data. The output of the AD1860 is switched between the left channel and right channel output sample/hold amplifiers (SHAs). The SHAs demultiplex and deglitch the output of the AD1860. The timing diagram for the control signals for this circuit are shown in Figure 9.

However, when only two SHAs are used, the actual system performance is limited by the phase delay introduced by the demultiplexed format. This undesirable phase delay is caused by the fact that the data words presented to the inputs of the DAC represent samples taken at precisely the same point in time. But




Figure 9. Control Signals for One DAC Circuit

when reconstructed and demultiplexed by a single DAC, these same outputs occur at slightly different times.

By incorporating a noninverting SHA into the circuit, the phase delay can be eliminated. In Figure 8, the optional SHA ensures that the left channel output appears at the same time as the right channel output. This minor change to the circuit eliminates the artificially induced phase delay by restoring simultaneous outputs.

Following the outputs of the SHAs are low pass filters. These filters are required in any sampled data system to remove unwanted aliased components introduced by the sample and reconstruction operations.

#### One DAC per Channel

A second approach used to eliminate phase delay between left and right channels employs one DAC per channel. In this architecture, the input data bitstream for each channel is transmitted and then latched into the input register of each DAC. This "second generation" approach is illustrated in Figure 10. A standard implementation of a low pass filter is shown at the output of each DAC. An optional sample/hold amplifier could be connected between the DACs and the LPFs to deglitch the outputs. This is not required, however, to achieve the specified performance.

#### Two DACs per Channel

Another architecture uses two DACs per channel. In this scheme each DAC reproduces one half of the output waveform. The advantage obtained with this structure is that midscale differential linearity error no longer affects the zero crossing points of the waveforms. Its effects are shifted to the points where the output waveform crosses  $1/2 \pm 1/4$  full scale. The result is that THD performance for low amplitude signals is greatly improved.




Figure 10. One DAC per Channel Architecture with LPF

#### DIGITAL FILTERING AND OVERSAMPLING

Oversampling is a term which refers to playback techniques in which the reconstruction frequency used is an integral (2 or more) multiple of the original quantized data rate. For example, in compact disc stereo digital audio playback units, the original quantized data sample rate is 44.1kHz. Popular oversampling rates are  $2\times$  or  $4\times F_{\rm S}$ , yielding reconstruction rates of 88.2 and 176.4kHz, respectively.

Oversampling is used to ease the performance constraints of the low pass filters which follow the reconstruction DAC. In any signal reconstructed from sampled data, unwanted frequency components are introduced in the output spectrum; these components are centered at the reconstruction frequency. When a 44.1kHz reconstruction frequency is used, the actual frequency band of interest is 20Hz to 20kHz, and the band of unwanted "image" frequency components extends from 44.1kHz to approximately 24kHz. These unwanted components must be removed with a low-pass filter of very high order. First generation digital audio systems often used low-pass filters of 9, 11 and even 13 poles. Linear implementations of these filters are expensive, difficult to manufacture and can produce distortion due to varying group delay characteristics.

When a 2×reconstruction frequency (88.2kHz) is used, the lowest frequency components now extend down to approximately

68kHz. A 4×rate (176.4kHz) has unwanted components extending down to approximately 156kHz. The filter response needed to remove these frequency components can now be less steep. This means that a lower order filter may be used resulting in less distortion at lower cost. Linear filters with 3 or 5 poles, as shown in Figure 10, are adequate to do the job and are quite common in digital audio products employing oversampling techniques.


Oversampling techniques require the serial input data stream to run at the same integral multiple of the original data rate. So, while the constraints on the output low-pass filter are eased, the constraints on the serial digital input port and the settling time of the output stage are not.

The actual oversampling operation takes place in the digital filter chip (DSP) which is located "upstream" from the DAC. The digital filter accepts data from the media and adds the additional reconstruction points according to the algorithm and coefficients stored in the filter chip. Since the digital filters actually interpolate these additional reconstruction points, they have earned the name "interpolation filters".

The AD1860 is compatible with popular digital filter chips used in digital audio products such as the Sony CXD1088, the Yamaha YM3434 and the NPC SM5813.

Figure 11 illustrates the combination of a second generation digital filter chip, the Sony CXD1088, and the AD1860 audio

DAC. The digital filter chip provides 18-bit data words to the DACs at  $4 \times F_s$ . Very high performance can be achieved.






Figure 11.  $4 \times F_S$  with the CXD1088Q

Figure 12 illustrates the combination of a Yamaha YM3434 digital filter chip and two AD1860 audio DACs. This combination of components results in  $8\times F_{\rm S}$  oversampling reconstruction rates. This rate allows the use of lower order output low pass filters than would be required with lower oversampling rates, without sacrificing performance. In this high performance CD player application, the DAC input data is simultaneously transmitted to the input registers of the DACs through dedicated left

and right channel output pins on the YM3434. This implementation does not require any external components to achieve the full 108dB dynamic range afforded by the 18-bit AD1860 audio DAC. As before, optional sample/hold signals are provided.

Figure 13 shows the schematic for  $8\times F_S$  when two AD1860s are used with an NPC SM5813AP/APT digital filter chip. As can be seen, this application is very similar to the one shown in Figure 12. See Figure 10 for an example of a typical LPF.




Figure 12. YM3434 and AD1860 Achieve 8×F<sub>S</sub>




Figure 13. SM5813AP/APT and AD1860 Achieve 8×F<sub>S</sub>



# Ultralow Noise 20-Bit Audio DAC

AD1862\*

#### **FEATURES**

119 dB Signal-to-Noise Ratio 102 dB D-Range Performance ±1 dB Gain Linearity ±1 mA Output Current 16-Pin DIP Package 0.0012% THD + N

#### **APPLICATIONS**

High-Performance Compact Disc Players Digital Audio Amplifiers Synthesizer Keyboards Digital Mixing Consoles High-Resolution Signal Processing

#### PRODUCT DESCRIPTION


The AD1862 is a monolithic 20-bit digital audio DAC. Each device provides a 20-bit DAC, 20-bit serial-to-parallel input register and voltage reference. The digital portion of the AD1862 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1862 is fabricated with bipolar and MOS devices as well as thin-film resistors.

New design, layout and packaging techniques all combine to produce extremely high-performance audio playback. The design of the AD1862 incorporates a digital offset circuit which improves low-level distortion performance. Low-stress packaging techniques are used to minimize stress-induced parametric shifts. Stress-sensitive circuit elements are located in die areas which are least affected by packaging stress. Laser-trimming of initial linearity error affords extremely low total harmonic distortion. Output glitch is also small, contributing to the overall high level of performance.

The noise performance of the AD1862 is excellent. When used with the recommended two external noise-reduction capacitors, it achieves 119 dB signal-to-noise ratio.

The serial input port consists of the clock, data and latch enable pins. A serial 20-bit, 2s complement data word is clocked into the DAC, MSB first, by the external data clock. A latch-enable signal transfers the input word from the internal serial input

#### FUNCTIONAL BLOCK DIAGRAM



register to the DAC input register. The data clock can function at 17 MHz, allowing  $16 \times F_S$  operation. The serial input port is compatible with second-generation digital filter chips for consumer audio products such as the NPC SM5813 and SM5818.

The AD1862 operates with  $\pm 5$  V to  $\pm 12$  V supplies for the digital power supplies and  $\pm 12$  V supplies for the analog supplies. The digital and analog supplies can be separated for reduced digital crosstalk. Separate analog and digital common pins are also provided. The AD1862 typically dissipates less than 300 mW.

The AD1862 is packaged in a 16-pin plastic DIP. The operating range is guaranteed to be  $-25^{\circ}$ C to  $+70^{\circ}$ C.

#### PRODUCT HIGHLIGHTS

- 1. 119 dB signal-to-noise ratio (typical)
- 2. 102 dB D-Range performance (minimum)
- 3. ±1 dB gain linearity @ −90 dB amplitude
- 4. 20-bit resolution provides 120 dB of dynamic range
- 5.  $16 \times F_s$  operation
- 6. 0.0012% THD+N @ 0 dB signal amplitude (typical)
- 7. Space saving 16-pin DIP package
- 8. ±1 mA output current

# AD1862 — SPECIFICATIONS (T<sub>A</sub> at +25°C and ±12 V supplies, see Figure 10 for test circuit schematic)

A words of the	Min	Тур	Max	Units
RESOLUTION	20			Bits
DIGITAL INPUTS V <sub>IH</sub>	2.0	4.0		v
$\hat{\mathbf{V}}_{\mathbf{IL}}$		0.4	0.8	V
$I_{IH} @ V_{IH} = 4.0 V$			1.0	μA
$I_{IL} @ V_{IL} = 0.4 V$		· ·	-10	μA
Maximum Clock Input Frequency	17			MHz
ACCURACY				
Gain Error			±2	%
Midscale Output Error		±2	±5	μA
TOTAL HARMONIC DISTORTION + NOISE (EIAJ) <sup>1</sup>				
0 dB, 990.5 Hz AD1862N-J		-98 (0.0012)	<b>-96</b> (0.0016)	dB (%
AD1862N		-94 (0.0019)	<b>-92</b> (0.0025)	dB (%
-20 dB, 990.5 Hz AD1862N, N-J		-84 (0.0063)	-80 (0.01)	dB (%
-60 dB, 990.5 Hz AD1862N, N-J		-45 (0.56)	<b>-42</b> (0.8)	dB (%
D-Range, -60 dB, A-Weight Filter	102			dB
SIGNAL-TO-NOISE RATIO <sup>2</sup> (EIAJ) <sup>1</sup>				
A-Weight Filter AD1862N-J	113	119	,	dB
AD1862N	110	119		dB
GAIN LINEARITY				
@ -90 dB AD1862N-J		±1		dB
AD1862N		±1		dB
OUTPUT CURRENT				
Bipolar Range		±1	,	mA
Tolerance		±1	±2	%
Output Impedance (±30%)		2.1	,	kΩ
Settling Time	* * *	350		ns
FEEDBACK RESISTOR				
Value		3		kΩ
Tolerance		±1	±2	%
POWER SUPPLY				
Voltage $V_L$ and $-V_L$	4.75	12.0	13.2	±V
Voltage $V_S$ and $-V_S$	10.8	12.0	13.2	±V
Current $+I$ , $V_L$ and $V_S = 12 \text{ V}$ , 17 MHz Clock		11	15	mA
$-I$ , $-V_L$ and $-V_S = -12 \text{ V}$ , 17 MHz Clock		13	16	mA
POWER DISSIPATION				
$V_L$ and $V_S = 12 \text{ V}$ , $-V_L$ and $-V_S = -12 \text{ V}$ , 17 MHz Clock		288	372	mW
TEMPERATURE RANGE				
Specification		+25		°C
Operation	-25		+70	°C
Storage	-60		+100	°C

#### NOTE

<sup>&</sup>lt;sup>1</sup>Test Method complies with EIAJ Standard CP-307.

<sup>&</sup>lt;sup>2</sup>The signal-to-noise measurement includes noise contributed by the SE5534A op amp used in the test fixture but does not include the noise contributed by the low pass filter used in the test fixture.

Specifications in boldface are tested on all production units at final electrical test.

Specifications subject to change without notice.




Figure 1. THD+N vs. Frequency




Figure 3. Broadband Noise (20 kHz Bandwidth, Midscale)




Figure 5. THD+N vs. Temperature (1 kHz)




Figure 2. Noise Density




Figure 4. Gain Linearity




Figure 6. Midscale Differential Linearity

### AD1862

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>L</sub> to DGND	0 to +13.2 V
$-V_L$ to DGND	$\dots$ $-V_s$ to 0 V
V <sub>s</sub> to AGND	0 to +13.2 V
$-V_S$ to AGND	13.2 to 0 V
AGND to DGND	$-0.3$ to $+0.3$ V
Digital Inputs to DGND	$-0.3$ to $V_L$
Soldering	+300°C, 10 sec
Storage Temperature	-60°C to +100°C

#### NOTE


\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### PIN CONFIGURATION



#### PIN DESIGNATIONS

Pin	Function	Description		
1	$-V_s$	Bias Capacitor		
2	$-V_s$	Analog Negative Supply		
3	TRIM	Trim Pot Connection		
4	$+V_{L}$	Positive Logic Supply		
5	CLK	External Clock Input		
6	LE	Latch Enable Input		
7	D	Data Input		
8	$-V_{L}$	Negative Logic Supply		
9	DGND	Digital Ground		
10	R <sub>F</sub>	Feedback Resistor		
11	I <sub>OUT</sub>	Output Current		
12	AGND	Analog Ground		
13	NR <sub>1</sub>	Reference Capacitor		
14	ADJ	Midscale Adjust		
15	NR <sub>2</sub>	Bias Capacitor		
16	+V <sub>s</sub>	Positive Analog Supply		

#### ORDERING GUIDE

Model	Operating Temperature Range	THD+N @ FS	SNR	Package Option*
AD1862N	-25°C to +70°C	-92 dB, 0.0025%	110 dB	N-16
AD1862N-J	−25°C to +70°C	-96 dB, 0.0016%	113 dB	N-16

<sup>\*</sup>N = Plastic DIP. For outline information see Package Information section.

#### TOTAL HARMONIC DISTORTION + NOISE

Total Harmonic Distortion plus Noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (%) or decibels (dB).

#### **D-RANGE DISTORTION**

D-Range Distortion is the ratio of the signal amplitude to the distortion plus noise at -60 dB. In this case, an A-Weight filter is used. The value specified for D-Range performance is the ratio measured plus 60 dB.

#### SETTLING TIME

Settling Time is the time required for the output to reach and remain within  $\pm 1/2$  LSB about its final value, measured from the digital input transition. It is a primary measure of dynamic performance and is usually expressed in nanoseconds (ns).

#### SIGNAL-TO-NOISE RATIO


The Signal-to-Noise Ratio is defined as the ratio of the amplitude of the output with full-scale present to the amplitude of the output when no signal is present. It is expressed in decibels (dB) and measured using an A-Weight filter.

#### GAIN LINEARITY

Gain Linearity is a measure of the deviation of the actual output amplitude from the ideal output amplitude. It is determined by measuring the amplitude of the output signal as the amplitude of that output signal is digitally reduced to a low level. A perfect D/A converter exhibits no difference between the ideal and actual amplitudes. Gain linearity is expressed in decibels (dB).

#### MIDSCALE ERROR

Midscale Error, or bipolar zero error, is the deviation of the actual analog output from the ideal output when the 2s complement input code representing midscale is loaded in the input register. The AD1862 is a current output D/A converter. Therefore, this error is expressed in  $\mu A$ .



AD1862 Block Diagram

#### FUNCTIONAL DESCRIPTION

The AD1862 is a high performance, monolithic 20-bit audio DAC. Each device includes a voltage reference, a 20-bit DAC, 20-bit input latch and a 20-bit serial-to-parallel input register. A special digital offset circuit, combined with segmentation circuitry, produces excellent THD+N and D-range performance.

Extensive noise-reduction features are utilized to make the noise performance of the AD1862 as high as possible. For example, the voltage reference circuit is a low-noise, 9 volt bandgap cell. This cell supplies the reference voltage to the bipolar offset circuit and the DAC. An external noise-reduction capacitor is connected to NR1 to form a low-pass filter network.

Additional noise-reduction techniques are used in the control amplifier of the DAC. By connecting an external noise-reduction capacitor to NR2 output noise contributions from the control portion of the DAC are similarly reduced. The noise-reduction efforts result in a signal-to-noise ratio of 119 dB.

The design of the AD1862 uses a combination of segmented decoder, R-2R topology and digital offset to produce low distortion at all signal amplitudes. The digital offset technique shifts the midscale output voltage (0 V) away from the MSB transition of the device. Therefore, small amplitude signals are not affected by an MSB change. An extra DAC cell is included to avoid clipping the output at full scale.

The DAC supplies a  $\pm 1$  mA output current to an external I-to-V converter. An on-board 3 k\Omega feedback resistor is also supplied. Both the output current and feedback resistor are laser-trimmed to  $\pm 2\%$  tolerance, simplifying the selection of external filter and/or deemphasis network components. The input register and serial-to-parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. Internal TTL-to-CMOS converters are used to insure TTL and 5 V CMOS compatibility.

### AD1862

### **Analog Circuit Considerations**

#### GROUNDING RECOMMENDATIONS

The AD1862 has two ground pins, designated analog ground (AGND) and digital ground (DGND). The analog ground pin is the "high-quality" ground reference for the device. The analog ground pin should be connected to the analog common point in the system. The reference bypass capacitor, the noninverting terminal of the current-to-voltage conversion op amp, and any output loads should be connected to this point. The digital ground pin returns ground current from the digital logic portions of the AD1862 circuitry. This pin should be connected to the digital common point in the system.

As illustrated in Figure 7, AGND and DGND should be connected together at one point in the system.




Figure 7. Grounding and Bypassing Recommendations

#### POWER SUPPLIES AND DECOUPLING

The AD1862 has four power supply input pins.  $\pm V_S$  provide the supply voltages which operate the linear portions of the DAC including the voltage reference and control amplifier. The  $\pm V_S$  supplies are designed to operate with  $\pm 12$  volts.

The  $\pm V_L$  supplies operate the digital portions of the chip including the input shift register, the input latching circuitry and the TTL-to-CMOS level shifters. The  $\pm V_L$  supplies are designed to be operated from  $\pm 5$  V to  $\pm 12$  V supplies subject only to the limitation that  $-V_L$  may not be more negative than  $-V_S$ .

Decoupling capacitors should be used on all power supply input pins. Good engineering practice suggests that these capacitors be placed as close as possible to the package pins and the common points. The logic supplies,  $\pm V_L$ , should be decoupled to DGND and the analog supplies,  $\pm V_S$ , should be decoupled to AGND.

#### EXTERNAL NOISE REDUCTION COMPONENTS

Two external capacitors are required to achieve low-noise operation. Their correct connection is illustrated in Figure 8. Capacitor C1 is connected between the pin labeled NR1 and analog common. C1 forms a low-pass filter element which reduces noise contributed by the voltage reference circuitry. The proper choice for this capacitor is a tantalum type with value of 10  $\mu F$  or more. This capacitor should be connected to the package pins as closely as possible. This will minimize the effects of parasitic inductance of the leads and connections circuit connections.




Figure 8. Noise Reduction Capacitors

Capacitor C2 is connected between the pin labeled NR2 and the negative analog supply,  $-V_{\rm S}.$  This capacitor reduces the portion of output noise contributed by the control amplifier circuitry. C2 should be chosen to be a tantalum capacitor with a value of about 1  $\mu F.$  Again, the connections between the AD1862 and C2 should be made as short as possible.

The recommended values for C1 and C2 are 10  $\mu F$  and 1  $\mu F$ , respectively. The ratio between C1 and C2 should be approximately 10. Additional noise reduction can be gained by choosing slightly higher values for C1 and C2 such as 22  $\mu F$  and 2.2  $\mu F$ . Figure 2 illustrates the noise performance of the AD1862 with 10  $\mu F$  and 1  $\mu F$ .

#### EXTERNAL AMPLIFIER CONNECTIONS

The AD1862 is a current-output D/A converter. Therefore, an external amplifier, in combination with the on-board feedback resistor, is required to derive an output voltage. Figure 9 illustrates the proper connections for an external operational amplifier. The output of the AD1862 is intended to drive the summing junction of an external current-to-voltage conversion op amp. Therefore, the voltage on the output current pin of the AD1862 should be approximately the same as that on the AGND pin of the device.

The on-board 3 k $\Omega$  feedback resistor and the  $\pm 1$  mA output current typically have  $\pm 1\%$  tolerance or less. This makes the choice of external components very simple and eliminates additional trimming. For example, if a user wishes to derive an output voltage higher than the  $\pm 3$  V swing offered by the output current and feedback resistor combination, all that is required is to combine a standard value resistor with the feedback resistor to achieve the appropriate output voltage swing. This technique can be extended to include the choice of elements in the deemphasis network, etc.

#### TOTAL HARMONIC DISTORTION + NOISE

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.

By combining noise measurement with the THD measurement, a THD+N specification is realized. This specification indicates all of the undesirable signal produced by the DAC, including harmonic products of the test tone as well as noise.

Analog Devices tests all AD1862s on the basis of THD+N performance. In this test procedure, a digital data stream representing a 0 dB, -20 dB or -60 dB sine wave is sent to the device under test. The frequency of the waveform is 990.5 Hz. Input data is sent to the AD1862 at an 8  $\times$   $F_{\rm s}$  rate (352.8 kHz). The AD1862 under test produces an output current which is converted to an output voltage by an external amplifier. Figure 10 illustrates the recommended test circuit. Deglitchers and trims are not used during this test procedure. The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sine wave. A 4096 point FFT is performed on the test data.




Figure 9. External Amplifier Connections

Based upon the harmonics of the fundamental 990.5 Hz test tone, and the noise components in the audio band, the total harmonic distortion + noise of the device is calculated. The AD1862 is available in two performance grades. The AD1862N produces a maximum of 0.0025% THD+N at 0 dB signal levels. The higher performance AD1862N-J produces a maximum of 0.0016% THD+N at 0 dB signal levels.

#### SIGNAL-TO-NOISE RATIO

The Signal-to-Noise Ratio (SNR) of the AD1862 is tested in the following manner. The amplitude of a 0 dB signal is measured. The device under test is then set to midscale output voltage (0 volts). The amplitude of all noise present to 30 kHz is measured. The SNR is the ratio of these two measurements. The SNR figure for the AD1862 includes the output noise contributed by the NE5534 op amp used in the test fixture but does not include the noise contributed by the low-pass filter used in the test fixture.

The AD1862N has a minimum SNR of 110 dB. The higher performance AD1862N-J has a minimum SNR of 113 dB.




Figure 10. Recommended Test Circuit

### **Testing the AD1862**

#### OPTIONAL TRIM ADJUSTMENT

The AD1862 includes an external midscale adjust feature. Should an application require improved distortion performance under small and very small signal amplitudes (-60 dB and lower), an adjustment is possible. Two resistors and one potentiometer form the adjustment network. Figure 11 illustrates the correct configuration of the external components. Analog Devices recommends that this adjustment be performed with -60 dB signal amplitudes or lower. Minor performance improvement is achieved with larger signal amplitudes such as -20 dB. Almost no improvement is possible when this adjustment is performed with 0 dB signal amplitudes.




Figure 11. External Midscale Adjust

## DIGITAL CIRCUIT CONSIDERATIONS INPUT DATA

Data is transmitted to the AD1862 in a bit stream composed of 20-bit words with a serial, 2s complement, MSB first format. Three signals must be present to achieve proper operation. They are the data, clock and latch enable signals. Input data bits are

clocked into the input register on the rising edge of the clock signal (CLK). The LSB is clocked in on the 20th clock pulse. When all data bits are loaded, a low going latch enable (LE) pulse updates the DAC input. Figure 12a illustrates the general signal requirements for data transfer for the AD1862.




Figure 12a. Input Data

#### TIMING

Figure 12b illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished successfully. The input pins of the AD1862 are both TTL and 5 V CMOS compatible, independent of the power supplies used in the application. The input requirements illustrated in Fig-

ure 12b are compatible with the data outputs provided by popular digital interpolation filter chips used in digital audio playback systems. The AD1862 input clock will run at 17 MHz allowing data to be transferred at a rate of  $16 \times F_S$ . Of course, it will also function at slower rates such as  $2 \times 4 \times$  or  $8 \times F_S$ .




Figure 12b. Timing Requirements

The AD1862 is an extremely high performance DAC designed for high-end consumer and professional digital audio applications. Compact disc players, digital preamplifiers, digital musical instruments and sound processors benefit from the extended dynamic range, low THD+Noise and high signal-to-noise ratio. For the first time, the D/A converter is no longer the basic limitation in the performance of a CD player.

The performance of professional audio gear, such as mixing consoles, digital tape recorders and multivoice synthesizers can utilize the wide dynamic range and signal-to-noise ratio to achieve greater performance. And, the AD1862's space saving 16-pin package contributes to compact system design. This permits a system designer to incorporate more voices in multivoice synthesizers, more tracks in multitrack tape recorders and more channels in multichannel mixing consoles.

Furthermore, high-resolution signal processing and waveform generation applications are equally well served by the AD1862.

#### HIGH PERFORMANCE CD PLAYER

Figure 13 illustrates the application of AD1862s in a high performance CD player. Two AD1862s are used, one for the left channel and one for the right channel. The CXD11XX chip decodes the digital data coming from the read electronics and sends it to the SM5813. Input data is sent to each AD1862 by the SM5813 digital interpolating filter. This device operates at 8 times oversampling. The NE5534 op amps are chosen for current-to-voltage converters due to their low distortion and low noise. The output filters are 5-pole designs. For the purpose of clarity, all bypass capacitors have been omitted from the schematic.




Figure 13. High Performance 20-Bit 8 × Oversampling CD Player Application

### AD1862

#### HIGH-RESOLUTION SIGNAL PROCESSING

Figure 14 illustrates the AD1862 combined with the DSP56000. In high-resolution applications, the combination of the 24-bit architecture of the DSP56000 and the low noise and high resolution of the AD1862 can produce a high-resolution, low-noise system.

As shown in Figure 14, the clock signal supplied by the DSP processor must be inverted to be compatible with the input of the AD1862. The exact architecture of the output low-pass filter

depends on the sample rate of the output data. In general, the higher the oversampling rate, the fewer number of filter poles are required to prevent aliasing.

The 20-bit resolution is particularly suitable for professional audio, mixing or equalization equipment. Its resolution allows 24 dB of equalization to be performed on 16-bit input words without signal truncation. Furthermore, up to sixteen 16-bit input words can be mixed and output directly to the AD1862. In this case, no loss of signal information would be encountered.




Figure 14. DSP56001 and AD1862 Produces High Resolution Signal Processing System



# Complete Dual 18-Bit Audio DAC

AD1864\*

#### **FEATURES**

Dual Serial Input, Voltage Output DACs
No External Components Required
Operates at 8 × Oversampling per Channel
±5 Volt to ±12 Volt Operation
Cophased Outputs
115 dB Channel Separation
±0.3% Interchannel Gain Matching
0.0017% THD+N

#### **APPLICATIONS**

Multichannel Audio Applications: Compact Disc Players Multi-Voice Keyboard Instruments DAT Players and Recorders Digital Mixing Consoles Multimedia Workstations

#### PRODUCT DESCRIPTION


The AD1864 is a complete dual 18-bit DAC offering excellent THD+N, while requiring no external components. Two complete signal channels are included. This results in cophased voltage or current output signals and eliminates the need for output demultiplexing circuitry. The monolithic AD1864 chip includes CMOS logic elements, bipolar and MOS linear elements and laser-trimmed thin-film resistor elements, all fabricated on Analog Devices BiMOS II process.

The DACs on the AD1864 chip employ a partially-segmented architecture. The first four MSBs of each DAC are segmented into 15 elements. The 14 LSBs are produced using standard R-2R techniques. Segment and R-2R resistors are laser-trimmed to provide extremely low total harmonic distortion. This architecture minimizes errors at major code transitions resulting in low output glitch and eliminating the need for an external deglitcher. When used in the current output mode, the AD1864 provides two cophased ±1 mA output signals.

Each channel is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing  $\pm 3$  V signals at load currents up to 8 mA. Each output amplifier is short-circuit protected and can withstand indefinite short circuits to ground.

The AD1864 was designed to balance two sets of opposing requirements, channel separation and DAC matching. High channel separation is the result of careful layout techniques. At the same time, both channels of the AD1864 have been designed to ensure matched gain and linearity as well as tracking over time and temperature. This assures optimum performance when used in stereo and multi-DAC per channel applications.

#### AD1864 DIP BLOCK DIAGRAM



A versatile digital interface allows the AD1864 to be directly connected to standard digital filter chips. This interface employs five signals: Data Left (DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and Clock (CLK). DL and DR are the serial input pins for the left and right DAC input registers. Input data bits are clocked into the input register on the rising edge of CLK. A low-going latch edge updates the respective DAC output. For systems using only a single latch signal, LL and LR may be connected together. For systems using only one DATA signal, DR and DL may be connected together.

The AD1864 operates from  $\pm 5$  V to  $\pm 12$  V power supplies. The digital supplies,  $V_L$  and  $-V_L$ , can be separated from the analog supplies,  $V_S$  and  $-V_S$ , for reduced digital feedthrough. Separate analog and digital ground pins are also provided. The AD1864 typically dissipates only 225 mW, with a maximum power dissipation of 265 mW.

The AD1864 is packaged in both a 24-pin plastic DIP and a 28-pin PLCC. Operation is guaranteed over the temperature range of  $-25^{\circ}$ C to  $+70^{\circ}$ C and over the voltage supply range of  $\pm 4.75$  V to  $\pm 13.2$  V.

#### PRODUCT HIGHLIGHTS

- 1. The AD1864 is a complete dual 18-bit audio DAC.
- 2. 108 dB signal-to-noise ratio for low noise operation.
- 3. THD+N is typically 0.0017%.
- 4. Interchannel gain and midscale matching.
- 5. Output voltages and currents are cophased.
- 6. Low glitch for improved sound quality.
- 7. Both channels are 100% tested at 8  $\times$   $F_{\text{s}}.$
- 8. Low Power only 225 mW typ, 265 mW max.
- 9. 5-wire interface for individual DAC control.

<sup>\*</sup>Covered by U.S. Patents Nos: RE 30,586; 3,961,326; 4,141,004; 4,349,811; 4,855,618; 4,857,862

AD1864 — SPECIFICATIONS ( $T_A = +25^{\circ}C$ ,  $\pm V_L = \pm V_S = \pm 5$  V,  $F_S = 352.8$  kHz, without MSB adjustment)

	Min	Typ	Max	Units
RESOLUTION		18		Bits
DIGITAL INPUTS				
$V_{IH}$	2.0		$+V_L$	V
$V_{IL}$			0.8	V
$I_{IH}, V_{IH} = +V_{I}$			1.0	μA
$I_{IL}$ , $V_{IL} = 0.4 \text{ V}$			-10	μΑ
Clock Input Frequency	12.7			MHz
ACCURACY				
Gain Error		0.4	1.0	% of FSR
Interchannel Gain Matching		0.3	0.8	% of FSR
Midscale Error		4		mV
Interchannel Midscale Matching		5		mV
Gain Linearity Error (0 dB to −90 dB)		<2		dB
DRIFT (0°C to +70°C)				
Gain Drift		±25		ppm of FSR/°C
Midscale Drift		±4		ppm of FSR/°(
TOTAL HARMONIC DISTORTION + NOISE*		0.004	0.001	0/
0 dB, 990.5 Hz AD1864N, P		0.004	0.006	%
AD1864N-J, P-J		0.003	0.004	%
AD1864N-K		0.0017	0.0025	%
-20 dB, 990.5 Hz AD1864N, P		0.010	0.040	%
AD1864N-J, P-J		0.010	0.020	%
AD1864N-K		0.010	0.020	%
-60 dB, 990.5 Hz AD1864N, P		1.0	4.0	%
AD1864N-J, P-J		1.0	2.0	%
AD1864N-K		1.0	2.0	%
CHANNEL SEPARATION*				
0 dB, 990.5 Hz	110	115		dB
SIGNAL-TO-NOISE RATIO*				
(20 Hz to 30 kHz) N, N-J, N-K	102	108		dB
P, P-J	95	108		
D-RANGE* (WITH A-WEIGHT FILTER)		***************************************		
-60 dB, 990.5 Hz AD1864N, P	88	100		dB
AD1864N-J, P-J	94	100		dB
AD1864N-K	94	100		dB
OUTPUT				
Voltage Output Configuration				
Output Range (±3%)	±2.88	±3.0	±3.12	V
Output Impedance		0.1		Ω
Load Current	±8			mA
Short-Circuit Duration	I	ndefinite to Comr	non	
Current Output Configuration				
Bipolar Output Range (±30%)		±1		mA
Output Impedance (±30%)		1.7		kΩ
POWER SUPPLY				
$+V_L$ and $+V_S$	4.75	5.0	13.2	V
$-V_L$ and $-V_S$	-13.2	-5.0	-4.75	V .
$+I$ , $(+V_L \text{ and } +V_S = +5 \text{ V})$	:	22	25	mA
$-I$ , $(-V_L \text{ and } -V_S = -5 \text{ V})$		-23	-28	mA
POWER DISSIPATION, $\pm V_L = \pm V_S = \pm 5 \text{ V}$		225	265	mW
TEMPERATURE RANGE				
Specification	0	+25	+70	<b>℃</b>
Operation	-25		+70	°C
Storage	-60		+100	°C
WARMUP TIME	1			min

Specifications shown in **boldface** are tested on production units at final test without optional MSB adjustment. \*Tested in accordance with EIAJ Test Standard CP-307 with 18-bit data.

Specifications subject to change without notice.

# Typical Performance Data—AD1864




Figure 1. THD+N vs. Frequency




Figure 3. THD+N vs. Temperature




Figure 5. THD+N vs. Load Resistance




Figure 2. Channel Separation vs. Frequency




Figure 4. Power Dissipation vs. Supply Voltage




Figure 6. Gain Linearity Error vs. Input Amplitude

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>L</sub> to DGND 0 V to 13.2 V
V <sub>s</sub> to AGND 0 V to 13.2 V
$-V_L$ to DGND
$-V_S$ to AGND
AGND to DGND $\dots \pm 0.3 \text{ V}$
Digital Inputs to DGND $-0.3 \text{ V}$ to $V_L$
Short-Circuit Protection Indefinite Short to Ground
Soldering (10 sec)


<sup>\*</sup>Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### PIN CONFIGURATIONS



#### PIN DESIGNATIONS

SIGNAL	DESCRIPTION	
$\overline{-V_s}$	Negative Analog Supply	
TRIM	Right Channel Trim Network Connection	
MSB	Right Channel Trim Potentiometer Connection	
$I_{OUT}$	Right Channel Output Current	
AGND	Right Channel Analog Common Pin	
SJ	Right Channel Amplifier Summing Junction	
$R_F$	Right Channel Feedback Resistor	
V <sub>OUT</sub>	Right Channel Output Voltage	
$+V_{L}$	Positive Digital Supply	
DR	Right Channel Data Input Pin	
LR	Right Channel Latch Pin	
CLK	Clock Input Pin	
DGND	Digital Common Pin	
LL	Left Channel Latch Pin	
DL	Left Channel Data Input Pin	
$-V_L$	Negative Digital Supply	
$V_{OUT}$	Left Channel Output Voltage	
RF	Left Channel Feedback Resistor	
SJ	Left Channel Amplifier Summing Junction	
AGND	Left Channel Analog Common Pin	
$I_{OUT}$	Left Channel Output Current	
MSB	Left Channel Trim Potentiometer Wiper Connection	
TRIM	Left Channel Trim Network Connection	
$+V_s$	Positive Analog Supply	

#### ORDERING GUIDE

Model	THD+N @ FS	Package Option*
AD1864N	0.006%	N-24
AD1864N-J	0.004%	N-24
AD1864N-K	0.0025%	N-24
AD1864P	0.006%	P-28A
AD1864P-J	0.004%	P-28A

\*N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

NC = NO CONNECT

### **Definition of Specifications — AD1864**

#### TOTAL HARMONIC DISTORTION + NOISE

Total Harmonic Distortion plus Noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the amplitudes of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent.

THD+N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD+N should be specified for both large (0 dB) and small (-20 dB, -60 dB) signal amplitudes. THD+N measurements for the AD1864 are made using the first 19 harmonics and noise out to 30 kHz.

#### SIGNAL-TO-NOISE RATIO

The Signal-to-Noise Ratio is defined as the ratio of the amplitude of the output when cide midscale is entered to the amplitude of the output when a cide full scale is entered. It is measured using a standard A-Weight filter. SNR for the AD1864 is measured for noise components up to 30 kHz.

#### CHANNEL SEPARATION

Channel separation is defined as the ratio of the amplitude of a full-scale signal appearing on one channel to the amplitude of that same signal which couples onto the adjacent channel. It is usually expressed in dB. For the AD1864 channel separation is measured in accordance with EIAJ Standard CP-307, Section 5.5.

#### **D-RANGE DISTORTION**

D-Range distortion is equal to the value of the total harmonic distortion + noise (THD+N) plus 60 dB when a signal level of 60 dB below full-scale is reproduced. D-Range is tested with a 1 kHz input sine wave. This is measured with a standard A-Weight filter as specified by EIAJ Standard CP-307.

#### **GAIN ERROR**

The gain error specification indicates how closely the output of a given channel matches the ideal output for given input data. It is expressed in % of FSR and is measured with a full-scale output signal.

#### INTERCHANNEL GAIN MATCHING


The gain matching specification indicates how closely the amplitudes of the output signals match when producing identical input data. It is expressed in % of FSR (Full-Scale Range = 6 V for the AD1864) and is measured with full-scale output signals.

#### MIDSCALE ERROR

Midscale error is the deviation of the actual analog output of a given channel from the ideal output (0 V) when the 2s complement input code representing half scale is loaded into the input register of the DAC. It is expressed in mV.

#### INTERCHANNEL MIDSCALE MATCHING

The midscale matching specification indicates how closely the amplitudes of the output signals of the two channels match when the 2s complement input code representing half scale is loaded into the input register of both channels. It is expressed in mV and is measured with half-scale output signals.



AD1864 DIP Block Diagram

#### FUNCTIONAL DESCRIPTION

The AD1864 is a complete, monolithic, dual 18-bit audio DAC. No external components are required for operation. As shown in the block diagram, each chip contains two voltage references, two output amplifiers, two 18-bit serial input registers and two 18-bit DACs.

The voltage reference section provides a reference voltage for each DAC circuit. These voltages are produced by low-noise bandgap circuits. Buffer amplifiers are also included. This combination of elements produces reference voltages that are unaffected by changes in temperature and time.

The output amplifiers use both MOS and bipolar devices and incorporate an all NPN output stage. This design technique produces higher slew rate and lower distortion than previous techniques. Frequency response is also improved. When combined with the appropriate on-chip feedback resistor, the output op amps convert the output current to output voltages.

The 18-bit D/A converters use a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser trimming of these resistors further reduces linearity errors resulting in low output distortion.

The input registers are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption, contributing to the low glitch and low power dissipation of the AD1864.

## **AD1864**—Analog Circuit Considerations

#### GROUNDING RECOMMENDATIONS

The AD1864 has three ground pins, two labeled AGND and one labeled DGND. AGND, the analog ground pins, are the "high quality" ground references for the device. To minimize distortion and reduce crosstalk between channels, the analog ground pins should be connected together only at the analog common point in the system. As shown in Figure 7, the AGND pins should *not* be connected at the chip.




Figure 7. Recommended DIP Circuit Schematic

The digital ground pin returns ground current from the digital logic portions of the AD1864 circuitry. This pin should be connected to the digital common pin in the system. Other digital logic chips should also be referred to that point. The analog and digital grounds should be connected together at one point in the system, preferably at the power supply.

#### POWER SUPPLIES AND DECOUPLING

The AD1864 has four power supply pins.  $\pm V_S$  provide the supply voltages which operate the analog portions of the DAC including the voltage references, output amplifiers and control amplifiers. The  $\pm V_S$  supplies are designed to operate from  $\pm 5$  V to  $\pm 12$  V. These supplies should be decoupled to analog common using 0.1  $\mu F$  capacitors. Good engineering practice suggests that the bypass capacitors be placed as close as possible to the package pins. This minimizes the parasitic inductive effects of printed circuit board traces.

The  $\pm V_L$  supplies operate the digital portions of the chip including the input shift registers and the input latching circuitry. These supplies should be bypassed to digital common using 0.1  $\mu F$  capacitors.  $\pm V_L$  operates with  $\pm 5$  V to  $\pm 12$  V supplies. In order to assure proper operation of the AD1864,  $-V_S$  must be the most negative power supply voltage at all times.

Though separate positive and negative power supply pins are provided for the analog and digital portions of the AD1864, it is also possible to use the AD1864 in systems featuring a single positive and a single negative power supply. In this case, the  $+V_{\rm S}$  and  $+V_{\rm L}$  input pins should be connected to the positive power supply.  $-V_{\rm S}$  and  $-V_{\rm L}$  should be connected to the single negative supply. This feature allows reduction of the cost and complexity of the system power supply.

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well-regulated power supplies with less than 1% ripple be incorporated into the design of an audio system.

#### DISTORTION PERFORMANCE AND TESTING

The THD+N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD+N specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance. Figure 1 illustrates the typical THD+N performance of the AD1864 versus frequency. A load impedance of at least 1.5 k $\Omega$  is recommended for best THD+N performance.

Analog Devices tests and grades all AD1864s on the basis of THD+N performance. During the distortion test, a high-speed digital pattern generator transmits digital data to each channel of the device under test. Eighteen-bit data is latched into the DAC at 352.8 kHz (8  $\times$  Fs). The test waveform is a 990.5 kHz sine wave with 0 dB, -20 dB and -60 dB amplitudes. A 4096 point FFT calculates total harmonic distortion + noise, signal-to-noise ratio, D-Range and channel separation. No deglitchers or MSB trims are used.

#### OPTIONAL MSB ADJUSTMENT

Use of optional adjust circuitry allows residual distortion error to be eliminated. This distortion is especially important when low-amplitude signals are being reproduced. The MSB-adjust circuitry is shown in Figure 8. The trim pot should be adjusted to produce the lowest distortion using an input signal with a -60 dB amplitude.




Figure 8. Optional DIP THD+N Adjust Circuitry

### **Digital Circuit Considerations – AD1864**

#### CURRENT OUTPUT MODE

One or both channels of the AD1864 can be operated in current output mode.  $I_{\rm OUT}$  can be used to directly drive an external current-to-voltage (I-V) converter. The internal feedback resistor,  $R_{\rm F}$ , can still be used in the feedback path of the external I-V converter, thus assuring that  $R_{\rm F}$  tracks the DAC over time and temperature.

Of course, the AD1864 can also be used in voltage output mode utilizing the onboard I-V converter.

#### VOLTAGE OUTPUT MODES

As shown in the AD1864 block diagram, each channel of the AD1864 is complete with an I-V converter and a feedback resistor. These can be connected externally to provide direct voltage output from one or both AD1864 channels. Figure 7 shows these connections.  $I_{\rm OUT}$  is connected to the summing junction, SJ.  $V_{\rm OUT}$  is connected to the feedback resistor,  $R_{\rm F}$ . This implementation results in the lowest possible component count and achieves the performance shown on the specifications page while operating at 8  $\times$   $F_{\rm S}$ .




Figure 9. AD1864 Control Signals

#### INPUT DATA

Data is transmitted to the AD1864 in a bit stream composed of 18-bit words with a serial, 2s complement, MSB first format. Data Left (DL) and Data Right (DR) are the serial inputs for the left and right DACs, respectively. Similarly, Latch Left (LL) and Latch Right (LR) update the left and right DACs. The falling edges of LL and LR cause the last 18 bits which were clocked into the Serial Registers to be shifted into the DACs, thereby updating the DAC outputs. Left and Right channels share the Clock (CLK) signal. Data is clocked into the input registers on the rising edge of CLK.

Figure 9 illustrates the general signal requirements for data transfer for the AD1864.

#### **TIMING**

Figure 10 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1864 are both TTL and 5 V CMOS compatible.

The minimum clock rate of the AD1864 is at least 12.7 MHz. This clock rate allows data transfer rates of  $2\times$ ,  $4\times$ ,  $8\times$  and  $16\times F_S$  (where  $F_S$  equals 44.1 kHz). The applications section of this datasheet contains additional guidelines for using the AD1864.




Figure 10. AD1864 Timing Diagram




Figure 11. Complete 8 × F<sub>S</sub> 18-Bit CD Player

#### 18-BIT CD PLAYER DESIGN

Figure 11 illustrates an 18-bit CD player design incorporating an AD1864 D/A converter, an AD712 or NE5532 dual op amp and the SM5813 digital filter chip manufactured by NPC. In this design, the SM5813 filter transmits left and right digital data to both channels of the AD1864. The left and right latch signals, LL and LR, are both provided by the word clock signal (WCKO) of the digital filter. The digital filter supplies data at an  $8 \times F_S$  oversample rate to each channel.

The digital data is converted to analog output voltages by the output amplifiers on the AD1864. Note that no external components are required by the AD1864. Also, no deglitching circuitry is required.

An AD712 or NE5532 dual op amp is used to provide the output antialias filters required for adequate image rejection. One 2-pole filter section is provided for each channel. An additional pole is created from the combination of the internal feedback resistors  $(R_{\rm F})$  and the external capacitors C1 and C2. For example, the nominal 3 k $\Omega$   $R_{\rm F}$  with a 360 pF capacitor for C1 and C2 will place a pole at approximately 147 kHz, effectively eliminating all high frequency noise components.

Close matching of the ac characteristics of the amplifiers on the AD712 as well as their low distortion make it an ideal choice for the task.

Low distortion, superior channel separation, low power consumption and a low component count are all realized by this simple design.




Figure 12. Cascaded AD1864s in a Multichannel Keyboard Instrument

#### MULTICHANNEL DIGITAL KEYBOARD DESIGN

Figure 12 illustrates how to cascade AD1864s to add multiple voices to an electronic musical instrument. In this example, the data and clock signals are shared between all six DACs. As the data representing an output for a specific voice is loaded, the appropriate DAC is updated. For example, after the 18 bits representing the next output value for Voice #4 is clocked out on the data line, then "Voice 4 Load" is pulled low. This produces a new output for Voice 4. Furthermore, all voices can be returned to the same output by pulling all six load signals low.

In this application, the advantages of choosing the AD1864 are clear. Its flexible digital interface allows the clock and data to be shared among all DACs. This reduces printed circuit board area requirements and also simplifies the actual layout of the board. The low power requirement of the AD1864 (typically 215 mW) is an advantage in a multiple DAC system where its power advantage is multiplied by the number of DACs used. The

AD1864 requires no external components, simplifying the design, reducing the total number of components required and enhancing reliability.

#### ADDITIONAL APPLICATIONS

Figures 13 through 16 show connection diagrams for the AD1864 and a number of standard digital filter chips from Yamaha, NPC and Sony. Figure 13 shows the SM5814AP operating with pipelined data. Cophase operation is not available with the SM5814AP in 18-bit mode. Figures 14 through 16 are all examples of cophase operation. Each application operates at  $8\times F_{\rm S}$  for each channel. The 2-pole Rauch low pass filters shown in Figure 11 can be used with all of the applications shown in this data sheet. The AD711 single op amp can also be used in these applications in order to ensure maximum channel separation.




Figure 13. AD1864 with NPC SM5814AP Digital Filter




Figure 14. AD1864 with Yamaha YM3434 Digital Filter




Figure 15. AD1864 with Sony CXD1244S Digital Filter




Figure 16. AD1864 with NPC SM5818AP Digital Filter



# Complete Dual 18-Bit $16 \times F_S$ Audio DAC

AD1865\*

**FEATURES Dual Serial Input, Voltage Output DACs** No External Components Required **110 dB SNR** 0.003% THD+N Operates at 16 × Oversampling per Channel ±5 Volt Operation Cophased Outputs 116 dB Channel Separation Pin Compatible with AD1864 **DIP or SOIC Packaging APPLICATIONS Multichannel Audio Applications: Compact Disc Players** Multivoice Keyboard Instruments **DAT Players and Recorders Digital Mixing Consoles Multimedia Workstations** 

#### PRODUCT DESCRIPTION


The AD1865 is a complete, dual 18-bit DAC offering excellent THD+N and SNR while requiring no external components. Two complete signal channels are included. This results in cophased voltage or current output signals and eliminates the need for output demultiplexing circuitry. The monolithic AD1865 chip includes CMOS logic elements, bipolar and MOS linear elements and laser-trimmed thin-film resistor elements, all fabricated on Analog Devices' ABCMOS process.

The DACs on the AD1865 chip employ a partially segmented architecture. The first four MSBs of each DAC are segmented into 15 elements. The 14 LSBs are produced using standard R-2R techniques. Segment and R-2R resistors are laser trimmed to provide extremely low total harmonic distortion. This architecture minimizes errors at major code transitions resulting in low output glitch and eliminating the need for an external deglitcher. When used in the current output mode, the AD1865 provides two  $\pm 1$  mA output signals.

Each channel is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing  $\pm 3$  V signals at load currents up to 8 mA. Each output amplifier is short-circuit protected and can withstand indefinite short circuits to ground.

The AD1865 was designed to balance two sets of opposing requirements, channel separation and DAC matching. High channel separation is the result of careful layout. At the same time, both channels of the AD1865 have been designed to ensure matched gain and linearity as well as tracking over time and temperature. This assures optimum performance when used in stereo and multi-DAC per channel applications.

## FUNCTIONAL BLOCK DIAGRAM (DIP Package)



A versatile digital interface allows the AD1865 to be directly connected to standard digital filter chips. This interface employs five signals: Data Left (DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and Clock (CLK). DL and DR are the serial input pins for the left and right DAC input registers. Input data bits are clocked into the input register on the rising edge of CLK. A low-going latch edge updates the respective DAC output. For systems using only a single latch signal, LL and LR may be connected together. For systems using only one DATA signal, DR and DL may be connected together.

The AD1865 operates with  $\pm5$  V power supplies. The digital supply,  $V_L$ , can be separated from the analog supplies,  $V_S$  and  $-V_S$ , for reduced digital feedthrough. Separate analog and digital ground pins are also provided. The AD1865 typically dissipates only 225 mW, with a maximum power dissipation of 260 mW.

The AD1865 is packaged in both a 24-pin plastic DIP and a 28-pin SOIC package. Operation is guaranteed over the temperature range of  $-25^{\circ}$ C to  $+70^{\circ}$ C and over the voltage supply range of  $\pm 4.75$  V to  $\pm 5.25$  V.

#### PRODUCT HIGHLIGHTS

- 1. The AD1865 is a Complete Dual 18-Bit Audio DAC.
- 2. 110 dB Signal-To-Noise Ratio for low noise operation.
- 3. THD+N is typically 0.003%.
- 4. Interchannel gain and midscale matching.
- 5. Output voltages and currents are cophased.
- 6. Low glitch for improved sound quality.
- 7. Both channels are 100% tested at 16  $\times$  Fs.
- 8. Low Power-only 225 mW typ, 260 mW max.
- 9. Five-wire interface for individual DAC control.
- 10. 24-pin DIP or 28-pin SOIC packages available.

<sup>\*</sup>Protected by U.S. Patents Nos.: RE 30,586; 3,961,326; 4,141,004; 4,349,811; 4,855,618. 4,857,862.

# **AD1865** — **SPECIFICATIONS** $(T_A = +25^{\circ}C, +V_L = +V_S = +5 \text{ V and } -V_S = -5 \text{ V}, F_S = 705.6 \text{ kHz, no MSB adjustment or deglitcher)}$

Parameter	Min	Тур	Max	Unit
RESOLUTION		18		Bits
DIGITAL INPUTS V <sub>IH</sub>	2.0		$+V_{L}$	V
$\mathbf{v}_{\mathbf{n}}$			0.8	V
$I_{IH}, V_{IH} = +V_{L}$			1.0	μA
$I_{IL}$ , $V_{IL} = 0.4 \text{ V}$			-10	μΑ
Clock Input Frequency	13.5			MHz
ACCURACY				
Gain Error		0.2	1.0	% of FSR
Interchannel Gain Matching		0.3	0.8	% of FSR
Midscale Error		4		mV
Interchannel Midscale Matching		5		mV
Gain Linearity (0 dB to -90 dB)		<2		dB
DRIFT (0°C to +70°C)				
Gain Drift		±25		ppm of FSR/°C
Midscale Drift		±4		ppm of FSR/°C
TOTAL HARMONIC DISTORTION + NOISE*				
0 dB, 990.5 Hz AD1865N, R		0.004	0.006	%
AD1865N-J, R-J		0.003	0.004	%
-20 dB, 990.5 Hz AD1865N, R		0.010	0.040	%
AD1865N-J, R-J		0.010	0.020	%
-60 dB, 990.5 Hz AD1865N, R		1.0	4.0	%
AD1865N-J, R-J		1.0	2.0	%
CHANNEL SEPARATION*				
0 dB, 990.5 Hz	110	116		dB
SIGNAL-TO-NOISE RATIO* (20 Hz to 30 kHz)	107	110		dB
D-RANGE* (with A-Weight Filter)	107			
` ,	88	100		dB
-60 dB, 990.5 Hz AD1865N, R AD1865N-J, R-J	94	100		dB
	74	100		ub
OUTPUT Valtage Output Configuration				
Voltage Output Configuration	±2.94	+20	±3.06	v
Output Range (±1%)	±2.94	±3.0 0.1	<b>±3.00</b>	$\begin{vmatrix} \mathbf{v} \\ \mathbf{\Omega} \end{vmatrix}$
Output Impedance Load Current	±8	0.1		
Short Circuit Duration	-	efinite to Com		mA
	IIIu	emme to Com	IIOII	
Current Output Configuration Bipolar Output Range (±30%)		±1		mA
Output Impedance (±30%)		1.7		kΩ
POWER SUPPLY		1.7		Raz
	4.75	5.0	£ 25	v
$+V_L$ and $+V_S$	-5.25	-5.0	5.25	V V
$-V_{S}$	-3.23		-4.75	
+I, $+V$ <sub>L</sub> and $+V$ <sub>S</sub> = $+5$ V		22	26	mA
$-I$ , $-V_S = -5$ V		-23	-26	mA
POWER DISSIPATION, $+V_L = +V_S = +5 \text{ V}$ , $-V_S = -5 \text{ V}$		225	260	mW
TEMPERATURE RANGE				
Specification	0	+25	+70	°C
Operation	-25		+70	°C
Storage	-60		+100	°C
WARMUP TIME	1			min

Specifications shown in **boldface** are tested on production units at final test without optional MSB adjustment. \*Tested in accordance with EIAJ Test Standard CP-307 with 18-bit data.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*
$V_L$ to DGND
V <sub>S</sub> to AGND
$-V_S$ to AGND
AGND to DGND ±0.3 V
Digital Inputs to DGND
Short Circuit Protection Indefinite Short to Ground
Soldering

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### **ORDERING GUIDE**

Model Temperature Range		THD+N @ FS	Package Option*	
AD1865N	-25°C to +70°C	0.006%	N-24	
AD1865N-J	−25°C to +70°C	0.004%	N-24	
AD1865R	−25°C to +70°C	0.006%	R-28	
AD1865R-J	-25°C to +70°C	0.004%	R-28	


 $\star N = Plastic DIP$ , R = Small Outline IC Package. For outline information see Package Information section.

#### PIN DESIGNATIONS


DIP	SOIC		
1	22	$-V_s$	Negative Analog Supply
2	23	TRIM	Right Channel Trim Network Connection
3	24	MSB	Right Channel Trim Potentiometer
			Wiper Connection
4	26	$I_{OUT}$	Right Channel Output Current
5	28	AGND	Analog Common Pin
6	1	SJ	Right Channel Amplifier Summing Junction
7	2	$R_{\mathbf{F}}$	Right Channel Feedback Resistor
8	3	$V_{OUT}$	Right Channel Output Voltage
9	4	$+V_{L}$	Positive Digital Supply
10	5	DR	Right Channel Data Input Pin
11	6	LR	Right Channel Latch Pin
12	7	CLK	Clock Input Pin
13	8	DGND	Digital Common Pin
14	9	LL	Left Channel Latch Pin
15	10	DL	Left Channel Data Input Pin
16	11, 16, 18	NC	No Internal Connection*
	25, 27		
17	12	$V_{OUT}$	Left Channel Output Voltage
18	13	$R_F$	Left Channel Feedback Resistor
19	14	SJ	Left Channel Amplifier Summing Junction
20	15	AGND	Analog Common Pin
21	17	$I_{OUT}$	Left Channel Output Current
22	19	MSB	Left Channel Trim Potentiometer
			Wiper Connection
23	20	TRIM	Left Channel Trim Network Connection
24	21	$+V_s$	Positive Analog Supply

<sup>\*</sup>Pin 16 has no internal connection; -V<sub>L</sub> from AD1864 DIP socket can be safely applied.

# PINOUT (24-Pin DIP Package)



#### (28-Pin SOIC Package)



## **AD1865**—Definition of Specifications

#### TOTAL HARMONIC DISTORTION + NOISE

Total harmonic distortion plus noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the amplitudes of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent.

THD+N is a measure of the magnitude and distribution of linearity error, differential linearity error, quantization error and noise. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD+N should be specified for both large (0 dB) and small (-20 dB, -60 dB) signal amplitudes. THD+N measurements for the AD1865 are made using the first 19 harmonics and noise out to 30 kHz.

#### SIGNAL-TO-NOISE RATIO

The signal-to-noise ratio is defined as the ratio of the amplitude of the output when a full-scale code is entered to the amplitude of the output when a midscale code is entered. It is measured using a standard A-Weight filter. SNR for the AD1865 is measured for noise components out to 30 kHz.

#### CHANNEL SEPARATION

Channel separation is defined as the ratio of the amplitude of a full-scale signal appearing on one channel to the amplitude of that same signal which couples onto the adjacent channel. It is usually expressed in dB. For the AD1865 channel separation is measured in accordance with EIAJ Standard CP-307, Section 5.5.

#### **D-RANGE DISTORTION**

D-Range distortion is equal to the value of the total harmonic distortion + noise (THD+N) plus 60 dB when a signal level of -60 dB below full scale is reproduced. D-Range is tested with a 1 kHz input sine wave. This is measured with a standard A-Weight filter as specified by EIAJ Standard CP-307.

#### GAIN ERROR

The gain error specification indicates how closely the output of a given channel matches the ideal output for given input data. It is expressed in % of FSR and is measured with a full-scale output signal.

#### INTERCHANNEL GAIN MATCHING

The gain matching specification indicates how closely the amplitudes of the output signals match when producing identical input data. It is expressed in % of FSR (Full-Scale Range = 6 V for the AD1865) and is measured with full-scale output signals.

#### MIDSCALE ERROR

Midscale error is the deviation of the actual analog output of a given channel from the ideal output (0 V) when the twos complement input code representing half scale is loaded into the input register of the DAC. It is expressed in mV and is measured with half-scale output signals.

#### INTERCHANNEL MIDSCALE MATCHING

The midscale matching specification indicates how closely the amplitudes of the output signals of the two channels match when the twos complement input code representing half scale is loaded into the input register of both channels. It is expressed in mV and is measured with half-scale output signals.

#### **FUNCTIONAL DESCRIPTION**


The AD1865 is a complete, monolithic, dual 18-bit audio DAC. No external components are required for operation. As shown in the block diagram, each chip contains two voltage references, two output amplifiers, two 18-bit serial input registers and two 18-bit DACs.

The voltage reference section provides a reference voltage for each DAC circuit. These voltages are produced by low-noise bandgap circuits. Buffer amplifiers are also included. This combination of elements produces reference voltages that are unaffected by changes in temperature and age.

The output amplifiers use both MOS and bipolar devices and incorporate an all NPN output stage. This design technique produces higher slew rate and lower distortion than previous techniques. Frequency response is also improved. When combined with the appropriate on-chip feedback resistor, the output op amps convert the output current to output voltages.

The 18-bit D/A converters use a combination of segmented decoder and R-2R architecture to achieve consistent linearity and differential linearity. The resistors which form the ladder structure are fabricated with silicon chromium thin film. Laser trimming of these resistors further reduces linearity errors resulting in low output distortion.

The input registers are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption, contributing to the low glitch and low power dissipation of the AD1865.



AD1865 Block Diagram (DIP Package)

# Typical Performance Data — AD1865




Figure 1. THD+N (dB) vs. Frequency (kHz)




Figure 2. Channel Separation (dB) vs. Frequency (kHz)




Figure 3. THD+N (%) vs. Temperature (°C)




Figure 4. THD+N (dB) vs. Load Resistance ( $\Omega$ )




Figure 5. Gain Linearity (dB) vs. Input Amplitude (dB)

### **AD1865**—Analog Circuit Consideration

#### GROUNDING RECOMMENDATIONS

The AD1865 has three ground pins, two labeled AGND and one labeled DGND. AGND, the analog ground pins, are the "high quality" ground references for the device. To minimize distortion and reduce crosstalk between channels, the analog ground pins should be connected together only at the analog common point in the system. As shown in Figure 6, the AGND pins should not be connected at the chip.




Figure 6. Recommended Circuit Schematic

The digital ground pin returns ground current from the digital logic portions of the AD1865 circuitry. This pin should be connected to the digital common pin in the system. Other digital logic chips should also be referred to that point. The analog and digital grounds should be connected together at one point in the system, preferably at the power supply.

#### POWER SUPPLIES AND DECOUPLING

The AD1865 has three power supply input pins.  $\pm V_S$  provides the supply voltages which operate the analog portions of the DAC including the voltage references, output amplifiers and control amplifiers. The  $\pm V_S$  supplies are designed to operate from  $\pm 5$  V supplies. Each supply should be decoupled to analog common using a 0.1  $\mu F$  capacitor in parallel with a 10  $\mu F$  capacitor. Good engineering practice suggests that the bypass capacitors be placed as close as possible to the package pins. This minimizes the parasitic inductive effects of printed circuit board traces.

The  $+V_L$  supply operates the digital portions of the chip including the input shift registers and the input latching circuitry. This supply should be bypassed to digital common using a 0.1  $\mu$ F capacitor in parallel with a 10  $\mu$ F capacitor.  $+V_L$  operates with a +5 V supply. In order to assure proper operation of the AD1865,  $-V_S$  must be the most negative power supply voltage at all times.

Though separate positive power supply pins are provided for the analog and digital portions of the AD1865, it is also possible to use the AD1865 in systems featuring a single +5 V power supply. In this case, both the  $+\rm V_S$  and  $+\rm V_L$  input pins should

be connected to the single +5 V power supply. This feature allows reduction of the cost and complexity of the system power supply.

As with most linear circuits, changes in the power supplies will affect the output of the DAC. Analog Devices recommends that well regulated power supplies with less than 1% ripple be incorporated into the design of an audio system.

#### DISTORTION PERFORMANCE AND TESTING

The THD+N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD+N specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance. Figure 1 illustrates the typical THD+N performance of the AD1865 versus frequency. A load impedance of at least 1.5 k $\Omega$  is recommended for best THD+N performance.

Analog Devices tests and grades all AD1865s on the basis of THD+N performance. During the distortion test, a high-speed digital pattern generator transmits digital data to each channel of the device under test. Eighteen-bit data is transmitted at 705.6 kHz ( $16 \times F_s$ ). The test waveform is a 990.5 Hz sine wave with 0 dB, -20 dB and -60 dB amplitudes. A 4096 point FFT calculates total harmonic distortion + noise, signal-to-noise ratio, D-Range and channel separation. No deglitchers or MSB trims are used in the testing of the AD1865.

#### OPTIONAL MSB ADJUSTMENT

Use of optional adjust circuitry allows residual distortion error to be eliminated. This distortion is especially important when low amplitude signals are being reproduced. The MSB adjust circuitry is shown in Figure 7. The trim potentiometer should be adjusted to produce the lowest distortion using an input signal with a  $-60~\mathrm{dB}$  amplitude.




Figure 7. Optional THD+N Adjust Circuitry

### **Digital Circuit Considerations—AD1865**

#### **CURRENT OUTPUT MODE**

One or both channels of the AD1865 can be operated in current output mode.  $I_{\rm OUT}$  can be used to directly drive an external current-to-voltage (I-V) converter. The internal feedback resistor,  $R_{\rm F}$ , can still be used in the feedback path of the external I-V converter, thus assuring that  $R_{\rm F}$  tracks the DAC over time and temperature.

Of course, the AD1865 can also be used in voltage output mode in order to utilize the onboard I-V converter.

#### **VOLTAGE OUTPUT MODES**

As shown on the block diagram, each channel of the AD1865 is complete with an I-V converter and a feedback resistor. These can be connected externally to provide direct voltage output from one or both AD1865 channels. Figure 6 shows these connections.  $I_{\rm OUT}$  is connected to the Summing Junction, SJ.  $V_{\rm OUT}$  is connected to the feedback resistor,  $R_{\rm F}$ . This implementation results in the lowest possible component count and achieves the specifications shown on the Specifications page while operating at  $16\times F_{\rm S}$ .




Figure 8. AD1865 Control Signals

#### INPUT DATA

Data is transmitted to the AD1865 in a bit stream composed of 18-bit words with a serial, twos complement, MSB first format. Data Left (DL) and Data Right (DR) are the serial inputs for the left and right DACs, respectively. Similarly, Latch Left (LL) and Latch Right (LR) update the left and right DACs. The falling edge of LL and LR cause the last 18 bits which were clocked into the Serial Registers to be shifted into the DACs, thereby updating the DAC outputs. Left and Right channels share the Clock (CLK) signal. Data is clocked into the input registers on the rising edge of CLK.

Figure 8 illustrates the general signal requirements for data transfer for the AD1865.

#### TIMING

Figure 9 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1865 are both TTL and 5 V CMOS compatible.

The minimum clock rate of the AD1865 is at least 13.5 MHz. This clock rate allows data transfer rates of  $2\times$ ,  $4\times$ ,  $8\times$  and  $16\times F_S$  (where  $F_S$  equals 44.1 kHz).




Figure 9. AD1865 Timing Diagram




Figure 10. Complete  $8 \times F_S$  18-Bit CD Player

#### 18-BIT CD PLAYER DESIGN

Figure 10 illustrates an 18-bit CD player design incorporating an AD1865 D/A converter, an NE5532 dual op amp and the SM5813 digital filter chip manufactured by NPC. In this design, the SM5813 filter transmits left and right digital data to both channels of the AD1865. The left and right latch signals, LL and LR, are both provided by the word clock signal (WCKO) of the digital filter. The digital filter supplies data at an  $8\times F_{\rm S}$  oversample rate to each channel.

The digital data is converted to analog output voltages by the output amplifiers on the AD1865. Note that no external components are required by the AD1865. Also, no deglitching circuitry is required.

An NE5532 dual op amp is used to provide the output antialias filters required for adequate image rejection. One 2-pole filter section is provided for each channel. An additional pole is created from the combination of the internal feedback resistors ( $R_{\rm F}$ ) and the external capacitors C1 and C2. For example, the nominal 3 k $\Omega$   $R_{\rm F}$  with a 360 pF capacitor for C1 and C2 will place a pole at approximately 147 kHz, effectively eliminating all high frequency noise components.

Low distortion, superior channel separation, low power consumption and a low parts count are all realized by this simple design.

#### MULTICHANNEL DIGITAL KEYBOARD DESIGN

Figure 11 illustrates how to cascade AD1865's to add multiple voices to an electronic musical instrument. In this example, the data and clock signals are shared between all six DACs. As the data representing an output for a specific voice is loaded, the appropriate DAC is updated. For example, after the 18-bits representing the next output value for Voice 4 is clocked out on the data line, then "Voice 4 Load" is pulled low. This produces a new output for Voice 4. Furthermore, all voices can be returned to the same output by pulling all six load signals low.

In this application, the advantages of choosing the AD1865 are clear. Its flexible digital interface allows the clock and data to be shared among all DACs. This reduces PC board area requirements and also simplifies the actual layout of the board. The low power requirements of the AD1865 (approximately 225 mW) is an advantage in a multiple DAC system where any power advantage is multiplied by the number of DACs used. The AD1865 requires no external components, simplifying the design, reducing the total number of components required and enhancing reliability.




Figure 11. Cascaded AD1865s in a Multichannel Keyboard Instrument

### AD1865

#### ADDITIONAL APPLICATIONS

Figures 12 through 14 show connection diagrams for the AD1865 and standard digital filter chips from Yamaha, NPC and Sony. Each figure is an example of cophase operation operating at  $8 \times F_s$  for each channel. The 2-pole Rauch low pass filters shown in Figure 10 can be used with all of the applications shown in this data sheet.




Figure 12. AD1865 with Yamaha YM3434 Digital Filter




Figure 14. AD1865 with NPC SM5818AP Digital Filter

+5V DIGITAL SUPPLY



# Single Supply Dual 16-Bit Audio DAC

AD1866\*

#### **FEATURES**

Dual Serial Input, Voltage Output DACs Single +5 Volt Supply 0.005% THD+N Low Power -45 mW 115 dB Channel Separation Operates at 8× Oversampling 16-Pin Plastic DIP or SOIC Package

APPLICATIONS
Multimedia Workstations
PC Audio Add-In Boards
Portable CD and DAT Players
Automotive CD and DAT Players
Noise Cancellation

#### PRODUCT DESCRIPTION


The AD1866 is a complete dual 16-bit DAC offering excellent performance while requiring a single +5 V power supply. It is fabricated on Analog Devices' ABCMOS wafer fabrication process. The monolithic chip includes CMOS logic elements, bipolar and MOS linear elements and laser trimmed, thin film resistor elements. Careful design and layout techniques have resulted in low distortion, low noise, high channel separation and low power dissipation.

The DACs on the AD1866 chip employ a partially segmented architecture. The first three MSBs of each DAC are segmented into 7 elements. The 13 LSBs are produced using standard R-2R techniques. The segments and R-2R resistors are laser trimmed to provide extremely low total harmonic distortion. The AD1866 requires no deglitcher or trimming circuitry.

Each DAC is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing  $\pm 1$  V signals at load currents up to  $\pm 1$  mA. The buffered output signal range is 1.5 V to 3.5 V. The 2.5 V reference voltages eliminate the need for "false ground" networks.

A versatile digital interface allows the AD1866 to be directly connected to all digital filter chips. Fast CMOS logic elements allow for an input clock rate of up to 16 MHz. This allows for operation at  $2\times$ ,  $4\times$ ,  $8\times$ , or  $16\times$  the sampling frequency (where  $F_S=44.1\ kHz)$  for each channel. The digital input pins of the AD1866 are TTL and  $+5\ V$  CMOS compatible.

#### FUNCTIONAL BLOCK DIAGRAM



The AD1866 operates on +5 V power supplies. The digital supply,  $V_L$ , can be separated from the analog supply,  $V_S$ , for reduced digital feedthrough. Separate analog and digital ground pins are also provided. In systems employing a single +5 volt power supply,  $V_L$  and  $V_S$  should be connected together. In battery operated systems, operation will continue even with reduced supply voltage. Typically, the AD1866 dissipates 45 mW.

The AD1866 is packaged in either a 16-pin plastic DIP or a 16-pin plastic SOIC package. Operation is guaranteed over the temperature range of  $-35^{\circ}$ C to  $+85^{\circ}$ C and over the voltage supply range of 4.75 V to 5.25 V.

#### PRODUCT HIGHLIGHTS

- 1. Single supply operation @ +5 V.
- 2. 45 mW power dissipation.
- 3. THD+N is 0.005% (typical).
- 4. Signal-to-Noise Ratio is 95 dB (typical).
- 5. 115 dB channel separation (typical).
- 6. Compatible with all digital filter chips.
- 7. 16-pin DIP and 16-pin SOIC packages.
- 8. No deglitcher required.
- 9. No external adjustments required.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

<sup>\*</sup>Protected by U.S. Patent Nos: 3,961,326; 4,141,004; 4,349,811; 4,857,862; and patents pending.

# **AD1866** — **SPECIFICATIONS** ( $T_A = 25^{\circ}C$ and +5 V supplies unless otherwise noted)

	Min	Тур	Max	Unit
RESOLUTION		16		Bits
DIGITAL INPUTS VIH	2.4			v
$v_{iL}^{m}$			0.8	V
$I_{IH}$ , $V_{IH} = V_{L}$		1.0		μA
$I_{IL}$ , $V_{IL} = DGND$		-10.0		μA
Maximum Clock Input Frequency	13.5			MHz
ACCURACY				
Gain Error		±3	1	% of FSR
Gain Matching		±3		% of FSR
Miscale Error		±30		mV
Midscale Error Matching		±10		mV
Gain Linearity Error		±3		dB
DRIFT (0°C to 70°C)				****
Gain Drift		±100		ppm/°C
Midscale Drift		-130		μV/°C
TOTAL HARMONIC DISTORTION + NOISE		6		
0 dB, 990.5 Hz AD1866N		0.005	0.01	%
AD1866R		0.005	0.01	%
-20 dB, 990.5/Hz AD1866N		0.02		%
AD1866R	4 6	0.02		%
-60 dB, 990.5 Hz AD1866N		2.0		%
AD1866R	8 6 3 2 2 2 3	2.0		%
CHANNEL SEPARATION 1 kHz, 0 dB	108	115		dB
SIGNAL-TO-NOISE RATIO (with A-Weight Filter)		95		dB
D-RANGE (with A-Weight Filter)	13 13 1	90		dB
OUTPUT				
Voltage Output Pins (V <sub>OL</sub> , V <sub>OR</sub> )				
Output Range (±3%)		±1		V
Output Impedance		0.1	· .	$\Omega$
Load Current	W. 17	±1		mA
Bias Voltage Pins (V <sub>BL</sub> , V <sub>BR</sub> )				
Output Range		+2.5		V
Output Impedance		350		Ω
POWER SUPPLY				
Specification, V <sub>L</sub> and V <sub>S</sub>	4.75	5	5.25	V
Operation, V <sub>L</sub> and V <sub>S</sub>	3.5		5.25	V
$+I$ , $V_L$ and $V_S = 5 V$		9	13	mA
POWER DISSIPATION		45	65	mW
TEMPERATURE RANGE				
Operation	-35		85	℃
Storage	-60	1 .	100	℃

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



# Single Supply Dual 18-Bit Audio DAC

AD1868\*

#### **FEATURES**

Dual Serial Input, Voltage Output DACs Single +5 V Supply 0.004% THD+N (typical) Low Power: 50 mW (typical) >115 dB Channel Separation (typical) Operates at 8× Oversampling 16-Pin Plastic DIP or SOIC Package

#### **APPLICATIONS**

Portable Compact Disc Players
Portable DAT Players and Recorders
Automotive Compact Disc Players
Automotive DAT Players
Multimedia Workstations

#### PRODUCT DESCRIPTION


The AD1868 is a complete dual 18-bit DAC offering excellent performance while requiring a single +5 V power supply. It is fabricated on Analog Devices' ABCMOS wafer fabrication process. The monolithic chip includes CMOS logic elements, bipolar and MOS linear elements, and laser-trimmed thin-film resistor elements. Careful design and layout techniques have resulted in low distortion, low noise, high channel separation, and low power dissipation.

The DACs on the AD1868 chip employ a partially segmented architecture. The first three MSBs of each DAC are segmented into seven elements. The 15 LSBs are produced using standard R-2R techniques. The segments and R-2R resistors are laser-trimmed to provide extremely low total harmonic distortion. The AD1868 requires no deglitcher or trimming circuitry.

Each DAC is equipped with a high performance output amplifier. These amplifiers achieve fast settling and high slew rate, producing  $\pm 1$  V signals at load currents up to  $\pm 1$  mA. The buffered output signal range is 1.5 V to 3.5 V. Reference voltages of 2.5 V are provided, eliminating the need for "False Ground" networks.

A versatile digital interface allows the AD1868 to be directly connected to all digital filter chips. Fast CMOS logic elements allow for an input clock rate of up to 13.5 MHz. This allows for operation at  $2\times$ ,  $4\times$ ,  $8\times$ , or  $16\times$  the sampling frequency (where  $F_S$  equals 44.1 kHz) for each channel. The digital input pins of the AD1868 are TTL and +5 V CMOS compatible.

#### FUNCTIONAL BLOCK DIAGRAM



The AD1868 operates on +5 V power supplies. The digital supply,  $V_L$ , can be separated from the analog supply,  $V_S$ , for reduced digital feedthrough. Separate analog and digital ground pins are also provided. In systems employing a single +5 volt power supply,  $V_L$  and  $V_S$  should be connected together. In battery-operated systems, operation will continue even with reduced supply voltage. Typically, the AD1868 dissipates 50 mW.

The AD1868 is packaged in either a 16-pin plastic DIP or a 16-pin plastic SOIC package. Operation is guaranteed over the temperature range of  $-35^{\circ}$ C to  $+85^{\circ}$ C and over the voltage supply range of 4.75 V to 5.25 V.

#### PRODUCT HIGHLIGHTS

- 1. Single-supply operation @ +5 V
- 2. 50 mW power dissipation (typical)
- 3. THD+N is 0.004% (typical)
- 4. Signal-to-Noise Ratio is 97.5 dB (typical)
- 5. >115 dB channel separation (typical)
- 6. Compatible with all digital filter chips
- 7. 16-pin DIP and 16-pin SOIC packages
- 8. No deglitcher required
- 9. No external adjustments required

<sup>\*</sup>Protected by U.S. Patents Numbers: 3,961,326; 4,141,004; 4,349,811; 4,857,862; and patents pending.

# **AD1868** — **SPECIFICATIONS** $(T_A = +25^{\circ}C \text{ and } +5 \text{ V supplies unless otherwise noted})$

	Min	Тур	Max	Units
RESOLUTION		18		Bits
DIGITAL INPUTS V <sub>IH</sub>	2.4	· · · · · · · · · · · · · · · · · · ·		V
$V_{\rm IL}$			0.8	v
$I_{IH}, V_{IH} = V_{L}$		1.0		μΑ
$I_{IL}$ , $V_{IL} = DGND$		1.0		μΑ
Maximum Clock Input Frequency	13.5			MHz
ACCURACY				
Gain Error		±1		% of FSI
Gain Matching		±1		% of FSI
Midscale Error	ì	±15		mV
Midscale Error Matching	l	±10		mV
Gain Linearity Error		±3		dB
DRIFT (0°C to +70°C)		,		
Gain Drift		$\pm 100$		ppm/°C
Midscale Drift		±100		μV/°C
TOTAL HARMONIC DISTORTION + NOISE				
0 dB, 990.5 Hz AD1868N, R		0.004	0.008	%
AD1868N-J, R-J	!	0.004	0.006	%
-20 dB, 990.5 Hz AD1868N, R	į.	0.020	0.08	%
		0.020	0.08	
AD1868N-J, R-J		0.020	0.08	%
-60 dB, 990.5 Hz AD1868N, R		2.0	5.0	%
AD1868N-J, R-J		2.0	5.0	%
CHANNEL SEPARATION 1 kHz, 0 dB	108	>115		dB
SIGNAL-TO-NOISE RATIO (with A-Weight Filter)	95	97.5		dB
D-RANGE (with A-Weight Filter)	86	92		dB
OUTPUT				
Voltage Output Pins (V <sub>O</sub> L, V <sub>O</sub> R)	l .			
Output Range (±3%)		±1		v
Output Impedance		0.1		$\Omega$
Load Current	1	±1		mA
Bias Voltage Pins $(V_R L, V_R R)$				
Output Voltage		+2.5		v
Output Impedance	1	350		$\Omega$
POWER SUPPLY	İ			
Specification, V <sub>L</sub> and V <sub>S</sub>	4.75	5	5.25	$\mathbf{v}$
Operation, V <sub>L</sub> and V <sub>S</sub>	3.5		5.25	v
$+I$ , $V_L$ and $V_S = 5 V$		10	14	mA
POWER DISSIPATION		50	70	mW
TEMPERATURE RANGE		<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>		
Operation	-35		85	°C
Storage	-60		100	℃

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

$V_{\mathbf{L}}$ to DGND
$\overline{V_S}$ to AGND
AGND to DGND
Digital Inputs to DGND
Soldering

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



# **Typical Performance of the AD1868**




Figure 1. THD+N vs. Frequency




Figure 3. THD+N vs. Supply Voltage




Figure 5. THD+N vs. Temperature




Figure 2. Channel Separation vs. Frequency




Figure 4. Gain Linearity Error vs. Input Amplitude





Figure 6. Power Supply Rejection Ratio vs. Frequency

### PIN CONFIGURATIONS



### PIN DESIGNATIONS

1	V <sub>L</sub>	Digital Supply (+5 Volts)
2	LĹ	Left Channel Latch Enable
3	DL	Left Channel Data Input
4	CK	Clock Input
5	DR	RIGHT Channel Data Input
6	LR	RIGHT Channel Latch Enable
7	DGND	Digital Common
8	$V_BR$	Right Channel Bias
9	$V_s$	Analog Supply (+5 Volts)
10	$V_{o}R$	Right Channel Output
11	NRR	Right Channel Noise Reduction
12	AGND	Analog Common
13	NRL	Left Channel Noise Reduction
14	$V_{o}L$	Left Channel Output
15	$V_s$	Analog Supply (+5 Volts)
16	$V_BL$	Left Channel Bias

### **DEFINITION OF SPECIFICATIONS**

### Total Harmonic Distortion + Noise

Total harmonic distortion plus noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the amplitudes of the harmonics and noise to the amplitude of the fundamental input frequency. It is usually expressed in percent (%) or decibels (dB).

### **D-Range Distortion**

D-range distortion is the ratio of the amplitude of the signal at an amplitude of -60 dB to the amplitude of the distortion plus noise. In this case, an A-weight filter is used. The value specified for D-range performance is the ratio measured plus 60 dB.

### Signal-to-Noise Ratio

The signal-to-noise ratio is defined as the ratio of the amplitude of the output when a full-scale output is present to the amplitude of the output with no signal present. It is expressed in decibels (dB) and measured using an A-weight filter.

### Gain Linearity

Gain linearity is a measure of the deviation of the actual output amplitude from the ideal output amplitude. It is determined by measuring the amplitude of the output signal as the amplitude of that output signal is digitally reduced to a lower level. A perfect D/A converter exhibits no difference between the ideal and actual amplitudes. Gain linearity is expressed in decibels (dB).

### Midscale Error

Midscale error is the difference between the analog output and the bias when the twos complement input code representing midscale is loaded in the input register. Midscale error is expressed in mV.

### FUNCTIONAL DESCRIPTION


The AD1868 is a complete, voltage output dual 18-bit digital audio DAC which operates with a single +5 volt supply. As shown in the block diagram, each channel contains a voltage reference 18-bit, serial-to-parallel input register, 18-bit inputlatch, 18-bit DAC, and an output amplifier.

The voltage reference section provides a reference voltage and a false ground voltage for each channel. The low noise bandgap circuits produce reference voltages that are unaffected by changes in temperature, time, and power supply.

The output amplifier uses both MOS and bipolar devices and incorporates an NPN class-A output stage. It is designed to produce high slew rate, low noise, low distortion, and optimal frequency response.

Each 18-bit DAC uses a combination of segmented decoder and R-2R architecture to achieve good integral and differential linearity. The resistors which form the ladder structure are fabricated with silicon-chromium thin film. Laser-trimming of these resistors further reduces linearity error, resulting in low output distortion.

The input registers are fabricated with CMOS logic gates. These gates allow fast switching speeds and low power consumption, contributing to the fast digital timing, low glitch, and low power dissipation of the AD1868.



AD1868 Functional Block Diagram

### **Circuit Considerations — AD1868**

# ANALOG CIRCUIT CONSIDERATIONS GROUNDING RECOMMENDATIONS

The AD1868 has two ground pins, designated as AGND (Pin 12) and DGND (Pin 7). The analog ground, AGND, serves as the "high quality" reference ground for analog signals and as a return path for the supply current from the analog portion of the device. The system analog common should be located as close as possible to Pin 12 to minimize any voltage drop which may develop between these two points, although the internal circuit is designed to minimize signal dependence of the analog return current.

The digital ground, DGND, returns ground current from the digital logic portion of the device. This pin should be connected to the digital common node in the system. As shown in Figure 7, the analog and digital grounds should be joined at one point in the system. When these two grounds are remotely connected such as at the power supply ground, care should be taken to minimize the voltage difference between the DGND and AGND pins in order to ensure the specified performance.

### POWER SUPPLIES AND DECOUPLING

The AD1868 has three power supply input pins.  $V_S$  (Pins 9 and 15) provide the supply voltages which operate the analog portion of the device including the 18-bit DACs, the voltage references, and the output amplifiers. The  $V_S$  supplies are designed to operate with a +5 V supply. These pins should be decoupled to analog common using a 0.1  $\mu$ F capacitor. Good engineeringpractice suggests that the bypass capacitors be placed as close as possible to the package pins. This minimizes the inherent inductive effects of printed circuit board traces.

 $V_L$  (Pin 1) operates the digital portions of the chip including the input shift registers and the input latching circuitry.  $V_L$  is also designed to operate with a +5 V supply. This pin should be bypassed to digital common using a 0.1  $\mu$ F capacitor, again placed as close as possible to the package pin. Figure 7 illustrates the correct connection of the digital and analog supply bypass capacitors.

An important feature of the AD1868 audio DAC is its ability to operate at reduced power supply voltages. This feature is very important in portable battery-operated systems. As the batteries discharge, the supply voltage drops. Unlike any other audio DAC, the AD1868 can continue to function at supply voltages as low as 3.5 V. Because of its unique design, the power requirements of the AD1868 diminish as the battery voltage drops, further extending the operating time of the system.




Figure 7. Recommended Circuit Schematic

### NOISE REDUCTION CAPACITORS

The AD1868 has two noise-reduction pins designated as NRL (Pin 13) and NRR (Pin 11). It is recommended that external noise-reduction capacitors be connected from these pins to AGND to reduce the output noise contributed by the voltage reference circuitry. As shown in Figure 7, each of these pins should be bypassed to AGND with a 4.7  $\mu F$  or larger capacitor. The connections between the capacitors, package pins and AGND should be as short as possible to achieve the lowest noise.

### USING V<sub>B</sub>L AND V<sub>B</sub>R

The AD1868 has two bias voltage reference pins, designated as  $V_BR$  (Pin 8) and  $V_BL$  (Pin 16). These pins supply a dc reference voltage equal to the center of the output voltage swing. These bias voltages replace "False Ground" networks previously required in single-supply audio systems. At the same time, they allow dc-coupled systems, improving audio performance.

Figure 8a illustrates the traditional approach used to generate False Ground voltages in single-supply audio systems. This circuit requires additional power and circuit board space.




Figure 8a. Schematic Using False Ground




Figure 8b. Circuitry Using Voltage Biases

The AD1868 eliminates the need for "False Ground" circuitry.  $V_BR$  and  $V_BL$  generate the required bias voltages previously generated by the "False Ground." As shown in Figure 8b,  $V_BR$  and  $V_BL$  may be used as the reference point in each output channel. This permits a dc-coupled output signal path. This eliminates ac-coupling capacitors and improves low frequency performance. It should be noted that these bias outputs have relatively high output impedance and will not drive output currents larger than 100  $\mu A$  without degrading the specified performance.

### DISTORTION PERFORMANCE AND TESTING

The THD+N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. Therefore, the THD+N specification provides a direct method to classify and choose an audio DAC for a desired level of performance.

Figure 1 illustrates the typical THD+N versus frequency performance of the AD1868. It is evident that the THD+N performance of the AD1868 remains stable at all three levels through a wide range of frequencies. A load impedance of at least 2 k $\Omega$  is recommended for best THD+N performance.

Analog Devices tests and grades all AD1868s on the basis of THD+N performance. During the distortion test, a high speed digital pattern generator transmits digital data to each channel of the device under test. Eighteen-bit data is latched into the DAC at 352.8 kHz (8×  $F_{\rm s}$ ). The test waveform is a 990.5 Hz sine wave with 0 dB, -20 dB, and -60 dB amplitudes. A 4096-point FFT calculates total harmonic distortion + noise, signal-to-noise ratio, and D-range. No deglitchers or external adjustments are used.

# DIGITAL CIRCUIT CONSIDERATIONS INPUT DATA

The AD1868 digital input port employs five signals: Data Left (DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and Clock (CLK). DL and DR are the serial inputs for the left and right DACs, respectively. Input data bits are clocked into the input register on the rising edge of CLK. The falling edges of LL and LR cause the last 18 bits which were clocked into the serial registers to be shifted into the DACs, thereby updating the respective DAC outputs. For systems using only a single latch signal, LL and LR may be connected together. For systems using only one DATA signal, DR and DL may be connected together. Data is transmitted to the AD1868 in a bit stream composed of 18-bit words with a serial, twos complement, MSB first format. Left and right channels share the Clock (CLK) signal.

Figure 9 illustrates the general signal requirements for data transfer for the AD1868.




Figure 9. AD1868 Control Signals

## **Applications**—AD1868

### TIMING

Figure 10 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished properly. The input pins of the AD1868 are TTL and 5 V CMOS compatible.

The maximum clock rate of the AD1868 is specified to be at least 13.5 MHz. This clock rate allows data transfer rates of  $2\times$ ,  $4\times$ ,  $8\times$ , and  $16\times$  F<sub>S</sub> (where F<sub>S</sub> equals 44.1 kHz). The applications section of this data sheet contains additional guidelines for using the AD1868.




Figure 10. AD1868 Input Signal Timing

### APPLICATIONS OF THE AD1868

The AD1868 is a high performance audio DAC specifically designed for portable and automotive digital audio applications. These market segments have technical requirements fundamentally different than those found in the high end or home-use market segments. Portable equipment must rely on components which require low amounts of power to offer reasonable playing times. Also, battery voltages drop as the end of the discharge cycle is approached. The AD1868's ability to operate from a single +5 V supply makes it a good choice for battery-operated gear. As the battery voltage drops, the power dissipation of the

AD1868 drops. This extends the usable battery life. Finally, as the battery supply voltage drops, the bias voltages and signal swings also drop, preventing signal clipping and abrupt degradation of distortion. Figure 3 illustrates that THD+N performance of the AD1868 remains constant through a wide range of supply voltages.

Automotive equipment rely on components which are able to consistently perform in a wide range of temperatures. In addition, due to the limited space available in automotive applications, small size is essential. The AD1868 is able to satisfy both of these requirements. The device has guaranteed operation between -35°C and +85°C, and the 16-pin DIP or 16-pin SOIC package is particularly attractive where overall size is important.

Since the AD1868 provides dc bias voltages, the entire signal chain can be dc-coupled. This eliminate ac-coupling capacitors from the signal path, improving low frequency performance and lowering system cost and size.

In summary, the AD1868 is an excellent choice for batteryoperated portable or automotive digital audio systems. In the following sections, some examples of high performance audio applications featuring the AD1868 are described.

### AD1868 with Sony CXD2550P Digital Filter

Figure 11 illustrates an 18-bit CD player design incorporating an AD1868 DAC, a Sony CXD2550P digital filter and 2-pole antialias filters. This high performance, single-supply design operates at  $8 \times F_S$  and is suitable for portable and automotive applications. In this design, the CXD2550P filter transmits left and right channel digital data to the AD1868. The left and right latch signals, LL and LR, are both provided by the word clock signal (LRCKO) of the digital filter. The digital data is converted to low distortion output voltages by the output amplifiers on the AD1868. Also, no deglitching circuitry or external adjustments are required. Bypass capacitors, noise-reduction capacitors and the antialias filter details are omitted for clarity.




Figure 11. AD1868 with Sony CXD2550P Digital Filter

# Applications — AD1868

### ADDITIONAL APPLICATIONS

In addition to CD player designs, the AD1868 is suitable for similar applications such as DAT, portable musical instruments, Laptop and Notebook personal computers, and PC audio I/O boards. The circuit techniques illustrated are directly applicable in those applications.

Figures 12, 13, and 14 show connection diagrams for the AD1868 with popular digital filter chips from NPC and Yamaha. Each application operates at  $8\times F_S$  operation. Please refer to the appropriate sections of this data sheet for additional information.




Figure 12. AD1868 with NPC SM5813 Digital Filter




Figure 13. AD1868 with NPC SM5818AP Digital Filter




Figure 14. AD1868 with Yamaha YM3434 Digital Filter

### **ORDERING GUIDE**

Model	THD+N @ F <sub>s</sub>	SNR	Package Option*
AD1868N	0.008%	95 dB	
AD1868R	0.008%	95 dB	R-16
AD1868N-J	0.006%	95 dB	N-16
AD1868R-J	0.006%	95 dB	R-16

<sup>\*</sup>N = Plastic DIP; R = SOIC. For outline information see Package Information section.



# LOGDAC CMOS Logarithmic D/A Converter

AD7111\*

**FEATURES** 

Dynamic Range: 88.5dB
Resolution: 0.375dB
On-Chip Data Latches
Full ±25V Input Range Multiplying DAC
Low Distortion
Single +5V Supply
Latch-Up Free (No Protection Schottky Required)
APPLICATIONS
Digitally Controlled AGC Systems
Audio Attenuators
Wide Dynamic Range A/D Converters
Sonar Systems
Function Generators


### GENERAL DESCRIPTION

The LOGDAC<sup>TM</sup> AD7111 is a CMOS multiplying D/A converter which can attenuate an analog input signal over the range 0 to -88.5dB in 0.375dB steps.

The degree of attenuation is determined by an 8-bit data word which is latched into on-chip data latches using microprocessor compatible control signals  $\overline{CS}$  and  $\overline{WR}$ . Operating frequency range of the device is from dc to several hundred kHz.

The device is available in a standard 16-pin DIP and in a 20-terminal surface mount package.

### FUNCTIONAL BLOCK DIAGRAM



### ORDERING GUIDE

Model	Temperature Range	Specified Accuracy Range	Package Option*
AD7111KN	0°C to +70°C	0dB to 60dB	N-16
AD7111BQ	-25°C to +85°C	0dB to 60dB	Q-16
AD7111TQ	-55°C to +125°C	0dB to 60dB	Q-16
AD7111LN	0°C to +70°C	0dB to 72dB	N-16
AD7111CQ	-25°C to +85°C	0dB to 72dB	Q-16
AD7111UQ	-55°C to +125°C	0dB to 72dB	Q-16
AD7111TE/883B	-55°C to +125°C	0dB to 60dB	E-20A

 $<sup>\</sup>star E = Leadless$  Ceramic Chip Carrier; N = Plastic DIP; Q = Cerdip. For outline information see Package Information section.

\*U.S. Patent No. 4521764 LOGDAC is a trademark of Analog Devices Inc.

# **AD7111** — **SPECIFICATIONS** $(V_{DD} = +5V, V_{IN} = -10V \text{ dc}, I_{OUT} = AGND = DGND = 0V, output amplifier AD544 except where stated)$

	AD7111L/C/U GRADES		AD7111K/	B/T GRADES	1			
Parameter	T <sub>A</sub> = +25°C	$T_A = T_{\min}, T_{\max}$	TA = +25°C	$T_A = T_{\min}, T_{\max}$	Units	Conditions/Comments		
NOMINAL RESOLUTION	0.375	0.375	0.375	0.375	dB			
ACCURACY RELATIVE TO 0dB ATTENUATION 0,375dB Steps:			,	1				
Accuracy ≤ ±0.17dB	0 to 36	0 to 36	0 to 30	0 to 30	dB min	Guaranteed attenuation ranges		
Monotonic	0 to 54	0 to 54	0 to 48	0 to 48	dB min	for specified step sizes		
0,75dB Steps:	1							
Accuracy ≤ ±0.35dB	0 to 48	0 to 42	0 to 42	0 to 36	dB min			
Monotonic	0 to 72	0 to 66	0 to 72	0 to 60	dB min			
1.5dB Steps:								
Accuracy ≤ ±0.7dB	0 to 54	0 to 48	0 to 48	0 to 42	dB min			
Monotonic	Full Range	0 to 78	0 to 85.5	0 to 72	dB min	Full Range is from 0 to 88.5dB		
3.0dB Steps:	1	0.0070	0 10 00.0	0.00.2	up	Tun Range is from 5 to 50.545		
Accuracy ≤±1.4dB	0 to 66	0 to 54	0 to 60	0 to 48	dB min			
Monotonic	Full Range	Full Range	Full Range	Full Range	GD			
6.0dB Steps:	run Kange	run Kange	Full Range	run Kange				
Accuracy ≤ ±2.7dB	0 to 72	0 to 60	0 to 60	0 to 48	dB min			
Monotonic		Full Range		Full Range	ab min			
MONOTORIC GAIN ERROR	Full Range	±0.15	Full Range	±0.20	dB max			
	±0.1	IU.13	±0.15	10,20	ав тах			
V <sub>IN</sub> INPUT RESISTANCE			1		l.a			
(PIN 15)	9/11/15	9/11/15	7/11/18	7/11/18	kΩ min/typ/max			
RFB INPUT RESISTANCE								
(PIN 16)	9.3/11.5/15.7	9.3/11.5/15.7	7.3/11.5/18.8	7.3/11.5/18.8	kΩ min/typ/max			
			<del> </del>			/- ' ' ' ' ' ' ' ' ' '		
DIGITAL INPUTS			l	2.4	l			
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	0.8	V min			
VIL (Input Low Voltage)	0.8	0.8	0.8		V max			
Input Leakage Current	±1	±10	±1	±10	μA max	Digital Inputs = V <sub>DD</sub>		
SWITCHING CHARACTERISTICS <sup>1</sup>								
tCS	0	0	0	0	ns min	Chip Select to Write Setup Time		
<sup>t</sup> CH	0	0	0	0	ns min	Chip Select to Write Hold Time		
twr	350	500	350	500	ns min	Write Pulse Width		
t <sub>DS</sub>	175	250	175	250	ns min	Data Valid to Write Setup Time		
t <sub>DH</sub>	10	10	10	10	ns min	Data Valid to Write Hold Time		
tresh	3	4.5	3	4.5	μs min	Refresh Time		
POWER SUPPLY	<b> </b>			<del></del>				
V <sub>DD</sub>	+5	+5	+5	+5	l v			
I <sub>DD</sub>	1	4	1	4	mA max	Digital Inputs = VIH or VII		
- טע	500	1000	500	1000	μA max	Digital Inputs = 0V or VDD. See Figu		

### **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for design guidance only and are not subject to test.

 $V_{\mathrm{DD}} = +5\mathrm{V}, V_{\mathrm{IN}} = -10\mathrm{V}$  dc except where stated,  $I_{\mathrm{OUT}} = \mathrm{AGND} = \mathrm{DGND} = 0\mathrm{V}$ , output amplifier AD544 except where stated

	AD7111L	C/U GRADES	AD7111K/P	/T GRADES	<b>.</b>	l .
Parameter	T <sub>A</sub> = 25°C	$T_A = T_{\min}, T_{\max}$	$T_A = +25^{\circ}C$	$T_A = T_{\min}, T_{\max}$	Units	Conditions/Comments
DC Supply Rejection, ΔGain/ΔVDD	0.001	0.005	0.001	0.005	dB per % max	$\Delta V_{DD} = \pm 10\%$ , Input Code = 00000000
Propagation Delay	3.0	4.5	3.0	4.5	μs max	Full Scale Change Measured from WR going high, CS = 0V.
Digital-to-Analog Glitch Impulse	100	-	100	_	nV secs typ	Measured with ADLH0032CG as Output Amplifier for Input Code Transition 10000000 to 00000000. Cl of Figure 1 is 0pF
Output Capacitance, Pin 1	185	185	185	185	pF max	1
Input Capacitance, Pin 15 and Pin 16	7	7	7	7	pF max	
Feedthrough at 1kHz	-94	-72	-92	-68	dB max	Feedthrough is also determined by circuit
Total Harmonic Distortion	-91	-91	-91	-91	dB typ	layout (see Figure 4).
Output Noise Voltage Density	70	70	70	70	nV/√Hz max	V <sub>IN</sub> = 6V rms at 1kHz
Digital Input Capacitance	7	7	7	7	pF max	Includes AD544 Amplifier Noise

Specifications subject to change without notice.

NOTE

Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ (to DGND)
$V_{IN}$ (to AGND)
Digital Input Voltage to DGND $-0.3V$ to $V_{DD} + 0.3V$
$I_{OUT}$ to AGND $\ \ldots \ \ldots \ \ldots \ -0.3V$ to $V_{DD}$
$V_{IN}$ to AGND
AGND to DGND
DGND to AGND
Power Dissipation (Any Package)
To +75°C
Derates above +75°C by 6mW/°C

Operating Temperature Range											
Commercial (K, L Versions)								-	0 to	+	70°C
Industrial (B, C Versions) .							-2	5°(	C to	+	85°C
Extended (T, U Versions) .						_	55	°C	to	+1	25℃
Storage Temperature						_	65	°C	to	+1:	50°C
Lead Temperature (Soldering, 1	0s	ec	s)	)						+ 3	00°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### TERMINOLOGY

**RESOLUTION:** Nominal change in attenuation when moving between two adjacent codes.

MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.

**FEEDTHROUGH ERROR:** That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.

**OUTPUT LEAKAGE CURRENT:** Current which appears on the I<sub>OUT</sub> terminal with all digital inputs high.

TOTAL HARMONIC DISTORTION: A measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.


ACCURACY: The difference (measured in dB) between the ideal transfer function as listed in Table I and the actual transfer function as measured with the device.

OUTPUT CAPACITANCE: Capacitance from IOUT to ground.

DIGITAL-TO-ANAL OG GLITCH IMPULSE: The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with  $V_{\rm IN}=A{\rm GND}$ .


PROPAGATION DELAY: This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.


### WRITE CYCLE TIMING DIAGRAM



- NOTES: 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V<sub>DD</sub>. V<sub>DD</sub> = +5V. t. = tr = 20ns.
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH}+V_{IL}}{2}$  .

### PIN CONFIGURATIONS





V3.V

### CIRCUIT DESCRIPTION

### GENERAL CIRCUIT INFORMATION

The AD7111 consists of a 17-bit R-2R CMOS multiplying D/A converter with extensive digital logic. The logic translates the 8-bit binary input into a 17-bit word which is used to drive the D/A converter. Input data on the D7-D0 bus is loaded into the input data latches using CS and WR control signals. The rising edge of WR latches the input data and initiates the internal data transfer to the decoder. A minimum time t<sub>RFSH</sub>, the refresh time, is required for the data to propagate through the decoder before a new data write is attempted.

The transfer function for the circuit of Figure 1 is given by:

$$V_O = -V_{IN} \ 10 \ exp - \frac{0.375 \ N}{20}$$

$$V_{O} = -V_{IN} \ 10 \ exp - \frac{0.375 \ N}{20}$$
 or 
$$\left| \frac{V_{O}}{V_{IN}} \right| \ dB = -0.375 \ N$$

Where 0.375 is the step size (resolution) in dB and N is the input code in decimal for values 0 to 239. For 240 ≤N≤255 the output is zero. Table I gives the output attenuation relative to 0dB for all possible input codes.

The graphs on the last page give a pictorial representation of the specified accuracy and monotonic ranges for all grades of the AD7111. High attenuation levels are specified with less accuracy than low attenuation levels. The range of monotonic behavior depends upon the attenuation step size used. For example, the AD7111L is guaranteed monotonic in 0.375dB steps from 0 to -54dB inclusive and in 0.75dB steps from 0 to -72dB inclusive. To achieve monotonic operation over the entire 88.5dB range it is necessary to select input codes so




Figure 1. Typical Circuit Configuration

that the attenuation step size at any point is consistent with the step size guaranteed for monotonic operation at that

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows a simplified circuit of the D/A converter section of the AD7111 and Figure 3 gives an approximate equivalent circuit.

The current source ILEAKAGE is composed of surface and junction leakages and as with most semiconductor devices. approximately doubles every 10°C-see Figure 11. The resistor RO as shown in Figure 3 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from 0.8R to 2R. R is typically  $11k\Omega$ . Cour is the capacitance due to the N channel switches and varies from about 60pF to 185pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A converters" which is available from Analog Devices, Publication Number G479-15-8/78.





Figure 2. Simplified D/A Circuit of AD7111



N) IS THE THEVENIN EQUIVALENT VOLTAGE GENERATOR OUE TO THE INPUT VOLTAGE V<sub>IN</sub>, THE BINARY ATTENUATION FACTOR N AND THE TRANSFER FUNCTION OF THE R-2R LADDER.

Figure 3. Equivalent Analog Output Circuit of AD7111

150																
D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	0.0	0.375	0.75	1.125	1.5	1.875	2.25	2.625	3.0	3.375	3.75	4.125	4.5	4.875	5.25	5.625
0001	6.0	6.375	6.75	7.125	7.5	7.875	8.25	8.625	9.0	9.375	9.75	10.125	10.5	10.875	11.25	11.625
0010	12.0	12.375	12.75	13.125	13.5	13.875	14.25	14.625	15.0	15.375	15.75	16.125	16.5	16.875	17.25	17.625
0011	18.0	18.375	18.75	19.125	19.5	19.875	20.25	20.625	21.0	21.375	21.75	22.125	22.5	22.875	23.25	23.625
0100	24.0	24.375	24.75	25.125	25.5	25.875	26.25	26.625	27.0	27.375	27.75	28.125	28.5	28.875	29.75	29.625
0101	30.0	30.375	30.75	31.125	31.5	31.875	32.25	32.625	33.0	33.375	33.75	34.125	34.5	34.875	35.25	35.625
0110	36.0	36.375	36.75	37.125	37.5	37.875	38.25	38.625	39.0	39.375	39.75	40.125	40.5	40.875	41.25	41.625
0111	42.0	42.375	42.75	43.125	43.5	43.875	44.25	44.625	45.0	45.375	45.75	46.125	46.5	46.875	47.25	47.625
1000	48.0	48.375	48.75	49,125	49.5	49.875	50.25	50.625	51.0	51.375	51.75	52.125	52.5	52.875	53.25	53.625
1001	54.0	54.375	54.75	55.125	55.5	55.875	56.25	56.625	57.0	57.375	57.75	58.125	58.5	58.875	59.25	59.625
1010	60.0	60.375	60.75	61.125	61.5	61.875	62.25	62.625	63.0	63.375	63.75	64.125	64.5	64.875	65.25	65.625
1011	66.0	66.375	66.75	67.125	67.5	67.875	68.25	68.625	69.0	69.375	69.75	70.125	70.5	70.875	71.25	71.625
1100	72.0	72.375	72.75	73.125	73.5	73.875	74.25	74.625	75.0	75.375	75.75	76.125	76.5	76.875	77.25	77.625
1101	78.0	78.375	78.75	79.125	79.5	79.875	80.25	80.625	81.0	81.375	81.75	82.125	82.5	82.875	83.25	83.625
1110	84.0	84.375	84.75	85.125	85.5	85.875	86.25	86.625	87.0	87.375	87.75	88.125	88.5	88.875	89.25	89.625
1111	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE	MUTE

Table I. Ideal Attenuation in dB vs. Input Code

# **Applications Information – AD7111**

### DYNAMIC PERFORMANCE

The dynamic performance of the AD7111 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from  $V_{\rm IN}$  to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7111 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.




Figure 4. Suggested Layout for AD7111 and Op-Amp

It is recommended that when using the AD7111 with a high speed amplifier, a capacitor (C1) be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30pF and 50pF, compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7111 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C1 is shown in the middle trace and the response with C1 in circuit is shown in the bottom trace.




Figure 5. Response of AD7111 with AD517




Figure 6. Response of AD7111 with AD544

In conventional CMOS D/A converter design parasitic capacitance in the N-channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result

from digital feedthrough. The AD7111 has been designed to minimize these glitches as much as possible.

For operation beyond 250kHz, capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 12. In circuits where C1 is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7111.

Feedthrough and absolute accuracy are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7111 be kept as close to 25°C as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 11.

Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7111 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

### STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD7111 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.

Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor R<sub>FB</sub>. It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD517 or AD544) to minimize this offset.

Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7111 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. It is recommended that an amplifier with less than 50µV of input offset be used (such as the AD517 or AD OP-07) in dc applications. Amplifiers with higher offset voltage may cause audible "thumps" in ac applications due to dc output changes.

The AD7111 accuracy is specified and tested using only the internal feedback resistor. Any Gain Error (i.e., mismatch of RFB to the R-2R ladder) that may exist in the AD7111 D/A converter circuit results in a constant attenuation error over the whole range. The AD7111 accuracy is specified relative to 0dB attenuation, hence "Gain" trim resistors-R1 and R2 in Figure 1-can be used to adjust VOUT = VIN precisely (i.e., 0dB attenuation) with input code 00000000. The accuracy and monotonic range specifications of the AD7111 are not affected in any way by this gain trim procedure. For the AD7111L/C/U grades, suitable values for R1 and R2 of Figure 1 are R1 =  $500\Omega$ , R2 =  $180\Omega$ ; for the K/B/T grades suitable values are R1 =  $1000\Omega$ , R2 =  $270\Omega$ . For additional information on gain error the reader is referred to Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs" by Phil Burton available from Analog Devices Inc., Publication Number E630-10-6/81.

# **AD7111 — Typical Performance Characteristics**




Figure 7. Typical Supply Current vs. Logic Input Level




Figure 8. Typical Attenuation Error for 0.75dB Steps




Figure 9. Typical Attenuation Error for 3dB Steps vs. Temperature




Figure 10. Accuracy Specification for K/B/T Grade Devices at  $T_A = +25^{\circ}C$ 




Figure 11. Output Leakage Current vs. Temperature




Figure 12. Frequency Response with AD544 and AD517 Amplifiers




Figure 13. Distortion vs. Frequency Using AD544 Amplifier




Figure 14. Accuracy Specification for L/C/U Grade Devices at  $T_A = +25^{\circ}C$ 



# LOGDAC CMOS Logarithmic D/A Converter

AD7118\*

**FEATURES** 

Dynamic Range 85.5dB
Resolution 1.5dB
Full ±25V Input Range Multiplying DAC
Full Military Temperature Range -55°C to +125°C
Low Distortion
Low Power Consumption
Latch Proof Operation (Schottky Diodes Not Required)
Single 5V to 15V Supply

APPLICATIONS
Digitally Controlled AGC Systems
Audio Attenuators
Wide Dynamic Range A/D Converters
Sonar Systems
Function Generators

### **GENERAL DESCRIPTION**

The LOGDAC™ AD7118 is a CMOS multiplying D/A converter which attenuates an analog input signal over the range 0 to −85.5dB in 1.5dB steps. The analog output is determined by a six-bit attenuation code applied to the digital inputs. Operating frequency range of the device is from dc to several hundred kHz.

The device is manufactured using an advanced monolithic silicon gate thin-film on CMOS process and is packaged in a 14-pin dual-in-line package.

### ORDERING GUIDE


Model	Temperature Range	Specified Accuracy Range	Package Option <sup>1</sup>
AD7118KN	0 to +70°C	0 to 42dB	N-16
AD7118LN	0 to +70°C	0 to 48dB	N-16
AD7118BQ	−25°C to +85°C	0 to 42dB	Q-16
AD7118CQ	−25°C to +85°C	0 to 48dB	Q-16
AD7118TQ <sup>2</sup>	−55°C to +125°C	0 to 42dB	Q-16
$AD7118UQ^2$	−55°C to +125°C	0 to 48dB	Q-16

### NOTES


<sup>1</sup>N = Plastic DIP; Q = Cerdip. For outline information see Package Information section.

\*Protected by U.S. Patent No. 4521,764. LOGDAC is a trademark of Analog Devices, Inc.

### **FUNCTIONAL DIAGRAM**



### PIN CONFIGURATION (Not to Scale)



<sup>&</sup>lt;sup>2</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number.

# **AD7118** — **SPECIFICATIONS** $(V_{DD} = +5V \text{ or } +15V, V_{IN} = -10V \text{ dc}, I_{DUT} = AGND = DGND = 0V, output amplifier AD544 except where stated)$

		T <sub>A</sub> = +	25°C	$T_A = T_m$	<sub>in</sub> , T <sub>max</sub>	1	TEST CONDITIONS/
PARAMETER		$V_{DD} = +5V$	$V_{DD} = +15V$	$V_{DD} = +5V$	$V_{DD} = +15V$	UNITS	COMMENTS
NOMINAL RESOLUTION		1.5	1.5	1.5	1.5	dB	
ACCURACY RELATIVE TO V AD7118L/C/U	IN						
0 to -30dB		±0.35	±0.35	±0.4	±0.4	dB max	Accuracy is measured using
-31.5 to -42dB		±0.7	±0.5	±0.8	±0.7	dB max	circuit of Figure 1 and includes
-43.5 to -48dB		±1.0	±0.7	±1.3	±1.0	dB max	any effects due to mismatch
AD7118K/B/T						ł	between RFB and the R-2R
0 to -30dB		±0.5	±0.5	±0.5	±0.5	dB max	ladder circuit.
-31.5 to -42dB		±0.75	±0.75	±1.0	±0.8	dB max	ł
MONOTONIC RANGE							
Nominal 1.5dB Steps	L/C/U Grade	Monotoni	c Over Full	0 to -72	0 to -72	dB	Digital Inputs 000000 to 110000
	K/B/T Grade	Code Ran	ge	0 to -66	0 to -66	dB	Digital Inputs 000000 to 101100
Nominal 3dB Steps	All Grades	Monotoni	c Over Full Code	Range			
V <sub>IN</sub> INPUT RESISTANCE	All Grades	9	9	9	9	kΩ min	
(PIN 12)	L/C/U Grade	17	17	17	17	kΩ max	
	K/B/T Grade	21	21	21	21	kΩ max	
R <sub>FB</sub> INPUT RESISTANCE	All Grades	9.45	9.45	9.45	9,45	kΩ min	
(PIN 13)	L/C/U Grade	18	18	18	18	kΩ max	
	K/B/T Grade	22	22	22	22	kΩ max	·
DIGITAL INPUTS							
Input High Voltage Requiren	nents V <sub>IH</sub>	3.0	13.5	3.0	13.5	V min	
Input Low Voltage Requiren		0.8	1.5	0.8	1.5	V max	1
Input Leakage Current		±1	±1	±10	±10	μA max	Digital Inputs = V <sub>DD</sub>
POWER SUPPLY		<b>†</b>				<b>†</b>	1
VDD for Specified Accuracy		5	-	5	-	V min	1
. ,		_	15	-	15	V max	1
$I_{DD}$		0.5	1	1	2	mA max	Digital Inputs = 0V or V <sub>DD</sub> (See Figure 7)

Specifications subject to change without notice.


### AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance only and are not subject to test.


 $V_{\mathrm{DD}} = +5 \mathrm{V}$  or  $+15 \mathrm{V}$ ,  $V_{\mathrm{IN}} = -10 \mathrm{V}$  except where stated,  $I_{\mathrm{OUT}} = \mathrm{AGND} = \mathrm{DGND} = 0 \mathrm{V}$ , output amplifier AD544 except where stated.

	T <sub>A</sub> = +	25°C	$T_A = T_{mi}$	n, T <sub>max</sub>	]	
PARAMETER	V <sub>DD</sub> = +5V	V <sub>DD</sub> = +15V	$V_{DD} = +5V$	$V_{DD} = +15V$	UNITS	
DC Supply Rejection, ΔGain/ΔV <sub>DD</sub>	0.01	0.005	0.01	0.005	dB per % max	$\Delta V_{DD} = \pm 10\%$ , Input code = 100000
Propagation Delay	1.8	0.4	2.2	0.5	μs max	Full Scale Change
Digital to Analog Glitch Impulse	225	1200	_	_	nV secs typ	Measured with ADLH0032CG as output amplifier for input code transition 100000 to 000000. C1 of Figure 1 is 0pF.
Output Capacitance (Pin 14)	100	100	100	100	pF max	
Input Capacitance Pin 12 and Pin 13	7	7	7	7	pF max	
Feedthrough at 1kHz L/C/U Grade	-86	-86	-68	-68	dB max	Feedthrough is also deter-
K/B/T Grade	-80	-80	-63	-63	dB max	mined by circuit layout
Total Harmonic Distortion	-85	-85	-85	-85	dB typ	V <sub>IN</sub> = 6V rms
Intermodulation Distortion	-79	-79	-79	-79	dB typ	per DIN 45403 Blatt 4
Output Noise Voltage Density	70	70	70	70	nV/√Hz max	Includes AD544 amplifier noise
Digital Input Capacitance	7	7	7	7	pF max	

Specifications subject to change without notice.



Accuracy Specification for K/B/T Grade Devices at  $T_A = +25^{\circ} C$ 



Accuracy Specification for L/C/U Grade Devices at  $T_A = +25^{\circ}C$ 

# **Applications Information—AD7118**

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ (to DGND)
$V_{IN}$ (to AGND)
Digital Input Voltage to DGND $-0.3V$ to $V_{DD}$ +0.3V
$I_{OUT}$ to AGND
AGND to DGND0 to V <sub>DD</sub>
DGND to AGND 0 to V <sub>DD</sub>
Power Dissipation (Any Package)
To +75°C
Derates Above +75°C by 6mW/°C

### Operating Temperature Range

Commercial (K, L Versions)	0 to +70°C
Industrial (B, C Versions)	25°C to +85°C
Extended (T, U Versions)	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	+300°C

\*Stresses above those listed under "Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periodsmay affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### **TERMINOLOGY**

**RESOLUTION:** Nominal change in attenuation when moving between two adjacent binary codes.

MONOTONICITY: The device is monotonic if the analog output decreases (or remains constant) as the digital code increases.

FEEDTHROUGH ERROR: That portion of the input signal which reaches the output when all digital inputs are high. See section on Applications.

OUTPUT LEAKAGE CURRENT: Current which appears on the IOUT terminal with all digital inputs high.

TOTAL HARMONIC DISTORTION: Is a measure of the harmonics introduced by the circuit when a pure sinusoid is applied to the input. It is expressed as the harmonic energy divided by the fundamental energy at the output.

ACCURACY: Is the difference (measured in dB) between the ideal transfer function as listed in Table 1 and the actual transfer function as measured with the device.

OUTPUT CAPACITANCE: Capacitance from IOUT to ground.

**DIGITAL-TO-ANALOG GLITCH IMPULSE:** The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-Secs or nV-Secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with  $V_{IN} = AGND$ .

PROPAGATION DELAY: This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

INTERMODULATION DISTORTION: Is a measure of the interaction which takes place within the circuit between two sinusoids applied simultaneously to the input.

The reader is referred to Hewlett Packard Application Note 192 for further information.

### CIRCUIT DESCRIPTION

### GENERAL CIRCUIT INFORMATION

The AD7118 consists of a 17-bit R-2R CMOS multiplying D/A converter with extensive digital input logic. The logic translates the 6-bit binary input into a 17-bit word which is used to drive the D/A converter. Table I gives the nominal output voltages (and levels relative to 0dB = 10V) for all possible input codes. The transfer function for the circuit of Figure 1 is

$$V_{\rm O} = -V_{\rm IN} \ 10 \ \rm exp - \left\{ \frac{1.5N}{20} \right\}$$

or 
$$\left| \frac{V_0}{V_{IN}} \right|_{dB} = -1.5N$$

where N is the binary input for values 0 to 57. For 60≤N≤63 the output is zero. See note 3 at bottom of Table 1.




Figure 1. Typical Circuit Configuration

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows a simplified circuit of the D/A converter section of the AD7118 and Figure 3 gives an approximate equivalent circuit.

The current source ILEAKAGE is composed of surface and junction leakages and as with most semiconductor devices, roughly doubles every 10°C-see Figure 10. The resistor RO as shown in Figure 3 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from 0.8R to 2R. R is typically  $12k\Omega$ . Cour is the capacitance due to the N channel switches and varies from about 50pF to 80pF depending upon the digital input. For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" which is available from Analog Devices, Publication Number G479-15-8/78.




Figure 2. Simplified D/A Circuit of AD7118




Figure 3. Equivalent Analog Output Circuit of AD7118

N	Digital Input D5 D0	Attenuation dB	V <sub>OUT</sub> 1	N	Digital Input	Attenuation	V <sub>OUT</sub> 1
0	00 00 00	0.0	10,00	31	01 11 11	46.5	0.0473
1	00 00 01	1.5	8.414	32	10 00 00	48.0	0.0398
2	00 00 10	3.0	7.079	33	10 00 01	49.5	0.0335
. 3	00 00 11	4.5	5.957	34	10 00 10	51.0	0.0282
4	00 01 00	6.0	5.012	35	10 00 11	52.5	0.0237
5	00 01 01	7.5	4.217	36	10 01 00	54.0	0.0200
6	00 01 10	9.0	3.548	37	10 01 01	55.5	0.0168
7	00 01 11	10.5	2.985	38	10 01 10	57.0	0.0141
8	00 10 00	12.0	2.512	]] 39	10 01 11	58.5	0.0119
9	00 10 01	13.5	2.113	40	10 10 00	60.0	0.0100
10	00 10 10	15.0	1.778	41	10 10 01	61.5	0.00841
11	00 10 11	16.5	1.496	42	10 10 10	63.0	0.00708
12	00 11 00	18.0	1.259	43	10 10 11	64.5	0.00596
13	00 11 01	19.5	1.059	44	10 11 00	66.0	0.00501
14	00 11 10	21.0	0.891	45	10 11 01	67.5	0.00422
15	00 11 11	22.5	0.750	46	10 11 10	69.0	0.00355
16	01 00 00	24.0	0.631	47	10 11 11	70.5	0.00299
17	01 00 01	25.5	0.531	48	11 00 00	72.0	0.00251
18	01 00 10	27.0	0.447	49	11 00 01	73.5	0.00211
19	01 00 11	28.5	0.376	50	11 00 10	75.0	0.00178
20	01 01 00	30.0	0.316	51	11 00 11	76.5	0.00150
21	01 01 01	31.5	0.266	52	11 01 00	78.0	0.00126
22	01 01 10	33.0	0.224	53	11 01 01	79.5	0.00106
23	01 01 11	34.5	0.188	54	11 01 10	81.0	0.000891
24	01 10 00	36.0	0.158	1 55	11 01 11	82.5	0.000750
25	01 10 01	37.5	0.133	56	11 10 00	84.0	0.000631
26	01 10 10	39.0	0.112	57	11 10 01	85.5	0.000531
27	01 10 11	40.5	0.0944	and the same of th	111001	05.5	0.000331
28	01 11 00	42.0	0.0794				
29	01 11 01	43.5	0.0668				
30	01 11 10	45.0	0.0562	60	11 11 XX <sup>2</sup>	∞	l

NOTES

Table I. Ideal Attenuation vs. Input Code

V<sub>IN</sub> = -10V dc

 $<sup>^{2}</sup>$  X = 1 or 0. Output is fully muted for N>60

<sup>&</sup>lt;sup>3</sup> Monotonic operation is not guaranteed for N = 58, 59

# **Applications Information—AD7118**

### DYNAMIC PERFORMANCE

The dynamic performance of the AD7118 will depend upon the gain and phase characteristics of the output amplifier, together with the optimum choice of PC board layout and decoupling components. Figure 4 shows a printed circuit layout which minimizes feedthrough from  $V_{\rm IN}$  to the output in multiplying applications. Circuit layout is most important if the optimum performance of the AD7118 is to be achieved. Most application problems stem from either poor layout, grounding errors, or inappropriate choice of amplifier.




Figure 4. Suggested Layout for AD7118 and Op Amp

It is recommended that when using the AD7118 with a high speed amplifier, a capacitor C1 be connected in the feedback path as shown in Figure 1. This capacitor, which should be between 30pF and 50pF, compensates for the phase lag introduced by the output capacitance of the D/A converter. Figures 5 and 6 show the performance of the AD7118 using the AD517, a fully compensated high gain superbeta amplifier, and the AD544, a fast FET input amplifier. The performance without C1 is shown in the middle trace and the response with C1 in circuit is shown in the bottom trace.




Figure 5. Response of AD7118 with AD517L




Figure 6. Response of AD7118 with AD544S

In conventional CMOS D/A converter design parasitic capacitance in the N-channel D/A converter switches can give rise to glitches on the D/A converter output. These glitches result from digital feedthrough. The AD7118 has been designed to minimize these glitches as much as possible. It is recommended that for minimum glitch energy the AD7118 be operated with VDD = 5V. This will reduce the available energy for coupling

across the parasitic capacitance. It should be noted that the accuracy of the AD7118 improves as  $V_{DD}$  is increased (see Figure 8) but the device maintains monotonic behavior to at least -66dB in the range  $5 \le V_{DD} \le 15$  volts.

For operation beyond 250kHz, capacitor C1 may be reduced in value. This gives an increase in bandwidth at the expense of a poorer transient response as shown in Figures 6 and 11. In circuits where C1 is not included the high frequency roll-off point is primarily determined by the characteristics of the output amplifier and not the AD7118.

Feedthrough and absolute accuracy for attenuation levels beyond 42dB are sensitive to output leakage current effects. For this reason it is recommended that the operating temperature of the AD7118 be kept as close to 25°C as is practically possible, particularly where the device's performance at high attenuation levels is important. A typical plot of leakage current vs. temperature is shown in Figure 10.

Some solder fluxes and cleaning materials can form slightly conductive films which cause leakage effects between analog input and output. The user is cautioned to ensure that the manufacturing process for circuits using the AD7118 does not allow such films to form. Otherwise the feedthrough, accuracy and maximum usable range will be affected.

### STATIC ACCURACY PERFORMANCE

The D/A converter section of the AD7118 consists of a 17-bit R-2R type converter. To obtain optimum static performance at this level of resolution it is necessary to pay great attention to amplifier selection, circuit grounding, etc.

Amplifier input bias current results in a dc offset at the output of the amplifier due to the current flowing through the feedback resistor R<sub>FB</sub>. It is recommended that an amplifier with an input bias current of less than 10nA be used (e.g., AD517 or AD544) to minimize this offset.

Another error arises from the output amplifier's input offset voltage. The amplifier is operated with a fixed feedback resistance, but the equivalent source impedance (the AD7118 output impedance) varies as a function of attenuation level. This has the effect of varying the "noise" gain of the amplifier, thus creating a varying error due to amplifier offset voltage. To achieve an output offset error less than one half the smallest step size, it is recommended that an amplifier with less than  $50\mu V$  of input offset be used (such as the AD517 or AD OP-07).

If dc accuracy is not critical in the application, it should be noted that amplifiers with offset voltage up to approximately 2 millivolts can be used. Amplifiers with higher offset voltage may cause audible "thumps" due to dc output changes.

The AD7118 accuracy is specified and tested using only the internal feedback resistor. It is not recommended that "gain" trim resistors be used with the AD7118 because the internal logic of the circuit executes a proprietary algorithm which approximates a logarithmic curve with a binary D/A converter: as a result no single point on the attenuator transfer function can be guaranteed to lie exactly on the theoretical curve. Any "gain-error" (i.e., mismatch of RFB to the R-2R ladder) that may exist in the AD7118 D/A converter circuit results in a constant attenuation error over the whole range. Since the gain-error of CMOS multiplying D/A converters is normally less than 1%, the accuracy error contribution due to "gain-error" effects is normally less than 0.09dB.

# **AD7118**—Typical Performance Characteristics




Figure 7. Digital Threshold & Power Supply Current vs Power Supply




Figure 8. DC Attenuation Error vs. Attenuation & VDD




Figure 9. DC Attenuation Error vs. Attenuation & Temperature




Figure 10. Output Leakage Current vs Temperature at V<sub>DD</sub> = 5, 10 and 15 Volts




Figure 11. Frequency Response with AD544 and AD517 Amplifiers




Figure 12. Distortion vs. Frequency Using AD544 Amplifier



# LC<sup>2</sup>MOS 8-Bit DAC With Output Amplifier

**AD7224** 

### **FEATURES**

8-Bit CMOS DAC with Output Amplifier
Operates with Single or Dual Supplies
Low Total Unadjusted Error:
Less than 1 LSB Over Temperature
Extended Temperature Range Operation
μP-Compatible with Double Buffered Input
Standard 18-Pin DIPs and 20-Terminal Surface
Mount Package and SOIC Package

### GENERAL DESCRIPTION


The AD7224 is a precision 8-bit, voltage-output, digital-to-analog converter with output amplifier and double buffered interface logic on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.

The double buffered interface logic consists of two 8-bit registers—an input register and a DAC register. Only the data held in the DAC register determines the analog output of the converter. The double buffering allows simultaneous update in a system containing multiple AD7224's. Both registers may be made transparent under control of three external lines,  $\overline{CS}$ ,  $\overline{WR}$  and  $\overline{LDAC}$ . With both registers transparent, the  $\overline{RESET}$  line functions like a zero override; a useful function for system calibration cycles. All logic inputs are TTL and CMOS (5V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2V to +12.5V when using dual supplies. The part is also specified for single supply operation using a reference of +10V. The output amplifier is capable of developing +10V across a  $2k\Omega$  load.

The AD7224 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC<sup>2</sup>MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- DAC and Amplifier on CMOS Chip
   The single-chip design of the 8-bit DAC and output amplifier is inherently more reliable than multi-chip designs. CMOS fabrication means low power consumption (35mW typical with single supply).
- Low Total Unadjusted Error
   The fabrication of the AD7224 on Analog Devices Linear Compatible CMOS (LC<sup>2</sup>MOS) process, coupled with a novel DAC switch-pair arrangement, enables an excellent total unadjusted error of less than 1LSB over the full operating temperature range.
- Single or Dual Supply Operation
   The voltage-mode configuration of the AD7224 allows operation from a single power supply rail. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- 4. Versatile Interface Logic The high speed logic allows direct interfacing to most microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7224 in multiple DAC systems. The part also features a zero override function.

# AD7224 — SPECIFICATIONS

**DUAL SUPPLY**  $(V_{DD}=11.4V \text{ to } 16.5V, V_{SS}=-5V\pm10\%; \text{AGND}=DGND}=0V; V_{REF}+2V \text{ to } (V_{DD}-4V)^1 \text{ unless otherwise stated.}$ 

Parameter	K, B, T Versions <sup>2</sup>	L, C, U Versions	Units	Conditions/Comments
STATIC PERFORMANCE				
Resolution	1 8	8	Bits	
Total Unadjusted Error	±2	±1	LSB max	$V_{DD} = +15V \pm 5\%, V_{REF} = +10V$
Relative Accuracy	±1	± 1/2	LSB max	DD 1151 = 576, REF
Differential Nonlinearity	±i	±1	LSB max	Guaranteed Monotonic
Full Scale Error	± 3/2	±1	LSB max	Guaranteed Monotonic
Full Scale Temperature Coefficient	± 3/2 ± 20	±20	ppm/°C max	$V_{DD} = 14V \text{ to } 16.5V, V_{REF} = +10V$
•	1		mV max	V <sub>DD</sub> = 14V to 10.5V, V <sub>REF</sub> = +10V
Zero Code Error	±30 ±50	± 20 ± 30		
Zero Code Error Temperature Coefficient	± 30	= 30	μV/°C typ	·
REFERENCE INPUT				
Voltage Range	$2 \text{ to} (V_{DD} - 4)$	$2 \operatorname{to}(V_{DD} - 4)$	V <sub>min</sub> to V <sub>max</sub>	
Input Resistance	8	8	kΩ min	
Input Capacitance <sup>3</sup>	100	100	pF max	Occurs when DAC is loaded with all 1's.
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>	2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	
Input Leakage Current	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>3</sup>	8	8	pFmax	1 VIN OVOLVDD
Input Coding	Binary	Binary	primax	
	Billary	Billary		
DYNAMIC PERFORMANCE	1		l	•
Voltage Output Slew Rate <sup>3</sup>	2.5	2.5	V/μs min	
Voltage Output Settling Time <sup>3</sup>			1	
Positive Full Scale Change	5	5	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Negative Full Scale Change	7	7	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Digital Feedthrough	50	50	nV secs typ	$V_{REF} = 0V$
Minimum Load Resistance	2	2	kΩ min	$V_{OUT} = +10V$
POWER SUPPLIES				
V <sub>DD</sub> Range	11.4/16.5	11.4/16.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
V <sub>SS</sub> Range	4.5/5.5	4.5/5.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
I <sub>DD</sub>	1	1	· mury · max	1 01 0p00111011 1 01101111111101
	4	4	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
T <sub>min</sub> to T <sub>max</sub>	6	6	mA max	Outputs Unloaded; V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
I <sub>SS</sub>	1 *	"		Outputs Omousses, IN VINEST VINH
~ss @25℃	3	3	mA max	Outputs Unloaded; V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
T <sub>min</sub> to T <sub>max</sub>	5	5	mA max	Outputs Unloaded; V <sub>IN</sub> = V <sub>INI</sub> or V <sub>INH</sub>
		<del> </del>		output output in the state in the
SWITCHING CHARACTERISTICS⁴	i	1	1	
t <sub>1</sub>	1.50	150		Olio Calanda a DA CDalan Wild
@25°C	150	150	ns min	Chip Select/Load DAC Pulse Width
T <sub>min</sub> to T <sub>max</sub>	200	200	ns min	•
t <sub>2</sub>		1,50	١.	W 1 0 P 1 W 11
@25°C	150	150	ns min	Write/Reset Pulse Width
T <sub>min</sub> to T <sub>max</sub>	200	200	ns min	
t <sub>3</sub>				CLI CI CI CI CI CI CI CI CI CI CI CI CI CI
@25°C	0	0	ns min	Chip Select/Load DAC to Write Setup Time
$T_{\min}$ to $T_{\max}$	0	0	ns min	
t <sub>4</sub>	1.		J .	
@25°C_	0	0	ns min	Chip Select/Load DAC to Write Hold Time
$T_{min}$ to $T_{max}$	0	0	ns min	
t <sub>5</sub>	1		1	
@25°C	90	90	ns min	Data Valid to Write Setup Time
$T_{\min}$ to $T_{\max}$	100	100	ns min	
t <sub>6</sub>	- 1	1	i	
@25℃	10	10	ns min	Data Valid to Write Hold Time
	10	10	ns min	

<sup>&</sup>lt;sup>1</sup>Maximum possible reference voltage. <sup>2</sup>Temperature ranges are as follows:

K, L Versions:  $-40^{\circ}$ C to  $+85^{\circ}$ C B, C Versions:  $-40^{\circ}$ C to  $+85^{\circ}$ C T, U Versions:  $-55^{\circ}$ C to  $+125^{\circ}$ C

<sup>&</sup>lt;sup>3</sup>Sample Tested at 25°C by Product Assurance to ensure compliance.

<sup>&</sup>lt;sup>4</sup>Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

# SINGLE SUPPLY $(V_{DD}=+15V\pm5\%;V_{SS}=AGND=DGND=0V;V_{REF}=+10V^1$ unless otherwise stated. All specifications $T_{MAX}$ unless otherwise noted.)

Parameter	K, B, T Versions <sup>2</sup>	L, C, U Versions	Units	Conditions/Comments
STATIC PERFORMANCE				
Resolution	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	±2	±2	LSB max	
Differential Nonlinearity <sup>3</sup>	±1	±1	LSB max	Guaranteed Monotonic
REFERENCE INPUT				
Input Resistance	8	8	kΩ min	
Input Capacitance <sup>4</sup>	100	100	pF max	Occurs when DAC is loaded with all 1's.
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>	2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	
Input Leakage Current	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>4</sup>	8	8	pF max	
Input Coding	Binary	Binary		
DYNAMIC PERFORMANCE				
Voltage Output Slew Rate <sup>4</sup>	2	2	V/μs min	
Voltage Output Settling Time <sup>4</sup>			1	
Positive Full Scale Change	5	5	μs max	Settling Time to $\pm 1/2$ LSB
Negative Full Scale Change	20	20	μs max	Settling Time to ± 1/2LSB
Digital Feedthrough <sup>3</sup>	50	50	nV secs typ	$V_{REF} = 0V$
Minimum Load Resistance	2	2	kΩ min	$V_{OUT} = +10V$
POWER SUPPLIES			1	
V <sub>DD</sub> Range	14.25/15.75	14.25/15.75	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
$I_{DD}$	1		1	
@25℃	4	4	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
$T_{\min}$ to $T_{\max}$	6	6	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
SWITCHING CHARACTERISTICS <sup>4</sup>				
t <sub>l</sub>			Ì	
@25℃	150	150	ns min	Chip Select/Load DAC Pulse Width
T <sub>min</sub> to T <sub>max</sub>	200	200	ns min	
t <sub>2</sub> @25°C	150	150	ns min	Write/Reset Pulse Width
T <sub>min</sub> to T <sub>max</sub>	200	200	ns min	write/Reset Fuise width
t <sub>3</sub>	200	200	112 111111	
	l 0	0	ns min	Chip Select/Load DAC to Write Setup Time
T <sub>min</sub> to T <sub>max</sub>	0	0	ns min	
t <sub>4</sub>			ı	
@25°C	0	0	ns min	Chip Select/Load DAC to Write Hold Time
$T_{\min}$ to $T_{\max}$	0	0	ns min	
t <sub>5</sub> @25℃	90	90	ns min	Data Valid to Write Setup Time
T <sub>min</sub> to T <sub>max</sub>	100	100	ns min ns min	Data Valid to Write Setup Time
t <sub>6</sub>	100	1		
ຶ@25℃	10	10	ns min	Data Valid to Write Hold Time
T <sub>min</sub> to T <sub>max</sub>	10	10	ns min	

### NOTES

<sup>&</sup>quot;Maximum possible reference voltage.

Temperature ranges are as follows:

K, L Versions: -40°C to +85°C
B, C Versions: -40°C to +85°C
T, U Versions: -55°C to +125°C

<sup>&</sup>lt;sup>3</sup>Sample Tested at 25°C by Product Assurance to ensure compliance.

<sup>&</sup>lt;sup>4</sup>Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

$V_{DD}$ to AGND0.3V, +17V
$V_{DD}$ to DGND0.3V, +17V
$V_{DD}$ to $V_{SS}$
AGND to DGND $-0.3V$ , $V_{DD}$
Digital Input Voltage to DGND $\dots -0.3V, V_{DD} + 0.3V$
$V_{REF}$ to AGND0.3V, $V_{DE}$
$V_{OUT}$ to AGND <sup>1</sup> $V_{SS}$ , $V_{DD}$
Power Dissipation (Any Package) to +75°C 450mW
Derates above 75°C by 6mW/°C
Operating Temperature
Commercial (K, L Versions)40°C to +85°C
Industrial (B, C Versions) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Extended (T, U Versions)55°C to +125°C
Storage Temperature $\dots -65^{\circ}$ C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10secs) + 300°C

### NOTES

<sup>1</sup>The outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60mA.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error(LSB)	Package Option <sup>2</sup>
AD7224KN	-40°C to +85°C	±2 max	N-18
AD7224LN	-40°C to +85°C	± 1 max	N-18
AD7224KP	-40°C to +85°C	±2 max	P-20A
AD7224LP	-40°C to +85°C	± 1 max	P-20A
AD7224KR-1	-40°C to +85°C	$\pm 2  \text{max}$	R-20
AD7224LR-1	-40°C to +85°C	± 1 max	R-20
AD7224BQ	-40°C to +85°C	±2 max	Q-18
AD7224CQ	-40°C to +85°C	± 1 max	Q-18
AD7224TQ	-55°C to +125°C	±2 max	Q-18
AD7224UQ	-55°C to +125°C	± 1 max	Q-18
AD7224TE	-55°C to +125°C	±2 max	E-20A
AD7224UE	−55°C to +125°C	± 1 max	E-20A

### NOTES

<sup>1</sup>To order MIL-STD-883 processed parts, add /883B to part number.

Contact your local sales office for military data sheet.


 $^2$ E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded; Q = Cerdip; R = SOIC. For outline information see Package Information section.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### PIN CONFIGURATIONS



### **TERMINOLOGY**

### TOTAL UNADJUSTED ERROR

Total Unadjusted Error is a comprehensive specification which includes full scale error, relative accuracy and zero code error. Maximum output voltage is  $V_{\rm REF}-1\rm LSB$  (ideal) where 1LSB (ideal) is  $V_{\rm REF}/256$ . The LSB size will vary over the  $V_{\rm REF}$  range. Hence the zero code error, relative to LSB size, will increase as  $V_{\rm REF}$  decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the  $V_{\rm REF}$  range. As a result, total unadjusted error is specified for a fixed reference voltage of  $+10\rm V$ .

### RELATIVE ACCURACY

Relative Accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero code error and full scale error and is normally expressed in LSB's or as a percentage of full scale reading.

### DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

### DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse transferred to the output due to a change in the digital input code. It is specified in nV secs and is measured at  $V_{REF} = 0V$ .

### **FULL SCALE ERROR**

Full Scale Error is defined as: Measured Value – Zero Code Error – Ideal Value

### CIRCUIT INFORMATION

### D/A SECTION

The AD7224 contains an 8-bit voltage-mode digital-to-analog converter. The output voltage from the converter has the same polarity as the reference voltage allowing single supply operation. A novel DAC switch pair arrangement on the AD7224 allows a reference voltage range from +2V to +12.5V.

The DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS single pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.




Figure 1. D/A Simplified Circuit Diagram

The input impedance at the  $V_{\rm REF}$  pin is code dependent and can vary from  $8k\Omega$  minimum to infinity. The lowest input impedance occurs when the DAC is loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminal is also code dependent and typically varies from 25pF to 50pF.

The  $V_{\rm OUT}$  pin can be considered as a digitally programmable voltage source with an output voltage of:

 $V_{OUT} = D \cdot V_{REF}$ 

where D is a fractional representation of the digital input code and can vary from 0 to 255/256.

### **OP-AMP SECTION**

The voltage-mode D/A converter output is buffered by a unity gain non-inverting CMOS amplifier. This buffer amplifier is capable of developing +10V across a  $2k\Omega$  load and can drive capacitive loads of 3300pF.




Figure 2. Variation of  $I_{SINK}$  with  $V_{OUT}$ 

The AD7224 can be operated single or dual supply resulting in different performance in some parameters from the output amplifier. In single supply operation (V $_{\rm SS}=0$ V = AGND) the sink capability of the amplifier, which is normally 400 $\mu$ A, is reduced as the output voltage nears AGND. The full sink capability of 400 $\mu$ A is maintained over the full output voltage range by tying V $_{\rm SS}$  to -5V. This is indicated in Figure 2.

Settling-time for negative-going output signals approaching AGND is similarly affected by  $V_{SS}$ . Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by  $V_{SS}$ .

Additionally, the negative  $V_{\rm SS}$  gives more head-room to the output amplifier which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

### **DIGITAL SECTION**

The AD7224 digital inputs are compatible with either TTL or 5V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than lnA. Internal input protection is achieved by an on-chip distributed diode

### **AD7224**

between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( $V_{\rm DD}$  and DGND) as practically possible.

### INTERFACE LOGIC INFORMATION

Table I shows the truth table for AD7224 operation. The part contains two registers, an input register and a DAC register.  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  control the loading of the input register while  $\overline{\text{LDAC}}$  and  $\overline{\text{WR}}$  control the transfer of information from the input register to the DAC register. Only the data held in the DAC register will determine the analog output of the converter.

RESI	ET LDAC	WR	CS	Function
Н	L	L	L	Both Registers are Transparent
H	X	H	X	Both Registers are Latched
Н	H	x	H	Both Registers are Latched
Н	H	L	L	Input Register Transparent
H	Н	F	L	Input Register Latched
Н	L	L	H	DAC Register Transparent
H	L		Н	DAC Register Latched
L	X	X	X	Both Registers Loaded With All Zeros
<b>-</b>	Н	Н	Н	Both Register Latched With All Zeros and Output Remains at Zero
<u>-</u>	L	L	L	Both Registers are Transparent and Output Follows Input Data

H = High State, L = Low State, X = Don't Care. All control inputs are level triggered.

Table I. AD7224 Truth Table

All control signals are level-triggered and therefore either or both registers may be made transparent; the input register by keeping  $\overline{CS}$  and  $\overline{WR}$  "LOW", the DAC register by keeping  $\overline{LDAC}$  and  $\overline{WR}$  "LOW". Input data is latched on the rising edge of  $\overline{WR}$ .

The contents of both registers are reset by a low level on the RESET line. With both registers transparent, the RESET line functions like a zero override with the output brought to 0V for the duration of the RESET pulse. If both registers are latched, a "LOW" pulse on RESET will latch all 0's into the registers and the output remains at 0V after the RESET line has returned "HIGH". The RESET line can be used to ensure power-up to 0V on the AD7224 output and is also useful, when used as a zero override, in system calibration cycles. Figure 3 shows the input control logic for the AD7224.




Figure 3. Input Control Logic




Figure 4. Write Cycle Timing Diagram

### SPECIFICATION RANGES

For the DAC to maintain specified accuracy, the reference voltage must be at least 4V below the  $V_{\rm DD}$  power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.

With dual supply operation, the AD7224 has an extended  $V_{\rm DD}$  range from  $+12V~\pm5\%$  to  $+15V~\pm10\%$  (i.e., from +11.4V to +16.5V). Operation is also specified for a single  $V_{\rm DD}$  power supply of  $+15V~\pm5\%$ .

Performance is specified over a wide range of reference voltages from 2V to  $(V_{\rm DD}-4V)$  with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5V bandgap reference and the AD584, a precision +10V reference. Note that in order to achieve an output voltage range of 0V to +10V, a nominal +15V  $\pm$ 5% power supply voltage is required by the AD7224.

### **GROUND MANAGEMENT**

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7224. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7224 AGND and DGND pins (IN914 or equivalent).

### **Applying the 7224**

### UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for the AD7224, with the output voltage having the same positive polarity as  $V_{REF}$ . The AD7224 can be operated single supply ( $V_{SS} = AGND$ ) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative  $V_{SS}$ ). Connections for the unipolar output operation are shown in Figure 5. The voltage at  $V_{REF}$  must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 5. Unipolar Output Circuit

DAC Register Contents MSB LSB	Analog Output, V <sub>OUT</sub>
1111 1111	
1000 0001	$+V_{REF}\left(\frac{129}{256}\right)$
1000 0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$
0111 1111	$+V_{REF}\left(\frac{127}{256}\right)$
0000 0001	$+V_{REF}\left(\frac{1}{256}\right)$
0000 0000	ov

Note: 
$$1LSB = (V_{REF})(2^{-8}) = V_{REF}(\frac{1}{256})$$

Table II. Unipolar Code Table

### BIPOLAR OUTPUT OPERATION

The AD7224 can be configured to provide bipolar output operation using one external amplifier and two resistors. Figure 6 shows a circuit used to implement offset binary coding. In this case

$$\begin{split} V_O &= \left(1 \,+\, \frac{R2}{R1}\right) \cdot (D\ V_{REF}) \,-\, \left(\frac{R2}{R1}\right) \cdot (V_{REF}) \end{split}$$
 With R1 = R2 
$$V_O &= (2D-1) \cdot V_{REF}$$

where D is a fractional representation of the digital word in the DAC register.

Mismatch between R1 and R2 causes gain and offset errors; therefore, these resistors must match and track over temperature. Once again, the AD7224 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 6 with R1 = R2.




Figure 6. Bipolar Output Circuit

DAC Register Contents MSB LSB	Analog Output, V <sub>O</sub>
1111 1111	$+V_{REF}\left(\frac{127}{128}\right)$ $+V_{REF}\left(\frac{1}{128}\right)$
1000 0001	$+V_{REF}\left(\frac{1}{128}\right)$
1000 0000	ov
0111 1111	$-V_{REF}\left(\frac{1}{128}\right)$
0000 0001	$-\mathbf{v}_{REF}\left(\frac{127}{128}\right)$
0000 0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Table III. Bipolar (Offset Binary) Code Table

### AGND BIAS

The AD7224 AGND pin can be biased above system GND (AD7224 DGND) to provide an offset "zero" analog output voltage level. Figure 7 shows a circuit configuration to achieve this. The output voltage,  $V_{\rm OUT}$ , is expressed as:

$$V_{OUT} = V_{BIAS} + D \cdot (V_{IN})$$

where D is a fractional representation of the digital word in the DAC register and can vary from 0 to 255/256.

For a given  $V_{\rm IN}$ , increasing AGND above system GND will reduce the effective  $V_{\rm DD}$ – $V_{\rm REF}$  which must be at least 4V to ensure specified operation. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  for the AD7224 must be referenced to DGND.




Figure 7. AGND Bias Circuit

# AD7224—Microprocessor Interface




Figure 8. AD7224 to 8085A/8088 Interface




Figure 10. AD7224 to Z-80 Interface




Figure 9. AD7224 to 6809/6502 Interface




Figure 11. AD7224 to 68008 Interface



# 8-Bit CMOS D/A Converter with Voltage Output

PM-7224

### **FEATURES**

- Internal Output Amplifier
- . Double-Buffered Data Inputs
- Microprocessor Compatible
- Adjustment Free (±1/2 LSB Total Error)
- Guaranteed Monotonicity
- Single or Dual Supply Operation
- Space Saving 0.3" Wide 18-Pin DIP
- TTL/5V CMOS Compatible
- Fast Data Load, t<sub>wp</sub> = 90ns (All Temperatures)
- Single Specification Table for Both Dual and Single Power Supply Operation
- Available in Die Form

### **APPLICATIONS**

- Process/Industrial Controls
- Automatic Test Equipment
- Op Amp Offset Adjust
- Gain Adjust
- Attenuation
- Medical Equipment

### ORDERING INFORMATION †

	PACKAGE			
TOTAL UNADJUSTED ERROR	MILITARY* TEMPERATURE	EXTENDED INDUSTRIAL TEMPERATURE	COMMERCIAL TEMPERATURE	
±1/2LSB	PM7224AX	PM7224EX	PM7224GP	
±1 LSB	PM7224BX	PM7224FX	-	
±1 LSB	PM7224BRC/883	PM7224FS	-	
±1 LSB	_	PM7224FPC	-	
±1 LSB	_	PM7224FP	-	

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.


### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7224AX PM7224BX	AD7224UQ AD7224TQ	MIL
PM7224EX PM7224FX	AD7224CQ AD7224BQ	IND
PM7224GP PM7224FPC PM7224FP	AD7224LN AD7224KP AD7224KN	СОМ


### **GENERAL DESCRIPTION**

The PM-7224 is an improved version of the AD7224, which is an 8-bit, double-buffered, voltage output, CMOS digital-to-analog converter. It consists of a CMOS output amplifier, two 8-bit registers, interface control logic, and an R-2R resistor ladder network on a single monolithic chip.

### PIN CONNECTIONS



### **FUNCTIONAL BLOCK DIAGRAM**



Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### PM-7224

PC board-space and costs are greatly reduced by eliminating the need for an external amplifier and associated trim circuitry.

Excellent zero code error is achieved for both single and dual supply operation by laser trimming the offset during manufacturing. The internal amplifier can deliver up to 5mA into a  $2k\Omega$  load and can drive a 3300pF capacitive load.

A reset pin simplifies system power-up and/or calibration cycles. It allows the DAC to momentarily be reset to 0V and function like a zero-override when both registers are transparent; however, the DAC output will remain at 0V when both registers are latched.

The PM-7224 can be operated with either a single or dual supply; however, zero code error can be improved using dual supplies.

PMI's advanced oxide-isolated, silicon-gate, CMOS process allows the PM-7224's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highly-stable thin-film R-2R resistor ladder, aids in the PM-7224's excellent full-scale and zero-code error temperature coefficients. It also results in an inherently reliable DAC and output amplifier.

The PM-7224 is a CMOS monolithic chip that fits into a space saving 18-pin, 0.3" wide, DIP package. With faster AC timing and tighter single and dual supply operation specifications, it is an improved replacement for the AD7224.

ABSOLUTE MAXIMUM RATINGS	$(T_{\Delta} = +25^{\circ}C, \text{ unless})$
otherwise noted)	^
V <sub>DD</sub> to AGND or DGND	0.3V, +17V
V <sub>SS</sub> to AGND or DGND	

V <sub>DD</sub> to V <sub>SS</sub>			0.3V, +24V
AGND to DGND			0.3, V <sub>DD</sub>
Digital Input Voltage to I	OGND		-0.3V, V
Digital Input Voltage to DVREF to AGND			-0.3V, V
V <sub>OUT</sub> to AGND (Note 1)			V V
Operating Temperature			22, 00
Military, AX/BX		–55°C	to +125°C
Extended Industrial, E			
Commercial, GP			
Junction Temperature			
Storage Temperature			
Lead Temperature (Solo			
PACKAGE TYPE	Θ <sub>jA</sub> (Note 5)	Θ <sub>jC</sub>	UNITS
18-Pin Hermetic DIP (X)	84	15	°C/W
18-Pin Plastic DIP (P)	75	33	°C/W
20-Contact LCC (RC)	98	38	°C/W

### NOTES:

18-Pin SOL (S)

20-Contact PLCC (PC)

 Outputs may be shorted to AGND provided the package power dissipation is not exceeded. Typical output short circuit current to AGND is 50mA.

89

76

27

36

- The digital inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep device in conductive foam at all times until ready for use.
- 3. Use proper anti-static handling procedures.
- Stresses above those listed under "Absolute Maximum Ratings" may cause
  permanent damage to the device. This is a stress rating only and functional
  operation at or above this specification is not implied. Exposure to above
  maximum ratings conditions for extended periods may affect device reliability.
- O<sub>IA</sub> is specified for worst case mounting conditions, i.e., O<sub>IA</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; O<sub>IA</sub> is specified for device soldered to printed circuit board for SOL and PLCC packages.

### Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

**ELECTRICAL CHARACTERISTICS:** DUAL SUPPLY:  $V_{DD} = +11.4V$  to +16.5V;  $V_{SS} = -5V \pm 10\%$ ; AGND = DGND = 0V;  $V_{REF} = +2V$  to  $(V_{DD} - 4V)$ ; or SINGLE SUPPLY:  $V_{DD} = +15V \pm 5\%$ ;  $V_{SS} = AGND = DGND = 0V$ ;  $V_{REF} = +10V$ ;  $V_{REF}$ 

				PM-7224		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		8	-	_	Bits
Total Unadjusted Error (Note 1)	TUE	PM-7224A/E/G PM-7224B/F	-		±1/2 ±1	LSB
Relative Accuracy	INL	PM-7224A/E/G PM-7224B/F		- -	±1/2 ±1	LSB
Differential Nonlinearity (Note 2)	DNL	PM-7224A/E/G PM-7224B/F	- -	-	±1/2 ±1	LSB
Full-Scale Error	G <sub>FSE</sub>	PM-7224A/E/G PM-7224B/F	=	_	±1/2 ±1	LSB
Full-Scale Temperature Coefficient (Note 3)	T <sub>CGFS</sub>		-	±1	±20	ppm/°C
Zero Error Code		DUAL SUPPLY: PM-7224A/E/G PM-7224B/F	-	-	±5 ±20	
	V <sub>ZSE</sub>	SINGLE SUPPLY: PM-7224A/E/G PM-7224B/F	<u>-</u>	<b>-</b> .	±10 ±20	mV
Zero Error Code Temperature Coefficient (Note 3)	TCVZS		-	±10	_	μV/°C

°C/W

°C/W


### Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

**ELECTRICAL CHARACTERISTICS:** DUAL SUPPLY:  $V_{DD}$  = +11.4V to +16.5V;  $V_{SS}$  = -5V ±10%; AGND = DGND = 0V;  $V_{REF}$  = +2V to ( $V_{DD}$  - 4V); or SINGLE SUPPLY:  $V_{DD}$  = +15V ±5%;  $V_{SS}$  = AGND = DGND = 0V;  $V_{REF}$  = +10V;  $V_{REF}$  = +10V;  $V_{REF}$  = -40°C to +85°C apply for PM-7224AX/BX;  $V_{REF}$  = -40°C to +85°C apply for PM-7224EX/FX/FY/FPC/FS;  $V_{REF}$  = 0°C to +70°C for PM-7224GP, unless otherwise noted. Continued

				PM-7224		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT						
Voltage Range (Note 4)		DUAL SUPPLY ONLY	2	_	(V <sub>DD</sub> - 4)	V
Input Resistance	R <sub>IN</sub>		8	_	<u> </u>	kΩ
Input Capacitance (Note 3)	C <sub>IN</sub>	Digital Inputs = all 1's	_	_	100	pF
DIGITAL INPUTS					4	
Digital Input High	V <sub>INH</sub>		2.4	_	_	٧
Digital Input Low	V <sub>INL</sub>		_	_	0.8	V
Input Current	I <sub>IN</sub>	$V_{IN} = 0V$ or $V_{DD}$			±1	μΑ
Input Capacitance (Note 3)	C <sub>IN</sub>		_	-	8	pF
Input Coding				BINARY		
POWER SUPPLIES						
Power Supply Rejection Ratio	PSRR		_	_	0.005%	%/%
Positive Supply Current (Note 5)	I <sub>DD</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp Range	_	_	4 6	mA
Negative Supply Current (Note 5)	I <sub>ss</sub>	DUAL SUPPLY ONLY  T <sub>A</sub> = +25°C  T <sub>A</sub> = Full Temp Range		_	3 5	, mA
DYNAMIC PERFORMANCE						
V <sub>OUT</sub> Slew Rate (Note 3)	SR		2.5	_	_	V/μS
V <sub>OUT</sub> Settling Time Positive or Negative (Note 3, 6)	t <sub>S</sub>				5	μS
Digital Feedthrough (Note 3)	Q		_	10	_	nVs
Minimum Load Resistance	R <sub>L(MIN)</sub>	V <sub>OUT</sub> = +10V	2	_	<del>_</del>	kΩ
SWITCHING CHARACTERIST	rics (Note 3)					
Chip Select/Load DAC Pulse-Width	t <sub>1</sub>		90	_	_	ns
Write/Reset Pulse-Width	t <sub>2</sub>		90	_	_	ns
Chip Select/Load DAC to Write Setup Time	t <sub>3</sub>		0	_	_	ns
Chip Select/Load DAC to Write Hold Time	t <sub>4</sub>		0	_	_	ns
Data Valid to Write Setup Time	t <sub>5</sub>		90	_	_	ns
Data Valid to Write Hold Time	t <sub>6</sub>		10	_	_	ns

- 1. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
- All devices guaranteed monotonic over the full operating temperature
- 3. Guaranteed by design and not subject to production test.
- 4.  $V_{DD}-4$  volts is the maximum reference voltage for the above specifications. 5.  $V_{IN}=V_{INL}$  or  $V_{INH}$ ; outputs unloaded. 6.  $V_{REF}=+10V$ ; to where output settles to 1/2 LSB.

### DICE CHARACTERISTICS



DIE SIZE  $0.094 \times 0.099$  inch, 9306 sq. mils (2.39 × 2.52 mm, 6.0 sq. mm)

- 1. V<sub>SS</sub>
- 2. V<sub>OUT</sub> 3. V<sub>REF</sub>
- AGND 5. DGND
- 6. DB7(MSB) DB6
- 8. DB5 9. DB4
- 10. DB3
- 11. DB2
- 12. DB1 13. DB0(LSB)
- 14. CS
- 15. WR
- 16. LDAC 17. RESET 18. V<sub>DD</sub>

### Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

**WAFER TEST LIMITS:** DUAL SUPPLY:  $V_{DD} = +11.4V$  to +16.5V;  $V_{SS} = -5V \pm 10\%$ ; AGND = DGND = 0V;  $V_{REF} = +2V$  to  $(V_{DD} - 4V)$ . SINGLE SUPPLY:  $V_{DD} = +15V \pm 5\%$ ;  $V_{SS} = AGND = DGND = 0V$ ;  $V_{REF} = +10V$ ; unless otherwise noted.


			PM-7224GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		8	Bits
Total Unadjusted Error (Note 1)	TUE		±1	LSB MAX
Relative Accuracy	INL		±1	LSB MAX
Differential Nonlinearity (Note 2)	DNL		±1	LSB MAX
Full Scale Error	G <sub>FSE</sub>		±1	LSB MAX
Zero Code Error	V <sub>ZSE</sub>		±20	mV MAX
REFERENCE INPUT				
Voltage Range (Note 3)	V <sub>REF</sub>	DUAL SUPPLY ONLY	2 to (V <sub>DD</sub> – 4V)	· <b>v</b>
Reference Input Resistance	R <sub>IN</sub>		. 8	kΩ MIN
DIGITAL INPUTS				
Digital Inputs High	V <sub>INH</sub>		2.4	V MIN
Digital Inputs Low	V <sub>INL</sub>		0.8	V MAX
Input Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DD}$	±1	μΑ ΜΑΧ
Input Coding			BINARY	
POWER SUPPLIES				
Positive Supply Current (Note 4)	I <sub>DD</sub>		4	mA MAX
Negative Supply Current (Note 4)	I <sub>SS</sub>	DUAL SUPPLY ONLY	3	mA MAX
NOTES:				


### NOTES:


- 1. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
- 2. All dice guaranteed monotonic over the full operating temperature range.
- 3.  $V_{DD}-4$  volts is the maximum reference voltage for the above specifications.
- V<sub>IN</sub> = V<sub>INL</sub> or V<sub>INH</sub>; output unloaded.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


### TYPICAL PERFORMANCE CHARACTERISTICS






















### TYPICAL PERFORMANCE CHARACTERISTICS

# OUTPUT VOLTAGE NOISE DENSITY (e<sub>n</sub>) vs FREQUENCY

### **BROADBAND NOISE**



### **BURN-IN CIRCUIT**



### **GENERAL CIRCUIT DESCRIPTION**

### CONVERTER SECTION

The PM-7224 contains an output buffer amplifier, a highly-stable, thin-film, R-2R resistor ladder network, 8-bit input and DAC registers, and interface control logic. Also included are eight single-pole double-throw NMOS transistor switches. These transistors were designed to switch between  $V_{\rm REF}$  and AGND and are controlled by the digital input code.

A simplified circuit of the R-2R resistor ladder and output is illustrated in Figure 1. The ladder is shown connected to the amplifier in the voltage-mode configuration. The advantages gained in operating the ladder in the voltage mode are two-fold: it allows the DAC to be operated with a single supply, and the ladder resistance/capacitance modulation encountered in the current mode configuration are eliminated. The modulation (caused by the varying digital code) is now presented to the low-impedance reference voltage source (most voltage reference output-impedances are low enough so that its output voltage will not be affected by the varying digital code). The

### **PARAMETER DEFINITIONS**

### **TOTAL UNADJUSTED ERROR**


This specification includes Full-Scale-Error, Relative Accuracy, and Zero-Code-Error. Ideal full scale output is  $V_{REF}-1$  LSB, and 1 LSB is  $V_{REF}\times (2^{-n})$ .

### **DIGITAL FEEDTHROUGH**

Digital feedthrough are the switching transients coupled to the output of the DAC due to a change in digital input code. It is expressed in nano-Volt-seconds and measured with  $V_{REF}$ =0V.

Refer to PMI 1986 Data Book Section 11 for additional digital-to-analog converter definitions.

FIGURE 1: Simplified DAC Circuit Configuration. (Switches are shown for all "1's" on the digital inputs.)



amplifier's input terminal now "sees" a constant resistance/capacitance and thus, the output offset voltage modulation is eliminated. Also, digital glitches fed through the switch capacitance to the output will be greatly reduced; it will be absorbed by the low output-impedance of the external reference resulting in a "cleaner" output voltage.

Figure 1 also shows the amplifier configured to operate as a buffer amplifier resulting in no signal inversion from input to output (V<sub>REF</sub> to V<sub>OUT</sub>). Also, note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the applications section under AGND biasing.

For proper operation, maximum  $V_{REF}$  should be limited to  $V_{DD}$  minus 4 volts. This means that in order to operate the DAC with +10V at the reference input terminal,  $V_{DD}$  must be at least +14V.

The voltage output equation is given by:

$$V_{OUT} = V_{REF} \times D/256$$

where D is the digital input code integer number that is between 0 and 255.

### **BUFFER AMPLIFIER SECTION**

The R-2R resistor ladder network has a typical resistance of  $10k\Omega$ ; a  $100k\Omega$  load would cause a 23 LSB gain error. Therefore, in order to drive a  $2k\Omega$  load, the R-2R ladder was terminated with a stable CMOS buffer amplifier. The amplifier can drive 10 volts across a  $2k\Omega$  load delivering 5mA, and can easily drive a 3300pF capacitive load. The PM-7224's output can also withstand an indefinite short-circuit to AGND to typically 50mA. The output may also be shorted to any voltage between  $V_{DD}$  and  $V_{SS}$ ; however, care must be taken to not exceed the device maximum power dissipation.

The amplifier's output stage is an intrinsic NPN bipolar transistor. It is derived from the P $^-$  well and the substrate. This transistor provides a low-impedance high-output current capability using only a small part of the chip area. The emitter of this NPN transistor is loaded with a 400 $\mu$ A NMOS current-source referenced to VSS. This current is sunk into the negative supply allowing the amplifier's output to go directly to ground.

A simplified schematic of the output amplifier is shown in Figure 2. It shows the current-source connection between the NPN output transistor's emitter and V<sub>SS</sub>. Figure 3 depicts a typical plot for the dual and single supply current sink capability of the DAC versus output voltage. Let's take a closer look at what happens to its behavior by referring to Figures 2 and 3.

It can be seen that with dual supplies the current-source is still in its high impedance (saturation) state when the output reaches 0 volts. This is due to the 5 volts ( $V_{SS}$ ) across the current-source that is sinking the  $400\mu$ amps. When  $V_{SS}=0$  volts, however, the current sink capability is reduced as the output voltage approaches 0 volts; the current-source is coming out of its saturation region and starts appearing resistive.

The amplifier's current-limiting and buffering abilities are achieved with an NMOS transistor and a series resistor, see

Figure 2. The transistor operates as a source follower driving the resistor and output transistor.

The amplifier's internal gain stages were designed so that they maintain sufficient gain over its common mode range; this results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during the manufacturing process; this eliminates offset trimming by the user in most applications. The amplifier's offset is included in the data sheet under "total unadjusted error" specification.

FIGURE 2: Amplifier Output Stage





FIGURE 3: DAC Output Current Sink




### **DIGITAL SECTION**

The digital inputs are CMOS inverters. They were designed to convert TTL and 5V CMOS input logic levels into CMOS levels to drive the internal circuitry. A simple internal 5V regulator is used to ensure the high speed timing requirements.

The PM-7224's digital inputs are TTL and CMOS (5V) compatible between the  $V_{DD}$  range of  $\pm 11.4 V$  to  $\pm 16.5 V$ . As shown in Figure 4, these inputs are protected from electrostatic-discharge and build-up with two internal distributed-diodes; they are connected between  $V_{DD}$  and DGND. Each input has a typical input current of less than 1nA.

Figure 4 also shows the equivalent logic circuit for the digital data input register structure. This circuit drives the DAC register. The digital controls  $\phi$  and  $\overline{\phi}$  shown are controlled by the external  $\overline{\rm WR}$ , and  $\overline{\rm CS}$  signals.

FIGURE 4: Input Register Structure



### INTERFACE CONTROL LOGIC SECTION

Figure 5 shows the PM-7224's input control logic structure with its input register and DAC register; also shown is the equivalent logic circuitry. The  $\overline{WR}$  signal is required when loading data into either register and is used in conjunction with either  $\overline{CS}$  or  $\overline{LDAC}$ .  $\overline{CS}$  loads data into the input register, and  $\overline{LDAC}$  loads data into the DAC register. Data is latched in the input register on the rising edge of the  $\overline{WR}$  pulse. The DAC's analog output voltage is determined by the data contained in the DAC register. See Table 1.

TABLE 1

RESET	LDAC	WR	CS	FUNCTION
Н	L	L	L	Both Registers are Transparent
Н	Х	Н	Х	Both Registers are Latched
Н	Н	Х	Н	Both Registers are Latched
н	Н	L	L	Input Register is Transparent
Н	Н	<b>₽</b>	L	Input Register is Latched
Н	L	Ĩ.	Н	DAC Register is Transparent
н	L	₫	н	DAC Register is Latched
L	<b>X</b> .	X	X	Both Registers Loaded with all Zeros
_ <b>_</b>	н	H	Н	Both Registers Loaded with all Zeros and the Output Remains at Zero
<u>•</u>	L	L	L	Both Registers are Transparent (output follows the input)

H = High State; L = Low State; X = Don't Care

Table 1 shows that the DAC is transparent when  $\overline{WR}$ ,  $\overline{CS}$ , and  $\overline{LDAC}$  are low, and the input register is transparent when  $\overline{WR}$  and  $\overline{CS}$  only are low. Also shown is the data being latched into the input register on the rising edge of the  $\overline{WR}$  signal.

Also provided with the PM-7224 is a RESET pin as shown in Figure 5. A low RESET signal will reset both registers to zero. If

the DAC is in the transparent mode, the DAC output will go to 0V for as long as the reset line remains low. If the DAC is in the latched mode, the output will go to 0V (and remain there) on the rising edge of the reset signal.

Figure 6 shows the PM-7224 write timing diagram.

FIGURE 5: Input Control Logic





FIGURE 6: Write Timing Diagram



### **APPLICATIONS INFORMATION**

### **POWER SUPPLY**

The PM-7224 data sheet is specified with a dual or single power supply condition. The dual supply specifications are specified with a positive supply ( $V_{DD}$ ) range of +11.4V to +16.5V and a negative supply ( $V_{SS}$ ) of -5V. The specified reference voltage ( $V_{REF}$ ) under these conditions range from +2V to  $V_{DD}$  -4V. For those applications requiring +10 volts at the output ( $V_{REF}$  = +10V),  $V_{DD}$  must be +14V minimum to meet data sheet limits.

The specified  $V_{REF}$  for the single supply specifications is  $\pm 10V$ .  $V_{REF}$  voltage limitation of  $V_{DD}-4V$  for dual or single power supply applications must be observed. This will ensure that the PM-7224's multiplying capabilities are preserved.

Although the PM-7224 can operate well with either a single or dual power supply, improved zero-code error can be achieved by using dual supplies.

### **DYNAMIC PERFORMANCE**

The PM-7224's settling time is limited by the internal amplifier's slew rate; however, it sports an impressive settling time of  $5\mu s$  using a dual or single power supply. Settling time is not affected by the DAC's output voltage polarity, positive or negative. The PM-7224 also has minimum signal overshoot or ringing.

## **AGND BIASING**


Some applications may require a DC offset voltage level at the DAC's output. This may be easily accomplished with the PM-7224; the desired DC offset voltage can be applied to the AGND pin as shown in Figure 7. The DAC's TTL/CMOS compatibility is not affected. Note that V<sub>DD</sub> and V<sub>SS</sub> must be referenced to DGND.

The DAC's output voltage expression under this condition is:

$$V_{OLIT} = AGND bias + V_{IN} \times D/256$$

where AGND bias is the voltage level above DGND and D is the digital input code integer number that is between 0 and 255.


FIGURE 7: AGND Biasing Scheme



### **MULTIPLYING OPERATION**

The PM-7224 has good multiplying capabilities if the reference input signal level is kept within  $\pm 2V$  and  $V_{DD}-4V$ , with  $V_{DD}$  of  $\pm 16.5$  V, the maximum input signal level is  $\pm 12.5V$ ; however, it is recommended that  $V_{DD}=\pm 15V\pm 5\%$  and the AC voltage swing between  $\pm 2V$  and  $V_{DD}-4V$ . The signal must be AC coupled and biased up with a voltage divider as shown in Figure 8. A buffer amplifier should be used to ensure that the DAC's  $V_{REF}$  impedance does not load the resistor divider, R1 and R2.

FIGURE 8: AC Signal Input Scheme




The V<sub>REF</sub> small-signal frequency response (—3dB bandwidth) for the PM-7224 is typically 1.5MHz. Its small-signal harmonic distortion is less than —57dB at 1kHz and —55dB at 100kHz.

## +5V SINGLE SUPPLY OPERATION

Although a +5V performance specification table is not listed, the PM-7224 can operate well with only a single +5V supply (see Figure 9). This will then limit the reference input voltage level to a maximum of +1V; the  $V_{\rm DD}-4V$  limitation must still be observed.

FIGURE 9: Relative Accuracy With Single +5V Operation



### **GENERAL GROUND MANAGEMENT**

Digital transient voltages between AGND and DGND can appear as noise at the PM-7224's output. It is, therefore, recommended that AGND and DGND be tied together at the device socket; each ground is then brought out separately to their respective common ground points. A word of caution is worth mentioning here: ground loops can be created if both grounds are tied together at more than one location, i.e., at the device socket and back at the power supplies, or at any other location. These ground loops can cause noisy digital ground currents to flow through the analog ground paths and destroy its integrity. Analog ground should be maintained as a high quality ground.

If system requirements dictate the use of one common return line for each ground, then the DAC should be placed as close to the power supplies as possible. Also, for those systems that require both grounds be separated, two Schottky diodes should be tied in inverse parallel between AGND and DGND at the device socket.

## POWER SUPPLY DECOUPLING

Power supply decoupling capacitors are important to suppress oscillations and noise transients from entering the system and causing system errors. Noise transients are generated from digital switching or switching power supplies; and oscillations on the power supply lines are caused by lead inductances combined with stray capacitance.

High and low frequency decoupling capacitors at the device socket is strongly recommended; a  $0.01\mu\text{F}$  ceramic in parallel with a 1 to  $10\mu\text{F}$  tantalum decoupling capacitors should be used.

## **BASIC APPLICATIONS**

## **UNIPOLAR OPERATION**

Figure 10 shows the PM-7224 configured to operate in the unipolar mode; the analog output voltage is of a single positive polarity only. Table 2 shows the code for this mode of operation.

FIGURE 10: Unipolar Operation




TABLE 2: Unipolar Code Table (Refer to Figure 10)

DAC DATA INPUT MSB LSB								ANALOG OUTPUT
1	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{225}{256}\right)$
1	0	Ō	0	0	0	0	1.	$+V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	O	$+V_{REF}\left(\frac{128}{256}\right) = \frac{+V_{REF}}{2}$
0	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	0V

It shows no signal inversion between  $+V_{REF}$  and  $V_{OUT}$ . Also note that the analog output voltage is equal to  $V_{REF}$  multiplied by the digital input code, hence, multiplying DAC.

The expression for 1 LSB and V<sub>OUT</sub> is:

1 LSB = 
$$V_{REF} \times 2^{-8}$$
, or  $V_{REF} \times 1/256$ 

and

$$V_{OLIT} = V_{RFF} \times D/256$$

where D is the digital input integer between 0 and 255.

## **BIPOLAR OPERATION**

Figure 11 illustrates the bipolar mode of operation for the PM-7224. This mode allows the output voltage to swing plus or minus and is determined by the digital input code; see Table 3 for R1 = R2. This configuration requires an external amplifier and two resistors.

The output voltage expression is given by:

$$V_{OUT} = ((1 + R2/R1) \times D/256 \times V_{REF}) - (R2/R1 \times V_{REF})$$

where D is the digital input code integer between 0 and 255. If  $\rm R1=R2$ , then  $\rm V_{OUT}$  becomes:

$$V_{OUT} = (2 \times D/256 - 1) \times V_{REF}$$

To keep gain and offset errors at a minimum, R1 and R2 should be matched to  $\pm 0.1\%$  and track over the operating temperature range of interest.

FIGURE 11: Bipolar Operation




TABLE 3: Bipolar (Offset Binary) Code Table (Refer to Figure 11)


DAC DATA INPUT MSB LSB								ANALOG OUTPUT
1	1	1	1	1	1	1	1	$+V_{REF} \left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	. 0V
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$
 								1120/

## PROGRAMMABLE OP AMP OFFSET ADJUST

The PM-7224 can be used for op amp offset trim adjustments under microprocessor control. Offsets caused by temperature drifts can also be trimmed by the microprocessor during a periodic calibration cycle.

The PM-7224 uses the input offset voltage nulling pins normally provided on most amplifiers as shown in Figure 12. A fixed bias current is provided to pin 5 of the op amps offset null pin with R2, and R1 (connected to the DAC's voltage output pin) provides the variable current to pin 1.

FIGURE 12: Op Amp Offset Adjust (See Text)



For a plus or minus (±) offset adjust control, the current through R1 must equal the current through R2 when the PM-7224 is at half scale, binary code = 10000000.

The resistor values R1 and R2 should be chosen to give the required offset adjustment range desired. Lower values provide a larger range; however, resolution will be sacrificed. Reversing the op amp connections, pin 1 and 5, will reverse the offset adjustment direction.

Some op amps are not provided with offset adjustment pins. In these cases, the circuit configuration of Figure 13 can be used. Again, the current through resistor R4 must equal the current through R3 with the PM-7224 at half scale, digital code = 10000000. With the circuit components shown, the maximum adjustment range is  $\pm 5 \text{mV}$ . Incremental adjustment resolution is  $39 \mu V$  per bit.

## **MICROPROCESSOR INTERFACING**

Interfacing the PM-7224 to a microprocessor is simplified by virtue of its loading structure simplicity. Data from the processor is loaded into the DAC by use of only two control lines, the write strobe  $(\overline{\text{WR}})$  and chip select  $(\overline{\text{CS}})$ . The data is then output with

the WR and LDAC signal. Figures 14 through 17 show various popular microprocessor interface configurations.

FIGURE 14: PM-7224 to 8085A Interface (Only digital interface portion of PM-7224 shown for clarity.)




FIGURE 15: PM-7224 to Z-80 Interface (Only digital interface portion of PM-7224 shown for clarity.)




FIGURE 13: Alternate Offset Adjust (See Text)




FIGURE 16: PM-7224 to 6809 Interface (Only digital interface portion of PM-7224 shown for clarity.)





FIGURE 17: PM-7224 to 68008 Microprocessor (Only digital interface portion of PM-7224 shown for clarity.)





# LC<sup>2</sup>MOS Quad 8-Bit DAC with Separate Reference Inputs

**AD7225** 

## **FEATURES**

Four 8-Bit DACs with Output Amplifiers
Separate Reference Input for Each DAC
μP Compatible with Double-Buffered Inputs
Simultaneous Update of All Four Outputs
Operates with Single or Dual Supplies
Extended Temperature Range Operation
No User Trims Required
Skinny 24-Pin DIP, SOIC and 28-Terminal Surface
Mount Packages

### GENERAL DESCRIPTION


The AD7225 contains four 8-bit voltage output digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. Each D/A converter has a separate reference input terminal. No external trims are required to achieve full specified performance for the part.

The double-buffered interface logic consists of two 8-bit registers per channel—an input register and a DAC register. Control inputs A0 and A1 determine which input register is loaded when  $\overline{WR}$  goes low. Only the data held in the DAC registers determines the analog outputs of the converters. The double-buffering allows simultaneous update of all four outputs under control of  $\overline{LDAC}$ . All logic inputs are TTL and CMOS (5V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2V to +12.5V when using dual supplies. The part is also specified for single supply operation using a reference of +10V. Each output buffer amplifier is capable of developing +10V across a  $2k\Omega$  load.

The AD7225 is fabricated on an all ion-implanted high-speed Linear Compatible CMOS (LC<sup>2</sup>MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuitry on the same chip.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

inputs at the other.

- DACs and Amplifiers on CMOS Chip
   The single-chip design of four 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one end of the package and all digital
- Single or Dual Supply Operation
   The voltage-mode configuration of the AD7225 allows single supply operation. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- 3. Versatile Interface Logic
  The AD7225 has a common 8-bit data bus with individual
  DAC latches, providing a versatile control architecture for
  simple interface to microprocessors. The double-buffered
  interface allows simultaneous update of the four outputs.
- 4. Separate Reference Input for Each DAC The AD7225 offers great flexibility in dealing with input signals with a separate reference input provided for each DAC and each reference having variable input voltage capability.

# AD7225—SPECIFICATIONS

**DUAL SUPPLY**  $(V_{DD}=11.4V \text{ to } 16.5V, V_{SS}=-5V\pm10\%; \text{AGND}=DGND}=0V; V_{REF}+2V \text{ to } (V_{DD}-4V)^1 \text{ unless otherwise stated.}$ 

Parameter	K, B Versions <sup>2</sup>	L, C Versions <sup>2</sup>	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error	± 2	±1	± 2	±1	LSB max	$V_{DD} = +15V \pm 5\%, V_{REF} = +10V$
Relative Accuracy	±1	± 1/2	±1	± 1/2	LSB max	1DD 1131 = 370, 1 REF 1101
Differential Nonlinearity	±1	± 1/2	±1	±1	LSB max	Guaranteed Monotonic
Full Scale Error	±1	± 1/2	±1	± 1/2	LSB max	Guaranteed Wonotome
						V 14V16 6V V - + 10V
Full Scale Temp. Coeff.	±5	±5	±5	±5	ppm/°C typ	$V_{DD} = 14V \text{ to } 16.5V, V_{REF} = +10V$
Zero Code Error @ 25°C	± 25	± 15	±25	± 15	mV max	
T <sub>min</sub> to T <sub>max</sub>	± 30	± 20	± 30	± 20	mV max	
Zero Code Error Temp Coeff.	± 30	± 30	± 30	± 30	μV/°C typ	
REFERENCE INPUT						
Voltage Range	$2 \operatorname{to} (V_{DD} - 4)$	$2 \text{ to } (V_{DD} - 4)$	$2 \text{ to } (V_{DD} - 4)$	$2 \text{ to} (V_{DD} - 4)$	$V_{min}$ to $V_{max}$	
Input Resistance	11	11	11	11	kΩ min	
Input Capacitance <sup>3</sup>	100	100	100	100	pF max	Occurs when each DAC is loaded with all 1's
Channel-to-Channel Isolation <sup>3</sup>	60	60	60	60	dB min	$V_{REF} = 10V p-p Sine Wave @ 10kHz$
AC Feedthrough <sup>3</sup>	-70	- 70	-70	- 70	dB max	V <sub>REF</sub> = 10V p-p Sine Wave @ 10kHz
DIGITAL INPUTS		<del></del>		,		
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	2.4	V min	
Input Low Voltage, VINI	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	±1	±1	±1	± 1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>3</sup>	8	8	8	8	pF max	VIN - UV OI VDD
Input Coding	8 Binary	o Binary	o Binary	8 Binary	рг шах	
	Billary	Dillary	Billary	Diliary		
DYNAMICPERFORMANCE					•••	
Voltage Output Slew Rate <sup>3</sup>	2.5	2.5	2.5	2.5	V/µs min	
Voltage Output Settling Time <sup>3</sup>						
Positive Full Scale Change	5	5	5	5	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Negative Full Scale Change	5	5	5	5	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Digital Feedthrough <sup>3</sup>	50	50	50	50	nV secs typ	Code transition all 0's to all 1's.
Digital Crosstalk <sup>3</sup>	50	50	50	50	nV secs typ	Code transition all 0's to all 1's.
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10V$
POWER SUPPLIES						
V <sub>DD</sub> Range	11.4/16.5	11.4/16.5	11.4/16.5	11.4/16.5	$V_{min}/V_{max}$	For Specified Performance
I <sub>DD</sub>	10	10	12	12	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
I <sub>SS</sub>	9	9	10	10	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
SWITCHING CHARACTERIST	ICS <sup>3,4</sup>					, at the later
t <sub>1</sub>						
@ 25°C	95	95	95	95	ns min	Write Pulse Width
T <sub>min</sub> to T <sub>max</sub>	120	120	150	150	ns min	
t <sub>2</sub>						
@ 25°C	0	0	0	0	ns min	Address to Write Setup Time
T <sub>min</sub> to T <sub>max</sub>	0	0	0	0	ns min	
t <sub>3</sub>						
@ 25°C	0	0	0	0	ns min	Address to Write Hold Time
T <sub>min</sub> to T <sub>max</sub>	0	0	0	0	ns min	
t <sub>4</sub>						
@ 25°C	70	70	70	70	ns min	Data Valid to Write Setup Time
T <sub>min</sub> to T <sub>max</sub>	90	90	90	90	ns min	
t <sub>5</sub>				•	- · · · · <del></del>	
"@25℃	10	10	10	10	ns min	Data Valid to Write Hold Time
T <sub>min</sub> to T <sub>max</sub>	10	10	10	10	ns min	THE THIRD IN THE PARTY AND THE
	10	10	10	10	119 111111	
<sup>t</sup> 6 @ 25℃	95	95	95	95	ns min	Load DAC Pulse Width
					112 111111	LUGU LATO FUISE WILLII
T <sub>min</sub> to T <sub>max</sub>	120	120	150	150	ns min	

Specifications subject to change without notice.

NOTES

\*\*Maximum possible reference voltage.

\*\*Temperature ranges are as follows:

\*\*K, L Versions: -40°C to +85°C

B, C Versions: -40°C to +85°C

T, U Versions: -55°C to +125°C

\*\*Sample Tested at 25°C to ensure compliance.

\*\*Switching characteristics apply for single and dual supply operation.

\*\*Switching exhaust compliance.\*\*

# SINGLE SUPPLY $(V_{DD}=+15V\pm5\%;V_{SS}=AGND=DGND=0V;V_{REF}=+10V^1$ unless otherwise stated. All specifications $T_{min}$ to $T_{max}$ unless otherwise noted.)

Parameter	K, B Versions <sup>2</sup>	L, C Versions <sup>2</sup>	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	± 2	± 1	± 2	± 1	LSB max	
Differential Nonlinearity <sup>3</sup>	± 1	± 1	±1	± 1	LSB max	Guaranteed Monotonic
REFERENCE INPUT						
Input Resistance	11	11	11	11	kΩ min	
Input Capacitance <sup>4</sup>	100	100	100	100	pF max	Occurs when each DAC is loaded with all 1
Channel-to-Channel Isolation <sup>3,4</sup>	60	60	60	60	dB min	V <sub>REF</sub> = 10V p-p Sine Wave @ 10kHz
AC Feedthrough <sup>3,4</sup>	- 70	<b>-70</b>	- 70	<b>- 70</b>	dB max	V <sub>REF</sub> = 10V p-p Sine Wave @ 10kHz
DIGITAL INPUTS						
Input High Voltage, VINH	2.4	2.4	2.4	2.4	V min	
Input Low Voltage, VINI	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	±1	± 1	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>4</sup>	8	8	8	8	pF max	
Input Coding	Binary	Binary	Binary	Binary		
DYNAMIC PERFORMANCE						
Voltage Output Slew Rate4	2	2	2	2	V/µs min	
Voltage Output Settling Time4						
Positive Full Scale Change	5	5	5	5	μs max	Settling Time to ± 1/2LSB
Negative Full Scale Change	7	7	7	7	μs max	Settling Time to $\pm 1/2$ LSB
Digital Feedthrough <sup>3,4</sup>	50	50	50	50	nV secs tvp	Code transition all 0's to all 1's.
Digital Crosstalk <sup>3,4</sup>	50	50	50	50	nV secs tvp	Code transition all 0's to all 1's.
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10V$
POWER SUPPLIES						
V <sub>DD</sub> Range	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	$V_{min}/V_{max}$	For Specified Performance
I <sub>DD</sub>	10	10	12	12	mA max	Outputs Unloaded; $V_{IN} = V_{INI}$ or $V_{INH}$
SWITCHING CHARACTERISTI	CS <sup>4</sup>					
t <sub>1</sub>						
@ 25°C	95	95	95	95	ns min	Write Pulse Width
T <sub>min</sub> to T <sub>max</sub>	120	120	150	150	ns min	,
t <sub>2</sub>						
@ 25°C	0	0	0	0	ns min	Address to Write Setup Time
$T_{\min}$ to $T_{\max}$	0	0	0	0	ns min	
t <sub>3</sub>						
@ 25°C	0	0	0	0	ns min	Address to Write Hold Time
$T_{min}$ to $T_{max}$	0	0	0	0	ns min	
t <sub>4</sub>						
@ 25℃	70	70	70	70	ns min	Data Valid to Write Setup Time
T <sub>min</sub> to T <sub>max</sub>	90	90	90	90	ns min	
t₅ @ 25°C	10	10	10	10		D . 17 11 1 197 1 17 11001
0 -	10	10	10	10	ns min	Data Valid to Write Hold Time
T <sub>min</sub> to T <sub>max</sub>	10	10	10	10	ns min	
t <sub>6</sub> @ 25℃	05	05	oe.	or		T . 1D40D 1 . W7111
C	95	95	95	95	ns min	Load DAC Pulse Width
$T_{min}$ to $T_{max}$	120	120	150	150	ns min	

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>	Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>
AD7225KN	-40°C to +85°C	±2LSB	N-24	AD7225BQ	-40°C to +85°C	±2LSB	Q-24
AD7225LN	-40°C to +85°C	±1LSB	N-24	AD7225CQ	-40°C to +85°C	±1LSB	Q-24
AD7225KP	-40°C to +85°C	±2LSB	P-28A	AD7225TQ	-55°C to +125°C	±2LSB	Q-24
AD7225LP	-40°C to +85°C	±1LSB	P-28A	AD7225UQ	-55°C to +125°C	±1 LSB	Q-24
AD7225KR	-40°C to +85°C	±2LSB	R-24	AD7225TE	-55°C to +125°C	±2LSB	E-28A
AD7225LR	-40°C to +85°C	±1 LSB	R-24	AD7225UE	-55℃ to +125℃	±1 LSB	E-28A

NOTES

\*Maximum possible reference voltage.

\*Temperature ranges are as follows:

K, L Versions: - 40°C to +85°C

B, C Versions: - 40°C to +85°C

T, U Versions: - 55°C to +125°C

<sup>&</sup>lt;sup>3</sup>Sample Tested at 25°C to ensure compliance.
<sup>4</sup>Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883 processed parts, add /883B to part number. Contact your local sales office for military data sheet.

<sup>&</sup>lt;sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

## AD7225

ABSOLUTE MAXIMUM RATINGS*
$V_{DD}$ to AGND0.3V, +17V
$V_{DD}$ to DGND0.3V, +17V
$V_{DD}$ to $V_{SS}$
AGND to DGND $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots$
Digital Input Voltage to DGND0.3V, V <sub>DD</sub>
$V_{REF}$ to AGND0.3V, $V_{DD}$
$V_{OUT}$ to AGND <sup>1</sup> $V_{SS}$ , $V_{DD}$
Power Dissipation (Any Package) to +75°C 500mW
Derates above 75°C by 2.0mW/C

Commercial (K, L Versions) . . . . . . -40°C to +85°C

Industrial (B, C Versions)	$-40^{\circ}$ C to $+85^{\circ}$ C
Extended (T, U Versions)	-55°C to $+125$ °C
Storage Temperature	-65°C to $+150$ °C
Lead Temperature (Soldering, 10secs)	+ 300°C
NOTES	

Outputs may be shorted to any voltage in the range  $V_{SS}$  to  $V_{DD}$  provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to AGND or  $V_{SS}$  is 50mA.


\*Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION

Operating Temperature

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.





## **TERMINOLOGY**

## TOTAL UNADJUSTED ERROR

Total Unadjusted Error is a comprehensive specification which includes full scale error, relative accuracy, and zero code error. Maximum output voltage is  $V_{REF}-1LSB$  (ideal), where 1 LSB (ideal) is  $V_{REF}/256$ . The LSB size will vary over the  $V_{REF}$  range. Hence the zero code error will, relative to the LSB size, increase as  $V_{REF}$  decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the  $V_{REF}$  range. As a result, total unadjusted error is specified for a fixed reference voltage of +10V.

## RELATIVE ACCURACY

Relative Accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero code error and full scale error and is normally expressed in LSB's or as a percentage of full scale reading.

## **DIFFERENTIAL NONLINEARITY**

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

## DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse transferred to the output of the DAC due to a change in its digital input code. It is specified in nV secs and is measured at  $V_{RFF} = 0V$ .

## DIGITAL CROSSTALK

Digital Crosstalk is the glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter. It is specified in nV secs and is measured at  $V_{REF} = 0V$ .

## AC FEEDTHROUGH

AC Feedthrough is the proportion of reference input signal which appears at the output of a converter when that DAC is loaded with all 0's.

## CHANNEL-TO-CHANNEL ISOLATION

Channel-to-channel isolation is the proportion of input signal from the reference of one DAC (loaded with all 1's) which appears at the output of one of the other three DACs (loaded with all 0's). The figure given is the worst case for the three other outputs and is expressed as a ratio in dBs.

## **FULL SCALE ERROR**

Full Scale Error is defined as:

Measured Value - Zero Code Error - Ideal Value

# Typical Performance Characteristics — AD7225

 $T_A = 25$ °C,  $V_{DD} = +15$ V,  $V_{SS} = -5$ V unless otherwise stated.




Figure 1. Channel-to-Channel Matching




Figure 3. Differential Nonlinearity vs. V<sub>REF</sub>




Figure 5. Zero Code Error vs. Temperature




Figure 2. Relative Accuracy vs. V<sub>REF</sub>




Figure 4. Power Supply Current vs. Temperature




Figure 6. Broadband Noise

## **AN7225**

## CIRCUIT INFORMATION

## D/A SECTION

The AD7225 contains four, identical, 8-bit voltage-mode digital-to-analog converters. Each D/A converter has a separate reference input. The output voltages from the converters have the same polarity as the reference voltages, allowing single supply operation. A novel DAC switch pair arrangement on the AD7225 allows a reference voltage range from +2V to +12.5V on each reference input.

Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for channel A is shown in Figure 7. Note that AGND (Pin 6) is common to all four DACs.




Figure 7. D/A Simplified Circuit Diagram

The input impedance at any of the reference inputs is code dependent and can vary from  $11k\Omega$  minimum to infinity. The lowest input impedance at any reference input occurs when that DAC is loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 15pF to 35pF.

Each V<sub>OUT</sub> pin can be considered as a digitally programmable voltage source with an output voltage of:

 $V_{OUTX} = D_X \cdot V_{REFX}$ 

where  $D_X$  is fractional representation of the digital input code and can vary from 0 to 255/256.

The output impedance is that of the output buffer amplifier.

## **OP-AMP SECTION**

Each voltage mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is capable of developing +10V across a  $2k\Omega$  load and can drive capacitive loads of 3300 pF.

The AD7225 can be operated single or dual supply; operating with dual supplies results in enhanced performance in some parameters which cannot be achieved with single supply operation. In single supply operation ( $V_{SS}=0V=AGND$ ) the sink capability of the amplifier, which is normally 400 $\mu A$ , is reduced as the output voltage nears AGND. The full sink capability of 400 $\mu A$  is maintained over the full output voltage range by tying  $V_{SS}$  to -5V. This is indicated in Figure 8.

Settling-time for negative-going output signals approaching AGND is similarly affected by  $V_{SS}$ . Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by  $V_{SS}$ .




Figure 8. Variation of ISINK with VOUT

Additionally, the negative  $V_{\rm SS}$  gives more headroom to the output amplifiers which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

## **DIGITAL SECTION**

The AD7225 digital inputs are compatible with either TTL or 5V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than 1nA. Internal input protection is achieved by an on-chip distributed diode between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails (V<sub>DD</sub> and DGND) as practically possible.

## INTERFACE LOGIC INFORMATION

The AD7225 contains two registers per DAC, an input register and a DAC register. Address lines A0 and A1 select which input register will accept data from the input port. When the  $\overline{WR}$  signal is LOW, the input latches of the selected DAC are transparent. The data is latched into the addressed input register on the rising edge of  $\overline{WR}$ . Table I shows the addressing for the input registers on the AD7225.

Only the data held in the DAC register determines the analog output of the converter. The  $\overline{LDAC}$  signal is common to all four DACs and controls the transfer of information from the input registers to the DAC registers. Data is latched into all four DAC registers simultaneously on the rising edge of  $\overline{LDAC}$ . The  $\overline{LDAC}$  signal is level triggered and therefore the DAC registers may be made transparent by tying  $\overline{LDAC}$  LOW (in

A1	A0	Selected Input Register
L	L	DAC A Input Register
L	Н	DAC B Input Register
H	L	DACC Input Register
H	Н	DAC D Input Register

Table I. AD7225 Addressing

this case the outputs of the converters will respond to the data held in their respective input latches).  $\overline{LDAC}$  is an asynchronous signal and is independent of  $\overline{WR}$ . This is useful in many applications. However, in systems where the asynchronous  $\overline{LDAC}$  can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. In other words, if  $\overline{LDAC}$  is activated prior to the rising edge of  $\overline{WR}$  (or  $\overline{WR}$  occurs during  $\overline{LDAC}$ ), then  $\overline{LDAC}$  must stay LOW for  $t_6$  or longer after  $\overline{WR}$  goes HIGH to ensure correct data is latched through to the output. Table II shows the truth table for AD7225 operation. Figure 9 shows the input control logic for the part and the write cycle timing diagram is given in Figure 10.

WR	LDAC	Function
Н	Н	No Operation. Device not selected
L	H	Input Register of Selected DAC Transparent
-F	H	Input Register of Selected DAC Latched
Ħ.	L	All Four DAC Registers Transparent
		(i.e. Outputs respond to data held in
		respective input registers)
		Input Registers are Latched
H	<b>•</b>	All Four DAC Registers Latched
L	L	DAC Registers and Selected Input Register
		Transparent
		Output follows Input Data for Selected Channel.

Table II. AD7225 Truth Table




Figure 9. Input Control Logic




Figure 10. Write Cycle Timing Diagram

## GROUND MANAGEMENT AND LAYOUT

Since the AD7225 contains four reference inputs which can be driven from ac sources (see AC REFERENCE SIGNAL section) careful layout and grounding is important to minimize analog crosstalk between the four channels. The dynamic performance of the four DACs depends upon the optimum choice of board




Figure 11. Channel-to-Channel Isolation




Figure 12. Suggested PCB Layout for AD7225. Layout Shows Component Side (Top View)

layout. Figure 11 shows the relationship between input frequency and channel-to-channel isolation. Figure 12 shows a printed circuit board layout which is aimed at minimizing crosstalk and feedthrough. The four input signals are screened by AGND.  $V_{\rm REF}$  was limited to between 2V and 3.24V to avoid slew rate limiting effects from the output amplifier during measurements.

## AD7225

## SPECIFICATION RANGES

For the AD7225 to operate to rated specifications, its input reference voltage must be at least 4V below the  $V_{\rm DD}$  power supply voltage. This voltage differential is the overhead voltage required by the output amplifiers.

The AD7225 is specified to operate over a  $V_{\rm DD}$  range from  $+12V \pm 5\%$  to  $+15V \pm 10\%$  (i.e., from +11.4V to +16.5V) with a  $V_{\rm SS}$  of  $-5V \pm 10\%$ . Operation is also specified for a single  $+15V \pm 5\%$   $V_{\rm DD}$  supply. Applying a  $V_{\rm SS}$  of -5V results

in improved zero code error, improved output sink capability with outputs near AGND and improved negative going settling time.

Performance is specified over a wide range of reference voltages from 2V to  $(V_{\rm DD}-4{\rm V})$  with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5V bandgap reference and the AD584, a precision +10V reference. Note that an output voltage range of 0V to +10V requires a nominal +15V  $\pm$ 5% power supply voltage.

### UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7225, with the output voltage having the same positive polarity as  $V_{REF}$ . The AD7225 can be operated single supply ( $V_{SS} = AGND$ ) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative  $V_{SS}$ ). Connections for the unipolar output operation are shown in Figure 13. The voltage at any of the reference inputs must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table III.




Figure 13. Unipolar Output Circuit

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$+V_{REF}\left(\frac{255}{256}\right)$
1000 0001	$+V_{REF}\left(rac{129}{256} ight)$
1000 0000	$+ V_{REF} \left( \frac{128}{256} \right) = + \frac{V_{REF}}{2}$
0111 1111	$+V_{REF}\left(\frac{127}{256}\right)$
0000 0001	$+V_{REF}\left(\frac{1}{256}\right)$
0000 0000	0V

Note:  $1LSB = (V_{REF})(2^{-8}) = V_{REF} \left( \frac{1}{256} \right)$ 

Table III. Unipolar Code Table

## **BIPOLAR OUTPUT OPERATION**

Each of the DACs of the AD7225 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 14 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7225. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \cdot (D_A V_{REF}) - \left(\frac{R2}{R1}\right) \cdot (V_{REF})$$

With R1 = R2  $V_{OUT} = (2D_A - 1) \cdot V_{REF}$ 

where  $D_A$  is a fractional representation of the digital word in latch A. (0  $\leq$   $D_A \leq$  255/256)

Mismatch between R1 and R2 causes gain and offset errors and, therefore, these resistors must match and track over temperature. Once again the AD7225 can be operated in single supply or from positive/negative supplies. Table IV shows the digital code versus output voltage relationship for the circuit of Figure 14 with R1 = R2.




Figure 14. AD7225 Bipolar Output Circuit

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$+V_{REF}\left(\frac{127}{128}\right)$
1000 0001	$+V_{REF}\left(\frac{1}{128}\right)$
1000 0000	ov
0111 1111	$-V_{REF}\left(\frac{1}{128}\right)$
0000 0001	$-V_{REF}\left(\frac{127}{128}\right)$
0000 0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Table IV. Bipolar (Offset Binary) Code Table

## **AGND BIAS**

The AD7225 AGND pin can be biased above system GND (AD7225 DGND) to provide an offset "zero" analog output voltage level. Figure 15 shows a circuit configuration to achieve this for channel A of the AD7225. The output voltage, V<sub>OUT</sub> A, can be expressed as:

$$V_{OUT} A = V_{BIAS} + D_A (V_{IN})$$

where  $D_A$  is a fractional representation of the digital word in DAC latch A. (0  $\leq$   $D_A \leq$  255/256).

For a given  $V_{\rm IN}$ , increasing AGND above system GND will reduce the effective  $V_{\rm DD}$ – $V_{\rm REF}$  which must be at least 4V to ensure specified operation. Note that because the AGND pin is common to all four DACs, this method biases up the output




Figure 15. AGND Bias Circuit

voltages of all the DACs in the AD7225. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  of the AD7225 should be referenced to DGND.

## AC REFERENCE SIGNAL

In some applications it may be desirable to have ac reference signals. The AD7225 has multiplying capability within the upper  $(V_{\rm DD}-4V)$  and lower (2V) limits of reference voltage when operated with dual supplies. Therefore ac signals need to be ac coupled and biased up before being applied to the reference inputs. Figure 16 shows a sine wave signal applied to  $V_{\rm REF}$  A. For input signal frequencies up to 50kHz the output distortion typically remains less than 0.1%. The typical 3dB bandwidth figure for small signal inputs is 800kHz.




Figure 16. Applying an AC Signal to the AD7225

## APPLICATIONS

## PROGRAMMABLE TRANSVERSAL FILTER

A discrete-time filter may be described by either multiplication in the frequency domain or convolution in the time domain i.e.

$$Y(\omega) \,=\, H(\omega)X(\omega) \quad \text{or} \quad y_n \,=\, \sum_{k=1}^N \ h_k \chi_{n-k+1}$$

The convolution sum may be implemented using the special structure known as the transversal filter (Figure 17). Basically, it consists of an N-stage delay line with N taps weighted by N coefficients, the resulting products being accumulated to form the output. The tap weights or coefficients  $h_k$  are actually the non-zero elements of the impulse response and therefore determine the filter transfer function. A particular filter frequency response is realized by setting the coefficients to the appropriate values. This property leads to the implementation of transversal filters whose frequency response is programmable.




Figure 17. Transversal Filter




Figure 18. Programmable Transversal Filter

A 4-tap programmable transversal filter may be implemented using the AD7225 (Figure 18). The input signal is first sampled and converted to allow the tapped delay line function to be provided by the Am29520. The multiplication of delayed input samples by fixed, programmable tap weights is accomplished by the AD7225, the four coefficients or reference inputs being set by the digital codes stored in the AD7226. The resultant products are accumulated to yield the convolution sum output sample which is held by the AD585.

Low pass, bandpass and highpass filters may be synthesized using this arrangement. The particular tap weights needed for any desired transfer function may be obtained using the standard Remez Exchange Algorithm. Figure 19 shows the theoretical low pass frequency response produced by a 4-tap transversal filter with the coefficients indicated. Although the theoretical prediction does not take into account the quantization of the input samples and the truncation of the coefficients, nevertheless, there exists a good correlation with the actual performance of the transversal filter (Figure 20).




Figure 19. Predicted (Theoretical) Response




Figure 20. Actual Response

## **Applications**—AD7225

## DIGITAL WORD MULTIPLICATION

Since each DAC of the AD7225 has a separate reference input, the output of one DAC can be used as the reference input for another. This means that multiplication of digital words can be performed (with the result given in analog form). For example, if the output from DACA is applied to V<sub>REF</sub> B then the output from DACB, V<sub>OUT</sub> B, can be expressed as:

$$V_{OUT} B = D_A \cdot D_B \cdot V_{REF} A$$

where  $D_A$  and  $D_B$  are the fractional representations of the digital words in DAC latches A and B respectively.

If 
$$D_A = D_B = D$$
 then the result is  $D^2 \cdot V_{REF} A$ 

In this manner, the four DACs can be used on their own or in conjunction with an external summing amplifier to generate complex waveforms. Figure 21 shows one such application. In this case the output waveform, Y, is represented by:

$$Y = -(x^4 + 2x^3 + 3x^2 + 2x + 4) \cdot V_{IN}$$

where x is the digital code which is applied to all four DAC latches.




Figure 21. Complex Waveform Generation

## MICROPROCESSOR INTERFACE




Figure 22. AD7225 to 8085A/8088 Interface, Double-Buffered Mode




Figure 24. AD7225 to Z-80 Interface Double-Buffered Mode




Figure 23. AD7225 to 6809/6502 Interface, Single-Buffered Mode




Figure 25. AD7225 to 68008 Interface, Single-Buffered Mode

## **AD7225**

## Vss GENERATION

Operating the AD7225 from dual supplies results in enhanced performance over single supply operation on a number of parameters as previously outlined. Some applications may require this enhanced performance, but may only have a single power supply rail available. The circuit of Figure 26 shows a method of generating a negative voltage using one CD4049, operated from a  $V_{\rm DD}$  of +15V. Two inverters of the hex inverter chip are used as an oscillator. The other four inverters are in parallel and used as buffers for higher output current. The square-wave output is level translated to a negative-going signal, then rectified and filtered. The circuit configuration shown will provide an output voltage of -5.1V for current loadings in the range 0.5mA to 9mA. This will satisfy the AD7225  $I_{\rm SS}$  requirement over the commercial operating temperature range.




Figure 26. V<sub>SS</sub> Generation Circuit



# LC<sup>2</sup>MOS Quad 8-Bit D/A Converter

AD7226

## **FEATURES**

Four 8-Bit DACs with Output Amplifiers
Skinny 20-Pin DIP, SOIC and 20-Terminal
Surface Mount Packages
Microprocessor Compatible
TTL/CMOS Compatible
No User Trims
Extended Temperature Range Operation
Single Supply Operation Possible

## **APPLICATIONS**

Process Control
Automatic Test Equipment
Automatic Calibration of Large System Parameters,
e.g., Gain/Offset

### GENERAL DESCRIPTION

The AD7226 contains four 8-bit voltage-output digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.


Separate on-chip latches are provided for each of the four D/A converters. Data is transferred into one of these data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Control inputs A0 and A1 determine which DAC is loaded when  $\overline{WR}$  goes low. The control logic is speed-compatible with most 8-bit microprocessors.

Each D/A converter includes an output buffer amplifier capable of driving up to 5mA of output current. The amplifiers' offsets are laser-trimmed during manufacture, thereby eliminating any requirement for offset nulling.

Specified performance is guaranteed for input reference voltages from +2V to +12.5V with dual supplies. The part is also specified for single supply operation at a reference of +10V.

The AD7226 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC<sup>2</sup>MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

## FUNCTIONAL BLOCK DIAGRAM



## **PRODUCT HIGHLIGHTS**

1. DAC-to-DAC Matching

Since all four DACs are fabricated on the same chip at the same time, precise matching and tracking between the DACs is inherent.

- Single Supply Operation
  The voltage mode configuration of the DACs allows the AD7226 to be operated from a single power supply rail.
- Microprocessor Compatibility
   The AD7226 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered.
- 4. Small Size

Combining four DACs and four op-amps plus interface logic into 20-pin DIP or SOIC or a 20-terminal surface mount package allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all the analog inputs and outputs at one end of the package and all the digital inputs at the other.

Parameter	K, B, T Versions <sup>2</sup>	Units	Conditions/Comments
STATIC PERFORMANCE			
Resolution	8	Bits	
Total Unadjusted Error	±2	LSB max	$V_{DD} = +15V \pm 5\%, V_{REF} = +10V$
Relative Accuracy	±1	LSB max	
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Full Scale Error	± 1 1/2	LSB max	
Full Scale Temperature Coefficient	±20	ppm/°C typ	$V_{DD} = 14V \text{ to } 16.5V, V_{REF} = +10V$
Zero Code Error	±30	mV max	
Zero Code Error Temperature Coefficient	±50	μV/°C typ	
REFERENCE INPUT			
Voltage Range	$2 \operatorname{to}(V_{DD} - 4)$	$V_{MIN}$ to $V_{MAX}$	
Input Resistance	2	kΩmin	
Input Capacitance <sup>3</sup>	65	pF min	Occurs when each DAC loaded with all 0's.
put ouputtuievo	300	pF max	Occurs when each DAC loaded with all 1's.
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2.4	V min	
Input Low Voltage, V <sub>INI</sub>	0.8	V max	
Input Leakage Current	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance	8	pF max	VIN — OV OI VDD
Input Coding	Binary	pr max	
	Dillary		
DYNAMIC PERFORMANCE	2.5	37/	
Voltage Output Slew Rate <sup>4</sup>	2.5	V/μs min	
Voltage Output Settling Time <sup>4</sup>	_		Y 10Y 0 ' 7P' 1/27 0P
Positive Full Scale Change	5	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Negative Full Scale Change	7	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Digital Crosstalk	50	nV secs typ	** . 10**
Minimum Load Resistance	2	kΩ min	$V_{OUT} = +10V$
POWER SUPPLIES		/	
V <sub>DD</sub> Range	11.4/16.5	$V_{MIN}/V_{MAX}$	For Specified Performance
$I_{DD}$	13	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$ .
I <sub>SS</sub>	11	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$ .
SWITCHING CHARACTERISTICS <sup>4,5</sup>			
Address to Write Setup Time, tAS			
@25°C	0	ns min	
T <sub>MIN</sub> to T <sub>MAX</sub>	0	ns min	
Address to Write Hold Time, tAH			
@25℃	10	ns min	
T <sub>MIN</sub> to T <sub>MAX</sub>	10	ns min	
Data Valid to Write Setup Time, tDS			
@25°C	90	ns min	
T <sub>MIN</sub> to T <sub>MAX</sub> Data Valid to Write Hold Time, t <sub>DH</sub>	100	ns min	
@25℃	10	ns min	
T <sub>MIN</sub> to T <sub>MAX</sub>	10	ns min	
Write Pulse Width, twn			
@25°C	150	ns min	
T <sub>MIN</sub> to T <sub>MAX</sub>	200	ns min	

## NOTES

<sup>&</sup>lt;sup>1</sup>Maximum possible reference voltage.

<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows: K Version: -40°C to +85°C B Version: -40°C to +85°C T Version: -55°C to +125°C

<sup>&</sup>lt;sup>3</sup>Guaranteed by design. Not production tested.

<sup>&</sup>lt;sup>4</sup>Sample Tested at 25°C to ensure compliance.

<sup>&</sup>lt;sup>5</sup>Switching Characteristics apply for both single and dual supply operation.

Specifications subject to change without notice.

## (V<sub>DD</sub> = +15V $\pm$ 5%; V<sub>SS</sub> = AGND = DGND = OV; V<sub>REF</sub> +10V $^{1}$ unless otherwise stated. Single Supply All specifications T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)

Parameter	K, B, T Versions <sup>2</sup>	Units	Conditions/Comments
STATIC PERFORMANCE			
Resolution	8	Bits	
Total Unadjusted Error	±2	LSB max	
Differential Nonlinearity	± 1	LSB max	Guaranteed Monotonic
REFERENCE INPUT			
Input Resistance	2	$k\Omega$ min	
Input Capacitance <sup>3</sup>	65	pF min	Occurs when each DAC loaded with all 0's.
	300	pF max	Occurs when each DAC loaded with all 1's.
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2.4	V min	
Input Low Voltage, VINL	0.8	V max	
Input Leakage Current	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance	8	pF max	
Input Coding	Binary		
DYNAMIC PERFORMANCE			
Voltage Output Slew Rate <sup>4</sup>	2	V/µs min	
Voltage Output Settling Time <sup>4</sup>			
Positive Full Scale Change	5	μs max	Settling Time to $\pm 1/2$ LSB
Negative Full Scale Change	20	μs max	Settling Time to $\pm 1/2$ LSB
Digital Crosstalk	50	nV secs typ	
Minimum Load Resistance	2	$k\Omega$ min	$V_{OUT} = +10V$
POWER SUPPLIES			
$V_{ m DD}$ Range	14.25 to 15.75	$V_{MIN}/V_{MAX}$	For Specified Performance
$\mathbf{I_{DD}}$	13	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$

## NOTES

## ABSOLUTE MAXIMUM RATINGS\*

$V_{DD}$ to AGND0.3V, +17V
$V_{DD}$ to DGND $\ \ldots \ \ldots \ \ldots \ \ldots \ -0.3V, \ +17V$
$V_{SS}$ to AGND
$V_{SS}$ to DGND7V, $V_{DD}$
$V_{DD}$ to $V_{SS}$
AGND to DGND0.3V, $V_{DD}$
Digital Input Voltage to DGND $\dots -0.3V, V_{DD} +0.3V$
$V_{REF}$ to AGND0.3V, $V_{DD}$
$V_{OUT}$ to $AGND^1$ $V_{SS}$ , $V_{DD}$
Power Dissipation (Any Package) to +75°C 500mW
Derates above 75°C by 2.0mW/°C
Operating Temperature
Commercial (K Version)40°C to +85°C

Industrial (B Version)40°C	o +85°C
Extended (T Version)55°C to	+125℃
Storage Temperature65°C to	+150°C
Lead Temperature (Soldering, 10secs)	+300°C

Outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60mA.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



<sup>&</sup>lt;sup>1</sup>Maximum possible reference voltage.

<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows:

K Version: -40°C to +85°C B Version: -40°C to +85°C

T Version: -55°C to +125°C

<sup>&</sup>lt;sup>3</sup>Guaranteed by design. Not production tested.

<sup>&</sup>lt;sup>4</sup>Sample Tested at 25°C to ensure compliance.

<sup>&</sup>lt;sup>5</sup>Switching Characteristics apply for both single and dual supply operation.

Specifications subject to change without notice.

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>
AD7226KN	-40°C to +85°C	±2LSB	N-20
AD7226KP	-40°C to +85°C	±2LSB	P-20A
AD7226KR	-40°C to +85°C	±2LSB	R-20
AD7226BQ	-40°C to +85°C	±2LSB	Q-20
AD7226TQ	-55°C to +125°C	±2LSB	Q-20
AD7226TE	−55°C to +125°C	±2LSB	E-20A

### NOTES

## TERMINOLOGY

## TOTAL UNADJUSTED ERROR

This is a comprehensive specification which includes full-scale error, relative accuracy and zero code error. Maximum output voltage is  $V_{\rm REF}-1$  LSB (ideal), where 1 LSB (ideal) is  $V_{\rm REF}/256$ . The LSB size will vary over the  $V_{\rm REF}$  range. Hence the zero code error will, relative to the LSB size, increase as  $V_{\rm REF}$  decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB's over the  $V_{\rm REF}$  range. As a result, total unadjusted error is specified for a fixed reference voltage of +10V.

## RELATIVE ACCURACY

Relative Accuracy or end-point nonlinearity, is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero and full-scale error and is normally expressed in LSB's or as a percentage of full-scale reading.

## **DIFFERENTIAL NONLINEARITY**

Differential Nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

## DIGITAL CROSSTALK

The glitch impulse transferred to the output of one converter due to a change in the digital input code to another of the converters. It is specified in nV secs and is measured at V<sub>REF</sub> = 0V.

### FULL-SCALE ERROR

Full-Scale Error is defined as: Measured Value – Zero Code Error – Ideal Value.

### PIN CONFIGURATIONS DIP, SOIC LCCC PLCC 3 2 1 20 19 17 Vare AD7226 AGND 5 AGND 17 AO AGND AD7226 TOP VIEW AD7226 DGND 6 16 DGND DGND A1 TOP VIEW DB7 (MSB) 7 15 WR 15 WR DB0 (LSB) DB7 (MSB) DB7 (MSB) 14 DB0 (LSB) DRG 13 DB6 DB1 12 DB2 9 10 11 12 13 11 083 083 085 083 081

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet. For U.S. Standard

Military Drawing (SMD), see DESC drawing #5962-87802.

<sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see

Package Information section.

## **CIRCUIT INFORMATION**

## D/A SECTION

The AD7226 contains four, identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage allowing single supply operation. A novel DAC switch pair arrangement on the AD7226 allows a reference voltage range from +2V to +12.5V.

Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for one channel is shown in Figure 1. Note that  $V_{REF}$  (pin 4) and AGND (pin 5) are common to all four DACs.




Figure 1. D/A Simplified Circuit Diagram

The input impedance at the  $V_{\rm REF}$  pin of the AD7226 is the parallel combination of the four individual DAC reference input impedances. It is code dependent and can vary from  $2k\Omega$  to infinity. The lowest input impedance (i.e.,  $2k\Omega$ ) occurs when all four DACs are loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminal is also code dependent and typically varies from 100pF to 250pF.

Each  $V_{\rm OUT}$  pin can be considered as a digitally programmable voltage source with an output voltage of:

 $V_{OUTX} = D_X V_{REF}$ 

where  $D_X$  is a fractional representation of the digital input code and can vary from 0 to 255/256.

The source impedance is the output resistance of the buffer amplifier.

## **OP-AMP SECTION**

Each voltage-mode D/A converter output is buffered by a unity gain, noninverting CMOS amplifier. This buffer amplifier is capable of developing +10V across a  $2k\Omega$  load and can drive capacitive loads of 3300pF. The output stage of this amplifier consists of a bipolar transistor from the  $V_{\rm DD}$  line and a current load to  $V_{\rm SS}$ , the negative supply for the output amplifiers. This output stage is shown in Figure 2.




Figure 2. Amplifier Output Stage

The NPN transistor supplies the required output current drive (up to 5mA). The current load consists of NMOS transistors which normally act as a constant current sink of  $400\mu A$  to  $V_{SS}$ , giving each output a current sink capability of approximately  $400\mu A$  if required.

The AD7226 can be operated single supply or dual supply resulting in different performance in some parameters from the output amplifiers.

In single supply operation ( $V_{SS}\!=\!0V\!=\!AGND$ ), with the output approaching AGND (i.e., digital code approaching all 0's) the current load ceases to act as a current sink and begins to act as a resistive load of approximately  $2k\Omega$  to AGND. This occurs as the NMOS transistors come out of saturation. This means that, in single supply operation, the sink capability of the amplifiers is reduced when the output voltage is at or near AGND. A typical plot of the variation of current sink capability with output voltage is shown in Figure 3.




Figure 3. Variation of  $I_{SINK}$  with  $V_{OUT}$ 

If the full sink capability is required with output voltages at or near AGND (=0V), then  $V_{SS}$  can be brought below 0V by 5V and thereby maintain the 400 $\mu$ A current sink as indicated in Figure 3. Biasing  $V_{SS}$  below 0V also gives additional headroom in the output amplifier which allows for better zero code error performance on each output. Also improved is the slew-rate and the negative-going settling-time of the amplifiers (discussed later)

Each amplifier offset is laser trimmed during manufacture to eliminate any requirement for offset nulling.

## DIGITAL SECTION

The digital inputs of the AD7226 are both TTL and CMOS (5V) compatible from  $V_{\rm DD}=+11.4 {\rm V}$  to  $+16.5 {\rm V}$ . All logic inputs are static protected MOS gates with typical input currents of less than 1nA. Internal input protection is achieved by an onchip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( $V_{\rm DD}$  and DGND) as practically possible.

## AD7226

## INTERFACE LOGIC INFORMATION

Address lines A0 and A1 select which DAC will accept data from the input port. Table I shows the selection table for the four DACs with Figure 4 showing the input control logic. When the  $\overline{WR}$  signal is LOW, the input latches of the selected DAC are transparent and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of  $\overline{WR}$ . While  $\overline{WR}$  is high the analog outputs remain at the value corresponding to the data held in their respective latches.

AD7226 Control Inputs WR A1 A0		-	AD7226 Operation
Н	X	X	No Operation Device Not Selected
L	L	L	DAC A Transparent
<u>.</u>	L	L	DAC A Latched
Ļ	L	H	DAC B Transparent
_ <b>↑</b>	L	H	DACB Latched
Ļ	H	L	DAC C Transparent
_1	H	L	DACC Latched
L_	H	H	DAC D Transparent
	H	Н	DAC D Latched

L = Low State, H = High State, X = Don't Care

Table I. AD7226 Truth Table





Figure 4. Input Control Logic



- NOTES
  1. ALL INPUT SIGNAL RISE AND FALL TIMES
  MEASURED FROM 10% TO 90% of Vod.
  t, = t<sub>t</sub> = 20ns OVER Vod RANGE
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS

  VINH + VINL
- 3. SELECTED INPUT LATCH IS TRANSPARENT WHILE WR IS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS.

Figure 5. Write Cycle Timing Diagram

## **Typical Performance Characteristics**

 $(T_A = 25^{\circ}C, V_{DD} = +15V, V_{SS} = -5V)$ 




Figure 6. Channel-to-Channel Matching




Figure 7. Relative Accuracy vs. V<sub>REF</sub>




Figure 8. Differential Nonlinearity vs. V<sub>REF</sub>




Figure 9. Zero Code Error vs. Temperature

## SPECIFICATION RANGES

In order for the DACs to operate to their specifications, the reference voltage must be at least 4V below the  $V_{\rm DD}$  power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.

The AD7226 is specified to operate over a  $V_{\rm DD}$  range from  $+12V~\pm5\%$  to  $+15V~\pm10\%$  (i.e., from 11.4V to +16.5V) with a  $V_{\rm SS}$  of  $-5V~\pm10\%$ . Operation is also specified for a single  $+15V~\pm5\%~V_{\rm DD}$  supply. Applying a  $V_{\rm SS}$  of -5V results in improved zero code error, improved output sink capability with outputs near AGND, and improved negative-going settling-time.

Performance is specified over a wide range of reference voltages from 2V to  $(V_{\rm DD}-4V)$  with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5V bandgap reference and the AD584, a precision +10V reference. Note that in order to achieve an output voltage range

of 0V to +10V, a nominal  $+15V \pm 5\%$  power supply voltage is required by the AD7226.

## SETTLING TIME

The output stage of the buffer amplifiers consists of a bipolar NPN transistor from the  $V_{\rm DD}$  line and a constant current load to  $V_{\rm SS}.$   $V_{\rm SS}$  is the negative power supply for the output buffer amplifiers. As mentioned in the op-amp section, in single supply operation the NMOS transistor will come out of saturation as the output voltage approaches AGND and will act as a resistive load of approximately  $2k\Omega$  to AGND. As a result, the settling-time for negative-going signals approaching AGND in single supply operation will be longer than for dual supply operation where the current load of  $400\mu A$  is maintained all the way down to AGND. Positive-going settling-time is not affected by  $V_{\rm SS}.$ 

The settling-time for the AD7226 is limited by the slew-rate of the output buffer amplifiers. This can be seen from Figure 10 which shows the dynamic response for the AD7226 for a full scale change. Figures 11a and 11b show expanded settling-time photographs with the output waveforms derived from a differential input to an oscilloscope. Figure 11a shows the settling-time for a positive-going step and Figure 11b shows the settling-time for a negative-going output step.

## **GROUND MANAGEMENT**

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7226. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7226 AGND and DGND pins (IN914 or equivalent).




Figure 10. Dynamic Response ( $V_{SS} = -5V$ )




Figure 11a. Positive-Step Settling-Time ( $V_{SS} = -5V$ )




Figure 11b. Negative-Step Settling-Time ( $V_{SS} = -5V$ )

## **Applying the AD7226**

## Unipolar Output Operation

This is the basic mode of operation for each channel of the AD7226, with the output voltages having the same positive polarity as  $+V_{\rm REF}$ . The AD7226 can be operated single supply  $(V_{\rm SS}=AGND)$  or with positive/negative supplies (see op-amp section which outlines the advantages of having negative  $V_{\rm SS})$ . The code table for unipolar output operation is shown in Table II. Note that the voltage at  $V_{\rm REF}$  must never be negative with respect to DGND in order to prevent parasitic transistor turn-on. Connections for the unipolar output operation are shown in Figure 12.




Figure 12. Unipolar Output Circuit

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$\begin{split} &+ V_{REF} \left( \frac{255}{256} \right) \\ &+ V_{REF} \left( \frac{129}{256} \right) \\ &+ V_{REF} \left( \frac{128}{256} \right) = + \frac{V_{REF}}{2} \\ &+ V_{REF} \left( \frac{127}{256} \right) \\ &+ V_{REF} \left( \frac{1}{256} \right) \end{split}$
1000 0001	$+V_{REF}\left(\frac{129}{256}\right)$
1000 0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$
0111 1111	$+V_{REF}\left(\frac{127}{256}\right)$
0000 0001	$+V_{REF}\left(\frac{1}{256}\right)$
0000 0000	0V

Note: 
$$1LSB = (V_{REF})(2^{-8}) = V_{REF} \left(\frac{1}{256}\right)$$

Table II. Unipolar Code Table

## **Bipolar Output Operation**

Each of the DACs of the AD7226 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 13 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7226. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \cdot (D_A V_{REF}) - \left(\frac{R2}{R1}\right) \cdot (V_{REF})$$

With R1 = R2

$$V_{OUT} = (2D_A - 1) \cdot V_{REF}$$

where  $D_A$  is a fractional representation of the digital word in latch A.

Mismatch between R1 and R2 causes gain and offset errors and therefore these resistors must match and track over temperature. Once again the AD7226 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 13 with R1 = R2.




Figure 13. AD7226 Bipolar Output Circuit

DAC L MSB	atch Contents LSB	Analog Output
1111	1111	$+V_{REF}\left(\frac{127}{128}\right)$
1000	0 0 0 1	$+ V_{REF} \left( \frac{127}{128} \right) $ $+ V_{REF} \left( \frac{1}{128} \right)$
1000	0000	ov
0 1 1 1	1111	$-V_{REF}\left(\frac{1}{128}\right)$
0 0 0 0	0 0 0 1	$-V_{REF} \left( \frac{1}{128} \right)$ $-V_{REF} \left( \frac{127}{128} \right)$ $-V_{REF} \left( \frac{128}{128} \right) = -V_{REF}$
0000	0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Table III. Bipolar (Offset Binary) Code Table

## **AGND BIAS**

The AD7226 AGND pin can be biased above system GND (AD7226 DGND) to provide an offset "zero" analog output voltage level. Figure 14 shows a circuit configuration to achieve




Figure 14. AGND Bias Circuit

## Applications — AD7226

this for channel A of the AD7226. The output voltage,  $V_{\rm OUTA}$ , can be expressed as:

$$V_{OUTA} = V_{BIAS} + D_A (V_{IN})$$

where  $D_A$  is a fractional representation of the digital input word ( $0 \le D \le 255/256$ ).

For a given  $V_{\rm IN}$ , increasing AGND above system GND will reduce the effective  $V_{\rm DD}$ – $V_{\rm REF}$  which must be at least 4V to ensure specified operation. Note that because the AGND pin is common to all four DACs, this method biases up the output voltages of all the DACs in the AD7226. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  for the AD7226 should be referenced to DGND.

### 3-PHASE SINE WAVE

The circuit of Figure 15 shows an application of the AD7226 in the generation of 3-phase sine waves which can be used to control small 3-phase motors. The proper codes for synthesising a full sine wave are stored in EPROM, with the required phase-shift of 120° between the three D/A converter outputs being generated in software.

Data is loaded into the three D/A converters from the sine EPROM via the microprocessor or control logic. Three loops are generated in software with each D/A converter being loaded from a separate loop. The loops run through the look-up table producing successive triads of sinusoidal values with 120° separation which are loaded to the D/A converters producing 3 sine wave voltages 120° apart. A complete sine wave cycle is generated by stepping through the full look-up table. If a 256-element sine

wave table is used then the resolution of the circuit will be 1.4° (360°/256). Figure 17 shows typical resulting waveforms. The sine waves can be smoothed by filtering the D/A converter outputs.

The fourth D/A converter of the AD7226, DAC D, may be used in a feedback configuration to provide a programmable reference voltage for itself and the other three converters. This configuration is shown in Figure 15. The relationship of  $V_{\rm REF}$  to  $V_{\rm IN}$  is dependent upon digital code and upon the ratio of  $R_{\rm F}$  to R and is given by the formula

$$V_{REF} = \frac{(1 + G)}{(1 + G.D_D)} \cdot V_{IN}$$

where  $G = R_E/R$ 

and  $D_D$  is a fractional representation of the digital word in latch D.

Alternatively, for a given  $V_{\rm IN}$  and resistance ratio, the required value of  $D_{\rm D}$  for a given value of  $V_{\rm REF}$  can be determined from the expression

$$D_D = (1 + R/R_F) \cdot \frac{V_{IN}}{V_{REF}} - \frac{R}{R_F}$$

Figure 16 shows typical plots of  $V_{REF}$  versus digital code for three different values of  $R_F$ . With  $V_{IN}=+2.5V$  and  $R_F=3R$  the peak-to-peak sine wave voltage from the converter outputs will vary between +2.5V and +10V over the digital input code range of 0 to 255.




Figure 15. 3-Phase Sine Wave Generation Circuit




Figure 16. Variation of V<sub>REF</sub> with Feedback Configuration




Figure 17. 3-Phase Sine Wave Output




Figure 18a. Logic Level Measurement




Figure 18b. Window Structure

## STAIRCASE WINDOW COMPARATOR

In many test systems, it is important to be able to determine whether some parameter lies within defined limits. The staircase window comparator of Figure 18a is a circuit which can be used, for example, to measure the  $V_{OH}$  and  $V_{OL}$  thresholds of a TTL device under test. Upper and lower limits on both  $V_{OH}$  and  $V_{OL}$  can be programmably set using the AD7226. Each adjacent pair of comparators forms a window of programmable size. If  $V_{TEST}$  lies within a window then the output for that window will be high. With a reference of 2.56V applied to the  $V_{REF}$  input, the minimum window size is 10 mV.

The circuit can easily be adapted to allow for overlapping of windows as shown in Figure 19a. If the three outputs from this circuit are decoded then five different nonoverlapping programmable windows can again be defined.




Figure 19a. Overlapping Windows




Figure 19b. Window Structure




Figure 20. Varying Reference Signal

## VARYING REFERENCE SIGNAL

In some applications, it may be desirable to have a varying signal applied to the reference input of the AD7226. The AD7226 has multiplying capability within upper and lower limits of reference voltage when operated with dual supplies. The upper and lower limits are those required by the AD7226 to achieve its linearity specification. Figure 20 shows a sine wave signal applied to the reference input of the AD7226. For input signal frequencies up to 50kHz the output distortion typically remains less than 0.1%. Typical 3dB bandwidth figure is 700kHz.

## OFFSET ADJUST

Figure 21 shows how the AD7226 can be used to provide programmable input offset voltage adjustment for the AD544 op amp. Each output of the AD7226 can be used to trim the input offset voltage on one AD544. The  $620 \mathrm{k}\Omega$  resistor tied to  $+10 \mathrm{V}$  provides a fixed bias current to one offset node. For symmetrical adjustment, this bias current should equal the current in the other offset node with the half-full scale code (i.e. 10000000) on the DAC. Changing the code on the DAC varies the bias current and hence provides offset adjust for the AD544. For example, the input offset voltage on the AD544J, which has a maximum of  $\pm 2 \mathrm{mV}$ , can be programmably trimmed to  $\pm 10 \mathrm{\mu V}$ .





Figure 21. Offset Adjust for AD544

## **Microprocessor Interface**



\*LINEAR CIRCUITRY OMITTED FOR CLARITY





Figure 23. AD7226 to 6809 Interface






Figure 24. AD7226 to 6502 Interface




Figure 25. AD7226 to Z-80 Interface



# Quad 8-Bit CMOS D/A Converters With Voltage Output

## PM-7226A/PM-7226

### **FEATURES**

- No Adjustments Required, Total Error ±1/2 LSB Max Over Temperature
- Four Voltage Output DACs on a Single Chip
- Single (+5V to +15V) or Dual Supply
- Improved PM-7226A Version Provides
  - Faster 50ns Write Time, All Temperatures
  - Tested 5V Specifications
  - Reduced Reference Input Transition Current
  - Epi-CMOS Processing for Improved Latch-up Resistance

## **APPLICATIONS**

- Automatic Test Equipment
- Process and Industrial Control
- Scientific Instrumentation
- Medical Instrumentation
- Multichannel Microprocessor Controlled
  - System Calibration
  - Op Amp Offset and Gain Adjust
  - Level and Threshold Setting

## GENERAL DESCRIPTION

The PM-7226 contains four 8-bit voltage output CMOS digitalto-analog converters in a single chip. Also incorporated into this chip are four input latches and interface control logic.

The four latches are under control of one write and two address signals and are fed from a common 8-bit data bus. It allows the PM-7226 to be packaged into a narrow space-saving 20-pin.

300 mil DIP. All digital inputs are TTL/CMOS (5V) compatible. Also, each DAC's input latch is addressable for easy microprocessor interface. The on-board output amplifier can each drive up to 5mA from either a single or dual supply.

\*\*Continued\*\*

## ORDERING INFORMATION †


TOTAL UNADJUSTED ERROR	MILITARY TEMPERATURE	EXTENDED INDUSTRIAL TEMPERATURE	COMMERCIAL TEMPERATURE
±1/2 LSB	PM7226AR	PM7226ER	PM7226GP
±1 LSB	PM7226BR	PM7226FR	
±1 LSB	PM7226BRC/883	PM7226FPC	
±1 LSB		PM7226FS	
±1 LSB		PM7226FP	
±1 LSB		PM7226AFR	
±1 LSB		PM7226AFP	_

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- t Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.
- tt For availability and burn-in information on SO packages, contact your local sales office.

## **CROSS REFERENCE**


PMI	ADI	TEMPERATURE RANGE
PM7226AR		
PM7226BR	AD7226TQ	MIL
PM7226ER	_	11.17
PM7226FR	AD7226BQ	IND
PM7226GP		
PM7226FPC	AD7226KP	СОМ
PM7226FP	AD7226KN	

## **FUNCTIONAL DIAGRAM**



## PM-7226A/PM-7226

## PIN CONNECTIONS



### **GENERAL DESCRIPTION Continued**

The PM-7226's compact size, low power, and economical cost per channel, make it attractive for applications requiring multiple D/A converters without sacrificing circuit board space. System reliability is also increased due to reduced part count. For higher channel output systems the PM-7226A can be connected with the DAC-8426 to provide a complete eight or higher channel output D/A system with an internal +10V reference in only two IC packages.

PMI's advanced oxide-isolated, silicon-gate, CMOS process allows the PM-7226's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highly stable thin-film R-2R resistor ladder, aids in matching and temperature tracking between DACs.

The PM-7226 and the PM-7226A are improved replacements for the AD7226.

For military temperature range PM-7226A, contact factory for 883 data sheet.

## Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

ELECTRICAL CHARACTERISTICS: DUAL SUPPLY:  $V_{DD} = +11.4V$  to +16.5V;  $V_{SS} = -5V \pm 10\%$ ; AGND = DGND = 0V;  $V_{REF} = +2V$  to  $(V_{DD} - 4V)$ . SINGLE SUPPLY:  $V_{DD} = +15V \pm 5\%$ ;  $V_{SS} = AGND = DGND = 0V$ ;  $V_{REF} = +10V$ ; unless otherwise specified.  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  apply for PM-7226AR/BR;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  apply for PM-7226GP. All specifications apply for DACs A, B, C, and D.

PARAMETER			PM-	7226A/PM-	7226	
	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		8	-	_	Bits
Total Unadjusted Error (Note 1)	TUE	PM-7226A/E/G PM-7226B/F/H/AF (Note 7)		-	±1/2 ±1	LSB
Relative Accuracy	INL	PM-7226A/E/G PM-7226B/F/H/AF		_	±1/2 ±1	LSB
Differential Nonlinearity (Note 2)	DNL	PM-7226A/E/G PM-7226B/F/H/AF			±1/2 ±1	LSB
Full-Scale Error	G <sub>FSE</sub>	PM-7226A/E/G PM-7226B/F/H/AF	<u>-</u>	-	±1/2 ±1	LSB
Full-Scale Temperature Coefficient (Note 4)	TCG <sub>FS</sub>		-	1	±20	ppm/°C
Zero Code Error		DUAL SUPPLY PM-7226A/E/G PM-7226B/F/H/AF	-	-	±5 ±20	mV
	V <sub>ZSE</sub>	SINGLE SUPPLY PM-7226A/E/G PM-7226B/F/H/AF		_	±10 ±20	mv
Zero Code Error Temperature Coefficient (Note 4)	TCV <sub>zs</sub>	DUAL SUPPLY ONLY	_	±10	_	μV/°C

## Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

ELECTRICAL CHARACTERISTICS: DUAL SUPPLY:  $V_{DD}$  = +11.4Vto +16.5V;  $V_{SS}$  = -5V±10%; AGND = DGND = 0V;  $V_{REF}$  = +2V to ( $V_{DD}$  -4V). SINGLE SUPPLY:  $V_{DD}$  = +15V±5%;  $V_{SS}$  = AGND = DGND = 0V;  $V_{REF}$  = +10V; unless otherwise specified.  $T_A$  = -55°C to +125°C apply for PM-7226AR/BR;  $T_A$  = -40°C to +85°C apply for PM-7226ER/FR/FP/FPC/FS/AFR/AFP;  $T_A$  = 0°C to +70°C apply for PM-7226GP. All specifications apply for DACs A, B, C, and D. *Continued* 

		PM-	PM-7226A/PM-7226			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT						
Input Voltage Range (Note 3)	V <sub>REF</sub>		2	_	(V <sub>DD</sub> -4V)	V
Input Resistance	R <sub>REF</sub>		2	4	-	kΩ
Input Capacitance (Note 4)	C <sub>REF</sub>	Digital Inputs = all 0s Digital Inputs = all 1s	65 -	-	300	pF
DIGITAL INPUTS						
Digital Inputs High	V <sub>INH</sub>		2.4	_	-	٧
Digital Inputs Low	V <sub>INL</sub>		_	-	0.8	٧
Digital Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	-	0.1	±1	μА
Digital Input Capacitance (Note 4)	C <sub>IN</sub>		_	4	8	рF
Input Coding				BINARY		
POWER SUPPLIES						
Positive Supply Current (Note 6)	I <sub>DD</sub>		-	6	12	mA
Negative Supply Current (Note 6)	I <sub>ss</sub>	DUAL SUPPLY ONLY, V <sub>SS</sub> = -5V	-	4	10	mA
Power Dissipation	P <sub>DISS</sub>	V <sub>DD</sub> = +12V, V <sub>SS</sub> = 0V	-	72	144	mW
Power Supply Sensitivity	P <sub>ss</sub>	$\Delta V_{DD} = \pm 5\%$	_	_	0.01	%/%
DYNAMIC PERFORMANCE						
V <sub>OUT</sub> Slew Rate (Note 4)	SR		2.5	4	-	V/µs
V <sub>OUT</sub> Settling Time (Positive or Negative) (Notes 4, 5)	t <sub>s</sub>		_	3	5	μѕ
Digital Crosstalk (Note 4)	Q			10	-	nVs
Minimum Load Resistance	R <sub>L(MIN)</sub>	V <sub>OUT</sub> = +10V	2	-	-	kΩ
SWITCHING CHARACTERISTICS (						
Address to Write Set-Up Time	t <sub>AS</sub>		0	_	-	ns
Address to Write Hold Time	t <sub>AH</sub>		0	_	-	ns
Data Valid to Write Set-Up Time	t <sub>DS</sub>	PM-7226 PM-7226A	90 70		<u> </u>	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		10	<del>-</del>	<del>-</del>	ns
Write Pulse Width	t <sub>wa</sub>	PM-7226 PM-7226A	90 50		<del>-</del>	ns

## NOTES:

- 1. Includes Full-Scale Error, Relative Accuracy, and Zero Code Error.
- 2. All devices guaranteed monotonic over the full operating temperature range.
- V<sub>DD</sub> -4V is the maximum reference voltage for the above specifications.
   Guaranteed by design and not subject to production test.


- 5.  $V_{REF}$  = +10V; to where output settles to 1/2 LSB. 6.  $V_{IN}$  =  $V_{INL}$  or  $V_{INH}$ ; outputs unloaded. 7.  $V_{DD}$  = +15V only.

## PM-7226A/PM-7226

**ELECTRICAL CHARACTERISTICS**: +5V Supply Operation at  $V_{DD}$  = +5V ±5%,  $V_{SS}$  = 0 or -5V, AGND = DGND = 0V,  $V_{REF}$  = +1.25V, unless otherwise noted.  $T_A$  = -40°C to +85°C applies for PM-7226AFR/FP. All specifications apply for DACs A, B, C, and D.

			PI	VI-7226A ON	ILY :	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution	N		8	<u> </u>	-	Bits
Differential Nonlinearity	DNL	Applies to Codes 2 through 255	_	_	±1	LSB
Full-Scale Error	G <sub>FSE</sub>		_	- :	±4	LSB
Zero Code Error	V <sub>ZSE</sub>	·	-	_	30	mV
Reference Input Voltage Range	V <sub>REF</sub>	V <sub>OUT</sub> < (V <sub>DD</sub> -3.5V)	1.2	1.25	1.3	v
Reference Input Resistance	R <sub>REF</sub>	Digital Inputs all 1s	2	-	-	kΩ
Reference Input Capacitance	C <sub>REF</sub>	Digital Inputs all 1s	_	-	300	pF
DIGITAL INPUTS (All specifications	the same as for V <sub>DD</sub>	= +12V supplies)				
DYNAMIC PERFORMANCE (All sp	ecifications are the s	ame as for V <sub>DD</sub> = +12V supplies.)				
Positive Supply Current	I <sub>DD</sub>		-	3.5	12	mA
Negative Supply Current	I <sub>ss</sub>	V <sub>ss</sub> = -5V only	-	3.5	10	. mA
Power Dissipation	P <sub>DISS</sub>	V <sub>ss</sub> = 0V	-	17.5	60	mW
SWITCHING CHARACTERISTICS						
Address-to-Write Setup Time	t <sub>AS</sub>		0	-	-	ns
Address-to-Write Hold Time	t <sub>AH</sub>		20	-	-	ns
Data Valid-to-Write Setup Time	t <sub>DS</sub>		180	-	-	ns
Data Valid-to-Write Hold Time	t <sub>DS</sub>		20	_	=	ns
Write Pulse Width	t <sub>wa</sub>		120	_	-	ns

## **DICE CHARACTERISTICS**



DIE SIZE 0.129 x 0.152 inch, 19,608 sq. mils (3.28 x 3.86 mm, 12.65 sq. mm)

3. 4. 5. 6. 7. 8. 9.	V <sub>OUT</sub> B V <sub>OUT</sub> A Vss V <sub>REF</sub> AGND DGND DB <sub>7</sub> (MSB) DB <sub>6</sub> DB <sub>5</sub>	12. 13. 14. 15. 16. 17. 18.	A <sub>0</sub> V <sub>DD</sub>
10.	DB <sub>4</sub>	19. 20.	V <sub>OUT</sub> D

Substrate (die backside) is internally connected to V<sub>DD</sub>.

Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

WAFER TEST LIMITS: DUAL SUPPLY:  $V_{DD}$  = +11.4V to +16.5V;  $V_{SS}$  = -5V ±10%; AGND = DGND = 0V;  $V_{REF}$  = +2V to ( $V_{DD}$  -4V). SINGLE SUPPLY:  $V_{DD}$  = +15V ±5%;  $V_{SS}$  = AGND = DGND = 0V;  $V_{REF}$  = +10V; unless otherwise specified.  $T_A$  = +25°C. All specifications apply for DACs A, B, C, D.

PARAMETER	SYMBOL	CONDITIONS	PM-7226BGC LIMITS	UNITS
Total Unadjusted Error	TUE	V <sub>DD</sub> = +15V	±1	LSB MAX
Relative Accuracy	INL		±1	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Full-Scale Error	G <sub>FSE</sub>		±1	LSB MAX
Zero Code Error	V <sub>ZSE</sub>		±20	mV MSX
Reference Input Voltage Range	V <sub>REF</sub>		2 to (V <sub>DD</sub> -4V)	V
Reference Input Resistance	R <sub>IN</sub>		2	kΩ MIN
Digital Inputs High	V <sub>INH</sub>		2.4	V MIN
Digital Inputs Low	V <sub>INL</sub>		0.8	V MAX
Digital Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	дА МАХ
Positive Supply Current	I <sub>DD</sub>	$V_{IN} = V_{INL}$ or $V_{INH}$	12	mA MAX
Negative Supply Current	I <sub>ss</sub>	$V_{IN} = V_{INL}$ or $I_{INH}$ , $V_{SS} = -5V$	10	mA MAX

## NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

## PM-7226A/PM-7226


ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = otherwise noted)	+25°C, unless
V <sub>DD</sub> to AGND or DGND	0.3V, +17V
V <sub>ss</sub> to AGND or DGND	–7V, V <sub>DD</sub>
V <sub>DD</sub> to V <sub>SS</sub>	0.3V, +24V
AGND or DGND	–0.3V, V <sub>DD</sub>
Digital Input Voltage to DGND	-0.3V, V <sub>pp</sub> + 0.3ัVั
V <sub>DEE</sub> to AGND	–0.3V, V <sub>DD</sub>
V <sub>OUT</sub> to AGND (Note 1).	00
Operating Temperature	
AR/BR Versions	-55°C to +125°C
ER/FR/FP/FPC/FS/AFR/AFP Versions	40°C to +85°C
GP Version	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	

PACKAGE TYPE	Θ <sub>jA</sub> (Note 5)	elc	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Contact LCC (RC, TC)	88	33	°C/W
20-Pin SOL (S)	88	25	°C/W
20-Contact PLCC (PC)	73	33	°C/W


### NOTES:

- Outputs may be shortened to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50mA.
- The digital inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep device in conductive foam at all times until ready for use.
- 3. Use proper antistatic handling procedures.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
- O<sub>A</sub> is specified for worst case mounting conditions, i.e., O<sub>A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; O<sub>A</sub> is specified for device soldered to printed circuit board for SOL and PLCC packages.

## **BURN-IN CIRCUIT**



## TYPICAL PERFORMANCE CHARACTERISTICS



## PM-7226A/PM-7226

## PARAMETER DEFINITIONS

### TOTAL UNADJUSTED ERROR

This specification includes full-scale error, relative accuracy, and zero code error. Ideal full-scale output is  $V_{REF}-1$  LSB, and 1 LSB is  $V_{REF} \times (2^{-n})$ .

## DIGITAL CROSSTALK

Digital crosstalk is the signal coupled to the output of one DAC due to a change in digital input code from other DACs. It is specified in nano-volt-seconds and measured with  $V_{\rm REF} = 0V$ .

Refer to PMI's Data Book, Section 11, for additional digital-to-analog converter definitions.

## GENERAL CIRCUIT DESCRIPTION

### CONVERTER SECTION

The PM-7226 contains four output amplifiers, four highly stable thin-film, R-2R resistor ladder networks, four input data latches, and interface control logic. Also included are 32 NMOS single-pole, double-throw switches. These switches select either V<sub>REF</sub> or AGND and are controlled by the digital input code.

Figure 1 shows a simplified circuit for the R-2R ladder network. It is shown employed in the voltage mode configuration and connected to an amplifier. The advantages gained in operating the ladder in the voltage mode are twofold: it allows the DAC to be operated with a single supply, and the ladder resistance/ capacitance modulation encountered in the current mode configuration are eliminated. The modulation (caused by the varying digital code) is now presented to the low impedance reference voltage source (most voltage reference output impedances are low enough so that its output voltage will not be affected by the varying digital code). The amplifier's input terminal now "sees" a constant resistance/capacitance, thus the output offset voltage modulation is eliminated. Also, digital glitches will not feed through the switch capacitance to the output; instead, it will be absorbed by the low output impedance of the external reference source, thus, resulting in a "cleaner" output voltage.




FIGURE 1: Simplified circuit configuration for one DAC. (Switches are shown for all "1s" on the digital inputs.)

Note in Figure 1 that the amplifier is configured to operate as a buffer amplifier; no signal inversion takes place from input to output ( $V_{\rm REF}$  to  $V_{\rm OUT}$ ). Also note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the application section on AGND Biasing.

For proper operation,  $V_{REF}$  maximum should be limited to  $V_{DD}$  minus 4 volts. This means that in order to operate the DAC with +10V at the reference input terminal,  $V_{DD}$  must be at least +14V.

The PM-7226's reference input terminal is common to the four DACs. This puts each R-2R ladder resistance in parallel and its resistance can range from  $2k\Omega$  to infinity; the value depends on the digital input code. The capacitance at this node also varies from 65pF to 300pF, and is code dependent. The typical performance characteristic curves show the variation in reference input resistance (I\_{REF} @ V\_{REF} = 5V) and  $C_{REF}$  versus code. The PM-7226A offers improved transient  $I_{REF}$  current as shown in Figure 2 which minimizes loading on the external reference circuitry.

The voltage output equation for each DAC is given by:

$$V_{OUT} = V_{REF} \times D/256$$

where D is the digital input code integer number that is between 0 and 255.

### **BUFFER AMPLIFIER SECTION**

Each R-2R resistor ladder network has a typical resistance of  $10k\Omega;$  a  $100k\Omega$  load would cause the gain error to rise to  $23\,LSB.$  Therefore, in order to drive a  $2k\Omega$  load, the R-2R ladder was buffered with a stable CMOS amplifier configured to operate in the unity-gain mode. The amplifier can drive 10 volts across a  $2k\Omega$  load delivering 5mA, and can easily drive a 3300pF capacitive load. The PM-7226's output can also withstand an indefinite short circuit to AGND (typical short-circuit current to AGND is 50mA). The output may also be shorted to any voltage between  $V_{DD}$  and  $V_{SS};$  however, care must be taken to not exceed the device maximum power dissipation.




FIGURE 2: Switching Transient Input Reference Current

The amplifier's output stage uses an intrinsic NPN bipolar transistor. This transistor provides a low impedance, high output current capability using a small part of the chip area. The transistor is derived from the P–well and the substrate. The emitter of this NPN transistor is loaded with a  $450\mu A$  NMOS current source referenced to  $V_{SS}$ . This allows  $450\mu A$  to be sunk to the negative supply allowing the amplifier's output to go directly to ground.

A simplified circuit of the output amplifier is shown in Figure 3. Note how the current source is connected between the parasitic NPN output transistor's emitter and  $V_{SS}$ . Figure 4 shows a typical plot of the DAC's current sink capability versus output voltage; note that it is for a dual and single supply operation. Let's take a closer look at what happens to its behavior by referring to Figure 4.




FIGURE 3: Amplifier Output Stage




FIGURE 4: DAC Output Current Sink

With a dual supply, the current source is still in its high impedance (saturation) state when the output is at 0V. Therefore, the current source has 5V of bias in dual supply operation. When V<sub>SS</sub> = 0V, however, the current sink capability is reduced as the output voltage approaches 0V; the current source is coming out of its saturation region and starts appearing resistive.

The amplifier's current limiting and buffering abilities are achieved by using an NMOS transistor and a series resistor. The transistor is configured as a source follower and is driving the resistor and NPN output transistor. This is also shown in Figure 3.

Figure 5 displays the combined amplifier source and sink capability to the point of current limiting. This plot was made with the digital inputs set at zero code. Note that the maximum source current available is dependent on the  ${\sf V}_{\sf DD}$  supply voltage.




FIGURE 5: Output Sink-Source Current vs. Voltage

The amplifier's internal gain stages were designed so that they maintain good gain over its common-mode range; the objective was to maintain good offset performance over the specified voltage range. The amplifier's offset voltage is laser-trimmed during the manufacturing process; this eliminates offset trimming by the user in most applications. The effect of amplifier offset is included in the data sheet under "total unadjusted error" specification.

# DIGITAL SECTION

The digital inputs are CMOS inverters. They were designed such that TTL and CMOS (5V) input levels are converted into internal CMOS logic levels; they are used to drive the internal circuitry. A simple 5V regulator is used to ensure the high-speed timing.

# PM-7226A/PM-7226

The PM-7226's digital inputs are TTL and CMOS (5V) compatible between the  $\rm V_{DD}$  range of +11.4V to +16.5V. The inputs are protected from electrostatic discharge and build-up with two internal distributed diodes; they are connected from  $\rm V_{DD}$  and DGND to each CMOS input gate. Each input has a typical input current of less than 1nA. A simplified input protection scheme is shown in Figure 6.




FIGURE 6: One Digital Input Structure

Figure 6 also shows an equivalent logic circuit for one digital input structure. This logic circuit drives the ladder switches shown in Figure 7; it also drives the control logic circuitry. The digital controls  $\varphi$  and  $\overline{\varphi}$  shown are internally generated from the external  $\overline{WR}$ ,  $A_1$ , and  $A_0$  signals. The logic combination of  $A_0$  and  $A_1$  decide which DAC is selected.




FIGURE 7: Simplified N-Channel Voltage Steering Switches

# INTERFACE CONTROL LOGIC SECTION

Figure 8 shows the PM-7226's input control logic, and Table 1 the DAC control table. The address lines  $\rm A_0$  and  $\rm A_1$  determines which DAC will accept the input data. The  $\overline{\rm WR}$  input determines whether the selected DAC is transparent (output follows the input), latched, or no operation.

Figure 9 shows the PM-7226's write timing diagram. It shows that the selected DAC is transparent when the WR signal is low. Some bus systems do not always have data valid for the entire period during which the WR signal is low. This allows invalid data to briefly appear at the DAC's digital inputs and cause unwanted glitches at the output. Retiming the write pulse (WR) so that it only occurs when data is valid will eliminate this problem.




FIGURE 8: Input Control Logic

TABLE 1: DAC Control Table

LO	GIC CONTRO	PM-7226	
WR	$\mathbf{A_1}$	A <sub>o</sub>	OPERATION
			No Operation
H	X	X	Device Not Selected
L	L	L	DAC A Transparent
£	L	L	DAC A Latched
L	L	Н	DAC B Transparent
<b>_</b>	L	Н	DAC B Latched
L	Н	L	DAC C Transparent
<u> </u>	Н	L	DAC C Latched
L	Н	Н	DAC D Transparent
<u> </u>	Н	Н	DAC D Latched
L Laur Canan	II Illah Chara V	D14 O	

L = Low State, H = High State, X = Don't Care




FIGURE 9: Simplified circuit configuration for one DAC. (Switches are shown for all "1s" on the digital inputs.)

### APPLICATIONS INFORMATION

### **POWER SUPPLY**

The PM-7226 data sheet is specified with dual and single power supply conditions. The dual supply specifications are specified with a positive supply ( $V_{DD}$ ) range of +11.4V to +16.5V, and a negative supply ( $V_{SS}$ ) of -5V. The specified reference voltage ( $V_{REF}$ ) under these conditions range from +2V to  $V_{SS}$  -4V. For those applications requiring +10V at the output ( $V_{REF}$  = +10V),  $V_{DD}$  must be +14V minimum to meet data sheet limits.

The specified V<sub>REF</sub> for the single supply specifications is +10V. The V<sub>REF</sub> voltage range for both dual and single power supply applications must be observed if the PM-7226's multiplying capabilities are to be preserved.

Although the PM-7226 can operate with either a single or dual power supply, improved zero-code error can be obtained by using dual supplies.

### **DYNAMIC PERFORMANCE**

The PM-7226's settling time is limited by the internal amplifier's slew rate as shown in Figure 10. Depicted is the dynamic response for a positive full-scale output voltage swing. Figure 10c shows the expanded view with no evidence of signal overshoot or ringing; note that the typical settling time is 1.85µs. An expanded view of the negative full-scale output voltage swing is shown in Figure 10b. It also shows overshoot at a minimum, and the typical settling time is 2.6µs.




FIGURE 10: Dynamic Response

# PM-7226A/PM-7226

# **AGND BIASING**

Some applications may require the DAC's output voltage level to be offset above ground. This is easily accomplished with the PM-7226; the desired DC offset voltage can be applied to the AGND pin. Raising AGND above DGND affects all four DACs because AGND is common to them. The digital input voltage levels are not affected. Figure 11 shows the circuit configuration and Figure 12 shows the relative accuracy with AGND biased at 0V, +2V, and +5V. The graph shows both a dual and single supply operation with  $V_{\rm DD}$  at +15V. It is important to remember that other parameters degrade more pronouncedly than relative accuracy. Note,  $V_{\rm DD}$  and  $V_{\rm SS}$  must be referenced to DGND.

The DAC's output voltage expression under this condition is:  $V_{OUT} = AGND$  bias +  $V_{IN} \times D/256$ 

where AGND bias is the voltage level above DGND and D is the digital input code integer number that is between 0 and 255.




FIGURE 11: AGND Biasing Scheme




FIGURE 12: Relative Accuracy vs. V<sub>RFF</sub> (AGND = 0V, +2V, +5V)

### **MULTIPLYING OPERATION**

Good multiplying capabilities are realized with the PM-7226 if the reference signal level is kept within +2V and  $V_{DD}$  –4V. The maximum input signal level is +12.5V for a  $V_{DD}$  supply voltage of +16.5V; however, it is recommended that  $V_{DD}$  = +15V ±5% and the AC voltage swing vary from +2V to +11V. The signal must be AC coupled and biased up with a voltage divider as shown in Figure 13. A buffer amplifier should be used to ensure that the DAC's  $V_{REF}$  impedance (the R-2R ladder input resistance varies from 2k $\Omega$  to infinity) does not load the resistor divider.

The V<sub>REF</sub> small-signal frequency response (–3dB bandwidth) for the PM-7226 is typically 1.5MHz. Its small-signal harmonic distortion is less than –57dB at 1kHz and –55dB at 100kHz.




FIGURE 13: AC Signal Input Scheme




FIGURE 14: Relative Accuracy with Single +5V Operation

### +5V SINGLE SUPPLY OPERATION

Operation of the improved PM-7226A at a  $\pm 5V$  V<sub>DD</sub> is guaranteed in the separate specification table. Linearity performance specified by DNL is still maintained within  $\pm 1$  LSB maximum. DNL and offset performance is improved with a  $\pm 5V$  supply, see graph in Typical Performance Characteristics section. Input reference voltages must be limited to 1.3V maximum with V<sub>DD</sub> = 5V. Microprocessor interface timing is slower, but guaranteed to the values provided.

### GENERAL GROUND MANAGEMENT

Ground management implies the placement of a system's analog and digital ground currents. Analog and digital ground returns are a source of system errors and must be addressed. Remember, the analog signal is only as good as the integrity of its analog ground.

Different ground management techniques are used depending on the size and type of the overall system. Proper grounding techniques require tying the analog and digital grounds together at the DAC's socket, and each ground return line be brought out separately to their respective power supply grounds. Tying the grounds together at the device socket and at the power supplies, or at more than one location, can create ground loops. This causes noisy digital ground currents to flow through the analog round paths destroying the analog's ground integrity. Voltage differences of millivolts (and hundreds of millivolts in some systems) can be found in these ground paths.

Other sources of system errors can be introduced by the product of ground noise currents and ground bus impedances. Using large conductors or ground planes between the converter and power supplies will minimize the ground impedances and thus, reduce system errors.

If system requirements dictate the use of common return lines to the power supplies for both the analog and digital grounds, the converter should then be placed as close to the power supplies as possible.

# **POWER SUPPLY DECOUPLING**

Power supply decoupling capacitors are important to suppress oscillations and noise transients from entering the system. Noise transients are generated from digital switching or switching power supplies; and oscillations on the power supply lines are caused by lead inductances combined with stray capacitance. These transients and oscillations can also cause system errors.

Bypassing the PM-7226 at the socket with only high frequency decoupling capacitors may not remove these oscillations. An LC tank circuit can be formed by the stray power lead inductance and capacitance. These reactive components can allow oscillations to occur during a digital current step. It is necessary, then, to remove or lower the tank's resonant frequency. The easiest method is to parallel the high frequency decoupling capacitor with a low frequency capacitor.

The high frequency decoupling capacitors should be ceramic and in the range of  $0.01\mu F$ ; the low frequency decoupling capacitors should be tantalum and between 1 to  $10\mu F$  as close as possible to the device socket.

# **BASIC APPLICATIONS**

### UNIPOLAR OPERATION

Figure 15 shows the PM-7226 configured in the unipolar mode of operation; the analog output voltage is of a single positive polarity only. Table 2 shows the code for this mode of operation.




FIGURE 15: Unipolar Operation

TABLE 2: Unipolar Code Table (Refer to Figure 15)

IA	TABLE 2: Unipolar Gode Table (Refer to Figure 15)							
MS	_	AC	DA	ΙTΑ	INI.	PU' SB	-	ANALOG OUTPUT (DAC A, B, C, or D)
1	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$+V_{REF}\left(\frac{128}{256}\right) = \frac{+V_{REF}}{2}$
0	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	oV

# PM-7226A/PM-7226

The table shows that there is no signal inversion between +V $_{REF}$  and V $_{OUT}$ . Note that the analog output voltage is equal toV $_{REF}$  multiplied by the digital input code (hence, multiplying DAC).

The expression for 1 LSB and Vour is:

1 LSB = 
$$V_{REF} \times 2^{-8}$$
, or  $V_{REF} \times 1/256$ 

and

$$V_{OUT} = V_{RFF} \times D/256$$
,

where D is the digital input integer between 0 and 255.




FIGURE 16: Bipolar Operation

TABLE 3: Bipolar Code Table (Refer to Figure 16)

MS	DAC DATA INPUT MSB LSB							ANALOG OUTPUT (DAC A, B, C, or D)
1	1	1	1	1	1	1	1	+V <sub>REF</sub> (127)
1	0	0	0	0	0	0	1	+V <sub>REF</sub> (1/128)
1	0	0	0	0	0	0	0	oV
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

# **BIPOLAR OPERATION**

Figure 16 illustrates the PM-7226 in the bipolar mode of operation. This mode allows the output voltage to swing plus or minus and is determined by the digital input code; this can be seen in Table 3. This configuration requires an external amplifier and two resistors for each channel requiring bipolar operation.

The output voltage expression is given by:

$$V_{OUT} = ((1 + R_2/R_1) \times D/256 \times V_{REF}) - (R_2/R_1 \times V_{REF})$$

where D is the digital input code integer between 0 and 255. If  $\rm R_1$  =  $\rm R_2$  , then  $\rm V_{OUT}$  becomes:

$$V_{OUT} = (2 \times D/256 - 1) \times V_{REF}$$

To keep gain and offset errors at a minimum,  $\rm R_1$  and  $\rm R_2$  should be matched to  $\pm 0.1\%$  and track over the operating temperature range of interest.




FIGURE 17: High-Compliance, Digitally-Controlled Current Source




FIGURE 18: Op Amp Offset Adjust (See Text)

# HIGH-COMPLIANCE BIPOLAR PRECISION CURRENT-SOURCE

Figure 17 shows the PM-7226 controlling a high-compliance, bipolar precision current source using PMI's AMP-05 instrumentation amplifier. The AMP-05's reference and sense pins become differential inputs, and the "old" inputs now monitor the voltage across a precision current sense resistor,  $R_{\rm CS}$  in Figure 17. Voltage gain is set at unity, so the transfer function is simply:  $I_{\rm OUT}$  = ( $V_{\rm OUT}$ A –  $V_{\rm OUT}$ B)/ $R_{\rm CS}$ . Using a  $100\Omega$  resistor for  $R_{\rm CS}$  limits the output current to  $\pm 10$  mA with a  $\pm 1$ V input.

Potentiometer  $R_1$  trims the output current to zero with the two inputs at 0V. Fine gain adjustment may be accomplished by trimming  $R_2$  or  $R_2$ .

# PROGRAMMABLE OP AMP OFFSET ADJUST

The PM-7226 can be used for op amp offset trimming adjustments under microprocessor control. Offset caused by temperature drifts can be trimmed by the microprocessor during a periodic calibration cycle.

The PM-7226 uses the input offset voltage nulling pins normally provided on most amplifiers as shown in Figure 18. A fixed bias current is provided to pin 5 of the op amps offset null pins with  $\rm R_2$ , and  $\rm R_1$  (connected to the DAC's voltage output pin) providing the variable current to pin 1.




FIGURE 19: Alternate Offset Adjust (See Text)

In order to have a plus or minus ( $\pm$ ) offset adjust control, the current through  $R_1$  must equal the current through  $R_2$  when the PM-7226 is at half scale, binary code = 1000 0000.

The resistor values ( $R_1$ ,  $R_2$ ) should be chosen to give the required offset adjustment range desired. Lower values provide a larger range; however, resolution will be sacrificed. Reversing connections at pins 1 and 5 (of the op amp) will reverse the offset adjustment direction.

Some op amps are not provided with offset adjustment pins, in these cases, the circuit configuration of Figure 19 can be used. Again, the current through resistor  $R_4$  must equal the currentthrough  $R_3$  with the PM-7226 at half scale, digital code = 1000 0000.

With the circuit components shown, the maximum adjustment range is  $\pm 5 mV$ . Incremental adjustment resolution is  $39 \mu V$  per bit.




FIGURE 20: Non-Overlapping Window Comparator

# STAIRCASE WINDOW COMPARATOR

Many applications need to determine whether voltage levels are within predetermined limits. Some requirements are for non-overlapping windows and others for overlapping windows. Both circuit configurations are shown in Figures 20 and 21, respectively.

The non-overlapping circuit uses one PM-7226 and ten comparators; this allows for five voltage windows. These windows range between  $\rm V_{REF}$  and analog ground. Figure 20 shows that the first window is between  $\rm V_{REF}$  and  $\rm V_{OUT}A$ .  $\rm V_{OUT}A$  is also the

upper limit of window 2, the lower limit being  $V_{OUT}B$ , etc. These limits (window size) can be microprocessor controlled. The relationship  $V_{REF} > V_{TEST} > AGND$  apply.

More versatility can be obtained by connecting the output of DAC D ( $V_{OUT}$ D) to  $V_{REF}$ ; this allows  $V_{REF}$  (which is common to all four DACs) to be under microprocessor control (see Programmable DAC Reference Voltage section). This, however, reduces the windows to four. Overlapping windows (Figure 21) will reduce the windows to three.

# PM-7226A/PM-7226




FIGURE 21: Overlapping Window Comparator

# PROGRAMMABLE DAC REFERENCE VOLTAGE

With the PM-7226's flexibility, one of the internal DACs can be used to control  $V_{REF}$  for all of the DACs, and under microprocessor control.

The circuit configuration is shown in Figure 22. The relationship of  $\rm V_{REF}$  to  $\rm V_{IN}$  is dependent upon the digital code and the ratio of  $\rm R_1$  and  $\rm R_2$ , and is given by:

 $V_{REF} = [(1 + R)/(R \times D/256)] \times V_{IN}$ 

where  $R = R_2/R_1$  (Figure 22)

D = Digital Input Code

Table 4 shows  $V_{REF}$  for various ratios of  $R_1$  and  $R_2$ .

TABLE 4: V<sub>RFF</sub> vs. R<sub>1</sub>, R<sub>2</sub> (see Figure 22)

1167		
$R_1, R_2$	DIGITAL INPUT CODE	V <sub>REF</sub>
$R_1 = R_2$	0000 0000 (0/256)	2V <sub>IN</sub>
$R_1 = R_2$	1000 0000 (128/256)	1.3V <sub>IN</sub>
$R_1 = R_2$	1111 1111 (255/256)	V <sub>IN</sub>
$R_2 = 3R_1$	0000 0000 (0/256)	4V <sub>IN</sub>
$R_2 = 3R_1$	1000 0000 (128/256)	1.6V <sub>IN</sub>
$R_2 = 3R_1$	1111 1111 (255/256)	V <sub>IN</sub>




FIGURE 22: Programmable DAC Reference




FIGURE 23: 3-Phase Sine Wave Generator Circuit (Using Counter)




FIGURE 24: 3-Phase Sine Wave Generator Circuit (Under Microprocessor Control)

This application works best with dual supplies. This is due to the DAC's output-current sink capability as  $V_{OUT}$  approaches 0V.

# 3-PHASE SINE WAVE GENERATION

The PM-7226 is well suited for 3-phase sine wave generation and with amplitude control. These sine waves can be used to control a shaft's rotational angle in small 3-phase synchro motors; some applications are antennas, robotics, and process controls. Other waveforms (such as triangular) may also be generated. The concept revolves around a PROM, counter, and a clock (or a microprocessor).

The sine wave codes are stored in a PROM in sets of three. Each set is 120° apart and has a 1.4° resolution (360°/256). These

codes will use 768 memory address spaces (256 x 3).

Figure 23 shows the circuit using a counter, flip-flop, and a PROM; note that a clock is used to control the circuit. The counter counts through the PROM's addresses until the counter has stepped through the PROM's full look-up table; this completes a full cycle. The counter then resets and begins the cycle again when the last address data has been loaded into the PM-7226.

Sine wave generation can also be under microprocessor control; see Figure 24. The processor's software runs 3 phases to three DACs. Each phase is drawn from the PROM's look-up table.

# PM-7226A/PM-7226




FIGURE 25: PM-7226 to 8085A INTERFACE (Simplified circuit, only lines of interest are shown.)




FIGURE 26: PM-7226 to Z-80 INTERFACE (Simplified circuit, only lines of interest are shown.)




FIGURE 27: PM-7226 to 6809 INTERFACE (Simplified circuit, only lines of interest are shown.)




FIGURE 28: PM-7226 to 6502 INTERFACE (Simplified circuit, only lines of interest are shown.)




FIGURE 29: PM-7226 to 68000 INTERFACE (Simplified circuit, only lines of interest are shown.)

Any combination of wave shapes may be simultaneously generated. It only requires the functions to be programmed into the PROM on an interlace basis. The output amplitudes can also be microprocessor controlled; see previous section on Programmable DAC Reference Voltage.

### MICROPROCESSOR INTERFACING

Interfacing the PM-7226 to a microprocessor is simplified by virtue of its loading structure simplicity. Data is loaded into the DAC by use of only three control lines, the write strobe ( $\overline{WR}$ ) and two DAC selection control signals ( $A_n$ ,  $A_t$ ).

Figures 25 through 29 show various popular microprocessor interface configurations.



# LC<sup>2</sup>MOS Octal 8-Bit DAC

**AD7228** 

#### **FEATURES**

Eight 8-Bit DACs with Output Amplifiers Operates with Single or Dual Supplies μP Compatible (95ns WR Pulse) No User Trims Required Extended Temperature Range Operation Skinny 24-Pin DIP, SOIC and 28-Terminal Surface Mount Packages

### GENERAL DESCRIPTION


The AD7228 contains eight 8-bit voltage-mode digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.

Separate on-chip latches are provided for each of the eight D/A converters. Data is transferred into the data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when  $\overline{WR}$  goes low. The control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 to +10V when using dual supplies. The part is also specified for single supply operation using a reference of +10V. Each output buffer amplifier is capable of developing +10V across a  $2k\Omega$  load.

The AD7228 is fabricated on an all ion-implanted, high-speed, Linear Compatible CMOS (LC<sup>2</sup>MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.

### FUNCTIONAL BLOCK DIAGRAM



# PRODUCT HIGHLIGHTS

- Eight DACs and Amplifiers in Small Package
   The single-chip design of eight 8-bit DACs and amplifiers
   allows a dramatic reduction in board space requirements and
   offers increased reliability in systems using multiple converters.
   Its DIP and SOIC pinout is aimed at optimizing board layout
   with all analog inputs and outputs at one side of the package
   and all digital inputs at the other.
- Single or Dual Supply Operation
   The voltage-mode configuration of the DACs allows single supply operation of the AD7228. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- 3. Microprocessor Compatibility
  The AD7228 has a common 8-bit data bus with individual
  DAC latches, providing a versatile control architecture for
  simple interface to microprocessors. All latch enable signals
  are level triggered and speed compatible with most highperformance 8-bit microprocessors.

# AD7228—SPECIFICATIONS

**DUAL SUPPLY** ( $V_{DD}=10.8V$  to 16.5V;  $V_{SS}=-5V\pm10\%$ ; GND = 0V;  $V_{REF}=+2V$  to +10V;  $I_{REF}=+2V$  to +10V; I

Parameter	K, B Versions <sup>2</sup>	L, C Versions	TVersion	U Version	Units	Conditions/Comments
STATIC PERFORMANCE			<del> </del>			
Resolution	8	8	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	±2	±1	±2	±1	LSB max	$V_{DD} = +15V \pm 10\%, V_{REF} = +10V$
Relative Accuracy	±1	± 1/2	±1	± 1/2	LSB max	VDD - + 154 ± 1076, VREF - + 104
Differential Nonlinearity	±1	±1/2 ±1	1 ± 1	±1/2	LSB max	Guaranteed Monotonic
Full-Scale Error <sup>4</sup>	±1	± 1/2	±1	± 1/2	LSB max	Typical tempco is 5ppm/°C with V <sub>REF</sub> = + 10V
Zero Code Error	T 1	± 1/2	1 = 1	± 1/2	LODINAX	Typical tempeous applie C with v REF = + 10 v
@ 25°C	± 25	± 15	± 25	±15	mV max	Typical tempco is 30μV/°C
0	±30	±20	±30	±20	mV max	Typical tempeo is σομ ν/ C
T <sub>min</sub> to T <sub>max</sub> Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10V$
	4		2	<u> </u>	Karmin	VOUT = + 10 V
REFERENCE INPUT		1		1		
Voltage Range <sup>1</sup>	2 to 10	2 to 10	2 to 10	2 to 10	V <sub>min</sub> to V <sub>max</sub>	
Input Resistance	2	2	2	2	kΩ min	
Input Capacitance <sup>5</sup>	500	500	500	500	pF max	Occurs when each DAC is loaded with all 1s.
AC Feedthrough	-70	-70	-70	-70	dB typ	V <sub>REF</sub> = 8V p-p Sine Wave @ 10kHz/
DIGITAL INPUTS		<u> </u>			·	
Input High Voltage, VINH	2.4	2.4	2.4	2.4	Vmin	
Input Low Voltage, VINI	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	±1	±1	±1	±1	u.A max	$V_{DN} = 0 V \text{ or } V_{DD}$
Input Capacitance <sup>5</sup>	8	8	8	8	pF max	· III · · · · · · · · · · · · · · · · ·
Input Coding	Binary	Binary	Binary	Binary	P	
DYNAMIC PERFORMANCE <sup>5</sup>	<del> </del>			1	<del> </del>	
	1.	1	2	2	37/	
Voltage Output Slew Rate	2	2	2	1 2	V/μs min	
Voltage Output Settling Time	1.		1 -	1 _		101 Carling Times at 1/01 CD
Positive Full-Scale Change	5	5	5	5	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2$ LSB $V_{REF} = +10V$ ; Settling Time to $\pm 1/2$ LSB
Negative Full-Scale Change		5	50	5	μs max	$V_{REF} = +10V$ ; Setting 1 line to $\pm 1/2LSB$ Code transition all 0s to all 1s. $V_{REF} = 0V$ ; $\overline{WR} = V_{DD}$
Digital Feedthrough	50	50		50	nV secs typ	
Digital Crosstalk <sup>6</sup>	50	50	50	50	nVsecs typ	Code transition all 0s to all 1s. $V_{REF} = +10V$ ; $\overline{WR} = 0V$
POWER SUPPLIES	1	1		1		<u>.</u>
V <sub>DD</sub> Range	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
V <sub>SS</sub> Range	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
$I_{DD}$	1 .	İ	1	ļ		Outputs Unloaded; V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
@25°C	16	16	16	16	mA max	·
T <sub>min</sub> to T <sub>max</sub>	20	20	22	22	mA max	
I <sub>SS</sub>	1	1	-	ļ	Į.	Outputs Unloaded; VIN = VINL or VINH
@25°C	14	14	.14	14	mA max	
T <sub>min</sub> to T <sub>max</sub>	18	18	20	20	mA max	

# SINGLE SUPPLY7 ( $V_{DD}=+15V\pm10\%,\,V_{SS}=$ GND $=0V;\,V_{REF}=+10V;\,R_L=2k\Omega,\,C_L=100pF$ unless otherwise stated.) All specifications $T_{min}$ to $T_{max}$ unless otherwise noted.

CTATIC DEDECTION AND	Γ	· · · · · ·	Τ	T	1	T
STATIC PERFORMANCE					n.	
Resolution	8	8	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	±2	±1	±2	±1	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Guaranteed Monotonic
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10V$
REFERENCE INPUT						
Input Resistance	2	2	2	2	kΩ min	
Input Capacitance <sup>5</sup>	500	500	500	500	pF max	Occurs when each DAC is loaded with all 1s.
DIGITAL INPUTS	l I	As per Dual Supp	ly Specification	ıs		
DYNAMIC PERFORMANCE5						
Voltage Output Slew Rate	2	2	2	2	V/µs min	
Voltage Output Settling Time			İ	ł	,	
Positive Full-Scale Change	5	5	5	5	μs max	Settling Time to ± 1/2LSB
Negative Full-Scale Change	7	7	7	7	μs max	Settling Time to ± 1/2LSB
Digital Feedthrough	50	50	50	50	nV secs tvp	Code transition all 0s to all 1s. $V_{REF} = 0V$ ; $\overline{WR} = V_{DD}$
Digital Crosstalk <sup>6</sup>	50	50	50	50	nVsecs typ	Code transition all 0s to all 1s. $V_{REF} = +10V$ ; $\overline{WR} = 0V$ .
POWER SUPPLIES						
V <sub>DD</sub> Range	13.5/16.5	13.5/16.5	13.5/16.5	13.5/16.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
$I_{DD}$		1	ł	i	1	Outputs Unloaded; VIN = VINI or VINH
@25℃	16	16	16	16	mA max	
T <sub>min</sub> to T <sub>max</sub>	20	20	22	22	mA max	

NOTES

NOI LS

"You'r must be less than V<sub>DD</sub> by 3.5V to ensure correct operation."

Temperature ranges are as follows:

K, L Versions: -40°C to +85°C
B, C Versions: -40°C to +85°C
T, U Versions: -55°C to +125°C

<sup>&</sup>lt;sup>3</sup>Total Unadjusted Error includes zero code error, relative accuracy and full-scale error.

<sup>&</sup>lt;sup>4</sup>Calculated after zero code error has been adjusted out.

Sample tested at 25°C to ensure compliance.

The glitch impulse transferred to the output of one converter (not addressed)

due to a change in the digital input code to another addressed converter.

Single +5V operation is also possible with degraded performance (see Figure 14).

Specifications subject to change without notice.

# SWITCHING CHARACTERISTICS $^{1, 2}$ (See Figures 1, 2; $V_{00} = +10.8 V$ to +16.5 V; $V_{ss} = 0 V$ or $-5 V \pm 10 \%$ )

Parameters	Limit at 25°C All Grades	Limit at T <sub>min</sub> , T <sub>max</sub> (K, L, B, C Grades)	Limit at T <sub>min</sub> , T <sub>max</sub> (T, U Grades)	Units	Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	Address to WR Setup Time
t <sub>2</sub>	0	0	0	ns min	Address to WR Hold Time
t <sub>3</sub>	70	90	100	ns min	Data Valid to WR Setup Time
t <sub>4</sub>	10	10	10	ns min	Data Valid to WR Hold Time
t <sub>5</sub>	95	120	150	ns min	Write Pulse Width

#### NOTES

<sup>2</sup>Timing measurement reference level is  $V_{INH} + V_{INL}$ 

# INTERFACE LOGIC INFORMATION

Address lines A0, A1 and A2 select which DAC accepts data from the input port. Table I shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the  $\overline{WR}$  signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of  $\overline{WR}$ . While  $\overline{WR}$  is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

AD7	228 Cor	itrol Ing	AD7228	
WR	A2	A1	A0	Operation
Н	X	X	Х	No Operation Device Not Selected
L	L L	L L	L L	DAC 1 Transparent DAC 1 Latched
L	Ĺ	Ĺ	H	DAC 2 Transparent
L L	L L	H H	L H	DAC 3 Transparent DAC 4 Transparent
L	Н	L	L	DAC 5 Transparent
L L	H H	L H	H L	DAC 6 Transparent DAC 7 Transparent
L	H	H	H	DAC 8 Transparent

H = High State L = Low State X = Don't Care

Table I. AD7228 Truth Table





Figure 1. Input Control Logic



NOTE: THE SELECTED INPUT LATCH IS TRANSPARENT WHILE WR IS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS

Figure 2. Write Cycle Timing Diagram

ABSOLUTE MAXIMUM RATINGS*
$V_{DD}$ to GND0.3V, +17V
$V_{DD}$ to $V_{SS}$
Digital Input Voltage to GND $\dots -0.3V$ , $V_{DD} + 0.3V$
$V_{REF}$ to GND0.3V, $V_{DD}$ +0.3V
$V_{OUT}$ to $GND^1$ $V_{SS}$ , $V_{DD}$
Power Dissipation (Any Package) to +75°C 1000mW
Derates above 75°C by 2.0mW/°C
Operating Temperature
Commercial $-40^{\circ}$ C to $+85^{\circ}$ C
Industrial $-40^{\circ}$ C to $+85^{\circ}$ C
Extended
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10secs) +300°C

#### NOT

Outputs may be shorted to any voltage in the range  $V_{SS}$  to  $V_{DD}$  provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to GND or  $V_{SS}$  is 50mA.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# CAUTION:


ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



<sup>&</sup>lt;sup>1</sup>Sample tested at 25°C to ensure compliance. All input rise and fall times measured from 10% to 90% of +5V,  $t_R = t_F = 5$ ns.

### PIN CONFIGURATIONS





# ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>
AD7228KN	-40°C to +85°C	±2LSB	N-24
AD7228LN	-40°C to +85°C	± 1LSB	N-24
AD7228KP	-40°C to +85°C	±2LSB	P-28A
AD7228LP	-40°C to +85°C	± 1LSB	P-28A
AD7228KR	-40°C to +85°C	±2LSB	R-24
AD7228LR	-40°C to +85°C	±1LSB	R-24
AD7228BQ	-40°C to +85°C	±2LSB	Q-24
AD7228CQ	-40°C to +85°C	±1LSB	Q-24
AD7228TQ	-55°C to +125°C	±2LSB	Q-24
AD7228UQ	-55°C to +125°C	±1LSB	Q-24
AD7228TE	-55°C to +125°C	±2LSB	E-28A
AD7228UE	−55°C to +125°C	± 1LSB	E-28A

# NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD), see DESC Drawing #5962-88663. <sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

# CIRCUIT INFORMATION D/A SECTION

The AD7228 contains eight identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7228 allows a reference voltage range from  $\pm 2V$  to  $\pm 10V$ . Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 3. Note that  $V_{REF}$  and GND are common to all eight DACs.




Figure 3. D/A Simplified Circuit Diagram

The input impedance at the  $V_{REF}$  pin of the AD7228 is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from  $2k\Omega$  to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101. Therefore, it is important that the external reference source presents a low output impedance to the  $V_{REF}$  terminal of the AD7228 under changing load conditions. Due to transient currents at the reference input during digital code changes a  $0.1\mu F$  (or greater) decoupling capacitor is recommended on the  $V_{REF}$  input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120pF to 350pF.

Each  $V_{\text{OUT}}$  pin can be considered as a digitally programmable voltage source with an output voltage:

 $V_{OUTN} = D_N. V_{REF}$ 

where  $D_N$  is a fractional representation of the digital input code and can vary from 0 to 255/256.

The output impedance is that of the output buffer amplifier as described in the following section.

### OP AMP SECTION

Each voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is tested with a  $2k\Omega$  and 100pF load but will typically drive a  $2k\Omega$  and 500pF load.

The AD7228 can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positive-going settling time. However, the negative-going settling time to voltages near 0V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0V. As a result, the sink capability of the amplifier is reduced as the output voltage nears 0V in single supply. In dual supply operation, the full sink capability of 400 $\mu$ A at 25°C is maintained over the entire output voltage range. The single supply output sink capability is shown in Figure 4. The negative  $V_{SS}$  also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.




Figure 4. Single Supply Sink Current

The output broadband noise from the amplifier is  $300\mu V$  peak-to-peak. Figure 5 shows a plot of noise spectral density versus frequency.




Figure 5. Noise Spectral Density vs. Frequency

### DIGITAL INPUTS

The AD7228 digital inputs are compatible with either TTL or 5V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than 1nA. Internal input protection is achieved by on-chip distributed diodes.

# SUPPLY CURRENT

The AD7228 has a maximum  $I_{\rm DD}$  specification of 22mA and a maximum  $I_{\rm SS}$  of 20mA over the  $-55^{\circ}{\rm C}$  to  $+125^{\circ}{\rm C}$  temperature range. This maximum current specification is actually determined by the current at  $-55^{\circ}{\rm C}$ . Figure 6 shows a typical plot of power supply current versus temperature.




Figure 6. Power Supply Current vs. Temperature

# APPLYING THE AD7228 UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7228, with the output voltage having the same positive polarity as  $V_{\rm REF}$ . Connections for unipolar output operation are shown in Figure 7. The AD7228 can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 7. Unipolar Output Circuit

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$+V_{REF}\left(\frac{255}{256}\right)$
1000 0001	$+V_{REF}\left(\frac{129}{256}\right)$
1000 0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$
0111 1111	$+V_{REF}\left(\frac{127}{256}\right)$
0000 0001	$+V_{REF}\left(\frac{1}{256}\right)$
0000 0000	ov

Note:  $1LSB = (V_{REF})(2^{-8}) = V_{REF}(\frac{1}{256})$ 

Table II. Unipolar Code Table

# **AD7228**

### BIPOLAR OUTPUT OPERATION

Each of the DACs on the AD7228 can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC 1 of the AD7228. In this case

$$V_{OUT} = \left(1 \, + \, \frac{R2}{R1}\right) \cdot (D_1 \cdot V_{REF}) \, - \, \left(\frac{R2}{R1}\right) \cdot (V_{REF})$$

With R1 = R2  

$$V_{OUT} = (2D_1 - 1) \cdot (V_{REF})$$

where  $D_1$  is a fractional representation of the digital word in latch 1 of the AD7228. (0  $\leq$   $D_1 \leq$  255/256).

Mismatch between R1 and R2 causes gain and offset errors, and therefore, these resistors must match and track over temperature. Once again, the AD7228 can be operated from single supply or from dual supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 8 with R1 = R2.




Figure 8. Bipolar Output Circuit

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$+V_{REF}\left(\frac{127}{128}\right)$
1000 0001	$+V_{REF}\left(\frac{1}{128}\right)$
1000 0000	ov
0111 1111	$-V_{REF}\left(\frac{1}{128}\right)$
0000 0001	$-V_{REF}\left(\frac{127}{128}\right)$
0000 0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Table III. Bipolar Code Table

### AC REFERENCE SIGNAL

In some applications it may be desirable to have an ac signal applied as the reference input to the AD7228. The AD7228 has multiplying capability within the upper (+10V) and lower (+2V) limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD7228. For input frequencies up to 50kHz, the output distortion typically remains less than 0.1%. The typical 3dB bandwidth for small signal inputs is 800kHz.




Figure 9. Applying a AC Signal to the AD7228

### TIMING DESKEW

A common problem in ATE applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.

The circuit of Figure 10b shows how two DACs of the AD7228 can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Thus the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228. In a typical application, the code is loaded to the DACs for correct timing relationships during the calibration cycle of the instrument.




Figure 10a. Time Skewing Due to Slowing of Edges




Figure 10b. AD7228 Timing Deskew Circuit

# Applications — AD7228

### **COARSE/FINE ADJUST**

The DACs on the AD7228 can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.

DAC1 is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC2 has a resolution of  $150\mu V$  in a 10V output range. Since each DAC on the AD7228 is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a set-point controller (see "Circuit Applications of the AD7226 Quad CMOS DAC" available from Analog Devices, Publication Number E873-15-11/84).




Figure 11. Coarse/Fine Adjust Circuit

# SELF-PROGRAMMABLE REFERENCE

The circuit of Figure 12 shows how one DAC of the AD7228, in this case DAC1, may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of  $V_{\rm REF}$  to  $V_{\rm IN}$  is expressed by

$$V_{REF} \,=\, \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G \,=\, R2/R1$$




Figure 12. Self-Programmable Reference

Figure 13 shows typical plots of  $V_{REF}$  versus digital code,  $D_1$ , for three different values of G. With  $V_{IN}\!=\!2.5V$  and  $G\!=\!3$  the voltage at the output varies between 2.5V and 10V giving an effective 10-bit dynamic range to the other seven converters. For correct operation of the circuit,  $V_{SS}$  should be -5V and R1 greater than  $6.8k\Omega$ .




Figure 13. Variation of V<sub>REF</sub> with Feedback Configuration

# **5V SINGLE SUPPLY OPERATION**

The AD7228 can be operated from a single +5V power supply resulting in only slightly degraded accuracy performance from the part. Figure 14 shows a typical plot of relative accuracy for the part with 5V  $V_{DD}$  and a reference voltage of +1.23V. One important parameter which retains its specified performance is differential nonlinearity which remains within  $\pm 1LSB$  ensuring that the DACs on the AD7228 remain monotonic over the output voltage range.

The output transfer function sits on top of the amplifier offset voltage. Since the reference voltage is reduced, the offset voltage amounts to a few LSBs. For parts with a true negative offset (when  $V_{\rm SS}=-5V$ ), the transfer function does not move off the bottom rail for the first few LSBs of code. After this the transfer function will continue as normal. The relative accuracy plot of Figure 14 is for a part with a true positive offset.

The required overhead voltage of 3.5V must be maintained between  $V_{\rm DD}$  and the reference voltage which limits the reference voltage range. However, operating the part from a single  $+5{\rm V}$  supply gives a considerable reduction in power dissipation (to typically 50mW). The digital input threshold levels and digital input currents are not affected by operating the part from the single  $+5{\rm V}$  supply.




Figure 14. Relative Accuracy at  $+5VV_{DD}$ 

# **AD7228**

# MICROPROCESSOR INTERFACING




Figure 15. AD7228 to 8085A/Z80 Interface




Figure 16. AD7228 to 6809/6502 Interface




Figure 17. AD7228 to 68008 Interface




Figure 18. AD7228 to MCS-51 Interface



# LC<sup>2</sup>MOS Octal 8-Bit DAC

AD7228A

### **FEATURES**

Eight 8-Bit DACs with Output Amplifiers
Operates with Single or Dual Supplies
μP Compatible (95ns WR Pulse)
No User Trims Required
Skinny 24-Pin DIPs, SOIC, and 28-Terminal Surface
Mount Packages

### GENERAL DESCRIPTION


The AD7228A contains eight 8-bit voltage-mode digital-to-analog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.

Separate on-chip latches are provided for each of the eight D/A converters. Data is transferred into the data latches through a common 8-bit TTL/CMOS (5V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when WR goes low. The control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 to +10V when using dual supplies. The part is also specified for single supply +15V operation using a reference of +10V and single supply +5V operation using a reference of +1.23V. Each output buffer amplifier is capable of developing +10V across a 2k $\Omega$  load.

The AD7228A is fabricated on an all ion-implanted, high-speed, Linear Compatible CMOS (LC<sup>2</sup>MOS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- Eight DACs and Amplifiers in Small Package
   The single-chip design of eight 8-bit DACs and amplifiers
   allows a dramatic reduction in board space requirements and
   offers increased reliability in systems using multiple converters.
   Its pinout is aimed at optimizing board layout with all analog
   inputs and outputs at one side of the package and all digital
   inputs at the other.
- Single or Dual Supply Operation
   The voltage-mode configuration of the DACs allows single supply operation of the AD7228A. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- 3. Microprocessor Compatibility The AD7228A has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most highperformance 8-bit microprocessors.

# AD7228A—SPECIFICATIONS

**DUAL SUPPLY** ( $V_{DD}=10.8V$  to 16.5V;  $V_{SS}=-5V\pm10\%$ ; GND = 0V;  $V_{REF}=+2V$  to  $+10V^1$ ;  $R_L=2k\Omega$ ,  $C_L=100pF$  unless otherwise stated.) All specifications  $T_{min}$  to  $T_{max}$  unless otherwise noted.

Parameter	AB Version <sup>2</sup>	AC Version	AT Version	AU Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	± 2	±1	±2	±1	LSB max	$V_{DD} = +15V \pm 10\%, V_{REF} = +10V$
Relative Accuracy	±1	± 1/2	±1	± 1/2	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Guaranteed Monotonic
Full-Scale Error <sup>4</sup>	±1	± 1/2	±1	± 1/2	LSB max	Typical tempco is 5ppm/ $^{\circ}$ C with $V_{REF} = +10V$
Zero Code Error				1	1	
@ 25°C	± 25	± 15	± 25	± 15	mV max	Typical tempco is 30μV/°C
T <sub>min</sub> to T <sub>max</sub>	± 30	± 20	± 30	± 20	mV max	
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10V$
REFERENCE INPUT						
Voltage Range <sup>1</sup>	2 to 10	2 to 10	2 to 10	2 to 10	V <sub>min</sub> to V <sub>max</sub>	
Input Resistance	2	2	2	2	kΩmin	
Input Capacitance <sup>5</sup>	500	500	500	500	pF max	Occurs when each DAC is loaded with all 1s.
AC Feedthrough	- 70	-70	-70	-70	dB typ	V <sub>REF</sub> = 8V p-p Sine Wave @ 10kHz/
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	2.4	V min	
Input Low Voltage, VINI	0.8	0.8	0.8	0.8	V max	
Input Leakage Current	±1	±1	±1	±1	uA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>5</sup>	8	8	8	8	pF max	VIN - UV OI VDD
Input Coding	Binary	Binary	Binary	Binary	P	
DYNAMIC PERFORMANCE <sup>5</sup>	1			1	<b></b>	
Voltage Output Slew Rate	2	2	2	2	V/µs min	
Voltage Output Settling Time	2.	4	2	1 2	V/µSIIIII	
Positive Full-Scale Change	5	5	5	5	μs max	$V_{REE} = +10V$ ; Settling Time to $\pm 1/2LSB$
Negative Full-Scale Change	5	5	5	5	μs max	$V_{REF} = +10V$ ; Settling Time to $\pm 1/2LSB$
Digital Feedthrough	50	50	50	50	nV secs typ	$V_{REF} = +10V_3$ Setting Time to $\pm 1/2L3B$ Code transition all 0s to all 1s. $V_{REF} = 0V_3$ $\overline{WR} = V_{DD}$
Digital Crosstalk <sup>6</sup>	50	50	50	50	nV sees typ	Code transition all 0s to all 1s. $V_{REF} = 0V$ , $\overline{WR} = 0V$
POWER SUPPLIES	1 30		30	1 30	n v sees typ	Code transition and os to an 13. TREF - 1 10 1, WIC - 01
V <sub>DD</sub> Range	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance
V <sub>SS</sub> Range	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5		For Specified Performance
	-4.5/-5.5	-4.3/-3.3	-4.3/-3.3	4.3/ 3.3	V min/V max	Outputs Unloaded; V <sub>IN</sub> = V <sub>INI</sub> or V <sub>INH</sub>
I <sub>DD</sub> @25℃	16	16	16	16	mA max	Outputs Omoaucu, vin - vinLoi vinH
T <sub>min</sub> to T <sub>max</sub>	20	20	22	22	mA max	
I <sub>SS</sub>		~~		1	IIII III III	Outputs Unloaded; VIN = VINI OF VINIH
a25℃	14	14	14	14	mA max	Outputs officiation, VIN - VINL of VINH
T <sub>min</sub> to T <sub>max</sub>	18	18	20	20	mA max	*
* min to * max	1.0	10		120	IIII III III III III III III III III I	

# SINGLE SUPPLY $^{7}$ ( $^{7}$ <sub>DD</sub> = + 15V $\pm$ 10%, $^{7}$ <sub>SS</sub> = GND = 0V; $^{7}$ <sub>REF</sub> = + 10V; $^{7}$ <sub>RL</sub> = $^{7}$ <sub>L</sub> = 100pF unless otherwise stated.) All specifications $^{7}$ <sub>min</sub> to $^{7}$ <sub>max</sub> unless otherwise noted.

IIIII IIIIA									
STATIC PERFORMANCE									
Resolution	8	8	8	8	Bits				
Total Unadjusted Error <sup>3</sup>	±2	±1	±2	±1	LSB max				
Differential Nonlinearity	±1	±1	±1	± 1	LSB max	Guaranteed Monotonic			
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10V$			
REFERENCE INPUT	77. 7								
Input Resistance	2	2	2	2	kΩ min				
Input Capacitance <sup>5</sup>	500	500	500	500	pF max	Occurs when each DAC is loaded with all 1s.			
DIGITAL INPUTS	As per Dual Supply Specifications								
DYNAMIC PERFORMANCE5									
Voltage Output Slew Rate	2	2	2	2	V/µs min				
Voltage Output Settling Time			i		1				
Positive Full-Scale Change	5	5	5	5	μs max	Settling Time to ± 1/2LSB			
Negative Full-Scale Change	7	7	7	7	μs max	Settling Time to ± 1/2LSB			
Digital Feedthrough	50	50	50	50	nV secs typ	Code transition all 0s to all 1s. $V_{REF} = 0V$ ; $\overline{WR} = V_{DD}$			
Digital Crosstalk <sup>6</sup>	50	50	50	50	nVsecs typ	Code transition all 0s to all 1s. $V_{REF} = +10V$ ; $\overline{WR} = 0V$ .			
POWER SUPPLIES				l .	1				
V <sub>DD</sub> Range	13.5/16.5	13.5/16.5	13.5/16.5	13.5/16.5	V <sub>min</sub> /V <sub>max</sub>	For Specified Performance			
$I_{DD}$	İ		1			Outputs Unloaded; V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>			
@25°C	16	16	16	16	mA max				
$T_{min}$ to $T_{max}$	20	20	22	22	mA max				

NOTES

V<sub>OUT</sub> must be less than V<sub>DD</sub> by 3.5V to ensure correct operation.

Temperature ranges are as follows:
AB, C versions; -4°C to +8°C
AT, U Versions; -5°C to +125°C

<sup>&</sup>lt;sup>3</sup>Total Unadjusted Error includes zero code error, relative accuracy and full-scale error. <sup>4</sup>Calculated after zero code error has been adjusted out.

<sup>&</sup>lt;sup>5</sup>Sample tested at 25°C to ensure compliance.

<sup>&</sup>lt;sup>6</sup>The glitch impulse transferred to the output of one converter (not addressed)

due to a change in the digital input code to another addressed converter.

Single +5V operation is also possible with degraded performance (see Figure 14).

Specifications subject to change without notice.

# + 5V SUPPLY OPERATION ( $V_{DD}=+5V\pm5\%$ , $V_{SS}=0$ to $-5V\pm10\%$ , GND = 0V, $V_{REF}=+1.25V$ , $R_L=2k\Omega$ , $C_L=100pF$ + 5V SUPPLY OPERATION unless otherwise stated.) All specifications $T_{min}$ to $T_{max}$ unless otherwise noted.

Parameter	AD7228AB	AD7228AC	AD7228AT	AD7228AU	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Relative Accuracy	±2	±2	±2	±2	LSB max	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Guaranteed Monotonic
Full-Scale Error	±4	±2	±4	±2	LSB max	
Zero Code Error		1	<b>!</b>	Í		
@25°C	± 30	±-20	±30	± 20	mV max	
T <sub>min</sub> to T <sub>max</sub>	±40	±30	±40	± 30	mV max	
REFERENCE INPUT						
Reference Input Range	1.2	1.2	1.2	1.2	V min	
	1.3	1.3	1.3	1.3	V max	ĺ
Reference Input Resistance	2	2	2	2	kΩ min	
Reference Input Capacitance	500	500	500	500	pF max	
POWER REQUIREMENTS						
Positive Supply Range	4.75/5.25	4.75/5.25	4.75/5.25	4.75/5.25	V min/V max	For Specified Performance
Positive Supply Current				1		•
@25°C	16	16	16	16	μA max	
T <sub>min</sub> to T <sub>max</sub>	20	20	22	22	μA max	
Negative Supply Current	ł	1	1		ļ <sup>*</sup>	ļ
@ 25°C	14	14	14	14	μA max	
T <sub>min</sub> to T <sub>max</sub>	18	18	20	20	μA max	

NOTES

All other specifications as per Dual Supply Specifications except for negative full-scale settling time when  $V_{SS} = 0V$ . Specifications subject to change without notice.

# SWITCHING CHARACTERISTICS $^{1, 2}$ (See Figures 1, 2; $V_{00} = +5V \pm 5\%$ or +10.8V to +16.5V; $V_{ss} = 0V$ or $-5V \pm 10\%$ )

Parameters	Limit at 25°C All Grades	Limit at T <sub>min</sub> , T <sub>max</sub> (K, L, B, C Grades)	Limit at $T_{min}$ , $T_{max}$ (T, U Grades)	Units	Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	Address to WR Setup Time Address to WR Hold Time Data Valid to WR Setup Time
t <sub>2</sub>	0	0	0	ns min	
t <sub>3</sub>	70	90	100	ns min	
t4	10	10	10	ns min	Data Valid to WR Hold Time
t5	95	120	150	ns min	Write Pulse Width

NOTES

# INTERFACE LOGIC INFORMATION

Address lines A0, A1 and A2 select which DAC accepts data from the input port. Table I shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the  $\overline{WR}$  signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of  $\overline{WR}$ . While  $\overline{WR}$  is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

AD7	228A C	ontrol I	AD7228A	
WR	A2	A1	A0	Operation
Н	Х	х	x	No Operation
				Device Not Selected
L	L	L	L	DAC 1 Transparent
Į.	L	L	L	DAC 1 Latched
Ĺ	L	L	н	DAC 2 Transparent
L	L	H	L	DAC 3 Transparent
L	L	Н	н	DAC 4 Transparent
L	H	L	L	DAC 5 Transparent
L	Н	L	н	DAC 6 Transparent
L	H	Н	L	DAC 7 Transparent
L	H	H	Н	DAC 8 Transparent

H = High State L = Low State X = Don't Care

Table I. AD7228A Truth Table





Figure 1. Input Control Logic



NOTE:
THE SELECTED INPUT LATCH IS TRANSPARENT WHILE WR IS LOW,
THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS

Figure 2. Write Cycle Timing Diagram

Sample tested at 25°C to ensure compliance. All input rise and fall times measured from 10% to 90% of +5V,  $t_R = t_P = 5$ ns. Timing measurement reference level is  $V_1 = V_2 = V_3 = V_4 = V_5$ 

# **AD7228A**

ABSOLUTE MAXIMUM RATINGS*
$V_{DD}$ to GND0.3V, +17V
$V_{DD}$ to $V_{SS}$
Digital Input Voltage to GND0.3V, V <sub>DD</sub>
$V_{REF}$ to GND0.3V, $V_{DD}$
$V_{OUT}$ to $GND^1$ $V_{SS}$ , $V_{DD}$
Power Dissipation (Any Package) to +75°C 1000mW
Derates above 75°C by 2.0mW/°C
Operating Temperature
Commercial $-40^{\circ}$ C to $+85^{\circ}$ C
Industrial $-40^{\circ}$ C to $+85^{\circ}$ C
Extended

Storage Temperature												-6	5°(	C 1	to	+ 1509	ď
Lead Temperature (So	old	eı	in	ıg.	, 1	0	sec	cs)	)							+300	ď

#### NOTE

<sup>1</sup>Outputs may be shorted to any voltage in the range  $V_{SS}$  to  $V_{\rm DD}$  provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to GND or  $V_{SS}$  is 50mA.


\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# CAUTION:

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



### PIN CONFIGURATIONS



# ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Total Unadjusted Error (LSB)	Package Option <sup>2</sup>
AD7228ABN	-40°C to +85°C	±2 max	N-24
AD7228ACN	-40°C to +85°C	± 1 max	N-24
AD7228ABP	-40°C to +85°C	±2 max	P-28A
AD7228ACP	-40°C to +85°C	± 1 max	P-28A
AD7228ABR	-40°C to +85°C	±2 max	R-24
AD7228ACR	-40°C to +85°C	±1 max	R-24
AD7228ABQ	-40°C to +85°C	±2 max	Q-24
AD7228ACQ	-40°C to +85°C	± 1 max	Q-24
AD7228ATQ <sup>3</sup>	-55°C to +125°C	±2 max	Q-24
AD7228AUQ <sup>3</sup>	-55°C to +125°C	±1 max	Q-24

# NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet and availability.

<sup>2</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC);

Q = Cerdip; R = Small Outline IC (SOIC). For outline information see Package Information section.

<sup>3</sup>These grades will be available to /883B processing only.

# CIRCUIT INFORMATION D/A SECTION

The AD7228A contains eight identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7228A allows a reference voltage range from +2V to +10V. Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NMOS switches. The simplified circuit diagram for one channel is shown in Figure 3. Note that VREF (Pin 11) and GND (Pin 12) are common to all eight DACs.




Figure 3. D/A Simplified Circuit Diagram

The input impedance at the  $V_{REF}$  pin of the AD7228A is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from  $2k\Omega$  to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101. Therefore, it is important that the external reference source presents a low output impedance to the  $V_{REF}$  terminal of the AD7228A under changing load conditions. Due to transient currents at the reference input during digital code changes a  $0.1 \mu F$  (or greater) decoupling capacitor is recommended on the  $V_{REF}$  input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120pF to 350pF.

Each  $V_{\text{OUT}}$  pin can be considered as a digitally programmable voltage source with an output voltage:

 $V_{OUTN} = D_N$ .  $V_{REF}$ 

where  $D_N$  is a fractional representation of the digital input code and can vary from 0 to 255/256.

The output impedance is that of the output buffer amplifier as described in the following section.

### OP AMP SECTION

Each voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is tested with a  $2k\Omega$  and 100pF load but will typically drive a  $2k\Omega$  and 500pF load.

The AD7228A can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positive-going settling time. However, the negative-going settling time to voltages near 0V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0V. As a result, the sink capability of the amplifier is reduced as the output voltage nears 0V in single supply. In dual supply operation, the full sink capability of 400 $\mu$ A at 25°C is maintained over the entire output voltage range. The single supply output sink capability is shown in Figure 4. The negative  $V_{SS}$  also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.




Figure 4. Single Supply Sink Current

The output broadband noise from the amplifier is  $300\mu V$  peak-to-peak. Figure 5 shows a plot of noise spectral density versus frequency.




Figure 5. Noise Spectral Density vs. Frequency

### DIGITAL INPUTS

The AD7228A digital inputs are compatible with either TTL or 5V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than 1nA. Internal input protection is achieved by on-chip distributed diodes.

### SUPPLY CURRENT

The AD7228A has a maximum  $I_{\rm DD}$  specification of 22mA and a maximum  $I_{\rm SS}$  of 20mA over the  $-55^{\circ}{\rm C}$  to  $+125^{\circ}{\rm C}$  temperature range. This maximum current specification is actually determined by the current at  $-55^{\circ}{\rm C}$ . Figure 6 shows a typical plot of power supply current versus temperature.




Figure 6. Power Supply Current vs. Temperature

# APPLYING THE AD7228A UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7228A, with the output voltage having the same positive polarity as V<sub>REF</sub>. Connections for unipolar output operation are shown in Figure 7. The AD7228A can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 7. Unipolar Output Circuit

# **AD7228A**—Applications

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$+V_{REF}\left(\frac{255}{256}\right)$
1000 0001	$+V_{REF}\left(\frac{129}{256}\right)$
1000 0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$
0111 1111	$+V_{REF}\left(\frac{127}{256}\right)$
0000 0001	$+V_{REF}\left(\frac{1}{256}\right)$
0000 0000	ov

Note:  $1LSB = (V_{REF})(2^{-8}) = V_{REF}(\frac{1}{256})$ 

Table II. Unipolar Code Table

### BIPOLAR OUTPUT OPERATION

Each of the DACs on the AD7228A can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC 1 of the AD7228A. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \cdot (D_1 \cdot V_{REF}) - \left(\frac{R2}{R1}\right) \cdot (V_{REF})$$

With R1 = R2

$$\mathbf{V_{OUT}} = (2\mathbf{D_1} - 1) \cdot (\mathbf{V_{REF}})$$

where  $D_1$  is a fractional representation of the digital word in latch 1 of the AD7228A. (0  $\leq$   $D_1 \leq$  255/256)

Mismatch between R1 and R2 causes gain and offset errors, and therefore, these resistors must match and track over temperature.




Figure 8. Bipolar Output Circuit

DAC Latch Contents MSB LSB	Analog Output
1111 1111	$+V_{REF}\left(\frac{127}{128}\right)$
1000 0001	$+V_{REF}\left(\frac{1}{128}\right)$
1000 0000	ov
0111 1111	$-\mathbf{v}_{REF}\left(\frac{1}{128}\right)$
0000 0001	$-\mathbf{V}_{\mathbf{REF}}\left(\frac{127}{128}\right)$
0000 0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Table III. Bipolar Code Table

Once again, the AD7228A can be operated from single supply or from dual supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 8 with R1 = R2.

### AC REFERENCE SIGNAL

In some applications it may be desirable to have an ac signal applied as the reference input to the AD7228A. The AD7228A has multiplying capability within the upper (+10V) and lower (+2V) limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD7228A. For input frequencies up to 50kHz, the output distortion typically remains less than 0.1%. The typical 3dB bandwidth for small signal inputs is 800kHz.




Figure 9. Applying a AC Signal to the AD7228A

#### TIMING DESKEW

A common problem in ATE applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.

The circuit of Figure 10b shows how two DACs of the AD7228A can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. Thus the timing relationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD7228A. In a typical application, the code is loaded to the DACs for correct timing relationships during the calibration cycle of the instrument.




Figure 10a. Time Skewing Due to Slowing of Edges




Figure 10b. AD7228A Timing Deskew Circuit

# **COARSE/FINE ADJUST**

The DACs on the AD7228A can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.

DAC1 is the most significant or coarse DAC. Data is first loaded to this DAC to coarsely set the output voltage. DAC2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DACs on the output voltage. For the resistor values shown, DAC2 has a resolution of 150µV in a 10V output range. Since each DAC on the AD7228A is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a set-point controller (see "Circuit Applications of the AD7226 Quad CMOS DAC" available from Analog Devices, Publication Number E873-15-11/84).




Figure 11. Coarse/Fine Adjust Circuit

#### SELF-PROGRAMMABLE REFERENCE

The circuit of Figure 12 shows how one DAC of the AD7228A, in this case DAC1, may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of  $V_{\rm REF}$  to  $V_{\rm IN}$  is expressed by

$$V_{REF} = \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G = R2/R1$$

$$V_{REF} = \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G = R2/R1$$

$$V_{REF} = \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G = R2/R1$$

$$V_{REF} = \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G = R2/R1$$

$$V_{REF} = \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G = R2/R1$$

$$V_{REF} = \frac{(1+G)}{(1+G\cdot D_1)} \cdot V_{IN} \quad \text{where } G = R2/R1$$

Figure 12. Self-Programmable Reference

Figure 13 shows typical plots of  $V_{REF}$  versus digital code,  $D_1$ , for three different values of G. With  $V_{IN} = 2.5V$  and G = 3 the voltage at the output varies between 2.5V and 10V giving an effective 10-bit dynamic range to the other seven converters. For correct operation of the circuit,  $V_{SS}$  should be -5V and R1 greater than  $6.8k\Omega$ .




Figure 13. Variation of V<sub>REF</sub> with Feedback Configuration

# **5V SINGLE SUPPLY OPERATION**

The AD7228A can be operated from a single +5V power supply resulting in only slightly degraded accuracy performance from the part. Figure 14 shows a typical plot of relative accuracy for the part with 5V  $V_{DD}$  and a reference voltage of +1.23V. One important parameter which retains its specified performance is differential nonlinearity which remains within  $\pm 1LSB$  ensuring that the DACs on the AD7228A remain monotonic over the output voltage range.

The output transfer function sits on top of the amplifier offset voltage. Since the reference voltage is reduced, the offset voltage amounts to a few LSBs. For parts with a true negative offset (when  $V_{\rm SS}=-5V$ ), the transfer function does not move off the bottom rail for the first few LSBs of code. After this the transfer function will continue as normal. The relative accuracy plot of Figure 14 is for a part with a true positive offset.

The required overhead voltage of 3.5V must be maintained between  $V_{\rm DD}$  and the reference voltage which limits the reference voltage range. However, operating the part from a single +5V supply gives a considerable reduction in power dissipation (to typically 50mW). The digital input threshold levels and digital input currents are not affected by operating the part from the single +5V supply.




Figure 14. Relative Accuracy at +5V V<sub>DD</sub>

# AD7228A

# MICROPROCESSOR INTERFACING




Figure 15. AD7228A to 8085A/Z80 Interface




Figure 16. AD7228A to 6809/6502 Interface




Figure 17. AD7228A to 68008 Interface




Figure 18. AD7228A to MCS-51 Interface



# LC<sup>2</sup>MOS 12-Bit Serial Mini-DIP DACPORT

AD7233

**FEATURES** 

12-Bit CMOS DAC with
On-Chip Voltage Reference
Output Amplifier
-5 V to +5 V Output Range
Serial Interface
300 kHz DAC Update Rate

300 kHz DAC Update Rate Small Size : 8-Pin Mini-DIP

Nonlinearity :  $\pm 1/2$  LSB  $T_{min}$  to  $T_{max}$  Low Power Dissipation: 100 mW typical

APPLICATIONS
Process Control
Industrial Automation
Digital Signal Processing Systems
Input/Output Ports

### GENERAL DESCRIPTION

The AD7233 is a complete 12-bit, voltage-output, digital-to-analog converter with output amplifier and Zener voltage reference all in an 8-pin package. No external trims are required to achieve full specified performance. The data format is 2s complement, and the output range is -5 V to +5 V.


The AD7233 features a fast, versatile serial interface which allows easy connection to both microcomputers and 16-bit digital signal processors with serial ports. When the  $\overline{\text{SYNC}}$  input is taken low, data on the SDIN pin is clocked into the input shift register on each falling edge of SCLK. On completion of the 16-bit data transfer, bringing  $\overline{\text{LDAC}}$  low updates the DAC latch with the lower 12 bits of data and updates the output. Alternatively,  $\overline{\text{LDAC}}$  can be tied permanently low, and in this case the DAC register is automatically updated with the contents of the shift register when all sixteen data bits have been clocked in. The serial data may be applied at rates up to 5 MHz allowing a DAC update rate of 300 kHz.

For applications which require greater flexibility and unipolar output ranges with single supply operation, please refer to the AD7243 data sheet.

The AD7233 is fabricated on Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed-technology process. It is packaged in an 8-pin DIP package.

DACPORT is a trademark of Analog Devices, Inc.

### FUNCTIONAL BLOCK DIAGRAM



# PRODUCT HIGHLIGHTS

- Complete 12-Bit DACPORT™
   The AD7233 is a complete, voltage output, 12-bit DAC on a single chip. This single-chip design is inherently more reliable than multichip designs.
- Simple 3-Wire Interface to Most Microcontrollers and DSP Processors.
- 3. DAC Update Rate-300 kHz.
- 4. Space Saving 8-Pin Package.

# $\begin{array}{l} \textbf{AD7233} - \textbf{SPECIFICATIONS}^1 \ \, \stackrel{(V_{DD}}{\text{C}_L} = 100 \ \text{pF to GND. All specifications T}_{min} \ \, \text{to T}_{max} \ \, \text{unless otherwise noted.}) \end{array}$

Parameter	A	В	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution	12	12	Bits	
Relative Accuracy <sup>3</sup>	±1	±1/2	LSB max	
Differential Nonlinearity <sup>3</sup>	±0.9	±0.9	LSB max	Guaranteed Monotonic
Bipolar Zero Error <sup>3</sup>	±6	±6	LSB max	DAC Latch Contents 0000 0000 0000
Full-Scale Error <sup>3</sup>	±8	±8	LSB max	
Full-Scale Temperature Coefficient	±30	±30	ppm of FSR/°C typ	
DIGITAL INPUTS				
Input High Voltage, VINH	2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	
Input Current				
$I_{IN}$	±1	±1	μA max	$V_{IN} = 0 V \text{ to } V_{DD}$
Input Capacitance <sup>4</sup>	8	8	pF max	
ANALOG OUTPUTS				
Output Voltage Range	±5	±5	v	
DC Output Impedance	0.5	0.5	Ω typ	
AC CHARACTERISTICS4				
Voltage Output Settling Time				Settling Time to Within ±1/2 LSB of Final Value
Positive Full-Scale Change	10	10	μs max	Typically 3 μs; DAC Latch 100000 to 011111
Negative Full-Scale Change	10	10	μs max	Typically 5 μs; DAC Latch 011111 to 100000
Digital-to-Analog Glitch Impulse <sup>3</sup>	30	30	nV secs typ	DAC Latch Contents Toggled Between All 0s and all 1s
Digital Feedthrough <sup>3</sup>	10	10	nV secs typ	$\overline{\text{LDAC}} = \text{High}$
POWER REQUIREMENTS				
V <sub>DD</sub> Range	+10.8/+16.5	+11.4/+15.75	V min/V max	For Specified Performance Unless Otherwise Stated
V <sub>SS</sub> Range	-10.8/-16.5	-11.4/-15.75	V min/V max	For Specified Performance Unless Otherwise Stated
$I_{DD}$	10	10	mA max	Output Unloaded; Typically 7 mA
$I_{SS}$	4	4	mA max	Output Unloaded; Typically 2 mA

# **ORDERING GUIDE**

Model	Temperature Range	Relative Accuracy	Package Option*
AD7233AN	-40°C to +85°C	±1 LSB	N-8
AD7233BN	-40°C to +85°C	±1/2 LSB	N-8

<sup>\*</sup>N = Plastic DIP. For outline information see Package Information section.

<sup>&</sup>lt;sup>1</sup>Temperature Ranges are as follows: A, B Versions: -40°C to +85°C.

<sup>2</sup>Power Supply Tolerance: A Version: ±10%; B Version: ±5%.

<sup>&</sup>lt;sup>3</sup>See Terminology.

<sup>&</sup>lt;sup>4</sup>Sample tested @ 25°C to ensure compliance.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS <sup>1, 2</sup> $(V_{0D}=+10.8~V~to~+16.5~V,~V_{SS}=-10.8~V~to~-16.5~V,~GND=0~V,~R_L=2~k\Omega,~C_L=100~pF.~All~Specifications~T_{min}~to~T_{max}~unless~otherwise~noted.)$

Parameter	Limit at 25°C (All Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (All Versions)	Units	Conditions/Comments
t <sub>1</sub> <sup>3</sup>	200	200	ns min	SCLK Cycle Time
t <sub>2</sub>	50	50	ns min	SYNC to SCLK Falling Edge Setup Time
t <sub>3</sub>	120	190	ns min	SYNC to SCLK Hold Time
t <sub>4</sub>	10	10	ns min	Data Setup Time
t <sub>5</sub>	100	100	ns min	Data Hold Time
t <sub>6</sub>	0	0	ns min	SYNC High to LDAC Low
t <sub>7</sub>	50	50	ns min	LDAC Pulse Width
t <sub>8</sub>	0	0	ns min	LDAC High to SYNC Low

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS\*

120020221121110111211100
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to GND0.3 V to +17 V
$V_{SS}$ to GND +0.3 V to -17 V
$V_{OUT}^{-1}$ to GND6 V to $V_{DD}$ +0.3 V
Digital Inputs to GND $-0.3~V$ to $V_{\rm DD}$ $+0.3~V$
Operating Temperature Range
Industrial (A, B Versions)40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation to +75°C
Derates above +75°C by

#### NOTE

- <sup>1</sup>The output may be shorted to voltages in this range provided the power dissipation of the package is not exceeded. Short circuit current is typically 80 mA
- \*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



### TERMINOLOGY RELATIVE ACCURACY (LINEARITY)

Relative accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints of the transfer function. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

# DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB or less over the operating temperature range ensures monotonicity.

## **BIPOLAR ZERO ERROR**

Bipolar zero error is the voltage measured at  $V_{\rm OUT}$  when the DAC is loaded with all 0s. It is due to a combination of offset errors in the DAC, amplifier and mismatch between the internal gain resistors around the amplifier.

#### FULL-SCALE ERROR

Full-scale error is a measure of the output error when the amplifier output is at full scale (full scale is either positive or negative full scale).

## DIGITAL-TO-ANALOG GLITCH IMPULSE

This is the voltage spike that appears at the output of the DAC when the digital code in the DAC latch changes before the output settles to its final value. The energy in the glitch is specified in nV secs, and is measured for an all codes change (0000 0000 0000 to 1111 1111 1111).

# **DIGITAL FEEDTHROUGH**


This is a measure of the voltage spike that appears on  $V_{\rm OUT}$  as a result of feedthrough from the digital inputs on the AD7233. It is measured with  $\overline{\rm LDAC}$  held high.

 $<sup>^{1}</sup>$ Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  $^{2}$ See Figure 3.

<sup>3</sup>SCLK Mark/Space Ratio range is 40/60 to 60/40.

### PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description	
1	$V_{DD}$	Positive Supply (+12 V to +15 V).	
2	SCLK	Serial Clock, Logic Input. Data is clocked into the input register on each falling SCLK edge.	
3	SDIN	Serial Data In, Logic Input. The 16-bit serial data word is applied to this input.	
4	SYNC	Data Synchronization Pulse, Logic Input. Taking this input low initializes the internal logic in readiness for a new data word.	
5	LDAC	Load DAC, Logic Input. Updates the DAC output. The DAC output is updated on the falling edge of this signal, or alternatively if this line in permanently low, an automatic update mode is selected whereby the DAC is updated on the 16th falling SCLK pulse.	
6	GND	Ground pin = $0 \text{ V}$ .	
7	V <sub>OUT</sub>	Analog Output Voltage. This is the buffered DAC output voltage (-5 V to +5 V).	
8	$V_{ss}$	Negative Supply (-12 V to -15 V).	



# CIRCUIT INFORMATION

### D/A Section

The AD7233 contains a 12-bit voltage-mode D/A converter consisting of highly stable thin-film resistors and high speed NMOS single-pole, double-throw switches.

#### Op Amp Section

The output of the voltage-mode D/A converter is buffered by a noninverting CMOS amplifier. The buffer amplifier is capable of developing  $\pm 5$  V across a 2 k $\Omega$  load to GND.




Figure 1. Simplified D/A Converter

### DIGITAL INTERFACE

The AD7233 contains an input serial to parallel shift register and a DAC latch. A simplified diagram of the input loading circuitry is shown in Figure 2. Serial data on the SDIN input is loaded to the input register under control of  $\overline{\text{SYNC}}$  and SCLK. When a complete word is held in the shift register it may then be loaded into the DAC latch under control of  $\overline{\text{LDAC}}$ . Only the data in the DAC latch determines the analog output on the AD7233

A low SYNC input provides the frame synchronization signal which tells the AD7233 that valid serial data on the SDIN input will be available for the next 16 falling edges of SCLK. An internal counter/decoder circuit provides a low gating signal so that only 16 data bits are clocked into the input shift register. After 16 SCLK pulses the internal gating signal goes inactive (high) thus locking out any further clock pulses. Therefore either a continuous clock or a burst clock source may be used to clock in the data.

The  $\overline{\text{SYNC}}$  input should be taken high after the complete 16-bit word is loaded in.

Although 16 bits of data are clocked into the input register, only the latter 12 bits get transferred into the DAC latch. The first 4 bits in the 16 bit stream are don't cares since their value does not affect the DAC latch data. Therefore the data format is 4 don't cares followed by the 12-bit data word with the LSB as the last bit in the serial stream.

There are two ways in which the DAC latch and hence the analog output may be updated. The status of the  $\overline{\text{LDAC}}$  input is examined after  $\overline{\text{SYNC}}$  is taken low. Depending on its status, one of two update modes is selected.

If  $\overline{\text{LDAC}} = 0$  then the automatic update mode is selected. In this mode the DAC latch and analog output are updated automatically when the last bit in the serial data stream is clocked in. The update thus takes place on the sixteenth falling SCLK edge.

If  $\overline{\text{LDAC}}=1$  then the automatic update is disabled and the DAC latch is updated by taking  $\overline{\text{LDAC}}$  low any time after the 16-bit data transfer is complete. The update now occurs on the falling edge of  $\overline{\text{LDAC}}$ . This facility is useful for simultaneous update in multi-DAC systems. Note that the  $\overline{\text{LDAC}}$  input must be taken back high again before the next data transfer is initiated.




Figure 2. AD7233 Simplified Loading Structure








Figure 3. AD7233 Timing Diagram

# **AD7233**—Typical Performance Graphs









Linearity vs. Power Supply Voltage

Power Supply Rejection Ratio vs. Frequency

Noise Spectral Density vs. Frequency

### **APPLYING THE AD7233**

# Bipolar (±5 V) Configuration

The AD7233 provides an output voltage range from -5 V to +5 V without any external components. This configuration is shown in Figure 4. The data format is 2s complement. The output code table is shown in Table I. If offset binary coding is required, then this can be done by inverting the MSB in software before the data is loaded to the AD7233.




Figure 4. Circuit Configuration

### **Power Supply Decoupling**

To achieve optimum performance when using the AD7233, the V<sub>DD</sub> and V<sub>SS</sub> lines should each be decoupled to GND using 0.1 µF capacitors. In very noisy environments it is recommended that 10  $\mu F$  capacitors be connected in parallel with the 0.1  $\mu F$ capacitors.

Input Data Word  MSB LSB	Analog Output, V <sub>OUT</sub>
XXXX 0111 1111 1111	+5 V · (2047/2048)
XXXX 0000 0000 0001	+5 V · (1/2048)
XXXX 0000 0000 0000	0 V
XXXX 1111 1111 1111	-5 V · (1/2048)
XXXX 1000 0000 0001	-5 V · (2047/2048)
XXXX 1000 0000 0000	$-5 \text{ V} \cdot (2048/2048) = -5 \text{ V}$

X = Don't Care Note: 1 LSB = 5 V/2048  $\approx$  2.4 mV

Table I. AD7233 Bipolar Code Table

### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD7233 is via a serial bus which uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a three-wire interface consisting of a clock signal, a data signal and a synchronization signal. The AD7233 requires a 16-bit data word with data valid on the falling edge of SCLK. For all of the interfaces, the DAC update may be done automatically when all the data is clocked in or it may done under control of LDAC.

Figures 5 to 8 show the AD7233 configured for interfacing to a number of popular DSP processors and microcontrollers.

### AD7233-ADSP-2101/ADSP-2102 Interface

Figure 5 shows a serial interface between the AD7233 and the ADSP-2101/ADSP-2102 DSP processor. The ADSP-2101/ADSP-2102 contains two serial ports, and either port may be used in the interface. The data transfer is initiated by TFS going low. Data from the ADSP-2101/ADSP-2102 is clocked into the AD7233 on the falling edge of SCLK. When the data transfer is complete TFS is taken high. In the interface shown the DAC is updated using an external timer which generates an LDAC pulse. This could also be done using a control or decoded address line from the processor. Alternatively, the LDAC input could be hardwired low, and in this case the automatic update mode is selected whereby the DAC update takes place automatically on the 16th falling edge of SCLK.




Figure 5. AD7233 to ADSP-2101/ADSP-2102 Interface

### AD7233-DSP56000 Interface

A serial interface between the AD7233 and the DSP56000 is shown in Figure 6. The DSP56000 is configured for Normal Mode Asynchronous operation with Gated Clock. It is also set up for a 16-bit word with SCK and SC2 as outputs and the FSL control bit set to a 0. SCK is internally generated on the DSP56000 and applied to the AD7233 SCLK input. Data from the DSP56000 is valid on the falling edge of SCK. The SC2 output provides the framing pulse for valid data. This line must be inverted before being applied to the SYNC input of the AD7233.

The LDAC input of the AD7233 is connected to GND so the update of the DAC latch takes place automatically on the 16th falling edge of SCLK. An external timer could also be used as in the previous interface if an external update is required.




Figure 6. AD7233 to DSP56000 Interface

### AD7233-87C51 Interface

A serial interface between the AD7233 and the 87C51 microcontroller is shown in Figure 7. TXD of the 87C51 drives SCLK of the AD7233 while RXD drives the serial data line of the part. The SYNC signal is derived from the port line P3.3.

The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the don't care bits are the first to be transmitted to the AD7233 and the last bit to be sent is the LSB of the word to be loaded to the AD7233. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7233, P3.3 is kept low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7233. When the second serial transfer is complete, the P3.3 line is taken high.

Figure 7 shows the  $\overline{LDAC}$  input of the AD7233 hardwired low. As a result, the DAC latch and the analog output will be updated on the sixteenth falling edge of TXD after the  $\overline{SYNC}$  signal for the DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{LDAC}$  input is driven from a timer, can be used.




Figure 7. AD7233 to 87C51 Interface

# AD7233

### AD7233-68HC11 Interface

Figure 8 shows a serial interface between the AD7233 and the 68HC11 microcontroller. SCK of the 68HC11 drives SCLK of the AD7233 while the MOSI output drives the serial data line. The SYNC signal is derived from a port line (PC7 shown).

For correct operation of this interface, the 68HC11 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC7 is taken low. When the 68HC11 is configured like this, data on MOSI is valid on the falling edge of SCK. The 68HC11 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7233, PC7 is kept low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7233. When the second serial transfer is complete, the PC7 line is taken high. Figure 8 shows the LDAC input of the AD7233 hardwired low. As a result, the DAC latch and the analog output of the DAC will be updated on the sixteenth falling edge of SCK after the respective SYNC signal has gone low. Alternatively, the scheme used in previous interfaces, whereby the LDAC input is driven from a timer, can be used.




Figure 8. AD7233 to 68HC11 Interface



# LC<sup>2</sup>MOS Dual 12-Bit DACPORTs

# AD7237/AD7247

#### **FEATURES**

Complete Dual 12-Bit DAC Comprising
Two 12-Bit CMOS DACs
On-Chip Voltage Reference
Output Amplifiers
Reference Buffer Amplifiers
Parallel Loading Structure: AD7247
(8+4) Loading Structure: AD7237
Single or Dual Supply Operation
Low Power – 165 mW typ in Single Supply

#### GENERAL DESCRIPTION

The AD7237/AD7247 is a complete, dual, 12-bit, voltage output digital-to-analog converter with output amplifiers and Zener voltage reference on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.


Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7247 accepts 12-bit parallel data which is loaded into the respective DAC latch using the  $\overline{WR}$  input and a separate Chip Select input for each DAC. The AD7237 has a double buffered interface structure and an 8-bit wide data bus with data loaded to the respective input latch in two write operations. An asynchronous  $\overline{LDAC}$  signal on the AD7237 updates the DAC latches and analog outputs.


A REF OUT/REF IN function is provided which allows either the on-chip 5 V reference or an external reference to be used as a reference voltage for the part. For single supply operation, two output ranges of 0 to +5 V and 0 to +10 V are available, while these two ranges plus an additional  $\pm 5$  V range are available with dual supplies. The output amplifiers are capable of developing +10 V across a 2 k $\Omega$  load to GND.

The AD7237/AD7247 is fabricated in Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. Both parts are available in a 24-pin, 0.3" wide plastic and hermetic dual-in-line package (DIP) and are also packaged in a 24-lead small outline (SOIC) package.

DACPORT is a trademark of Analog Devices, Inc.

#### FUNCTIONAL BLOCK DIAGRAMS





#### PRODUCT HIGHLIGHTS

- The AD7237/AD7247 is a dual 12-bit DACPORT<sup>TM</sup> on a single chip. This single chip design and small package size offer considerable space saving and increased reliability over multichip designs.
- Between them, the AD7237 and AD7247 offer a versatile interface arrangement to either 8-bit or 16-bit data bus structures.

# **AD7237/AD7247** — **SPECIFICATIONS** $(V_{DD} = +15 \text{ V}^1 \pm 5\%, V_{SS} = 0 \text{ V or } -15 \text{ V}^1 \pm 5\%, \text{ AGND} = 0 \text{ V [AD7237], GND} = 0 \text{ V [AD7247], REF IN } = +5 \text{ V,}$

 $R_L = 2 \text{ k}\Omega$ ,  $C_L = 100 \text{ pF}$ . All specifications  $T_{min}$  to  $T_{max}$  unless otherwise noted.)

Parameter	J, A, S <sup>2</sup>	K, B, T	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution	12	12	Bits	
Relative Accuracy <sup>3</sup>	±1	± 1/2	LSB max	
Differential Nonlinearity <sup>3</sup>	±0.9	±0.9	LSB max	Guaranteed Monotonic
Unipolar Offset Error <sup>3</sup>	±3	±3	LSB max	$V_{SS} = 0 \text{ V or } -15 \text{ V. DAC Latch Contents All 0s}$
Bipolar Zero Error <sup>3</sup>	±4	±4	LSB max	$V_{SS} = -15 \text{ V. DAC Latch Contents}$
Full-Scale Error <sup>3, 4</sup>	±5	±5	LSB max	1000 0000 0000
Full-Scale Mismatch <sup>4</sup>	±1	±1	LSB typ	
REFERENCE OUTPUT				
REF OUT				
J, K, A, B Versions	4.97/5.03	4.97/5.03	Vmin/Vmax	
S, T Versions	4.95/5.05	4.95/5.05	Vmin/Vmax	
Reference Temperature Coefficient	±25	±25	ppm/°C typ	,
Reference Load Change				
$(\Delta REF OUT vs. \Delta I)$	-1	-1	mV max	Reference Load Current Change (0-100 μA)
REFERENCE INPUT				
Reference Input Range	4.95/5.05	4.95/5.05	V min/V max	5 V ± 1%
Input Current <sup>5</sup>	±5	±5	μA max	
DIGITAL INPUTS			}	
Input High Voltage, V <sub>INH</sub>	2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	
Input Current				
I <sub>IN</sub> (Data Inputs)	±10	±10	μA max	$V_{IN} = 0 V \text{ to } V_{DD}$
I <sub>INH</sub> (Control Inputs) <sup>6</sup>	±10	±10	μA max	$V_{IN} = V_{DD}$
I <sub>INL</sub> (Control Inputs) <sup>6</sup>	-150	-150	μA max	$V_{IN} = 0 V$
Input Capacitance <sup>5</sup>	16	16	pF max	
ANALOG OUTPUTS				
Output Range Resistors	15/30	15/30	kΩ min/kΩ max	
Output Voltage Ranges	+5, +10	+5, +10	V	$V_{SS} = 0$ V. Pin Strappable
Output Voltage Ranges	+5, +10,	+5, +10,		
	±5	±5	V	$V_{SS} = -15 \text{ V. Pin Strappable}$
DC Output Impedance	0.5	0.5	Ω typ	
AC CHARACTERISTICS <sup>5</sup>	1			
Voltage Output Settling Time				Settling Time to Within ± 1/2 LSB of Final Value
Full-Scale Change				$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$
J, K, A, B Versions	10	10	μs max	
S, T Versions	12	12	μs max	
Digital-to-Analog Glitch Impulse <sup>3</sup>	30	30	nV secs typ	
Digital Feedthrough <sup>3</sup>	10	10	nV secs typ	
Digital Crosstalk <sup>3</sup>	30	30	nV secs typ	
POWER REQUIREMENTS				
$V_{DD}$	+15	+15	V nom	±5% for Specified Performance Unless Otherwise Stated
$V_{ss}$	-15	-15	V nom	±5% for Specified Performance Unless Otherwise Stated
$I_{DD}$	15	15	mA max	Output Unloaded. Typically 11 mA
I <sub>SS</sub> (Dual Supplies)	5	5	mA max	Output Unloaded. Typically 3 mA

#### NOTES

Parts are functional at  $V_{DD}$  = +12 V ±10% and  $V_{SS}$  = 0 V or -12 V ±10%. See typical performance graphs.

<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows: J, K Versions, -40°C to +85°C; A, B Versions, -40°C to +85°C; S, T Versions, -55°C to +125°C.

<sup>3</sup>See Terminolog

<sup>&</sup>lt;sup>4</sup>Measured with respect to REF IN and includes unipolar/bipolar offset error.

<sup>&</sup>lt;sup>5</sup>Sample tested @+25°C to ensure compliance.

<sup>&</sup>lt;sup>6</sup>Control inputs are A0, A1,  $\overline{CS}$ ,  $\overline{WR}$  and  $\overline{LDAC}$  for the AD7237 and  $\overline{CSA}$ ,  $\overline{CSB}$  and  $\overline{WR}$  for the AD7247.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS 1, 2 $(V_{DD}=+15\ V\ \pm5\%;\ V_{SS}=0\ V\ or\ -15\ V\ \pm5\%,\ AGND=DGND=0\ V\ [AD7237],\ DGND=0\ V\ [AD7247])$

Parameter	Limit at T <sub>min</sub> , T <sub>max</sub> (J, K, A, B Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (S, T Versions)	Units	Conditions/Comments
t <sub>1</sub>	0	0	ns min	CS to WR Setup Time
t <sub>2</sub>	0	0	ns min	CS to WR Hold Time
t <sub>3</sub>	130	150	ns min	WR Pulse Width
t <sub>4</sub>	128	150	ns min	Data Valid to WR Setup Time
t <sub>5</sub> <sup>3</sup>	10	15	ns min	Data Valid to WR Hold Time
t <sub>6</sub> <sup>4</sup>	0	0	ns min	Address to WR Setup Time
t <sub>7</sub> <sup>4</sup>	0	0	ns min	Address to WR Hold Time
t <sub>8</sub> <sup>4</sup>	100	100	ns min	LDAC Pulse Width

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to GND (AD7247)0.3 V to +17 V
$V_{DD}$ to AGND, DGND (AD7237)0.3 V to +17 V
$V_{DD}$ to $V_{SS}$
AGND to DGND (AD7237)0.3 V, $V_{DD}$ +0.3 V
V <sub>OUTA</sub> <sup>1</sup> , V <sub>OUTB</sub> <sup>1</sup> to AGND (GND)
$V_{SS} = 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
REF OUT to AGND (GND) 0 V to V <sub>DD</sub>
REF IN to AGND (GND) $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Digital Inputs to DGND (GND) $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Operating Temperature Range
Commercial (J, K Versions)40°C to +85°C
Industrial (A, B Versions)40°C to +85°C
Extended (S, T Versions)55°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 1000 mW
Derates above +75°C by
-

#### NOTE

#### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Relative Accuracy (LSB)	Package Option <sup>2</sup>
AD7237JN	-40°C to +85°C	±1 max	N-24
AD7237KN	-40°C to +85°C	±1/2 max	N-24
AD7237JR	-40°C to +85°C	±1 max	R-24
AD7237KR	-40°C to +85°C	±1/2 max	R-24
AD7237AQ	-40°C to +85°C	±1 max	Q-24
AD7237BQ	-40°C to +85°C	±1/2 max	Q-24
AD7237SQ	−55°C to +125°C	±1 max	Q-24
AD7237TQ	-55°C to +125°C	±1/2 max	Q-24
AD7247JN	-40°C to +85°C	±1 max	N-24
AD7247KN	-40°C to +85°C	±1/2 max	N-24
AD7247JR	-40°C to +85°C	±1 max	R-24
AD7247KR	-40°C to +85°C	$\pm 1/2$ max	R-24
AD7247AQ	-40°C to +85°C	±1 max	Q-24
AD7247BQ	-40°C to +85°C	±1/2 max	Q-24
AD7247SQ	−55°C to +125°C	±1 max	Q-24
AD7247TQ	−55°C to +125°C	±1/2 max	Q-24

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet and availability.
<sup>2</sup>N = Plastic DIP; Q = Cerdip; R = Small Outline (SOIC). For outline information see Package Information section.

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



 $<sup>^{1}</sup>$ Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>See Figures 5 and 7.

<sup>&</sup>lt;sup>3</sup>If 0 ns<t<sub>2</sub><10 ns, add t<sub>2</sub> to t<sub>5</sub>. If t<sub>2</sub> $\ge$ 10 ns, add 10 ns to t<sub>5</sub>.

<sup>&</sup>lt;sup>4</sup>AD7237 only.

Short-circuit current is typically 80mA. The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# AD7237/AD7247

## AD7237 PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)

Pin	Mnemonic	Description
1	REF INA	Voltage Reference Input for DAC A. The reference voltage for DAC A is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7237 is 5 V.
2	REF OUT	Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part with internal reference, REF OUT should be connected to REF INA, REF INB.
3	REF INB	Voltage Reference Input for DAC B. The reference voltage for DAC B is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7237 is 5 V.
4	$R_{OFSB}$	Output Offset Resistor for DAC B. This input configures the output ranges for DAC B. It is connected to $V_{\rm OUTB}$ for the +5 V range, to AGND for the +10 V range and to REF INB for the ±5 V range.
5	$V_{OUTB}$	Analog Output Voltage from DAC B. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and $\pm 5$ V. The amplifier is capable of developing +10 V across a 2 k $\Omega$ resistor to GND.
6	AGND	Analog Ground. Ground reference for DACs, reference and output buffer amplifiers.
7	DB7	Data Bit 7.
8-10	DB6-DB4	Data Bit 6 to Data Bit 4.
11	DB3	Data Bit 3/Data Bit 11 (MSB).
12	DGND	Digital Ground. Ground reference for digital circuitry.
13	DB2	Data Bit 2/Data Bit 10.
14	DB1	Data Bit 1/Data Bit 9.
15	DB0	Data Bit 0 (LSB)/Data Bit 8.
16	A0	Address Input. Least significant address input for input latches. A0 and A1 select which of the four input latches data is written to (see Table II).
17	A1	Address Input. Most significant address input for input latches.
18	CS	Chip Select. Active low logic input. The device is selected when this input is active.
19	WR	Write Input. $\overline{WR}$ is an active low logic input which is used in conjunction with $\overline{CS}$ , A0 and A1 to write data to the input latches.
20	LDAC	Load DAC. Logic input. A new word is loaded into the DAC latches from the respective input latches on the falling edge of this signal.
21	$V_{DD}$	Positive Supply, +15 V.
22	V <sub>OUTA</sub>	Analog Output Voltage from DAC A. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and $\pm 5$ V. The amplifier is capable of developing +10 V across a 2 k $\Omega$ resistor to GND.
23	$V_{ss}$	Negative Supply, -15 V.
24	$R_{OFSA}$	Output Offset Resistor for DAC A. This input configures the output ranges for DAC A. It is connected to $V_{\rm OUTA}$ for the +5 V range, to AGND for the +10 V range and to REF INA for the ±5 V range.

#### **AD7247 PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)**

Pin	Mnemonic	Description
1	REF OUT	Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part with internal reference, REF OUT should be connected to REF IN.
2	$R_{OFSB}$	Output Offset Resistor for DAC B. This input configures the output ranges for DAC B. It is connected to $V_{\rm OUTB}$ for the +5 V range, to GND for the +10 V range and to REF IN for the ±5 V range.
3	$V_{OUTB}$	Analog Output Voltage from DAC B. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to + 10 V and $\pm$ 5 V. The amplifier is capable of developing +10 V across a 2 k $\Omega$ resistor to GND.
4	DB11	Data Bit 11 (MSB).
5	DB10	Data Bit 10.
6	GND	Ground. Ground reference for all on-chip circuitry.
7–15	DB9-DB1	Data Bit 9 to Data Bit 1.
16	DB0	Data Bit 0 (LSB).
17	CSB	Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is active.
18	CSA	Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is active.
19	WR	Write Input. $\overline{WR}$ is an active low logic input which is used in conjunction with $\overline{CSA}$ and $\overline{CSB}$ to write data to the DAC latches.
20	$V_{DD}$	Positive Supply, +15 V.
21	$V_{OUTA}$	Analog Output Voltage from DAC A. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: 0 to +5 V, 0 to +10 V and $\pm 5$ V. The amplifier is capable of developing +10 V across a 2 k $\Omega$ resistor to GND.
22	$V_{ss}$	Negative Supply, -15 V.
23	$R_{OFSA}$	Output Offset Resistor for DAC A. This input configures the output ranges for DAC A. It is connected to $V_{\rm OUTA}$ for the +5 V range, to GND for the +10 V range and to REF IN for the ±5 V range.
24	REF IN	Voltage Reference Input. The common reference voltage for both DACs is applied to this pin. It is internally buffered before being applied to both DACs. The nominal reference voltage for correct operation of the AD7247 is 5 V.


#### **AD7237 PIN CONFIGURATIONS**

# DIP and SOIC

#### 24 R<sub>OFSA</sub> REF INA 1 REF OUT 2 23 V<sub>ss</sub> REF INB 3 22 V<sub>OUTA</sub> 21 V<sub>DD</sub> 20 LDAC AD7237 TOP VIEW (Not to Scale) 19 WR AGND 6 18 CS DB7 7 DB6 8 17 A1 DB5 9 16 A0 DB4 10 15 DB0 14 DB1 DB3 11 DGND 12 13 DB2

#### **AD7247 PIN CONFIGURATIONS**

#### **DIP and SOIC**



## AD7237/AD7247

#### TERMINOLOGY RELATIVE ACCURACY (LINEARITY)

Relative Accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints of the transfer function. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

#### DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB or less over the operating temperature range ensures monotonicity.

#### SINGLE SUPPLY LINEARITY AND GAIN ERROR

The output amplifiers of the AD7237/AD7247 can have true negative offsets even when the part is operated from a single +15 V supply. However, because the negative supply rail ( $V_{SS}$ ) is 0 V, the output cannot actually go negative. Instead, when the output offset voltage is negative, the output voltage sits at 0 V, resulting in the transfer function shown in Figure 1. This "knee" is an offset effect, not a linearity error, and the transfer function would have followed the dotted line if the output voltage could have gone negative.




Figure 1. Effect of Negative Offset (Single Supply)

Normally, linearity is measured between zero (all 0s input code) and full scale (all 1s input code) after offset and full scale have been adjusted out or allowed for, but this is not possible in single supply operation if the offset is negative, due to the knee in the transfer function. Instead, linearity of the AD7237/AD7247 in the unipolar mode is measured between full scale and the lowest code which is guaranteed to produce a positive output voltage. This code is calculated from the maximum specification for negative offset, i.e., linearity is measured between Codes 3 and 4095.

#### UNIPOLAR OFFSET ERROR

Unipolar Offset Error is the measured output voltage from  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$  with all zeros loaded into the DAC latches when the DACs are configured for unipolar output. It is a combination of the offset errors of the DAC and output amplifier.

#### **BIPOLAR ZERO ERROR**

Bipolar Zero Error is the voltage measured at  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$  when the DAC is connected in the bipolar mode and loaded with code 2048. It is due to a combination of offset errors in the DAC, amplifier offset and mismatch in the application resistors around the amplifier.

#### FULL-SCALE ERROR

Full-Scale Error is a measure of the output error when the amplifier output is at full scale (for the bipolar output range full scale is either positive or negative full scale). It is measured with respect to the reference input voltage and includes the offset errors.

#### DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse injected for the digital inputs to the analog output when the data inputs change state, but the data in the DAC latches is not changed.

For the AD7237 it is measured with  $\overline{\text{LDAC}}$  held high. For the AD7247 it is measured with  $\overline{\text{CSA}}$  and  $\overline{\text{CSB}}$  held high.


#### DIGITAL CROSSTALK

Digital crosstalk is the glitch impulse transferred to the output of one converter due to a change in digital code to the DAC latch of the other converter. It is specified in nV secs.


#### DIGITAL-TO-ANALOG GLITCH IMPULSE

This is the voltage spike that appears at the output of the DAC when the digital code changes before the output settles to its final value. The energy in the glitch is specified in nV secs and is measured for a 1 LSB change around the major carry transition (0111 1111 1111 to 1000 0000 0000).

# Typical Performance Graphs—AD7237/AD7247




Power Supply Current vs.Temperature




\*REFERENCE DECOUPLING COMPONENTS ARE A 200  $\Omega$  RESISTOR IN SERIES WITH A PARALLEL COMBINATION OF 10 $\mu F$  AND 0.1 $\mu F$  TO GND.


Noise Spectral Density vs. Frequency



Single Supply Sink Current vs. Output Voltage




DAC-to-DAC Linearity Matching



\*POWER SUPPLY DECOUPLING CAPACITORS ARE 10µF AND 0.1µF.

#### Power Supply Rejection Ratio vs. Frequency



Linearity vs. Power Supply Voltage

# AD7237/AD7247

#### CIRCUIT INFORMATION

#### D/A Section

The AD7237/AD7247 contains two 12-bit voltage-mode D/A converters consisting of highly stable thin film resistors and high speed NMOS single-pole, double-throw switches. The output voltage from the converters has the same polarity as the reference voltage, REF IN, allowing single supply operation. The simplified circuit diagram for one of the D/A converters is shown in Figure 2.

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converters. The D/A converters are configured and scaled for a 5 V reference and the device is tested with 5 V applied to REF IN.




Figure 2. D/A Simplified Circuit Diagram

#### Internal Reference

The AD7237/AD7247 has an on-chip temperature compensated buried Zener reference (see Figure 3) which is factory trimmed to 5 V  $\pm 30$  mV ( $\pm 50$  mV for S, T Versions). The reference voltage is provided at the REF OUT pin. This reference can be used to provide the reference voltage for the D/A converter (by connecting the REF OUT pin to the REF IN pin) and the offset voltage for bipolar outputs (by connecting REF OUT to  $R_{\rm OFS}$ ).

The reference voltage can also be used as a reference for other components and is capable of providing up to 500  $\mu A$  to an external load. The maximum recommended capacitance on REF OUT for normal operation is 50 pF. If the reference is required for external use, it should be decoupled to AGND (GND) with a 200  $\Omega$  resistor in series with parallel combination of a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor.




Figure 3. Internal Reference

#### **External Reference**

In some applications, the user may require a system reference or some other external reference to drive the AD7237/AD7247 reference input. References such as the AD586 5 V reference provide the ideal external reference source for the AD7237/AD7247 (see Figure 9).

#### Op Amp Section

The output of the voltage-mode D/A converter is buffered by a noninverting CMOS amplifier. The  $R_{OFS}$  input allows different output voltage ranges to be selected. The buffer amplifier is capable of developing +10 V across a 2 k $\Omega$  load to GND. The output amplifier can be operated from a single +15 V supply by tying  $V_{SS}\!=\!0$  V. The amplifier can also be operated from dual supplies  $(\pm\,15$  V) to allow a bipolar output range of -5 V to +5 V. The advantages of having dual supplies for the unipolar output ranges are faster settling time to voltages near 0 V, full sink capability of 2.5 mA maintained over the entire output range and the elimination of the effects of negative offsets on the transfer characteristic (outlined previously). A plot of the single supply output sink capability of the amplifier is shown in the Typical Performance Graphs section.

#### INTERFACE LOGIC INFORMATION - AD7247

Table I shows the truth table for AD7247 operation. The part contains a single, parallel 12-bit latch for each DAC. It can be treated as two independent DACs, each with its own  $\overline{CS}$  input and a common  $\overline{WR}$  input.  $\overline{CSA}$  and  $\overline{WR}$  control the loading of data to the DAC A latch while  $\overline{CSB}$  and  $\overline{WR}$  control the loading of the DAC B latch. If  $\overline{CSA}$  and  $\overline{CSB}$  are both low, with  $\overline{WR}$  low, the same data will be written to both DAC latches. All control signals are level triggered and therefore either or both latches can be made transparent. Input data is latched to the respective latch on the rising edge of  $\overline{WR}$ . Figure 4 shows the input control logic for the AD7247, while the write cycle timing diagram for the part is shown in Figure 5.




Figure 4. AD7247 Input Control Logic




Figure 5. AD7247 Write Cycle Timing Diagram




Figure 6. AD7237 Input Control Logic

CSA	CSB	WR	Function
X	X	1	No Data Transfer
1	1	X	No Data Transfer
0	1	0	DACA Latch Transparent
1	0	0	DACB Latch Transparent
0	0	0	Both DAC Latches Transparent

X=Don't Care

Table I. AD7247 Truth Table

#### **INTERFACE LOGIC INFORMATION - AD7237**

The input loading structure on the AD7237 is configured for interfacing to microprocessors with an 8-bit-wide data bus. The part contains two 12-bit latches per DAC — an input latch and a DAC latch. Each input latch is further subdivided into a least significant 8-bit latch and a most significant 4-bit latch. Only the data held in the DAC latches determines the outputs from the part. The input control logic for the AD7237 is shown in Figure 6, while the write cycle timing diagram is shown in Figure 7.

 $\overline{\text{CS}}$ ,  $\overline{\text{WR}}$ , A0 and A1 control the loading of data to the input latches. The eight data inputs accept right-justified data. Data can be loaded to the input latches in any sequence. Provided that  $\overline{\text{LDAC}}$  is held high, there is no analog output change as a result of loading data to the input latches. Address lines A0 and A1 determine which latch data is loaded to when  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are low. The selection of the input latches is shown in the truth table for AD7237 operation in Table II.

The  $\overline{\text{LDAC}}$  input controls the transfer of 12-bit data from the input latches to the DAC latches. Both DAC latches, and hence both analog outputs, are updated at the same time. The  $\overline{\text{LDAC}}$  signal is level triggered and data is latched into the DAC latch on the rising edge of  $\overline{\text{LDAC}}$ . The  $\overline{\text{LDAC}}$  input is asynchronous and independent of  $\overline{\text{WR}}$ . This is useful in many applications especially in the simultaneous updating of multiple AD7237s.

CS	WR	Al	A0	LDAC	Function
1	X	X	X	1	No Data Transfer
X	1	X	X	1	No Data Transfer
0	0	0	0	1	DAC A LS Input Latch Transparent
0	0	0	1	1	DAC A MS Input Latch Transparent
0	0	1	0	1	DAC B LS Input Latch Transparent
0	0	1	1	1	DAC B MS Input Latch Transparent
1	1	X	X	0	DACA and DACB DAC Latches
				ł	Updated Simultaneously from the
					Respective Input Latches

X = Don't Care.

Table II. AD7237 Truth Table

However, care must be taken while exercising  $\overline{LDAC}$  during a write cycle. If an  $\overline{LDAC}$  operation overlaps a  $\overline{CS}$  and  $\overline{WR}$  operation, there is a possibility of invalid data being latched to the output. To avoid this,  $\overline{LDAC}$  must remain low after  $\overline{CS}$  or  $\overline{WR}$  return high for a period equal to or greater than  $t_8$ , the minimum  $\overline{LDAC}$  pulse width.




Figure 7. AD7237 Write Cycle Timing Diagram

# AD7237/AD7247

#### APPLYING THE AD7237/AD7247

The internal scaling resistors provided on the AD7237/AD7247 allow several output voltage ranges. The part can produce unipolar output ranges of 0 V to  $\pm$ 5 V or 0 V to  $\pm$ 10 V and a bipolar output range of  $\pm$ 5 V. Connections for the various ranges are outlined below. Since each DAC has its own R<sub>OFS</sub> input the two DACs on each part can be set up for different output ranges.

#### Unipolar (0 V to +10 V) Configuration

The first of the configurations provides an output voltage range of 0 V to +10 V. This is achieved by connecting the output offset resistor,  $R_{\rm OFSA}$ , or  $R_{\rm OFSB}$ , to AGND (GND for AD7247). In this configuration, the AD7237/AD7247 can be operated from single or dual supplies. Figure 8 shows the connection diagram for unipolar operation for DAC A of the AD7237, while the table for output voltage versus digital code in the DAC latch is shown in Table III. Similar connections apply to the AD7247.




Figure 8. Unipolar (0 to +10 V) Configuration

#### **DAC Latch Contents**

MSB	LSB	Analog Output, V <sub>OUT</sub>
1111 111	11 1111	+2 · REF IN · (4095/4096)
1000 000	00 0001	+2 · REF IN · (2049/4096)
1000 000	0000 0000	$+2 \cdot REF IN \cdot (2048/4096) = +REF IN$
0111 111	11 1111	+2 · REF IN · (2047/4096)
0000 000	00 0001	+2 · REF IN · (1/4096)
0000 000	0000 0000	0 V

Note: 1 LSB = REF IN/2048.

Table III. Unipolar Code Table (0 to +10 V Range)

#### Unipolar (0 V to +5 V) Configuration

The 0 V to +5 V output voltage range is achieved by tying  $R_{OFSA}$  or  $R_{OFSB}$  to  $V_{OUTA}$  or  $V_{OUTB}$ . Once again, the AD7237/AD7247 can be operated single supply or from dual supplies. The table for output voltage versus digital code is as in Table III, with 2 · REF IN replaced by REF IN. Note, for this range, 1 LSB = REF IN ·  $(2^{-12})$  = (REF IN/4096).

#### **Bipolar Configuration**

The bipolar configuration for the AD7237/AD7247, which gives an output range of -5 V to +5 V, is achieved by connecting  $R_{OFSA}$ , or  $R_{OFSB}$ , to REF IN. The AD7237/AD7247 must be operated from dual supplies to achieve this output voltage range. Figure 9 shows the connection diagram for bipolar operation for DAC A of the AD7247. An AD586 provides the reference voltage for the DAC but this could be provided by the on-chip reference by connecting REF OUT to REF IN. The code table for bipolar operation is shown in Table IV. Similar connections apply for the AD7237.




Figure 9. Bipolar Configuration

#### **DAC Latch Contents**

MSB	LSB	Analog Output, V <sub>OUT</sub>
1111 11	11 1111	+REF IN · (2047/2048)
1000 00	00 0001	+REF IN · (1/2048)
1000 00	00 0000	0 V
0111 11	11 1111	-REF IN (1/2048)
0000 00	00 0001	-REF IN (2047/2048)
0000 00	00 0000	$-REF IN \cdot (2048/2048) = -REF IN$

Note: 1 LSB = REF IN/2048.

Table IV. Bipolar Code Table

#### **MICROPROCESSOR INTERFACING - AD7247**

Figures 10 to 12 show interfaces between the AD7247 and the ADSP-2101 DSP processor and the 8086 and 68000 16-bit microprocessors. In all three interfaces, the AD7247 is memory-mapped with a separate memory address for each DAC.

#### AD7247 - ADSP-2101 Interface

Figure 10 shows an interface between the AD7247 and the ADSP-2101. The 12-bit word is written to the selected DAC latch of the AD7247 in a single instruction, and the analog output responds immediately. Depending on the clock frequency of the ADSP-2101, either one or two wait states will have to be programmed into the data memory wait state control register of the ADSP-2101.




Figure 10. AD7247 to ADSP-2101 Interface

#### AD7247 - 8086 Interface

Figure 11 shows an interface between the AD7247 and the 8086 microprocessor. The 12-bit word is written to the selected DAC latch of the AD7247 in a single MOV instruction, and the analog output responds immediately.




Figure 11. AD7247 to 8086 Interface

#### AD7247 - MC68000 Interface

Interfacing between the AD7247 and the MC68000 microprocessor is achieved using the circuit of Figure 12. Once again, the 12-bit word is written to the selected DAC latch of the AD7247 in a single MOVE instruction.  $\overline{CSA}$  and  $\overline{CSB}$  have to be AND-gated to provide a  $\overline{DTACK}$  signal for the MC68000 when either DAC latch is selected.




Figure 12. AD7247 to MC68000 Interface

#### **MICROPROCESSOR INTERFACING - AD7237**

Figures 13 to 15 show the AD7237 configured for interfacing to microprocessors with 8-bit databus systems. In all cases, data is right-justified, and the AD7237 is memory-mapped with the two lowest address lines of the microprocessor address bus driving the A0 and A1 inputs of the converter.

#### AD7237 - 8085A/8088 Interface

Figure 13 shows the connection diagram for interfacing the AD7237 to both the 8085A and the 8088. This scheme is also suited to the Z80 microprocessor, but the Z80 address/databus does not have to be demultiplexed. The AD7237 requires five separate memory addresses, one for the each MS latch and one for each LS latch and one for the common DDAC input. Data is written to the respective input latch in two write operations.




Figure 13. AD7237 to 8085A/8088 Interface

# AD7237/AD7247

Either high byte or low byte data can be written first to the input latch. A write to the AD7237 DAC Latch address transfers the data from the input latches to the respective DAC latches and updates both analog outputs. Alternatively, the  $\overline{\text{LDAC}}$  input can be asynchronous or can be common to a number of AD7237s for simultaneous updating of a number of voltage channels.

#### AD7237 - 68008 Interface

An interface between the AD7237 and the 68008 is shown in Figure 14. In the diagram shown, the  $\overline{LDAC}$  is derived from an asynchronous  $\overline{LDAC}$  signal, but this can be derived from the address decoder as in the previous interface diagram.




Figure 14. AD7237 to 68008 Interface

#### AD7237 - 6502/6809 Interface

Figure 15 shows an interface between the AD7237 and the 6502 or 6809 microprocessor. The procedure for writing data to the AD7237 is as outlined for the 8085A/8088 interface. For the 6502 microprocessor, the  $\varphi$ 2 clock is used to generate the  $\overline{WR}$ , while for the 6809 the E signal is used.




Figure 15. AD7237 to 6502/6809 Interface



# LC<sup>2</sup>MOS Dual, Complete, 12-Bit/14-Bit Serial DACs

# AD7242/AD7244

#### **FEATURES**

Two 12-Bit/14-Bit DACs with Output Amplifiers AD7242: 12-Bit Resolution

AD/242: 12-Bit Resolution AD7244: 14-Bit Resolution On-Chip Voltage Reference Fast Settling Time

AD7242: 3  $\mu$ s to  $\pm$ 1/2 LSB AD7244: 4  $\mu$ s to  $\pm$ 1/2 LSB High Speed Serial Interface Operates from  $\pm$ 5 V Supplies Low Power – 130 mW tvp

#### GENERAL DESCRIPTION


The AD7242/AD7244 is a fast, complete, dual 12-bit/14-bit voltage output D/A converter. It consists of a 12-bit/14-bit DAC, 3 V buried Zener reference, DAC output amplifiers and high speed serial interface logic.

Interfacing to both DACs is serial, minimizing pin count and allowing a small package size. Standard control signals allow interfacing to most DSP processors and microcontrollers. Asynchronous control of DAC updating for both DACs is made possible with a separate  $\overline{\text{LDAC}}$  input for each DAC.

The AD7242/AD7244 operates from  $\pm 5$  V power supplies, providing an analog output range of  $\pm 3$  V. A REF OUT/REF IN function allows the DACs to be driven from the on-chip 3 V reference or from an external reference source.

The AD7242/AD7244 is fabricated in Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced mixed technology process that combines precision bipolar circuits with low power CMOS logic. Both parts are available in a 24-pin, 0.3 inch wide, plastic or hermetic dual-in-line package (DIP) and in a 28-pin, plastic small outline (SOIC) package. The AD7242 and AD7244 are available in the same pinout to allow easy upgrade from 12-bit to 14-bit performance.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- Complete, Dual 12-Bit/14-Bit DACs
   The AD7242/AD7244 provides the complete function for generating voltages to 12-bit/14-bit resolution. The part features an on-chip reference, output buffer amplifiers and two 12-bit/14-bit D/A converters.
- High Speed Serial Interface
   The AD7242/AD7244 provides a high speed, easy-to-use, serial interface allowing direct interfacing to DSP processors and microcontrollers. A separate serial port is provided for each DAC.
- Small Package Size
   The AD7242/AD7244 is available in a 24-pin DIP and a 28-pin SOIC package offering considerable space saving over comparable solutions.

# **AD7242/AD7244** — **SPECIFICATIONS** $(V_{DD} = +5 \text{ V} \pm 5\%, V_{SS} = -5 \text{ V} \pm 5\%, \text{ AGND} = \text{DGND} = 2 \text{ k}\Omega, C_L = 100 \text{ pF. All Specifications } T_{min}$ to $T_{max}$ unless otherwise noted.)

	AD:	7242			
Parameter	J, A Versions <sup>1</sup> K, B Version		Units	Test Conditions/Comments	
DC ACCURACY					
Resolution	12	12	Bits		
Integral Nonlinearity	±1	±1/2	LSB max		
Differential Nonlinearity	±1	±1	LSB max	Guaranteed Monotonic	
Bipolar Zero Error	±5	±5	LSB max		
Positive Full-Scale Error <sup>2</sup>	±5	±5	LSB max		
Negative Full-Scale Error <sup>2</sup>	±5	±5	LSB max		
REFERENCE OUTPUT <sup>3</sup>					
REF OUT @ +25℃	2.99/3.01	2.99/3.01	V min/V max	·	
T <sub>min</sub> to T <sub>max</sub>	2.98/3.02	2.98/3.02	V min/V max		
REF OUT Tempco	35	35	ppm/°C typ		
Reference Load Change			1		
$(\Delta REF OUT vs. \Delta I)$	-1	-1	mV max	Reference Load Current Change (0-500 μA)	
REFERENCE INPUTS					
REF INA, REF INB Input Range	2.85/3.15	2.85/3.15	V min/V max	3 V ± 5%	
Input Current	1	1	μA max		
LOGIC INPUTS					
(LDACA, LDACB, TFSA, TFSB,					
TCLKA, TCLKB, DTA, DTB)					
Input High Voltage, VINH	2.4	2.4	V min	$V_{DD} = 5 V \pm 5\%$	
Input Low Voltage, VINL	0.8	0.8	V max	$V_{DD} = 5 \text{ V} \pm 5\%$	
Input Current, I <sub>IN</sub>	±10	±10	μA max	$V_{IN} = 0 \text{ V to } V_{DD}$	
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	10	10	pF max	IIV BD	
ANALOG OUTPUTS					
$(V_{OUTA}, V_{OUTB})$			}		
Output Voltage Range	±3	±3	V nom		
DC Output Impedance	0.1	0.1	Ω typ		
Short Circuit Current	20	20	mA typ		
AC CHARACTERISTICS <sup>4</sup>					
Voltage Output Settling Time				Settling Time to Within ±1/2 LSB of Final Value	
Positive Full-Scale Change	3	3	μs max	Typically 2 μs	
Negative Full-Scale Change	3	3	μs max	Typically 2 μs	
Digital-to-Analog Glitch Impulse	10	10	nV secs typ	DAC Code Change All 1s to All 0s	
Digital Feedthrough	2	2	nV secs typ		
Channel-to-Channel Isolation	110	110	dB typ	V <sub>OUT</sub> = 10 kHz Sine Wave	
POWER REQUIREMENTS	<b></b>			,	
$V_{DD}$	+5	+5	V nom	±5% for Specified Performance	
$\mathbf{v}_{ss}^{DD}$	-5	-5	V nom	±5% for Specified Performance	
I <sub>DD</sub>	27	27	mA max	Cumulative Current from the Two V <sub>DD</sub> Pins	
I <sub>SS</sub>	12	12	mA max	Cumulative Current from the Two V <sub>SS</sub> Pins	
Total Power Dissipation	195	195	mW max	Typically 130 mW	

#### NOTES

#### **AD7242 ORDERING GUIDE**

Model	Temperature Range	Integral Nonlinearity	Package Option*
AD7242JN	0°C to +70°C	±1 LSB max	N-24
AD7242KN	0°C to +70°C	±1/2 LSB max	N-24
AD7242JR	0°C to +70°C	±1 LSB max	R-28
AD7242KR	0°C to +70°C	±1/2 LSB max	R-28
AD7242AQ	-40°C to +85°C	±1 LSB max	Q-24
AD7242BQ	-40°C to +85°C	±1/2 LSB max	Q-24

<sup>\*</sup>N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC). For outline information see Package Information section.

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: J, K Versions: 0°C to +70°C; A, B Versions: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Measured with respect to REF IN and includes bipolar offset error.

<sup>&</sup>lt;sup>3</sup>For capacitive loads greater than 50 pF a series resistor is required (see Internal Reference section).

<sup>&</sup>lt;sup>4</sup>Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice.

	AD72	<b>1</b> 4		
Parameter	J/A Versions <sup>1</sup>	S Version <sup>1</sup>	Units	Test Conditions/Comments
DC ACCURACY				
Resolution	14	14	Bits	
Integral Nonlinearity	±2	±2	LSB max	
Differential Nonlinearity	±1	±1	LSB max	Guaranteed Monotonic
Bipolar Zero Error	±10	±10	LSB max	
Positive Full-Scale Error <sup>2</sup>	±10	±10	LSB max	
Negative Full-Scale Error <sup>2</sup>	±10	±10	LSB max	
REFERENCE OUTPUT <sup>3</sup>				
REF OUT @ +25℃	2.99/3.01	2.99/3.01	V min/V max	
T <sub>min</sub> to T <sub>max</sub>	2.98/3.02	2.98/3.02	V min/V max	
REF OUT Tempco	35	35	ppm/°C typ	
Reference Load Change	ļ.			
$(\Delta REF OUT vs. \Delta I)$	-1	-1	mV max	Reference Load Current Change (0-500 μA)
REFERENCE INPUTS				
REF INA, REF INB Input Range	2.85/3.15	2.85/3.15	V min/V max	3 V ± 5%
Input Current	1	1	μA max	
LOGIC INPUTS				
(LDACA, LDACB, TFSA, TFSB,		[		
TCLKA, TCLKB, DTA, DTB)				
Input High Voltage, VINH	2.4	2.4	V min	$V_{DD} = 5 \text{ V} \pm 5\%$
Input Low Voltage, VINI	0.8	0.8	V max	$V_{DD} = 5 \text{ V} \pm 5\%$
Input Current, I <sub>IN</sub>	±10	±10	μA max	$V_{IN} = 0 \text{ V to } V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	10	10	pF max	II DD
ANALOG OUTPUTS				
$(V_{OUTA}, V_{OUTB})$				
Output Voltage Range	±3	±3	V nom	
DC Output Impedance	0.1	0.1	· Ω typ	
Short Circuit Current	20	20	mA typ	,
AC CHARACTERISTICS <sup>4</sup>				
Voltage Output Settling Time				Settling Time to Within $\pm 1/2$ LSB of Final Value
Positive Full-Scale Change	4	4	μs max	Typically 2.5 μs
Negative Full-Scale Change	4	4	μs max	Typically 2.5 μs
Digital-to-Analog Glitch Impulse	10	10	nV secs typ	DAC Code Change All 1s to All 0s
Digital Feedthrough	2	2	nV secs typ	_
Channel-to-Channel Isolation	110	110	dB typ	V <sub>OUT</sub> = 10 kHz Sine Wave
POWER REQUIREMENTS				
$V_{DD}$	+5	+5	V nom	±5% for Specified Performance
V <sub>SS</sub>	-5	-5	V nom	±5% for Specified Performance
I <sub>DD</sub>	27	28	mA max	Cumulative Current from the Two V <sub>DD</sub> Pins
I <sub>SS</sub>	12	13	mA max	Cumulative Current from the Two V <sub>SS</sub> Pins
Total Power Dissipation	195	205	mW max	Typically 130 mW

#### **AD7244 ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Integral Nonlinearity	Package Option <sup>2</sup>
AD7244JN	0°C to +70°C	±2 LSB max	N-24
AD7244JR	0°C to +70°C	±2 LSB max	R-28
AD7244AQ	-40°C to +85°C	±2 LSB max	Q-24
AD7244SQ <sup>3</sup>	−55°C to +125°C	±2 LSB max	Q-24

#### NOTES

NOTES  $^{1}$ Temperature ranges are as follows: J Version: 0°C to  $+70^{\circ}$ C; A Version:  $-40^{\circ}$ C to  $+85^{\circ}$ C; S Version:  $-55^{\circ}$ C to  $+125^{\circ}$ C.

<sup>&</sup>lt;sup>2</sup>Measured with respect to REF IN and includes bipolar offset error.

<sup>&</sup>lt;sup>3</sup>For capacitive loads greater than 50 pF a series resistor is required (see Internal Reference section).

<sup>&</sup>lt;sup>4</sup>Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B, processed parts, add /883B to part num-

ber. Contact local sales office for military data sheet and availability.

<sup>2</sup>N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC). For outline information see Package Information section.

<sup>&</sup>lt;sup>3</sup>This grade will be available to /883B processing only.

# AD7242/AD7244

TIMING CHARACTERISTICS<sup>1, 2</sup>  $(V_{DD} = +5 \text{ V} \pm 5\%, V_{SS} = -5 \text{ V} \pm 5\%, \text{ AGND} = \text{DGND} = 0 \text{ V})$ 

Parameter	Limit at T <sub>min</sub> , T <sub>max</sub> (J, K, A, B Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (S Version)	Units	Conditions/Comments
t <sub>1</sub>	50	50	ns min	TFS to TCLK Falling Edge
t <sub>2</sub>	75	100	ns min	TCLK Falling Edge to TFS
t <sub>3</sub> <sup>3</sup>	150	200	ns min	TCLK Cycle Time
t <sub>4</sub>	30	40	ns min	Data Valid to TCLK Setup Time
t <sub>5</sub>	75	100	ns min	Data Valid to TCLK Hold Time
t <sub>6</sub>	40	40	ns min	LDAC Pulse Width

#### NOTES

#### ARSOLUTE MAXIMUM RATINGS\*

IDSOLCIL MILITARE
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{\mathbf{DD}}$ to AGND $000000000000000000000000000000000000$
$V_{SS}$ to AGND $\ \ldots \ +0.3\ V$ to $\ -7\ V$
AGND to DGND $\ \ldots \ \ldots \ -0.3\ V$ to $V_{\mathbf{DD}}$ + 0.3 $V$
$V_{OUT}$ to AGND $V_{SS}$ to $V_{DD}$
REF OUT to AGND $\dots -0.3 \text{ V}$ to $V_{DD}$ + 0.3 V
REF INA, REF INB to AGND $\dots -0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Digital Inputs to DGND $-0.3 \text{ V}$ to $V_{DD}$ + $0.3 \text{ V}$
Operating Temperature Range
J, K Versions 0°C to +70°C
A, B Versions40°C to +85°C
S Version
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 550 mW
Derates above +75°C by 6 mW/°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### PIN CONFIGURATIONS

REF INA REF OUT 22 Vss 21 V<sub>OUTA</sub> TCLKA 4 AGND DGND 5 20 AD7242/ TP1 6 19 V<sub>DD</sub> AD7244 TOP VIEW 18 TP3 (Not to Scale) AGND 8 17 DGND 16 TCLKB **V<sub>OUTB</sub>** 15 DTB TFSB REF INB 12 13 LDACB

DIP

LDACA 28 REF INA 27 REF OUT 26 V<sub>SS</sub> 25 NC TCLKA 5 24 VOUTA 23 AGND DGND AD7242/ AD7244 TP1 7 22 V<sub>DD</sub> TOP VIEW (Not to Scale) 21 TP3  $V_{DD}$ AGND 20 DGND 19 TCLKB NC 18 NC 17 DTB 12 Vss TP2 13 16 TFSB REF INB 14 15 LDACE NC = NO CONNECT

SOIC

<sup>&</sup>lt;sup>1</sup>Timing specifications are sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>See Figure 6.

<sup>&</sup>lt;sup>3</sup>TCLK Mark/Space ratio is 40/60 to 60/40.

### AD7242/AD7244 PIN FUNCTION DESCRIPTION

DIP Pin No.	Mnemonic	Description
1	LDACA	Load DAC, Logic Input. A new word is transferred into DAC Latch A from input Latch A on the falling edge of this signal. If LDACA is hard-wired low, data is transferred from input Latch A to DAC Latch A on the sixteenth falling edge of TCLKA after TFSA goes low.
2	TFSA	Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACA data with serial data expected after the falling edge of this signal.
3	DTA	Transmit Data, Logic Input. This is the data input which is used in conjunction with $\overline{TFSA}$ and TCLKA to transfer serial data to input Latch A.
4	TCLKA	Transmit Clock, Logic Input. Serial data bits for DACA are latched on the falling edge of TCLKA when $\overline{\text{TFSA}}$ is low.
5	DGND	Digital Ground. Both DGND pins for the device must be tied together at the device.
6	TP1	Test Pin 1. Used when testing the device. Do not connect anything to this pin.
7	$V_{DD}$	Positive Power Supply, 5 V $\pm$ 5%. Both $V_{DD}$ pins for the device must be tied together at the device.
8	AGND	Analog Ground. Both AGND pins for the device must be tied together at the device.
9	$V_{OUTB}$	Analog Output Voltage from DACB. This output comes from a buffer amplifier. The range is bipolar, $\pm 3$ V with REF INB = $+3$ V.
10	$V_{ss}$	Negative Power Supply, $-5 \text{ V} \pm 5\%$ . Both $V_{SS}$ pins for the device must be tied together at the device.
11	TP2	Test Pin 2. Used when testing the device. Do not connect anything to this pin.
12	REF INB	DACB Voltage Reference Input. The voltage reference for DACB is applied to this pin. It is internally buffered before being applied to DACB. The nominal reference voltage for correct operation of the AD7242/AD7244 is 3 V.
13	LDACB	Load DAC, Logic Input. A new word is transferred into DAC Latch B from input Latch B on the falling edge of this signal. If $\overline{\text{LDACB}}$ is hard-wired low, data is transferred from input Latch B to DAC Latch B on the sixteenth falling edge of TCLKB after $\overline{\text{TFSB}}$ goes low.
14	TFSB	Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACB data with serial data expected after the falling edge of this signal.
15	DTB	Transmit Data, Logic Input. This is the data input which is used in conjunction with $\overline{TFSB}$ and TCLKB to transfer serial data to input Latch B.
16	TCLKB	Transmit Clock, Logic Input. Serial data bits for DACB are latched on the falling edge of TCLKB when $\overline{\text{TFSB}}$ is low.
17	DGND	Digital Ground. Both DGND pins for the device must be tied together at the device.
18	TP3	Test Pin 3. Used when testing the device. Do not connect anything to this pin.
19	$V_{DD}$	Positive Power Supply, 5 V $\pm$ 5%. Both $V_{\rm DD}$ pins for the device must be tied together at the device.
20	AGND	Analog Ground. Both AGND pins for the device must be tied together at the device.
21	$V_{OUTA}$	Analog Output Voltage from DACA. This output comes from a buffer amplifier. The range is bipolar, $\pm 3$ V with REF INA = $+3$ V.
22	$V_{ss}$	Negative Power Supply, $-5 \text{ V} \pm 5\%$ . Both $V_{SS}$ pins for the device must be tied together at the device.
23	REF OUT	Voltage Reference Output. To operate the DACs with this internal reference, REF OUT should be connected to both REF INA and REF INB. The external load capability of the reference is 500 $\mu$ A.
24	REF INA	DACA Voltage Reference Input. The voltage reference for DACA is applied to this pin. It is internally buffered before being applied to DACA. The nominal reference voltage for correct operation of the AD7242/AD7244 is 3 V.

## AD7242/AD7244

#### CIRCUIT DESCRIPTION

The AD7242/AD7244 contains two 12-bit/14-bit D/A converters, each with an output buffer amplifier. The part also contains a reference input buffer amplifier for each DAC and an on-chip 3 V reference.

#### D/A Section

The AD7242/AD7244 contains two 12-bit/14-bit voltage-mode D/A converters, each consisting of highly stable thin film resistors and high speed single-pole, double-throw switches. The simplified circuit diagram for the DAC section is shown in Figure 1. The three MSBs of the data word are decoded to drive the seven switches A-G. On the AD7242, the 9 LSBs switch a

9-bit R-2R ladder structure while on the AD7244, the 11 LSBs switch an 11-bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converters and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3 V reference, and the device is tested with 3 V applied to REF IN. Operating the AD7242/AD7244 at reference voltages outside the ±5% tolerance range may result in degraded performance from the part.




Figure 1. DAC Ladder Structure

#### Internal Reference

The on-chip reference is a temperature-compensated buried Zener reference which is factory trimmed for 3 V  $\pm 10$  mV. The reference can be used to provide both the reference voltage for the two D/A converters and the bipolar biasing circuitry. This is achieved by connecting REF OUT to REF INA and REF INB.

The reference voltage can also be used for other components and is capable of providing up to 500  $\mu A$  to an external load. The maximum recommended capacitance on the reference output pin for normal operation is 50 pF. If the reference output is required to drive a capacitive load greater than 50 pF, then a 200  $\Omega$  resistor should be placed in series with the capacitive load. Decoupling the REF OUT pin with a series 200  $\Omega$  resistor and a parallel combination of a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor as in Figure 2 reduces the noise spectral density of the reference (see Figure 4). Using this decoupling scheme to generate the reference voltage for REF INA and REF INB gives a channel-to-channel isolation number of 110 dB (connecting REF OUT directly to REF INA and REF INB gives 80 dB). The channel-to-channel isolation is 110 dB using an external reference.

#### **External Reference**

In some applications, the user may require a system reference or some other external reference to drive the AD7242/AD7244 reference inputs. Figure 3 shows how the AD586 reference can be conditioned to provide the 3 V reference required by the AD7242/AD7244 reference inputs.




Figure 2. Circuit Connection for REF OUT with an External Capacitive Load of Greater Than 50 pF




Figure 3. AD586 Driving AD7242/AD7244 Reference Inputs

#### **Output Amplifier**

The outputs from each of the voltage-mode DACs are buffered by a noninverting amplifier. The buffer amplifier is capable of developing  $\pm 3$  V across a 2 k $\Omega$  and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals to a frequency of 20 kHz. The output is updated on the falling edge of the respective  $\overline{LDAC}$  input. The output voltage settling time, to within 1/2 LSB of its final value, is typically less than 2  $\mu s$  for the AD7242 and 2.5  $\mu s$  for the AD7244.

The small signal (200 mV p-p) bandwidth of the output buffer amplifier is typically 1 MHz. The output noise from the amplifier is low with a figure of 30 nV/ $\sqrt{\rm Hz}$  at a frequency of 1 kHz. The broadband noise from the amplifier exhibits a typical peak-to-peak figure of 150  $\mu V$  for a 1 MHz output bandwidth. Figure 4 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for the on-chip reference (including and excluding the decoupling components).





Figure 4. Noise Spectral Density vs. Frequency

#### TRANSFER FUNCTION

The basic circuit configuration for the AD7242/AD7244 is shown in Figure 5. Table I and Table II show the ideal input code to output voltage relationship for the AD7242 and AD7244 respectively. Input coding for the AD7242/AD7244 is 2s complement.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 5. Basic Connection Diagram

DAC Latch Contents MSB LSB		Analog Output, V <sub>OUT</sub>		
01 11 111	1 1111	+2.998535 V		
01 11 111	1 1110	+2.99707 V		
00 00 000	0 0001	+0.001465 V		
00 00 000	0 0000	0 V		
11 11 111	1 1111	-0.001465 V		
10 00 000	0 0001	-2.998535 V		
10 00 000	0 0000	-3 V		

<sup>\*</sup>Assuming REF IN = +3 V.

Table I. AD7242 Ideal Input/Output Code Table Code

DAC Latch Contents MSB LSB		Analog Output, V <sub>OUT</sub> *		
01 1111 1 01 1111 1 00 0000 00 00 0000 00 11 1111 1	111 1110 000 0001 000 0000	+2.999634 V +2.99268 V +0.000366 V 0 V -0.000366 V		
10 0000 00 10 0000 00		-2.999634 V -3 V		

<sup>\*</sup>Assuming REF IN = +3 V.

Table II. AD7244 Ideal Input/Output Code Table Code

For the AD7242, the output voltage can be expressed in terms of the input code, N, using the following relationship:

$$V_{OUT} = \frac{2 \cdot N \cdot REF \ IN}{4096}$$

where  $-2048 \le N \le +2047$ 

For the AD7244, the output voltage can be expressed in terms of the input code, N, using the following relationship:

$$V_{OUT} = \frac{2 \cdot N \cdot REF \ IN}{16384}$$

where  $-8192 \le N \le +8191$ 

# AD7242/AD7244

#### TIMING AND CONTROL

Communication with the AD7242/AD7244 is via six serial logic inputs. These consist of separate serial clocks, word framing and data lines for each DAC. DAC updating is controlled by two digital inputs, \$\overline{LDACA}\$ for updating \$V\_{OUTA}\$ and \$\overline{LDACB}\$ for updating \$V\_{OUTB}\$. These inputs can be asserted independently of the microprocessor by an external timer when precise updating intervals are required. Alternatively, the \$\overline{LDACA}\$ and \$\overline{LDACB}\$ inputs can be driven from a decoded address bus allowing the microprocessor control over DAC updating as well as data communication to the AD7242/AD7244 input latches.

The AD7242/AD7244 contains two latches per DAC, an input latch and a DAC latch. Data must be loaded to the input latch under the control of TCLKA, TFSA and DTA for input Latch A and TCLKB, TFSB and DTB for input Latch B. Data is then transferred from input Latch A to DAC Latch A under the control of the LDACA signal while LDACB controls the loading of DAC Latch B from input Latch B. Only the data held in the DAC latches determines the analog outputs of the AD7242/AD7244.

Data is loaded to the input latches under control of the respective TCLK, TFS and DT signals. The AD7242/AD7244 expects a 16-bit stream of serial data on its DT inputs. Data must be valid on the falling edge of TCLK. The TFS input provides the frame synchronization signal which tells the AD7242/AD7244 that valid serial data will be available on the DT input for the

next 16 falling edges of TCLK. Figure 6 shows the timing diagram for operation of either of the two serial input ports on the part.

Although 16 bits of data are clocked into the input latch, only 12 bits are transferred into the DAC latch for the AD7242 and 14-bits are transferred for the AD7244. Therefore, 4 bits in the AD7242 data stream and 2 bits in the AD7244 data stream are don't cares since their value does not affect the DAC latch data. The bit positions are the don't cares followed by the DAC data starting with the MSB (see Figure 6).

The respective  $\overline{LDAC}$  signals control the transfer of data to the respective DAC latches. Normally, data is loaded to the DAC latch on the falling edge of  $\overline{LDAC}$ . However, if  $\overline{LDAC}$  is held low, then serial data is loaded to the DAC latch on the sixteenth falling edge of  $\overline{TCLK}$ . If  $\overline{LDAC}$  goes low during the loading of serial data to the input latch, no DAC latch update takes place on the falling edge of  $\overline{LDAC}$ . If  $\overline{LDAC}$  stays low until the serial transfer is completed, then the update takes place on the sixteenth falling edge of  $\overline{TCLK}$ . If  $\overline{LDAC}$  returns high before the serial data transfer is completed, no DAC latch update takes place.

If seventeen or more TCLK edges occur while  $\overline{TFS}$  is low, the seventeenth (and beyond) clock edges are ignored, i.e., no further data is clocked into the input latch after the sixteenth TCLK edge following a falling edge on  $\overline{TFS}$ .




Figure 6. AD7242/AD7244 Timing Diagram

#### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD7242/AD7244 is via a serial bus which uses standard protocol compatible with DSP processors and microcontrollers. The communication interface consists of a separate transmit section for each of the DACs. Each section has a clock signal, a data signal and a frame or strobe pulse.

Figures 7 through 11 show the AD7242/AD7244 configured for interfacing to a number of popular DSP processors and microcontrollers.

#### AD7242/AD7244 to ADSP-2101/ADSP-2102 Interface

Figure 7 shows a serial interface between the AD7242/AD7244 and the ADSP-2101/ADSP-2102 DSP processor. The ADSP-2101/ADSP-2102 has two serial ports and in the interface shown both serial ports are used, one for each DAC. Both serial ports do not have to be used; in the case where only one serial port is used, an extra line (DACA/DACB as shown in the other serial interfaces) would have to decode the one TFS line to provide TFSA and TFSB lines for the AD7242/AD7244.




Figure 7. AD7242/AD7244 to ADSP-2101/ADSP-2102 Interface

The three serial lines of the first serial port, SPORT1, of the ADSP-2101/ADSP-2102 connect directly to the three serial input lines of DACA of the AD7242/AD7244. The three serial lines of SPORT2 connect directly to the three serial lines on the DACB serial input port. Data from the ADSP-2101/ADSP-2102 is valid on the falling edge of SCLK. A common LDAC signal is used to drive the LDACA and LDACB inputs. This is shown to be generated from a timer or clock recovery circuit but another control or address line of the ADSP-2101/ADSP-2102


could be used to drive these inputs. Alternatively, the  $\overline{LDACA}$  and  $\overline{LDACB}$  inputs of the AD7242/AD7244 could be hardwired low and in this case the update of the DAC latches and analog outputs takes place on the 16th falling edge of SCLK (after the respective  $\overline{TFS}$  signal goes low).

#### AD7242/AD7244 to DSP56000 Interface

A serial interface between the AD7242/AD7244 and the DSP56000 is shown in Figure 8. The DSP56000 is configured for normal mode, asynchronous operation with gated clock. It is also set up for a 16-bit word with SCK and SC2 as outputs and the FSL control bit set to a 0. SCK is internally generated on the DSP56000 and applied to both the TCLKA and TCLKB inputs of the AD7242/AD7244. Data from the DSP56000 is valid on the falling edge of SCK. The serial data line, STD, is drives the DTA and DTB serial input data lines of the AD7242/AD7244.

The SC2 output provides the framing pulse for valid data. This is an active high output and is gated with a DACA/DACB control line before being applied to the TFSA and TFSB inputs of the AD7242/AD7244. The DACA/DACB line determines which DAC serial data is to be transferred to, i.e., which TFS line is active when SC2 is active.

As in the previous interface, a common  $\overline{LDAC}$  input is shown driving the  $\overline{LDACA}$  and  $\overline{LDACB}$  inputs of the AD7242/AD7244. Once again, these  $\overline{LDAC}$  inputs could be hardwired low, in which case  $V_{OUTA}$  or  $V_{OUTB}$  will be updated on the sixteenth falling edge of SCK after the  $\overline{TFSA}$  or  $\overline{TFSB}$  input goes low.



ADDITIONAL PINS OMITTED FOR CLARITY

Figure 8. AD7242/AD7244 to DSP56000 Interface

## AD7242/AD7244

#### AD7242/AD7244 to TMS320C25 Interface

Figure 9 shows a serial interface between the AD7242/AD7244 and the TMS320C25 DSP processor. In this interface, the CLKX and FSX signals of the TMS320C25 are generated from the clock/timer circuitry. The FSX pin of the TMS320C25 must be configured as an input. CLKX is used to provide both the TCLKA and TCLKB inputs of the AD7242/AD7244. DX of the TMS320C25 is also routed to the serial data line of each input port of the AD7242/AD7244.

Data from the TMS32020 is valid on the falling edge of CLKX after FSX goes low. This FSX signal is gated with the DACA/ DACB control line to determine whether TFSA or TFSB goes low when FSX goes low.

The clock/timer circuitry also generates the  $\overline{LDAC}$  signal for the AD7242/AD7244 to synchronize the update of the outputs with the serial transmission. As in the previous interface diagrams, a common  $\overline{LDAC}$  input is shown driving the  $\overline{LDACA}$  and  $\overline{LDACB}$  inputs of the AD7242/AD7244. Once again, these  $\overline{LDAC}$  inputs could be hardwired low, in which case  $V_{OUTA}$  or  $V_{OUTB}$  will be updated on the sixteenth falling edge of CLKX after the  $\overline{TFSA}$  or  $\overline{TFSB}$  input goes low.




Figure 9. AD7242/AD7244 to TMS320C25 Interface

#### AD7242/AD7244 to 87C51 Interface

A serial interface between the AD7242/AD7244 and the 87C51 microcontroller is shown in Figure 10. TXD of the 87C51 drives TCLKA and TCLKB of the AD7242/AD7244 while RXD drives the two serial data lines of the part. The TFSA and TFSB signals are derived from P3.2 and P3.3, respectively.

The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the don't care bits are the first to be transmitted to the AD7242/AD7244 and the last bit to be sent is the LSB of the word to be loaded to the AD7242/AD7244. When data is to be transmitted to the part, P3.2 (for DACA) or P3.3 (for DACB) is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7242/AD7244, P3.2 (for DACA) or P3.3 (for DACB) is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7242/AD7244. When the second serial transfer is complete, the P3.2 line (for DACA) or the P3.3 line (for DACB) is taken high.

Figure 10 shows both LDAC inputs of the AD7242/AD7244 hardwired low. As a result, the DAC latch and the analog output of one of the DACs will be updated on sixteenth falling

edge of TXD after the respective  $\overline{TFS}$  signal for that DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{LDAC}$  inputs are driven from a timer, can be used.




Figure 10. AD7242/AD7244 to 87C51 Interface

#### AD7242/AD7244 to 68HC11 Interface

Figure 11 shows a serial interface between the AD7242/AD7244 and the 68HC11 microcontroller. SCK of the 68HC11 drives TCLKA and TCLKB of the AD7242/AD7244 while the MOSI output drives the two serial data lines of the AD7242/AD7244. The TFSA and TFSB signals are derived from PC6 and PC7, respectively.

For correct operation of this interface, the 68HC11 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC6 (for DACA) or PC7 (for DACB) is taken low. When the 68HC11 is configured like this, data on MOSI is valid on the falling edge of SCK. The 68HC11 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7242/AD7244, PC6 (for DACA) or PC7 (for DACB) is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7242/AD7244. When the second serial transfer is complete, the PC6 line (for DACA) or the PC7 line (for DACB) is taken high.




Figure 11. AD7242/AD7244 to 68HC11 Interface

Figure 11 shows both  $\overline{\text{LDAC}}$  inputs of the AD7242/AD7244 hardwired low. As a result, the DAC latch and the analog output of one of the DACs will be updated on the sixteenth falling edge of SCK after the respective  $\overline{\text{TFS}}$  signal for that DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{\text{LDAC}}$  inputs are driven from a timer, can be used.

#### APPLYING THE AD7242/AD7244

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7242 works on an LSB size of 1.465 mV, while the AD7244 works on an LSB size of 366  $\mu V$ . Therefore, the designer must be conscious of minimizing noise in both the-converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feed through to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any high performance converter, and a proper PCB layout which minimizes these effects is essential for best performance.

#### LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7242/AD7244. Connect all analog grounds to this star ground and also connect the AD7242/AD7244 DGND pins to this ground. Do not connect any other digital grounds to this analog ground point.

Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise.

#### NOISE

Keep the signal leads on the  $V_{\rm OUTA}$  and  $V_{\rm OUTB}$  signals and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC outputs and their destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.



# LC<sup>2</sup>MOS 12-Bit Serial DACPORT

AD7243

**FEATURES** 

12-Bit CMOS DAC with
On-Chip Voltage Reference
Output Amplifier
3 Selectable Output Ranges
-5 V to +5 V, 0 to +5 V, 0 to +10 V
Serial Interface
300 kHz DAC Update Rate
Small Size: 16-Pin DIP or SOIC

Small Size: 16-Pin DIP or SOIC Nonlinearity: ±1/2 LSB T<sub>min</sub> to T<sub>max</sub> Low Power Dissipation: 100 mW typical

APPLICATIONS
Process Control
Industrial Automation
Digital Signal Processing Systems
Input/Output Ports

#### GENERAL DESCRIPTION


The AD7243 is a complete 12-bit, voltage output, digital-toanalog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external trims are required to achieve full specified performance.

The output amplifier is capable of developing +10 V across a 2  $k\Omega$  load. The output voltage ranges with single supply operation are 0 to +5 V or 0 to +10 V, while an additional bipolar  $\pm 5$  V output range is available with dual supplies. The ranges are selected using the internal gain resistor.

The data format is natural binary in both unipolar ranges, while either offset binary or 2s complement format may be selected in the bipolar range. A  $\overline{\text{CLR}}$  function is provided which sets the output to 0 V in both unipolar ranges and in the 2s complement bipolar range, while with offset binary data format, the output is set to -REFIN. This function is useful as a power-on reset as it allows the output to be set to a known voltage level.

The AD7243 features a fast versatile serial interface which allows easy connection to both microcomputers and 16-bit digital signal processors with serial ports. The serial data may be applied at rates up to 5 MHz allowing a DAC update rate of 300 kHz. A serial data output capability is also provided which allows daisy chaining in multi-DAC systems. This feature allows any number of DACs to be used in a system with a simple 4-wire interface. All DACs may be updated simultaneously using  $\overline{\text{LDAC}}$ .

#### FUNCTIONAL BLOCK DIAGRAM



The AD7243 is fabricated on Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology process. It is packaged in 16-pin DIP and 16-pin SOIC packages.

#### PRODUCT HIGHLIGHTS

- Complete 12-Bit DACPORT™
   The AD7243 is a complete, voltage output, 12-bit DAC on a single chip. The single chip design is inherently more reliable than multichip designs.
- 2. Single or Dual Supply Operation.
- 3. Minimum 3-wire interface to most DSP processors.
- 4. DAC Update Rate-300 kHz.
- Serial Data Output allows easy daisy-chaining in multiple DAC systems.

# $\begin{array}{l} \text{(V}_{\text{DD}} = +12 \text{ V to } +15 \text{ V,}^1 \text{ V}_{\text{SS}} = 0 \text{ V or } -12 \text{ V to } -15 \text{ V,}^1 \\ \text{AGND} = \text{DGND} = 0 \text{ V, REFIN} = +5 \text{ V, R}_{L} = 2 \text{ k}\Omega, \text{ C}_{L} = 100 \text{ pF to AGND.} \\ \text{All Specifications T}_{\text{min}} \text{ to T}_{\text{max}} \text{ unless otherwise noted.) } \end{array}$

Parameter	A <sup>2</sup>	$\mathbf{B}^2$	S <sup>2</sup>	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution	12	12	12	Bits	
Relative Accuracy <sup>3</sup>	±1	±1/2	±1	LSB max	
Differential Nonlinearity <sup>3</sup>	±0.9	±0.9	±0.9	LSB max	Guaranteed Monotonic
Unipolar Offset Error <sup>3</sup>	±4	±4	±5	LSB max	V <sub>SS</sub> = 0 V or -12 V to -15 V; DAC Latch Contents All 0s
Bipolar Zero Error <sup>3</sup>	±5	±5	±6	LSB max	$V_{SS} = -12 \text{ V to } -15 \text{ V}^1$ ; DAC Latch Contents All 0s
Full-Scale Error <sup>3, 4</sup>	±6	±6	±7	LSB max	
Full-Scale Temperature Coefficient	±5	±5	±5	ppm of FSR/ °C typ	
REFERENCE OUTPUT	1				
REFOUT	4.95/5.05	4.95/5.05	4.95/5.05	V min/V max	
Reference Temperature Coefficient Reference Load Change		±25	±30	ppm/°C typ	
(ΔREFOUT vs. I <sub>L</sub> )	-1	-1	-1	mV max	Reference Load Current (I <sub>L</sub> ) Change (0-100 μA)
REFERENCE INPUT					
Reference Input Range, REFIN	4.95/5.05	4.95/5.05	4.95/5.05	V min/V max	5 V ±1% for Specified Performance
Input Current	5	5	5	μA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	V min	
Input Low Voltage, V <sub>INI</sub>	0.8	0.8	0.8	V max	
Input Current, I <sub>IN</sub>	±1	±1	±1	μA max	$V_{IN} = 0 \text{ V to } V_{DD}$
Input Capacitance <sup>5</sup>	8	8	8	pF max	- IN C. 15 ADD
DIGITAL OUTPUT					
Serial Data Out (SDO)	1				
Output Low Voltage, VOI	0.4	0.4	0.4	V max	$I_{SINK} = 1.0 \text{ mA}$
Output High Voltage, VOH	4.0	4.0	4.0	V min	$I_{SOURCE} = 400 \mu A$
ANALOG OUTPUT	1				
Output Range Resistor, R <sub>OFS</sub>	15/30	15/30	15/30	kΩ min/ max	
Output Voltage Ranges <sup>6</sup>	+5, +10	+5, +10	+5, +10	v	Single Supply; V <sub>SS</sub> = 0 V
Output Voltage Ranges <sup>6</sup>	$+5, +10, \pm 5$	$+5, +10, \pm 5$	$+5, +10, \pm 5$	v	Dual Supply; $V_{SS} = -12 \text{ V to } -15 \text{ V}$
DC Output Impedance	0.5	0.5	0.5	Ω typ	
AC CHARACTERISTICS <sup>5</sup>					
Voltage Output Settling-Time	1				Settling Time to Within ±1/2 LSB of Final Value
Positive Full-Scale Change	10	10	12	μs max	Typically 3 µs
Negative Full-Scale Change	10	10	10	μs max	Typically 5 $\mu$ s; $V_{SS} = -12 \text{ V to } -15 \text{ V}^1$
Negative Full-Scale Change	10	10	10	μs typ	$V_{SS} = 0 V$
Digital-to-Analog Glitch Impulse <sup>3</sup>	30	30	30	nV secs typ	DAC Latch Contents Toggled Between All 0s
Digital Feedthrough <sup>3</sup>	10	10	10	nV secs typ	$\frac{\text{and All 1s}}{\text{LDAC}} = \text{High}$
POWER REQUIREMENTS					
V <sub>DD</sub> Range	+10.8/+16.5	+11.4/+15.75	+11.4/+15.75	V min/V max	For Specified Performance Unless Otherwise Stated
V <sub>DD</sub> Range V <sub>SS</sub> Range (Dual Supplies)	-10.8/-16.5	-11.4/-15.75	-11.4/-15.75	V min/V max	For Specified Performance Unless Otherwise Stated
I <sub>DD</sub>	10.8/-10.3	10	12	mA max	Output Unloaded; Typically 7 mA
I <sub>SS</sub> (Dual Supplies)	4	4	4	mA max	Output Unloaded; Typically 2 mA
1SS (Duai Supplies)	7	7	7	mry max	Output Omoaucu; Typicany 2 mr

#### NOTES

<sup>1</sup>Power Supply Tolerance A Version: ±10%; B, S Versions: ±5%.

Specifications subject to change without notice.

#### ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Package Option <sup>1</sup>	
AD7243AN	-40°C to +85°C	±1 LSB	N-16	
AD7243BN	−40°C to +85°C	±1/2 LSB	N-16	
AD7243AR	-40°C to +85°C	±1 LSB	R-16	
AD7243BR	-40°C to +85°C	±1/2 LSB	R-16	
AD7243AQ	-40°C to +85°C	±1 LSB	Q-16	
AD7243BQ	-40°C to +85°C	±1/2 LSB	Q-16	
AD7243SQ <sup>2</sup>	−55°C to +125°C	±1 LSB	Q-16	

<sup>&</sup>lt;sup>2</sup>Temperature Ranges are as follows: A, B Versions: -40°C to +85°C; S Version: -55°C to +125°C.

<sup>&</sup>lt;sup>3</sup>See terminology.

<sup>&</sup>lt;sup>4</sup>Measured with respect to REFIN and includes unipolar/bipolar offset error.

<sup>&</sup>lt;sup>5</sup>Sample tested @ +25°C to ensure compliance.

<sup>&</sup>lt;sup>6</sup>0 to +10 V output range is available only with  $V_{\rm DD} \ge +14.25$  V.

<sup>&</sup>lt;sup>1</sup>N = Plastic DIP; R = SOIC; Q = Cerdip. For outline information see Package Information section.

<sup>&</sup>lt;sup>2</sup>Available to /883B processing only. Contact your local sales office for military data sheet.

# TIMING CHARACTERISTICS $^{1}$ , $^{2}$ ( $^{1}$ V<sub>DD</sub> = +10.8 V to +16.5 V, $^{1}$ V<sub>ss</sub> = 0 V or -10.8 V to -16.5 V, AGND = DGND = 0 V, $^{1}$ R<sub>L</sub> = 2k $\Omega$ , $^{1}$ C<sub>L</sub> = 100 pF. All Specifications $^{1}$ T<sub>min</sub> to $^{1}$ T<sub>max</sub> unless otherwise noted.)

Parameter	Limit at +25°C (All Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (All Versions)	Units	Conditions/Comments
t <sub>1</sub> <sup>3</sup>	200	200	ns min	SCLK Cycle Time
t <sub>2</sub>	50	50	ns min	SYNC to SCLK Falling Edge Setup Time
t <sub>3</sub>	120	190	ns min	SYNC to SCLK Hold Time
t <sub>4</sub>	10	10	ns min	Data Setup Time
t <sub>5</sub>	100	100	ns min	Data Hold Time
t <sub>6</sub>	0	0	ns min	SYNC High to LDAC Low
t <sub>7</sub>	50	50	ns min	LDAC Pulse Width
t <sub>8</sub>	0	0	ns min	LDAC High to SYNC Low
t <sub>9</sub>	75	75	ns min	CLR Pulse Width
t <sub>10</sub> <sup>4</sup>	120	180	ns max	SCLK Falling Edge to SDO Valid

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to AGND, DGND0.3 V to +17 V
$V_{SS}$ to AGND, DGND+0.3 V to -17 V
AGND to DGND $\dots -0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
$V_{OUT}^{1}$ to AGND6 V to $V_{DD}$ + 0.3 V
REFOUT to AGND 0 V to V <sub>DD</sub>
REFIN to AGND $\dots -0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Digital Inputs to DGND $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
SDO to DGND $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Operating Temperature Range
Industrial (A, B Versions)40°C to +85°C
Extended (S Version)
Storage Temperature Range65°C to +150°C

Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 450 mW
Derates above +75°C by

#### NOTES

- <sup>1</sup>The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded. Short circuit current is typically 80 mA.
- \*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any time.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### TERMINOLOGY

#### Bipolar Zero Error

Bipolar Zero Error is the voltage measured at  $V_{\rm OUT}$  when the DAC is configured for bipolar output and loaded with all 0s (2s Complement Coding) or with 1000 0000 0000 (Offset Binary Coding). It is due to a combination of offset errors in the DAC, amplifier and mismatch between the internal gain resistors around the amplifier.

#### Full-Scale Error

Full-Scale Error is a measure of the output error when the amplifier output is at full scale (for the bipolar output range full scale is either positive or negative full scale). It is measured with respect to the reference input voltage and includes the offset errors.

#### Digital-to-Analaog Glitch Impulse

This is the voltage spike that appears at  $V_{\rm OUT}$  when the digital code in the DAC latch changes, before the output settles to its final value. The energy in the glitch is specified in nV secs, and is measured for an all codes change from 0000 0000 0000 to 1111 1111 1111.

#### Digital Feedthrough

This is a measure of the voltage spike that appears on  $V_{\rm OUT}$  as a result of feedthrough from the digital inputs on the AD7243. It is measured with  $\overline{\rm LDAC}$  held high.

 $<sup>^{1}</sup>$ Sample tested at  $+25^{\circ}$ C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  $^{2}$ See Figures 7 & 8.

<sup>&</sup>lt;sup>3</sup>SCLK mark/space ratio range is 40/60 to 60/40.

<sup>&</sup>lt;sup>4</sup>SDO load capacitance is no greater than 50 pF.

## AD7243

#### TERMINOLOGY (CONTINUED)

Relative Accuracy (Linearity)

Relative Accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints of the transfer function. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

#### Single Supply Linearity and Gain Error

The output amplifier on the AD7243 can have true negative offsets even when the part is operated from a single +15 V supply. However, because the negative supply rail ( $V_{SS}$ ) is 0 V, the output cannot actually go negative. Instead, when the output offset voltage is negative, the output voltage sits at 0 V, resulting in the transfer function shown in Figure 1.




Figure 1. Effect of Negative Offset (Single Supply)

This "knee" is an offset effect, not a linearity error, and the transfer function would have followed the dotted line if the output voltage could have gone negative.

Normally, linearity is measured between zero (all 0s input code) and full scale (all 1s input code) after offset and full scale have been adjusted out or allowed for, but this is not possible in single supply operation if the offset is negative, due to the knee in the transfer function. Instead, linearity of the AD7243 in the unipolar mode is measured between full scale and the lowest code which is guaranteed to produce a positive output voltage. This code is calculated from the maximum specification for negative offset. For the A and B versions the linearity is measured between Codes 3 and 4095. For the S grade, linearity is measured between Code 5 and Code 4095.

#### **Differential Nonlinearity**

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB or less over the operating temperature range ensures monotonicity.


#### Unipolar Offset Error

Unipolar Offset Error is the measured output voltage from  $V_{\rm OUT}$  with all zeros loaded into the DAC latch when the DAC is configured for unipolar output. It is due to a combination of the offset errors in the DAC and output amplifier.

#### PIN FUNCTION DESCRIPTION (DIP & SOIC PIN NUMBERS)

Pin	Mnemonic	Description			
1	REFIN	Voltage Reference Input. It is internally buffered before being applied to the DAC. The nominal reference voltage for specified operation of the AD7243 is 5 V.			
2	REFOUT	Voltage Reference Output. The internal 5 V analog reference is provided at this pin. To operate the part using its internal reference, REFOUT should be connected to REFIN.			
3	CLR	Clear, Logic Input. Taking this input low sets $V_{\rm OUT}$ to 0 V in both unipolar ranges and the 2s complement bipolar range and to $-$ REFIN in the offset binary bipolar range.			
4	BIN/COMP	Logic Input. This input selects the data format to be either binary or 2s complement. In both unipolar ranges, natural binary format is selected by connecting this input to a logic "0." In the bipolar configuration, offset binary format is selected with a logic "0" while a logic "1" selects 2s complement format.			
5	SCLK	Serial Clock, Logic Input. Data is clocked into the input register on each falling SCLK edge.			
6	SDIN	Serial Data In, Logic Input. The 16-bit serial data word is applied to this input.			
7	SYNC	Data Synchronization Pulse, Logic Input. Taking this input low initializes the internal logic in readiness for a new data word.			
8	DGND	Digital Ground. Ground reference for all digital circuitry.			
9	LDAC	Load DAC, Logic Input. Updates the DAC output. The DAC output is updated on the falling edge of this signal or alternatively if this line is permanently low, an automatic update mode is selected whereby the DAC is updated on the 16th falling SCLK pulse.			
10	DCEN	Daisy-Chain Enable, Logic Input. Connect this pin high if a daisy-chain interface is being used, otherwise this pin must be connected low.			
11	SDO	Serial Data Out, Logic Output. With DCEN at Logic "1" this output is enabled, and the serial data in the input shift register is clocked out on each falling SCLK edge.			
12	AGND	Analog Ground. Ground reference for all analog circuitry.			
13	$R_{OFS}$	Output Offset Resistor for the amplifier. It is connected to $V_{\rm OUT}$ for the +5 V range, to AGND for the +10 V range and to REFIN for the -5 V to +5 V range.			
14	$V_{OUT}$	Analog Output Voltage. This is the buffer amplifier output voltage. Three different output voltage ranges can be chosen: $0$ to $+5$ V, $0$ to $+10$ V and $-5$ V to $+5$ V.			
15	$V_{ss}$	Negative Power Supply (used for the output amplifier only, may be connected to 0 V for single supply operation or to $-12$ V to $-15$ V for dual supplies).			
16	$V_{DD}$	Positive Power Supply (+12 V to +15 V).			

#### PIN CONFIGURATION DIP and SOIC



### CIRCUIT INFORMATION

#### D/A Section

The AD7243 contains a 12-bit voltage mode D/A converter consisting of highly stable thin film resistors and high speed NMOS single-pole, double-throw switches. The output voltage from the converter has the same polarity as the reference voltage, REFIN, allowing single supply operation.




Figure 2. D/A Simplified Circuit Diagram

#### **Internal Reference**

The AD7243 has an on-chip temperature compensated buried Zener reference which is factory trimmed to 5 V  $\pm$  50 mV. The reference voltage is provided at the REFOUT pin. This reference can be used to provide the reference voltage for the D/A converter (by connecting the REFOUT pin to the REFIN pin.)

The reference voltage can also be used as a reference for other components and is capable of providing up to 500  $\mu A$  to an external load. The maximum recommended capacitance on REFOUT for normal operation is 50 pF. If the reference is required for external use with capacitive loads greater than 50 pF then it should be decoupled to AGND with a 200  $\Omega$  resistor in series with a parallel combination of a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor.




Figure 3. Reference Decoupling Scheme

#### External Reference

In some applications, the user may require a system reference or some other external reference to drive the AD7243. References such as the AD586 provide an ideal external reference source (see Figure 10). The REFIN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converter. The D/A converter is scaled for a 5 V reference and the device is tested with 5 V applied to REFIN. Other reference voltages may be used with degraded performance. Figure 4 shows the typical degradation in linearity vs. REFIN.




Figure 4. Typical Linearity vs. REFIN Voltage

#### Op Amp Section

The output of the voltage mode D/A converter is buffered by a noninverting CMOS amplifier. The  $R_{\rm OFS}$  input allows three output voltage ranges to be selected. The buffer amplifier is capable of developing  $+10~\rm V$  across a  $2~\rm k\Omega$  load to AGND.

The output amplifier can be operated from a single +12 V to +15 V supply by tying  $V_{\rm SS}=0$  V.

The amplifier can also be operated from dual supplies to allow an additional bipolar output range of -5 V to +5 V. Dual supplies are necessary for the bipolar output range but can also be used for the unipolar ranges to give faster settling time to voltages near 0 V, to allow full sink capability of 2.5 mA over the entire output range and to eliminate the effects of negative offsets on the transfer characteristic (outlined previously). A plot of the output sink capability of the amplifier is shown in Figure 5.




Figure 5. Amplifier Sink Current

## AD7243

#### DIGITAL INTERFACE

The AD7243 contains an input serial to parallel shift register and a DAC latch. A simplified diagram of the input loading circuitry is shown in Figure 6. Serial data on the SDIN input is loaded to the input register under control of DCEN,  $\overline{\text{SYNC}}$  and SCLK. When a complete word is held in the shift register, it may then be loaded into the DAC latch under control of  $\overline{\text{LDAC}}$ . Only the data in the DAC latch determines the analog output on the AD7243.

The DCEN (daisy-chain enable) input is used to select either a stand-alone mode or a daisy-chain mode. The loading format is slightly different depending on which mode is selected.

#### Serial Data Loading Format (Stand-Alone Mode)

With DCEN at Logic 0 the stand-alone mode is selected. In this mode a low SYNC input provides the frame synchronization signal which tells the AD7243 that valid serial data on the SDIN input will be available for the next 16 falling edges of SCLK. An internal counter/decoder circuit provides a low gating signal so that only 16 data bits are clocked into the input shift register. After 16 SCLK pulses the internal gating signal goes inactive (high) thus locking out any further clock pulses. Therefore, either a continuous clock or a burst clock source may be used to clock in the data.

The SYNC input should be taken high after the complete 16-bit word is loaded in.

Although 16 bits of data are clocked into the input register, only the latter 12 bits get transferred into the DAC latch. The first 4 bits in the 16 bit stream are don't cares since their value does not affect the DAC latch data. Therefore, the data format is 4 don't cares followed by the 12-bit data word with the LSB as the last bit in the serial stream.

There are two ways in which the DAC latch and hence the analog output may be updated. The status of the  $\overline{\text{LDAC}}$  input is examined after  $\overline{\text{SYNC}}$  is taken low. Depending on its status, one of two update modes is selected.

If  $\overline{\text{LDAC}} = 0$ , then the automatic update mode is selected. In this mode the DAC latch and analog output are updated automatically when the last bit in the serial data stream is clocked in. The update thus takes place on the sixteenth falling SCLK edge.

If  $\overline{\text{LDAC}} = 1$ , then the automatic update is disabled and the DAC latch is updated by taking  $\overline{\text{LDAC}}$  low any time after the 16-bit data transfer is complete. The update now occurs on the falling edge of  $\overline{\text{LDAC}}$ . Note that the  $\overline{\text{LDAC}}$  input must be taken back high again before the next data transfer is initiated.





Figure 6. Simplified Loading Structure



2-376 DIGITAL-TO-ANALOG CONVERTERS

#### Serial Data Loading Format (Daisy-Chain Mode)

By connecting DCEN high the daisy-chain mode is enabled. This mode of operation is designed for multi-DAC systems where several AD7243s may be connected in cascade (see Figure 16). In this mode the internal gating circuitry on SCLK is disabled, and a serial data output facility is enabled. The internal gating signal is permanently active (low) so that the SCLK signal is continuously applied to the input shift register when SYNC is low. The data is clocked into the register on each falling SCLK edge after SYNC going low. If more than 16 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. By connecting this line to the SDIN input on the next AD7243 in the chain, a multi-DAC interface may be constructed. Sixteen SCLK pulses are required for each DAC in the system. Therefore, the total number of clock cycles must equal 16N where N is the total number of devices in the chain. When the serial transfer to all devices is complete, SYNC should be taken high. This prevents any further data being clocked into the input register.

A continuous SCLK source may be used if it can be arranged that  $\overline{\text{SYNC}}$  is held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles may be used and  $\overline{\text{SYNC}}$  taken high some time later.

When the transfer to all input registers is complete, a common  $\overline{\text{LDAC}}$  signal updates all DAC latches with the lower 12 bits of data in each input register. All analog outputs are therefore updated simultaneously on the falling edge of  $\overline{\text{LDAC}}$ .

#### Clear Function (CLR)

The clear function bypasses the input shift register and loads the DAC Latch with all 0s. It is activated by taking  $\overline{CLR}$  low. In all ranges except the Offset Binary bipolar range (-5 V to +5 V) the output voltage is reset to 0 V. In the offset binary bipolar range the output is set to -REFIN. The clear function is especially useful at power-up as it enables the output to be reset to a known state.




Figure 8. Timing Diagram (Daisy-Chain Mode)

## AD7243

#### **APPLYING THE AD7243**


#### Power Supply Decoupling:

To achieve optimum performance when using the AD7243, the  $V_{\rm DD}$  and  $V_{\rm SS}$  lines should each be decoupled to DGND using 0.1  $\mu F$  capacitors. In noisy environments it is recommended that 10  $\mu F$  capacitors be connected in parallel with the  $0.1 \mu F$  capacitors.

The internal scaling resistors provided on the AD7243 allow several output voltage ranges. The part can produce unipolar output ranges of 0 V to  $\pm$ 5 V or 0 V to  $\pm$ 10 V and a bipolar output range of  $\pm$ 5 V. Connections for the various ranges are outlined below.

#### Unipolar (0 V to +10 V) Configuration

The first of the configurations provides an output voltage range of 0 V to +10 V. This is achieved by connecting the output offset resistor  $R_{\rm OFS}$  (Pin 13) to AGND. Natural Binary data format is selected by connecting  $\overline{\rm BIN}/{\rm COMP}$  (Pin 4) to DGND. In this configuration, the AD7243 can be operated using either single or dual supplies. Note that the  $\rm V_{DD}$  supply must be  $\geq +14.25$  V for this range in order to maintain sufficient amplifier headroom. Dual supplies may be used to improve settling time and give increased current sink capability for the amplifier. Figure 9 shows the connection diagram for unipolar operation of the AD7243. Table I shows the digital code vs. analog output for this configuration.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 9. Unipolar (0 to +10 V) Configuration

Input Data Word MSB	LSB	Analog Output, VOLIT
		0 1 001
XXXX 1111 1111	1111	+2REFIN · (4095/4096)
XXXX 1000 0000	0001	+2REFIN · (2049/4096)
XXXX 1000 0000	0000	$+2REFIN \cdot (2048/4096) = +REFIN$
XXXX 0111 1111	1111	+2REFIN · (2047/4096)
XXXX 0000 0000	0001	+2REFIN · (1/4096)
XXXX 0000 0000	0000	0 V

X = Don't Care.

Note: 1 LSB = 2REFIN/4096.

Table I. Unipolar Code Table (0 to +10 V Range)

#### Unipolar (0 V to +5 V) Configuration

The 0 V to +5 V output voltage range is achieved by connecting  $R_{\rm OFS}$  to  $V_{\rm OUT}$ . Once again, the AD7243 can be operated using either single or dual supplies. The table for output voltage vs. digital code is as in Table I, with 2REFIN replaced by REFIN. Note, for this range, 1 LSB = REFIN  $\cdot$  (2<sup>-12</sup>) = (REFIN/4096).

#### Bipolar (±5 V) Configuration

The bipolar configuration for the AD7243, which gives an output range of -5 V to +5 V, is achieved by connecting  $R_{\rm OFS}$  to REFIN. The AD7243 must be operated from dual supplies to achieve this output voltage range. Either offset binary or 2s complement data format may be selected. Figure 10 shows the connection diagram for bipolar operation. An AD586 provides the reference voltage for the DAC but this could be provided by the on-chip reference by connecting REFOUT to REFIN.




Figure 10. Bipolar Configuration with External Reference

#### Bipolar Operation (2s Complement Data Format)

The AD7243 is configured for 2s complement data format by connecting BIN/COMP (Pin 4) high. The analog output vs. digital code is shown in Table II.

Input Data V	Word	
MSI	B LSB	Analog Output, V <sub>OUT</sub>
XXXX 0111	1111 1111	+REFIN · (2047/2048)
XXXX 0000	0000 0001	+REFIN · (1/2048)
XXXX 0000	0000 0000	0 V
XXXX 1111	1111 1111	-REFIN · (1/2048)
XXXX 1000	0000 0001	-REFIN · (2047/2048)
XXXX 1000	0000 0000	$-REFIN \cdot (2048/2048) = -REFIN$

X = Don't Care.

Note: 1 LSB = REFIN/2048.

Table II. 2s Complement Bipolar Code Table

#### Bipolar Operation (Offset Binary Data Format)

The AD7243 is configured for Offset Binary data format by connecting BIN/COMP (Pin 4) low. The analog output vs. digital code may be obtained by inverting the MSB in Table II.

#### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD7243 is via a serial bus which uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a three-wire interface consisting of a clock signal, a data signal and a synchronization signal. The AD7243 requires a 16-bit data word with data valid on the falling edge of SCLK. For all the interfaces, the DAC update may be done automatically when all the data is clocked in or it may be done under control of LDAC.

Figures 11 to 16 show the AD7243 configured for interfacing to a number of popular DSP processors and microcontrollers.

#### AD7243-ADSP-2101/ADSP-2102 Interface

Figure 11 shows a serial interface between the AD7243 and the ADSP-2101/ ADSP-2102 DSP processor. The ADSP-2101/ ADSP-2102 contains two serial ports, and either port may be used in the interface. The data transfer is initiated by TFS going low. Data from the ADSP-2101/ADSP-2102 is clocked into the AD7243 on the falling edge of SCLK. When the data transfer is complete, TFS is taken high. In the interface shown the DAC is updated using an external timer which generates an LDAC pulse. This could also be done using a control or decoded address line from the processor. Alternatively, the LDAC input could be hard wired low and in this case the update takes place automatically on the sixteenth falling edge of SCLK.




Figure 11. AD7243-ADSP-2101/ADSP-2102

#### AD7243-DSP56000 Interface

A serial interface between the AD7243 and the DSP56000 is shown in Figure 12. The DSP56000 is configured for Normal Mode Asynchronous operation with Gated Clock. It is also set up for a 16-bit word with SCK and SC2 as outputs and the FSL control bit set to a "0." SCK is internally generated on the DSP56000 and applied to the AD7243 SCLK input. Data from the DSP56000 is valid on the falling edge of SCK. The SC2 output provides the framing pulse for valid data. This line must be inverted before being applied to the SYNC input of the AD7243.

The LDAC input of the AD7243 is connected to DGND so the update of the DAC latch takes place automatically on the sixteenth falling edge of SCLK. An external timer could also be used as in the previous interface if an external update is required.





Figure 12. AD7243-DSP56000 Interface

#### AD7243-TMS32020 Interface

Figure 13 shows a serial interface between the AD7243 and the TMS32020 DSP processor. In this interface, the CLKX and FSX signals for the TMS32020 should be generated using external clock/timer circuitry. The FSX pin of the TMS32020 must be configured as an input. Data from the TMS32020 is valid on the falling edge of CLKX.

The clock/timer circuitry generates the  $\overline{LDAC}$  signal for the AD7243 to synchronize the update of the output with the serial transmission. Alternatively, the automatic update mode may be selected by connecting  $\overline{LDAC}$  to DGND.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 13. AD7243-TMS32020 Interface

## AD7243

#### AD7243-87C51 Interface

A serial interface between the AD7243 and the 87C51 microcontroller is shown in Figure 14. TXD of the 87C51 drives SCLK of the AD7243, while RXD drives the serial data line of the part. The SYNC signal is derived from the port line P3.3

The 87C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the don't care bits are the first to be transmitted to the AD7243 and the last bit to be sent is the LSB of the word to be loaded to the AD7243. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 87C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7243, P3.3 is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7243. When the second serial transfer is complete, the P3.3 line is taken high.

Figure 14 shows the  $\overline{\text{LDAC}}$  input of the AD7243 hard wired low. As a result, the DAC latch and the analog output will be updated on the sixteenth falling edge of TXD after the  $\overline{\text{SYNC}}$  signal for the DAC has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{\text{LDAC}}$  input is driven from a timer, can be used.




Figure 14. AD7243-87C51 Interface

#### AD7243-68HC11 Interface

Figure 15 shows a serial interface between the AD7243 and the 68HC11 microcontroller. SCK of the 68HC11 drives SCLK of the AD7243 while the MOSI output drives the serial data line of the AD7243. The SYNC signal is derived from a port line (PC7 shown).

For correct operation of this interface, the 68HC11 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC7 is taken low. When the 68HC11 is configured like this, data on MOSI is valid on the falling edge of SCK. The 68HC11 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7243, PC7 is left low after the first eight bits are transferred and a second byte of data is then transferred serially to the AD7243. When the second serial transfer is complete, the PC7 line is taken high.

Figure 15 shows the  $\overline{LDAC}$  input of the AD7243 hardwired low. As a result, the DAC latch and the analog output of the DAC will be updated on the sixteenth falling edge of SCK after the respective  $\overline{SYNC}$  signal has gone low. Alternatively, the scheme used in previous interfaces, whereby the  $\overline{LDAC}$  input is driven from a timer, can be used.




Figure 15. AD7243-68HC11 Interface

#### Multiple DAC Daisy-Chain Interface

A multi-DAC serial interface is shown in Figure 16. This scheme may be used with all of the interfaces previously discussed if more than one DAC is required in a system. To enable the facility the DCEN pin must be connected high on all devices, including the last device in the chain.




Figure 16. AD7243 Daisy-Chain Configuration

Common clock, data, and synchronization signals are applied to all DACs in the chain. The loading sequence starts by taking \$\overline{SYNC}\$ low. The data is then clocked into the input registers on the falling edge of SCLK. Sixteen clock pulses are required for each DAC in the chain. The data ripples through the input registers with the first 16-bit word filling the last register in the chain after 16N clock pulses where N= the total number of DACs in the chain.

When valid data has been loaded into all the registers, the  $\overline{SYNC}$  input should be taken high and a common  $\overline{LDAC}$  pulse used to update all the DACs simultaneously.

#### APPLICATIONS

#### OPTO-ISOLATED INTERFACE

In many process control type applications it is necessary to provide an isolation barrier between the controller and the unit being controlled. Opto-isolators can provide voltage isolation in excess of 3 kV. The serial loading structure of the AD7243 makes it ideal for opto-isolated interfaces as the number of interface lines is kept to a minimum.

Figure 17 shows a 4-channel isolated interface using the AD7243. The DCEN pin must be connected high to enable the daisy-chain facility. Four channels with 12-bit resolution are provided in the circuit shown, but this may be expanded to accommodate any number of DAC channels without any extra isolation circuitry.

The sequence of events to program the output channels is as follows.

- 1. Take the SYNC line low.
- 2. Transmit the data as four 16-bit words. A total of 64 clock pulses is required to clock the data through the chain.
- 3. Take the SYNC line high.
- Pulse the LDAC line low. This updates all output channels simultaneously on the falling edge of LDAC.

To reduce the number of opto-couplers, the  $\overline{LDAC}$  line could be driven from a one shot which is triggered by the rising edge on the  $\overline{SYNC}$  line. A low level pulse of 50 ns duration or greater is all that is required to update the outputs.




Figure 17. Four-Channel Opto-Isolated Interface



# LC<sup>2</sup>MOS 12-Bit DACPORTS

# AD7245/AD7248

### **FEATURES**

12-Bit CMOS DAC with Output Amplifier and Reference

Parallel Loading Structure: AD7245
(8+4) Loading Structure: AD7248
Single or Dual Supply Operation
Fast Digital Interface (80ns WR Pulse)
Low Power (65mW typ)
0.3", Skinny, 20- and 24-Pin DIP
20- and 28-Terminal Surface Mount Packages

20- and 28-Terminal Surface Mount Packages
NOTE: AD7245A/AD7248A IS RECOMMENDED FOR
NEW DESIGNS

### **GENERAL DESCRIPTION**


The AD7245/AD7248 is a complete 12-bit, voltage-output, digital-to-analog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.

The part features double-buffered interface logic with a 12-bit input latch and 12-bit DAC latch. The data held in the DAC latch determines the analog output of the converter. The AD7245 accepts 12-bit parallel data which is latched into the input latch on the rising edge of  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$ . The AD7248 has an 8-bit-wide data bus, and data is loaded to the input latch in two write operations, an 8-bit LSB load and a 4-bit MSB load. The input data must be right justified. For both parts, an asynchronous  $\overline{\text{LDAC}}$  signal transfers data from the input latch to the DAC latch. The AD7245 also has a  $\overline{\text{CLR}}$  signal on the DAC latch which allows features such as power-on reset to be implemented. All logic inputs are level triggered and are TTL and CMOS (5V) level compatible, while the control logic is speed compatible with most microprocessors.

The on-chip 5V buried Zener diode provides a low-noise, temperature compensated reference for the DAC. The gain setting resistors allow a number of ranges at the output: 0 to +5V, 0 to +10V when using single supply and 0 to +5V, -5V to +5V when operated in dual supplies. The output amplifier is capable of developing +10V across a  $2k\Omega$  load to GND.

The AD7245/AD7248 is fabricated in an all ion-implanted, high-speed linear, compatible CMOS (LC<sup>2</sup>MOS) process. The AD7245 is packaged in a small, 0.3"-wide, 24-pin DIP and 28-terminal surface mount packages. The AD7248 is available in a 0.3"-wide, 20-pin DIP and 20-terminal surface mount packages.

#### FUNCTIONAL BLOCK DIAGRAMS



### PRODUCT HIGHLIGHTS

1. Complete 12-Bit DACPORT<sup>TM</sup>

The AD7245/AD7248 is a complete, voltage output, 12-bit DAC on one chip. This single-chip design of the DAC reference and output amplifier is inherently more reliable than multichip designs.

### 2. Microprocessor Compatibility

The parallel loading structure of the AD7245 allows connection to microprocessors with a 16-bit-wide data bus. The AD7248 is aimed at microprocessors which have an 8-bit-wide data bus structure. The high-speed logic of both parts allows direct interfacing to most modern microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7245/AD7248 in multiple DAC systems.



# LC<sup>2</sup>MOS 12-Bit DACPORTs

# AD7245A/AD7248A

FEATURES
12-Bit CMOS DAC with Output Amplifier and Reference

Improved AD7245/AD7248:

12 V to 15 V Operation ±1/2 LSB Linearity Grade

Faster Interface—40 ns typ Data Setup Time Extended Plastic Temperature Range ( $-40^{\circ}$ C to  $+85^{\circ}$ C)

Single or Dual Supply Operation

Low Power-65 mW typ in Single Supply Parallel Loading Structure: AD7245A (8+4) Loading Structure: AD7248A

### GENERAL DESCRIPTION

The AD7245A/AD7248A is an enhanced version of the industry standard AD7245/AD7248. Improvements include operation from 12 V to 15 V supplies, a  $\pm 1/2$  LSB linearity grade, faster interface times and better full scale and reference variations with  $\rm V_{DD}$ . Additional features include extended temperature range operation for commercial and industrial grades.


The AD7245A/AD7248A is a complete, 12-bit, voltage output, digital-to-analog converter with output amplifier and Zener voltage reference on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.

Both parts are microprocessor compatible, with high speed data latches and double-buffered interface logic. The AD7245A accepts 12-bit parallel data which is loaded into the input latch on the rising edge of  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$ . The AD7248A has an 8-bit wide data bus with data loaded to the input latch in two write operations. For both parts, an asynchronous  $\overline{\text{LDAC}}$  signal transfers data from the input latch to the DAC latch and updates the analog output. The AD7245A also has a  $\overline{\text{CLR}}$  signal on the DAC latch which allows features such as power-on reset to be implemented.


The on-chip 5 V buried Zener diode provides a low noise, temperature compensated reference for the DAC. For single supply operation, two output ranges of 0 to +5 V and 0 to +10 V are available, while these two ranges plus an additional  $\pm5$  V range are available with dual supplies. The output amplifiers are capable of developing +10 V across a 2 k $\Omega$  load to GND.

The AD7245A/AD7248A is fabricated in linear compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. The AD7245A is available in a small, 0.3" wide, 24-pin DIP and SOIC and in 28-terminal surface mount packages. The AD7248A is packaged in a small, 0.3" wide, 20-pin DIP and SOIC and in 20-terminal surface mount packages.

### AD7245A FUNCTIONAL BLOCK DIAGRAM



### AD7248A FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- The AD7245A/AD7248A is a 12-bit DACPORT™ on a single chip. This single chip design and small package size offer considerable space saving and increased reliability over multichip designs.
- The improved interface times on the part allows easy, direct interfacing to most modern microprocessors.
- 3. The AD7245A/AD7248A features a wide power supply range allowing operation from 12 V supplies.

 $\begin{array}{l} \textbf{AD7245A/AD7248A} - \textbf{SPECIFICATIONS} \ (\textbf{V}_{DD} = +12 \ \textbf{V} \ \text{to} \ +15 \ \textbf{V}, \ \textbf{V}_{SS} = 0 \ \textbf{V} \ \text{or} \ -12 \ \textbf{V} \ \text{to} \ -15 \ \textbf{V}^1, \\ \textbf{AGND} = \textbf{DGND} = 0 \ \textbf{V}, \ \textbf{R}_L = 2 \ \textbf{k} \Omega, \ \textbf{C}_L = 100 \ \text{pF}. \ \text{All specifications} \ \textbf{T}_{min} \ \text{to} \ \textbf{T}_{max} \ \text{unless otherwise noted.} ) \\ \end{array}$ 

	A <sup>2</sup>	B <sup>2</sup>	S <sup>2</sup>	** **	T . 0 . 11. 10
Parameter	Version	Version	Version	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution	12	12	12	Bits	
Relative Accuracy <sup>3</sup>	±1	±1/2	±1	LSB max	•
Differential Nonlinearity <sup>3</sup>	±1	±1	±1	LSB max	Guaranteed Monotonic
Unipolar Offset Error at +25°C <sup>3</sup>	±3	±3	±3	LSB max	$V_{SS} = 0 \text{ V or } -12 \text{ V to } -15 \text{ V}^4$
$T_{\min}$ to $T_{\max}$	±5	±5	±5	LSB max	Typical Tempco is ±3 ppm of FSR <sup>5</sup> /°C.
Bipolar Zero Error <sup>3</sup>	±3	±3	±3	LSB max	$R_{OFS}$ connected to REF OUT; $V_{SS} = -12 \text{ V}$ to $-15 \text{ V}$
	±5	±5	±5	LSB max	Typical Tempco is ±3 ppm of FSR <sup>5</sup> /°C.
T <sub>min</sub> to T <sub>max</sub> DAC Gain Error <sup>3, 6</sup>	±2	±2	±2	LSB max	
Full-Scale Output Voltage Error <sup>7</sup> @ +25°C	±0.2	±0.2	±0.2	% of FSR max	$V_{DD} = +15 \text{ V}$
ΔFull Scale/ΔV <sub>DD</sub>	±0.06	±0.06	±0.06	% of FSR/V max	$V_{DD} = +12 \text{ V to } +15 \text{ V}^4$
ΔFull Scale/ΔV <sub>SS</sub>	±0.01	±0.01	±0.01	% of FSR/V max	$V_{SS} = -12 \text{ V to } -15 \text{ V}^4$
Full-Scale Temperature Coefficient <sup>8</sup>	±30	±30	±40	ppm of FSR/°C max	$V_{DD} = +15 \text{ V}$
	-30	-50	- 10	ppin or r ore emax	T DB T 13 T
REFERENCE OUTPUT					
REF OUT @ +25℃	4.99/5.01	4.99/5.01	4.99/5.01	V min/V max	$V_{DD} = +15 \text{ V}$
$\Delta$ REF OUT/ $\Delta$ V <sub>DD</sub>	2	2	2	mV/V max	$V_{DD} = +12 \text{ V to } +15 \text{ V}^4$
Reference Temperature Coefficient	±25	±25	±35	ppm/°C typ	
Reference Load Change	1	l	1	-	
$(\Delta REF OUT vs. \Delta I)$	-1	-1	-1	mV max	Reference Load Current Change (0-100 μA)
DIGITAL INPUTS		<del> </del>			
Input High Voltage, VINH	2.4	2.4	2.4	V min	
Input Low Voltage, V <sub>INI</sub>	0.8	0.8	0.8	V max	
Input Current, I <sub>IN</sub>	±10	±10	±10	μA max	$V_{IN} = 0 \text{ V to } V_{DD}$
Input Capacitance	8	8	8	pF max	IN O LEG ADD
	-	<del> </del>	-	F	
ANALOG OUTPUTS	15/20	15/20	15/20	10 : 10	
Output Range Resistors	15/30	15/30	15/30	kΩ min/kΩ max	
Output Voltage Ranges <sup>10</sup>	+5, +10	+5, +10	+5, +10	V	$V_{SS} = 0 \text{ V}$ ; Pin Strappable
Output Voltage Ranges <sup>10</sup>	+5, +10,				$V_{SS} = -12 \text{ V to } -15 \text{ V;}^4 \text{ Pin Strappable}$
	±5	±5	±5	V	
DC Output Impedance	0.5	0.5	0.5	Ω typ	
AC CHARACTERISTICS9					
Voltage Output Settling Time					Settling Time to Within ±1/2 LSB of Final Value
Positive Full-Scale Change	10	10	10	μs max	DAC Latch All 0s to All 1s
Negative Full-Scale Change	10	10	10	μs max	DAC Latch All 1s to All 0s; $V_{SS} = -12 \text{ V to } -15 \text{ V}^4$
Digital Feedthrough <sup>3</sup>	10	10	10	nV-s typ	2110 23110111111111111111111111111111111
Digital-to-Analog Glitch Impulse	30	30	30	nV-s typ	
					<u> </u>
POWER REQUIREMENTS	10.0/		1.11.4/	37i/	F. C. G. D. C. J. D. C. J. C. J.
$V_{DD}$	+10.8/	+11.4/	+11.4/	V min/	For Specified Performance Unless Otherwise Stated
**	+16.5	+15.75	+15.75	V max	
$V_{SS}$	-10.8/	-11.4/	-11.4/	V min/	For Specified Performance Unless Otherwise Stated
	-16.5	-15.75	-15.75	V max	
$I_{DD}$	12	12	12	mA max	Output Unloaded; Typically 5 mA
I <sub>SS</sub> (Dual Supplies)	3	3	5	mA max	Output Unloaded; Typically 2 mA

### NOTES

<sup>&</sup>lt;sup>1</sup>Power supply tolerance is ±10% for A Version and ±5% for B and S Versions.

<sup>&</sup>lt;sup>2</sup>Temperature ranges are as follows: A/B Versions; -40°C to +85°C; S Version; -55°C to +125°C.

<sup>&</sup>lt;sup>3</sup>See Terminology.

<sup>&</sup>lt;sup>4</sup>With appropriate power supply tolerances.

<sup>&</sup>lt;sup>5</sup>FSR means Full-Scale Range and is 5 V for the 0 to +5 V output range and 10 V for both the 0 to +10 V and ±5 V output ranges.

<sup>&</sup>lt;sup>6</sup>This error is calculated with respect to the reference voltage and is measured after the offset error has been allowed for.

<sup>&</sup>lt;sup>7</sup>This error is calculated with respect to an ideal 4.9988 V on the 0 to +5 V and ±5 V ranges; it is calculated with respect to an ideal 9.9976 V on the

<sup>0</sup> to +10 V range. It includes the effects of internal voltage reference, gain and offset errors.

<sup>&</sup>lt;sup>8</sup>Full-Scale TC =  $\Delta$ FS/ $\Delta$ T, where  $\Delta$ FS is the full-scale change from  $T_A = +25$ °C to  $T_{min}$  or  $T_{max}$ .

<sup>&</sup>lt;sup>9</sup>Sample tested at +25°C to ensure compliance.

 $<sup>^{10}</sup>$ 0 to +10 V output range is available only when  $V_{\rm DD} \ge +14.25$  V.

Specifications subject to change without notice.

SWITCHING CHARACTERISTICS<sup>1</sup> ( $V_{00} = +12 \text{ V to } +15 \text{ V;}^2 \text{ V}_{SS} = 0 \text{ V or } -12 \text{ V to } -15 \text{ V;}^2 \text{ See Figures 5 and 7.}$ )

Parameter	A, B Versions	S Version	Units	Conditions
t <sub>1</sub>				
@ +25°C	55	55	ns typ	Chip Select Pulse Width
$T_{min}$ to $T_{max}$	80	100	ns min	
t <sub>2</sub>				
@ +25°C	40	40	ns typ	Write Pulse Width
$T_{min}$ to $T_{max}$	80	100	ns min	
t <sub>3</sub>				
@ +25℃	0	0	ns min	Chip Select to Write Setup Time
$T_{min}$ to $T_{max}$	0	0	ns min	
t <sub>4</sub>				
@ +25°C	0	0	ns min	Chip Select to Write Hold Time
$T_{\min}$ to $T_{\max}$	0	0	ns min	
t <sub>5</sub>				
@ +25℃	40	40	ns typ	Data Valid to Write Setup Time
$T_{min}$ to $T_{max}$	80	80	ns min	
t <sub>6</sub>				
@ +25℃	10	10	ns min	Data Valid to Write Hold Time
$T_{min}$ to $T_{max}$	10	10	ns min	
t <sub>7</sub>				
@ +25°C	40	40	ns typ	Load DAC Pulse Width
$T_{min}$ to $T_{max}$	80	100	ns min	
t <sub>8</sub>				
@ +25°C	40	40	ns typ	Clear Pulse Width
$T_{min}$ to $T_{max}$	80	100	ns min	

### NOTE

<sup>1</sup>Sample tested at +25°C to ensure compliance.

<sup>2</sup>Power supply tolerance is ±10% for A Version and ±5% for B and S Versions.

### ABSOLUTE MAXIMUM RATINGS\*

$V_{\mathbf{DD}}$ to AGND
$V_{\mathbf{DD}}$ to DGND
$V_{\mathbf{DD}}$ to $V_{SS}$
AGND to DGND
Digital Input Voltage to DGND $\dots -0.3 \text{ V}, \text{V}_{\text{DD}} +0.3 \text{ V}$
$V_{OUT}$ to AGND <sup>1</sup>
$V_{OUT}$ to $V_{SS}^{-1}$
$V_{OUT}$ to $V_{DD}^{-1}$
REF OUT <sup>1</sup> to AGND 0 V, $V_{DD}$
Power Dissipation (Any Package) to +75°C 450 mW
Derates above +75°C by 6 mW/°C

### Operating Temperature

operating reinperature	
Commercial (A, B Versions)40°C to	+85°C
Extended (S Version)55°C to +	-125°C
Storage Temperature65°C to +	-150°C
Lead Temperature (Soldering, 10 secs)	-300°C

### NOTE

 $^1\mathrm{The}$  output may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.  $V_{\mathrm{OUT}}$  short circuit current is typically 80 mA.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



### **AD7245A ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Relative Accuracy	Package Option <sup>2</sup>
AD7245AAN	-40°C to +85°C	±1 LSB max	N-24
AD7245ABN	-40°C to +85°C	±1/2 LSB max	N-24
AD7245AAQ	-40°C to +85°C	±1 LSB max	Q-24
AD7245ASQ <sup>3</sup>	-55°C to +125°C	±1 LSB max	Q-24
AD7245AAP	-40°C to +85°C	±1 LSB max	P-28A
AD7245AAR	-40°C to +85°C	±1 LSB max	R-24
AD7245ABR	-40°C to +85°C	±1/2 LSB max	R-24
AD7245ASE <sup>3</sup>	-55°C to +125°C	±1 LSB max	E-28A

#### NOTES

### AD7248A ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Relative Accuracy	Package Option <sup>2</sup>
AD7248AAN	-40°C to +85°C	±1 LSB max	N-20
AD7248ABN	-40°C to +85°C	±1/2 LSB max	N-20
AD7248AAQ	-40°C to +85°C	±1 LSB max	Q-20
AD7248ASQ <sup>3</sup>	-55°C to +125°C	±1 LSB max	Q-20
AD7248AAP	-40°C to +85°C	±1 LSB max	P-20A
AD7248AAR	-40°C to +85°C	±1 LSB max	R-20
AD7248ABR	-40°C to +85°C	±1/2 LSB max	R-20

### NOTES

### TERMINOLOGY

### RELATIVE ACCURACY

Relative Accuracy, or end-point nonlinearity, is a measure of the actual deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after allowing for zero and full scale and is normally expressed in LSBs or as a percentage of full-scale reading.

### DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB max over the operating temperature range ensures monotonicity.

### DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse injected from the digital inputs to the analog output when the inputs change state. It is measured with  $\overline{\text{LDAC}}$  high and is specified in nV-s.

#### DAC GAIN ERROR

DAC Gain Error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been allowed for. It is, therefore defined as:

Measured Value-Offset-Ideal Value

where the ideal value is calculated relative to the actual reference

#### UNIPOLAR OFFSET ERROR


Unipolar Offset Error is a combination of the offset errors of the voltage mode DAC and the output amplifier and is measured when the part is configured for unipolar outputs. It is present or all codes and is measured with all 0s in the DAC register.

#### BIPOLAR ZERO OFFSET ERROR

Bipolar Zero Offset Error is measured when the part is configured for bipolar output and is a combination of errors from the DAC and output amplifier. It is present for all codes and is measured with a code of 2048 (decimal) in the DAC register.

### SINGLE SUPPLY LINEARITY AND GAIN ERROR

The output amplifier of the AD7245A/AD7248A can have a true negative offset even when the part is operated from a single positive power supply. However, because the lower supply rail to the part is 0 V, the output voltage cannot actually go negative. Instead the output voltage sits on the lower rail and this results in the transfer function shown across. This is an offset effect and the transfer function would have followed the dotted line if the output voltage could have gone negative. Normally, linearity is measured after offset and full scale have been adjusted or allowed for. On the AD7245A/AD7248A the negative offset is allowed for by calculating the linearity from the code which the amplifier comes off the lower rail. This code is given by the negative offset specification. For example, the single supply linearity specification applies between Code 3 and Code 4095 for the 25°C specification and between Code 5 and Code 4095 over the  $T_{\min}$  to  $T_{\max}$  temperature range. Since gain error is also measured after offset has been allowed for, it is calculated between the same codes as the linearity error. Bipolar linearity and gain error are measured between Code 0 and Code 4095.



To order MIL-STD-883, Class B, processed parts, add /883B to part number. Contact our local sales office for military data sheet and availability.

E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

<sup>&</sup>lt;sup>2</sup>This grade will be available to /883B processing only.

<sup>&#</sup>x27;To order MIL-STD-883, Class B, processed parts, add /883B to part number. Contact our local sales office for military data sheet and availability.


<sup>2</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

<sup>&</sup>lt;sup>2</sup>This grade will be available to /883B processing only.

# AD7245A PIN FUNCTION DESCRIPTION (DIP PIN NUMBERS)

Pin	Mnemonic	Description	Pin	Mnemonic	Description
1	V <sub>ss</sub>	Negative Supply Voltage (0 V for single supply operation).	19	WR	Write Input (Active LOW). This is used in conjunction with $\overline{CS}$ to write data into the
2	$R_{OFS}$	Bipolar Offset Resistor. This provides access to the on-chip application resistors and allows different output voltage ranges.	20	LDAC	input latch of the AD7245A.  Load DAC Input (Active LOW). This is an asynchronous input which when active
3	REF OUT	Reference Output. The on-chip reference is provided at this pin and is used when			transfers data from the input latch to the DAC latch.
		configuring the part for bipolar outputs.	21	CLR	Clear Input (Active LOW). When this input
4	AGND	Analog Ground.			is active the contents of the DAC latch are reset to all 0s.
5	DB11	Data Bit 11. Most Significant Bit (MSB).	22	V	
6-11	DB10-DB5	Data Bit 10 to Data Bit 5.	Di	$V_{DD}$	Positive Supply Voltage.
12	DGND	Digital Ground.	23	$R_{FB}$	Feedback Resistor. This allows access to the amplifier's feedback loop.
13-16	DB4-DB1	Data Bit 4 to Data Bit 1.	24	$V_{OUT}$	Output Voltage. Three different output
17	DB0	Data Bit 0. Least Significant Bit (LSB).		001	voltage ranges can be chosen: 0 to +5 V,
18	CS	Chip Select Input (Active LOW). The device is selected when this input is active.			0 to +10 V or -5 V to +5 V.


### **AD7245A PIN CONFIGURATIONS**




# AD7248A PIN FUNCTION DESCRIPTION (ANY PACKAGE)

Pin	Mnemonic	Description	Pin	Mnemonic	Description	
1	V <sub>ss</sub>	Negative Supply Voltage (0 V for single supply operation).		CSMSB	Chip Select Input for MS Nibble. (Active LOW). This selects the upper 4 bits of the	
2	R <sub>OFS</sub>	Bipolar Offset Resistor. This provides access to the on-chip application resistors and allows different output voltage ranges.	15	CSLSB	input latch. Input data is right justified. Chip Select Input for LS byte. (Active LOW). This selects the lower 8 bits of the	
3	REF OUT	Reference Output. The on-chip reference is provided at this pin and is used when configuring the part for bipolar outputs.	16	$\overline{WR}$	input latch.  Write Input This is used in conjunction with CSMSB and CSLSB to load data into	
4	AGND	Analog Ground.			the input latch of the AD7248A.	
5	DB7	Data Bit 7.	17	LDAC	Load DAC Input (Active LOW). This is	
6	DB6	Data Bit 6.			an asynchronous input which when active transfers data from the input latch to the	
7	DB5	Data Bit 5.			DAC latch.	
8	DB4	Data Bit 4.	18	$V_{DD}$	Positive Supply Voltage.	
9	DB3	Data Bit 3/Data Bit 11 (MSB).	19	$R_{FB}$	Feedback Resistor. This allows access to	
10	DGND	Digital Ground.			the amplifier's feedback loop.	
11	DB2	Data Bit 2/Data Bit 10.	20	$V_{OUT}$	Output Voltage. Three different output	
12	DB1	Data Bit 1/Data Bit 9.			voltage ranges can be chosen: 0 to $+5$ V, 0 to $+10$ V or $-5$ V to $+5$ V.	
13	DB0	Data Bit 0 (LSB)/Data Bit 8.	-			


### **AD7248A PIN CONFIGURATIONS**



### Typical Performance – AD7245A/AD7248A




Power Supply Current vs. Temperature




\*REFERENCE DECOUPLING COMPONENTS AS PER FIGURE 8


Noise Spectral Density vs. Frequency




Positive-Going Settling Time  $(V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V})$ 



Reference Voltage vs. Temperature



Power Supply Rejection Ration vs. Frequency



Negative Going Settling Time  $(V_{DD} = +15 V, V_{SS} = -15 V)$ 

### CIRCUIT INFORMATION

### D/A SECTION

The AD7245A/AD7248A contains a 12-bit voltage mode digital-to-analog converter. The output voltage from the converter has the same positive polarity as the reference voltage allowing single supply operation. The reference voltage for the DAC is provided by an on-chip buried Zener diode.

The DAC consists of a highly stable, thin-film, R-2R ladder and twelve high-speed NMOS single-pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.




Figure 1. D/A Simplified Circuit Diagram

The input impedance of the DAC is code dependent and can vary from 8 k $\Omega$  to infinity. The input capacitance also varies with code, typically from 50 pF to 200 pF.

### OP AMP SECTION

The output of the voltage mode D/A converter is buffered by a noninverting CMOS amplifier. The user has access to two gain setting resistors which can be connected to allow different output voltage ranges (discussed later). The buffer amplifier is capable of developing up to 10 V across a  $2 \text{ k}\Omega$  load to GND.

The output amplifier can be operated from a single positive power supply by tying  $V_{SS} = AGND = 0$  V. The amplifier can also be operated from dual supplies to allow a bipolar output range of -5 V to +5 V. The advantages of having dual supplies for the unipolar output ranges are faster settling time to voltages near 0 V, full sink capability of 2.5 mA maintained over the entire output range and elimination of the effects of negative offset on the transfer characteristic (outlined previously). Figure 2 shows the sink capability of the amplifier for single supply operation.




Figure 2. Typical Single Supply Sink Current vs. Output Voltage

The small signal (200 mV p–p) bandwidth of the output buffer amplifier is typically 1 MHz. The output noise from the amplifier is low with a figure of 25 nV/ $\sqrt{\rm Hz}$  at a frequency of 1 kHz. The broadband noise from the amplifier has a typical peak–to–peak figure of 150  $\mu V$  for a 1 MHz output bandwidth. There is no significant difference in the output noise between single and dual supply operation.

### **VOLTAGE REFERENCE**

The AD7245A/AD7248A contains an internal low noise buried Zener diode reference which is trimmed for absolute accuracy and temperature coefficient. The reference is internally connected to the DAC. Since the DAC has a variable input impedance at its reference input the Zener diode reference is buffered. This buffered reference is available to the user to drive the circuitry required for bipolar output ranges. It can be used as a reference for other parts in the system provided it is externally buffered. The reference will give long-term stability comparable with the best discrete Zener reference diodes. The performance of the AD7245A/AD7248A is specified with internal reference. and all the testing and trimming is done with this reference. The reference should be decoupled at the REF OUT pin and recommended decoupling components are 10 µF and 0.1 µF capacitors in series with a 10  $\Omega$  resistor. A simplified schematic of the reference circuitry is shown in Figure 3.




Figure 3. Internal Reference

### DIGITAL SECTION

The AD7245A/AD7248A digital inputs are compatible with either TTL or 5 V CMOS levels. All data inputs are static protected MOS gates with typical input currents of less than 1 nA. The control inputs sink higher currents (150  $\mu$ A max) as a result of the fast digital interfacing. Internal input protection of all logic inputs is achieved by on-chip distributed diodes.

The AD7245A/AD7248A features a very low digital feedthrough figure of 10 nV-s in a 5 V output range. This is due to the voltage mode configuration of the DAC. Most of the impulse is actually as a result of feedthrough across the package.

### INTERFACE LOGIC INFORMATION-AD7245A

Table I shows the truth table for AD7245A operation. The part contains two 12-bit latches, an input latch and a DAC latch.  $\overline{CS}$  and  $\overline{WR}$  control the loading of the input latch while  $\overline{LDAC}$  controls the transfer of information from the input latch to the DAC latch. All control signals are level triggered; and therefore, either or both latches may be made transparent, the input latch by keeping  $\overline{CS}$  and  $\overline{WR}$  "LOW", the DAC latch by keeping  $\overline{LDAC}$  "LOW." Input data is latched on the rising edge of  $\overline{WR}$ .

The data held in the DAC latch determines the analog output of the converter. Data is latched into the DAC latch on the rising edge of  $\overline{LDAC}$ . This  $\overline{LDAC}$  signal is an asynchronous signal and is independent of  $\overline{WR}$ . This is useful in many applications. However, in systems where the asynchronous  $\overline{LDAC}$  can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. For example, if  $\overline{LDAC}$  goes LOW while  $\overline{WR}$  is "LOW", then the  $\overline{LDAC}$  signal must stay LOW for  $t_7$  or longer after  $\overline{WR}$  goes high to ensure correct data is latched through to the output.

Table I. AD7245A Truth Table

CLR	LDAC	WR	CS	Function
H	L	L	L	Both Latches are Transparent
H	H	H	X	Both Latches are Latched
H	H	X	Н	Both Latches are Latched
H	Н	L	L	Input Latches Transparent
H	Н	₫	L	Input Latches Latched
H	L	Н	Н	DAC Latches Transparent
H	⋠	Н	H	DAC Latches Latched
L	X	X	X	DAC Latches Loaded with all 0s
<b>.</b>	H	Н	Н	DAC Latches Latched with All
				0s and Output Remains at
				0 V or −5 V
<u>.</u>	L	L	L	Both Latches are Transparent
				and Output Follows Input Data

H = High State L = Low State X = Don't Care

The contents of the DAC latch are reset to all 0s by a low level on the  $\overline{CLR}$  line. With both latches transparent, the  $\overline{CLR}$  line functions like a zero override with the output brought to 0 V in the unipolar mode and -5 V in the bipolar mode for the duration of the  $\overline{CLR}$  pulse. If both latches are latched, a "LOW" pulse on the  $\overline{CLR}$  input latches all 0s into the DAC latch and the output remains at 0 V (or -5 V) after the  $\overline{CLR}$  line has returned "HIGH." The  $\overline{CLR}$  line can be used to ensure powerup to 0 V on the AD7245A output in unipolar operation and is also useful, when used as a zero override, in system calibration cycles.

Figure 4 shows the input control logic for the AD7245A and the write cycle timing for the part is shown in Figure 5.





Figure 4. AD7245A Input Control Logic



- 1. SEE TIMING SPECIFICATIONS.
- 2. ALL INPUT RISE AND FALL TIMES MEASURED FROM 10% TO
- 90% OF +5V, t, = t<sub>f</sub> = 5ns.
  3. TIMING MEASUREMENT REFERENCE LEVEL IS
  - V<sub>INH</sub> + V<sub>INL</sub>
- 4. IF LDAC IS ACTIVATED WHILE WR IS LOW THEN LDAC MUST STAY LOW FOR 1, OR LONGER AFTER WR GOES HIGH.

Figure 5. AD7245A Write Cycle Timing Diagram

### INTERFACE LOGIC INFORMATION - AD7248A

The input loading structure on the AD7248A is configured for interfacing to microprocessors with an 8-bit wide data bus. The part contains two 12-bit latches—an input latch and a DAC latch. Only the data held in the DAC latch determines the analog output from the converter. The truth table for AD7248A operation is shown in Table II, while the input control logic diagram is shown in Figure 6.




Figure 6. AD7248A Input Control Logic

CSMSB, CSLSB and WR control the loading of data from the external data bus to the input latch. The eight data inputs on the AD7248A accept right justified data. This data is loaded to the input latch in two separate write operations. CSLSB and WR control the loading of the lower 8-bits into the 12-bit wide latch. The loading of the upper 4-bit nibble is controlled by CSMSB and WR. All control inputs are level triggered, and input data for either the lower byte or upper 4-bit nibble is latched into the input latches on the rising edge of WR (or either CSMSB or CSLSB). The order in which the data is loaded to the input latch (i.e., lower byte or upper 4-bit nibble first) is not important.

The  $\overline{LDAC}$  input controls the transfer of 12-bit data from the input latch to the DAC latch. This  $\overline{LDAC}$  signal is also level triggered, and data is latched into the DAC latch on the rising edge of  $\overline{LDAC}$ . The  $\overline{LDAC}$  input is asynchronous and independent of  $\overline{WR}$ . This is useful in many applications especially in

the simultaneous updating of multiple AD7248A outputs. However, in systems where the asynchronous  $\overline{LDAC}$  can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. In other words, if  $\overline{LDAC}$  goes low while  $\overline{WR}$  and either  $\overline{CS}$  input are low (or  $\overline{WR}$  and either  $\overline{CS}$  go low while  $\overline{LDAC}$  is low), then the  $\overline{LDAC}$  signal must stay low for  $t_7$  or longer after  $\overline{WR}$  returns high to ensure correct data is latched through to the output. The write cycle timing diagram for the AD7248A is shown in Figure 7.




Figure 7. AD7248A Write Cycle Timing Diagram

An alternate scheme for writing data to the AD7248A is to tie the  $\overline{\text{CSMSB}}$  and  $\overline{\text{LDAC}}$  inputs together. In this case exercising  $\overline{\text{CSLSB}}$  and  $\overline{\text{WR}}$  latches the lower 8 bits into the input latch. The second write, which exercises  $\overline{\text{CSMSB}}$ ,  $\overline{\text{WR}}$  and  $\overline{\text{LDAC}}$  loads the upper 4-bit nibble to the input latch and at the same time transfers the 12-bit data to the DAC latch. This automatic transfer mode updates the output of the AD7248A in two write operations. This scheme works equally well for  $\overline{\text{CSLSB}}$  and  $\overline{\text{LDAC}}$  tied together provided the upper 4-bit nibble is loaded to the input latch followed by a write to the lower 8 bits of the input latch.

Table II. AD7248A Truth Table

CSLSB	CSMSB	WR	LDAC	Function
L	H	L	Н	Load LS Byte into Input Latch
L	H	<b> ■</b>	H	Latches LS Byte into Input Latch
⋠	H	L	H	Latches LS Byte into Input Latch
H	L	L	H	Loads MS Nibble into Input Latch
H	L	<b></b> ■	H	Latches MS Nibble into Input Latch
H	<b> </b>	Ľ	H	Latches MS Nibble into Input Latch
H	H	H	L	Loads Input Latch into DAC Latch
H	H	H	<b>.</b>	Latches Input Latch into DAC Latch
H	L	L	L	Loads MS Nibble into Input Latch and
			1	Loads Input Latch into DAC Latch
H	H	Н	Н	No Data Transfer Operation

H = High State L = Low State

### APPLYING THE AD7245A/AD7248A

The internal scaling resistors provided on the AD7245A/ AD7248A allow several output voltage ranges. The part can produce unipolar output ranges of 0 V to +5 V or 0 V to +10 V and a bipolar output range of -5 V to +5 V. Connections for the various ranges are outlined below.

### UNIPOLAR (0 V TO +10 V) CONFIGURATION

The first of the configurations provides an output voltage range of 0 V to +10 V. This is achieved by connecting the bipolar offset resistor,  $R_{\rm OFS}$ , to AGND and connecting  $R_{\rm FB}$  to  $V_{\rm OUT}$ . In this configuration the AD7245A/AD7248A can be operated single supply  $V_{\rm SS}=0$  V = AGND). If dual supply performance is required, a  $V_{\rm SS}$  of -12 V to -15 V should be applied. Figure 8 shows the connection diagram for unipolar operation while the table for output voltage versus the digital code in the DAC latch is shown in Table III.




Figure 8. Unipolar (0 to +10 V) Configuration

Table III. Unipolar Code Table (0 V to +10 V Range)

DAC Lat MSB	tch Cont	ents LSB	Analog Output, V <sub>OUT</sub>
1111	1111	1111	$+2 \text{ V}_{\text{REF}} \cdot \left(\frac{4095}{4096}\right)$
1000	0 0 0 0	0001	$+2 V_{REF} \cdot \left(\frac{2049}{4096}\right)$
1000	0 0 0 0	0000	$+2 V_{REF} \cdot \left(\frac{2048}{4096}\right) = +V_{REF}$
0111	1111	1111	$+2 \text{ V}_{\text{REF}} \cdot \left(\frac{2047}{4096}\right)$
0000	0 0 0 0	0001	$+2 V_{REF} \cdot \left(\frac{1}{4096}\right)$
0000			0 V

### UNIPOLAR (0 V TO +5 V) CONFIGURATION

The 0 V to +5 V output voltage range is achieved by tying  $R_{OFS}$ ,  $R_{FB}$  and  $V_{OUT}$  together. For this output range the AD7245A/AD7248A can be operated single supply ( $V_{SS}=0$  V) or dual supply. The table for output voltage versus digital code is as in Table III, with 2 ·  $V_{REF}$  replaced by  $V_{REF}$ . Note that for this range

$$1 LSB = V_{REF}(2^{-12}) = V_{REF} \cdot \frac{1}{4006}$$

### BIPOLAR CONFIGURATION

The bipolar configuration for the AD7245A/AD7248A, which gives an output voltage range from -5~V to +5~V, is achieved by connecting the  $R_{\rm OFS^*}$  input to REF OUT and connecting  $R_{\rm FB}$  and  $V_{\rm OUT}.$  The AD7245A/AD7248A must be operated from dual supplies to achieve this output voltage range. The code table for bipolar operation is shown in Table IV.

Table IV. Bipolar Code Table

DAC La	itch Cont	ents LSB	Analog Output, V <sub>OUT</sub>
1111	1111	1111	$+V_{REF} \cdot \left(\frac{2047}{2048}\right)$
1000	0000	0001	$ \begin{vmatrix} +V_{REF} \cdot \left(\frac{1}{2048}\right) \\ 0 \text{ V} \end{vmatrix} $
1000	0000	0000	0 V
			$-\mathrm{V_{REF}}\cdot\left(\frac{1}{2048}\right)$
0000	0 0 0 0	0001	$-V_{REF} \cdot \left(\frac{2047}{2048}\right)$
0 0 0 0	0 0 0 0	0000	$-V_{REF} \cdot \left(\frac{2048}{2048}\right) = -V_{REF}$

NOTE: 
$$1 LSB = 2 \cdot V_{REF}(2^{-11}) = V_{REF} \left(\frac{1}{2048}\right)$$

### **AGND BIAS**

The AD7245A/AD7248A AGND pin can be biased above system GND (AD7245A/AD7248A DGND) to provide an offset "zero" analog output voltage level. With unity gain on the amplifier ( $R_{\rm OFS} = V_{\rm OUT} = R_{\rm FB}$ ) the output voltage,  $V_{\rm OUT}$  is expressed as:

$$V_{OUT} = V_{BIAS} + D \cdot V_{REF}$$

where D is a fractional representation of the digital word in the DAC latch and  $V_{\rm BIAS}$  is the voltage applied to the AD7245A/AD7248A AGND pin.

Because the current flowing out of the AGND pin varies with digital code, the AGND pin should be driven from a low impedance source. A circuit configuration is outlined for AGND bias in Figure 9 using the AD589, a +1.23 V bandgap reference.

If a gain of 2 is used on the buffer amplifier the output voltage,  $V_{\rm OUT}$  is expressed as

$$V_{OUT} = 2(V_{BIAS} + D \cdot V_{REF})$$

In this case care must be taken to ensure that the maximum output voltage is not greater than  $V_{\rm DD}-3$  V. The  $V_{\rm DD}-V_{\rm OUT}$  overhead must be greater than 3 V to ensure correct operation of the part. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  for the AD7245A/AD7248A must be referenced to DGND (system GND). The entire circuit can be operated in single supply with the  $V_{\rm SS}$  pin of the AD7245A/AD7248A connected to system GND.




Figure 9. AGND Bias Circuit

### PROGRAMMABLE CURRENT SINK

Figure 10 shows how the AD7245A/AD7248A can be configured with a power MOSFET transistor, the VN0300M, to provide a programmable current sink from  $V_{\rm DD}$  or  $V_{\rm SOURCE}.$  The VN0300M is placed in the feedback of the AD7245A/AD7248A amplifier. The entire circuit can be operated in single supply by tying the  $V_{\rm SS}$  of the AD7245A/AD7248A to AGND. The sink current,  $I_{\rm SINK},$  can be expressed as:

$$I_{SINK} = \frac{D \cdot V_{REF}}{R1}$$




Figure 10. Programmable Current Sink

Using the VN0300M, the voltage drop across the load can typically be as large as  $V_{\rm SOURCE}-6$  V) with  $V_{\rm OUT}$  of the DAC at +5 V. Therefore, for a current of 50 mA flowing in the R1 (with all 1s in the DAC register) the maximum load is 200  $\Omega$  with  $V_{\rm SOURCE}=+15$  V. The VN0300M can actually handle currents up to 500 mA and still function correctly in the circuit, but in practice the circuit must be used with larger values of  $V_{\rm SOURCE}$  otherwise it requires a very small load.

Since the tolerance value on the reference voltage of the AD7245A/AD7248A is  $\pm 0.2\%$ , then the absolute value of  $I_{\rm SINK}$  can vary by  $\pm 0.2\%$  from device to device for a fixed value of R1.

Because the input bias current of the AD7245A/AD7248A's op amp is only of the order of picoamps, its effect on the sink current is negligible. Tying the  $R_{\rm OFS}$  input to  $R_{\rm FB}$  input reduces this effect even further and prevents noise pickup which could occur if the  $R_{\rm OFS}$  pin was left unconnected.

The circuit of Figure 10 can be modified to provide a programmable current source to AGND or  $-V_{\rm SINK}$  (for  $-V_{\rm SINK}$ , dual supplies are required on the AD7245A/AD7248A). The AD7245A/AD7248A is configured as before. The current through R1 is mirrored with a current mirror circuit to provide the programmable source current (see CMOS DAC Application Guide, Publication No. G872-30-10/84, for suitable current mirror circuit). As before the absolute value of the source current will be affected by the  $\pm 0.2\%$  tolerance on  $V_{\rm REF}$ . In this case the performance of the current mirror will also affect the value of the source current.

### FUNCTION GENERATOR WITH PROGRAMMABLE FREQUENCY

Figure 11 shows how the AD7245A/AD7248A with the AD537, voltage-to-frequency converter and the AD639, trigonometric function generator to provide a complete function generator with programmable frequency. The circuit provides square wave, triwave and sine wave outputs, each output of  $\pm 10$  V amplitude.

The AD7245A/AD7248A provides a programmable voltage to the AD537 input. Since both the AD7245A/AD7248A and AD537 are guaranteed monotonic, the output frequency will always increase with increasing digital code. The AD537 provides a square wave output which is conditioned for  $\pm 10~\rm V$  by amplifier A1. The AD537 also provides a differential triwave output. This is conditioned by amplifiers A2 and A3 to provide the  $\pm 1.8~\rm V$  triwave required at the input of the AD639. The triwave is further scaled by amplifier A4 to provide a  $\pm 10~\rm V$  output.

Adjusting the triwave applied to the AD639 adjust the distortion performance of the sine wave output, (+10 V) in configuration shown). Amplitude, offset and symmetry of the triwave can affect the distortion. By adjusting these, via VR1 and VR2, an output sine wave with harmonic distortion of better than -50 dB can be achieved at low and intermediate frequencies.

Using the capacitor value shown in Figure 11 for  $C_{\rm F}$  (i.e., 680 pF) the output frequency range is 0 to 100 kHz over the digital input code range. The step size for frequency increments is 25 Hz. The accuracy of the output frequency is limited to 8 or 9 bits by the AD537, but is guaranteed monotonic to 12 bits.

### MICROPROCESSOR INTERFACING—AD7245A

### AD7245A-8086A INTERFACE

Figure 12 shows the 8086 16-bit processor interfacing to the AD7245A. In the setup shown the double buffering feature of the DAC is not used and the  $\overline{\text{LDAC}}$  input is tied LOW. AD0-AD11 of the 16-bit data bus are connected to the AD7245A data bus (DB0-DB11). The 12-bit word is written to the AD7245A in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 12 is given in Table V.




Figure 12. AD7245A to 8086 Interface

Table V. Sample Program for Loading AD7245A from 8086

# ASSUME DS: DACLOAD, CS: DACLOAD DACLOAD SEGMENT AT 000

00	8CC9	MOV CS,	: DEFINE DATA SEGMENT
		CS	REGISTER
02	8ED9	MOV DS,	: EQUAL TO CODE
		CX	SEGMENT REGISTER
04	BF00D0	MOV DI,	: LOAD DI WITH D000
		#D000	
07	C705	MOV MEM,	: DAC LOADED WITH WXYZ
	"YZWX"	#YZWX	
0B	EA00 00		: CONTROL IS RETURNED TO
0E	00 FF		THE MONITOR PROGRAM
-			L




Figure 11. Programmable Function Generator

In a multiple DAC system the double buffering of the AD7245A allows the user to simultaneously update all DACs. In Figure 13, a 12-bit word is loaded to the input latches of each of the DACs in sequence. Then, with one instruction to the appropriate address,  $\overline{\text{CS4}}$  (i.e.,  $\overline{\text{LDAC}}$ ) is brought LOW, updating all the DACs simultaneously.




Figure 13. AD7245A to 8086 Multiple DAC Interface

### AD7245A-MC68000 INTERFACE

Interfacing between the MC68000 and the AD7245A is accomplished using the circuit of Figure 14. Once again the AD7245A is used in the single buffered mode. A software routine for loading data to the AD7245A is given in Table VI. In this example the AD7245A is located at address E000, and the 12-bit word is written to the DAC in one MOVE instruction.




Figure 14. AD7245A to 68000 Interface

### Table VI. Sample Routine for Loading AD7245A from 68000

01000	MOVE.W	#X,D0	The desired DAC data, X,
			is loaded into Data Re-
			gister 0. X may be any
			value between 0 and 4094
			(decimal) or 0 and OFFF
			(hexadecimal).
	MOVE.W	D0,\$E000	The Data X is transferred
			between D0 and the
			DAC Latch.
	MOVE.B	#228,D7	Control is returned to the
			System Monitor Program
			using these two
	TRAP	#14	instructions.

### MICROPROCESSOR INTERFACE-AD7248A

Figure 15 shows the connection diagram for interfacing the AD7248A to both the 8085A and 8088 microprocessors. This scheme is also suited to the Z80 microprocessor, but the Z80 address/data bus does not have to be demultiplexed. Data to be loaded to the AD7248A is right justified. The AD7248A is memory mapped with a separate memory address for the input latch high byte, the input latch low byte and the DAC latch. Data is first written to the AD7248A input latch in two write operations. Either the high byte or the low byte data can be written first to the AD7248A input latch. A write to the AD7248A DAC latch address transfers the input latch data to the DAC latch and updates the output voltage. Alternatively, the  $\overline{\text{LDAC}}$  input can be asynchronous or can be common to a number of AD7248As for simultaneous updating of a number of voltage channels.




Figure 15. AD7248A to 8085A/8088 Interface

A connection diagram for the interface between the AD7248A and 68008 microprocessor is shown in Figure 16. Once again the AD7248A acts as a memory mapped device and data is right justified. In this case the AD7248A is configured in the automatic transfer mode which means that the high byte of the input latch has the same address as the DAC latch. Data is written to the AD7248A by first writing data to the AD7248A low byte. Writing data to the high byte of the input latch also transfers the input latch contents to the DAC latch and updates the output.




Figure 16. AD7248A to 68008 Interface

An interface circuit for connections to the 6502 or 6809 microprocessors is shown in Figure 17. Once again, the AD7248A is memory mapped and data is right justified. The procedure for writing data to the AD7248A is as outlined for the 8085A/8088. For the 6502 microprocessor the  $\varphi$ 2 clock is used to generate the  $\overline{WR}$ , while for the 6809 the E signal is used.




Figure 17. AD7248A to 6502/6809 Interface

Figure 18 shows a connection diagram between the AD7248A and the 8051 microprocessor. The AD7248A is port mapped in this interface and is configured in the automatic transfer mode. Data to be loaded to the input latch low byte is output to Port 1. Output Line P3.0, which is connected to CSLSB of the AD7248A, is pulsed to load data into the low byte of the input latch. Pulsing the P3.1 line, after the high byte data has been set up on Port 1, updates the output of the AD7248A. The WR input of the AD7248A can be hardwired low in this application because spurious address strobes on CSLSB and CSMSB do not occur.




Figure 18. AD7248A to MCS-51 Interface



# 8-Bit Buffered Multiplying DAC

AD7524

### **FEATURES**

Microprocessor Compatible (6800, 8085, Z80, etc.)
TTL/CMOS Compatible Inputs
On-Chip Data Latches
End Point Linearity
Low Power Consumption
Monotonicity Guaranteed (Full Temperature Range)
Latch Free (No Protection Schottky Required)

### **APPLICATIONS**

Microprocessor Controlled Gain Circuits
Microprocessor Controlled Attenuator Circuits
Microprocessor Controlled Function Generation
Precision AGC Circuits
Bus Structured Instruments

### GENERAL DESCRIPTION

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.


Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to 1/8LSB with a typical power dissipation of less than 10 milliwatts.

A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5V supply. Loading speed has been increased for compatibility with most microprocessors.

Featuring operation from +5V to +15V, the AD7524 interfaces directly to most microprocessor buses or output ports.

Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

### FUNCTIONAL BLOCK DIAGRAM



### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Nonlinearity $(V_{DD} = +15V)$	Package Option <sup>2</sup>
AD7524JN	-40°C to +85°C	±1/2LSB	N-16
AD7524KN	-40°C to +85°C	±1/4LSB	N-16
AD7524LN	-40°C to +85°C	±1/8LSB	N-16
AD7524JP	-40°C to +85°C	$\pm 1/2$ LSB	P-20A
AD7524KP	-40°C to +85°C	±1/4LSB	P-20A
AD7524LP	-40°C to +85°C	±1/8LSB	P-20A
AD7524JR	-40°C to +85°C	±1/2LSB	R-16A
AD7524KR	-40°C to +85°C	±1/4LSB	R-16A
AD7524LR	-40°C to +85°C	±1/8LSB	R-16A
AD7524AQ	-40°C to +85°C	±1/2LSB	Q-16
AD7524BQ	-40°C to +85°C	±1/4LSB	Q-16
AD7524CQ	-40°C to +85°C	±1/8LSB	Q-16
AD7524SQ	−55°C to +125°C	$\pm 1/2$ LSB	Q-16
AD7524TQ	-55°C to +125°C	±1/4LSB	Q-16
AD7524UQ	−55°C to +125°C	±1/8LSB	Q-16
AD7524SE	−55°C to +125°C	$\pm 1/2$ LSB	E-20A
AD7524TE	−55°C to +125°C	±1/4LSB	E-20A
AD7524UE	-55°C to +125°C	±1/8LSB	E-20A

### NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD) see DESC drawing #5962-87700.

<sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

# AD7524 — SPECIFICATIONS ( $v_{REF} = +10V$ , $v_{out1} = v_{out2} = 0V$ , unless otherwise noted)

		Γ <sub>A</sub> = +25°C		MIN, TMAX 1		
PARAMETER	$V_{DD} = +5V$	V <sub>DD</sub> = +15V	$V_{DD} = 5V$	$V_{DD} = +15V$	UNITS	TEST CONDITIONS/COMMENTS
STATIC PERFORMANCE						
Resolution		8	8	8	Bits	
Relative Accuracy		· ·	•	0	Dita	
	±1/2	41/2	+110	41.0	• • • •	
J, A, S Versions		±1/2	±1/2	±1/2	LSB max	
K, B, T Versions	±1/2	±1/4	±1/2	±1/4	LSB max	
L, C, U Versions	±1/2	±1/8	±1/2	±1/8	LSB max	
Monotonicity	guaranteed	guaranteed	guaranteed	guaranteed		
Gain Error <sup>2</sup>	±2 1/2	±1 1/4	±3 1/2	±1 1/2	LSB max	
Average Gain TC <sup>3</sup>	±40	±10	±40	±10	ppm/°C	Gain TC measured from +25°C to
					FF	T <sub>min</sub> or from +25°C to T <sub>max</sub>
dc Supply Rejection, <sup>3</sup> △Gain/△VDD	0.08	0.02	0.16	0.04	% FSR/% max	$\Delta V_{DD} = \pm 10\%$
ac supply Rejection, AGain/AVDD		0.001				$\Delta ADD = 710.00$
	0.002	0.001	0.01	0.005	% FSR/% typ	
Output Leakage Current						manufacture and
I <sub>OUT1</sub> (Pin 1)	±50	±50	±400	±200	nA max	DB0-DB7 = $0V$ ; $\overline{WR}$ , $\overline{CS}$ = $0V$ ; $V_{REF}$ = $\pm 10$
I <sub>OUT2</sub> (Pin 2)	±50	±50	±400	±200	nA max	$DB0-DB7 = V_{DD}$ ; $\overline{WR}$ , $\overline{CS} = 0V$ ; $V_{REF} = \pm 1$
DYNAMIC PERFORMANCE						
Output Current Settling Time <sup>3</sup>						
(to 1/2 LSB)	400	250	500	350	ns max	OUT1 Load = $100\Omega$ , $C_{EXT} = 13pF$ ; WR, $C_{EXT} = 13pF$
						$0V$ ; DB0-DB7 = $0V$ to $V_{DD}$ to $0V$ .
3						<del></del> .
ac Feedthrough <sup>3</sup>						
at OUT1	0.25	0.25	0.5	0.5	% FSR max	$V_{REF} = \pm 10V$ , 100kHz sine wave; DB0-DI
at OUT2	0.25	0.25	0.5	0.5	% FSR max	$0V$ ; $WR$ , $\overline{CS} = 0V$
The street						
REFERENCE INPUT						
R <sub>IN</sub> (pin 15 to GND) <sup>4</sup>	5	5	5	5	kΩ min	
•	20	20	20	20	kΩ max	
ANALOG OUTPUTS						
Output Capacitance <sup>3</sup>						
C <sub>OUT1</sub> (pin 1)	120	120	120	120	pF max	$DB0-DB7 = V_{DD}$ ; $\overline{WR}$ , $\overline{CS} = 0V$
COUT2 (pin 2)	30	30	30	30	pF max	
C <sub>OUT1</sub> (pin 1)	30	30	30	30	pF max	$DB0-DB7 = 0V; \overline{WR}, \overline{CS} = 0V$
	120	120	120	120	pF max	DB0-DB7 - 07, WK, C5 - 07
C <sub>OUT2</sub> (pin 2)	120	120	120	120	pr max	
DIGITAL INPUTS						
Input HIGH Voltage Requirement						
V <sub>IH</sub>	+2.4	+13.5	+2.4	+13.5	V min	
	72.7	+13.3	T2.T	*13.3	* 111111	
Input LOW Voltage Requirement					••	
$v_{iL}$	+0.8	+1.5	+0.8	+1.5	V max	
Input Current						
I <sub>IN</sub>	±1	±1	±10	±10	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>3</sup>						*
DBO-DB7	5	5	5	5	pF max	$V_{IN} = 0V$
WR, CS	20	20	20	20	pF max	$V_{IN} = 0V$
			20		P	· EN
SWITCHING CHARACTERISTICS						
Chip Select to Write Setup Time5						See timing diagram.
tcs						twr = tcs
AD7524J, K, L, A, B, C	170	100	220	130	ns min	W. 703
	170	100	240	150	ns min	
AD7524S, T, U	1/0	100	. 270	130	no mun	
Chip Select to Write Hold Time						
<sup>t</sup> Cн						
All Grades	0	0	0	0	ns min	
	•	-	•	•		
Write Pulse Width						
twr						$t_{CS} > t_{WR}, t_{CH} > 0$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	
AD75245, T, U	170	100	240	150	ns min	
Data Setup Time						
t <sub>DS</sub>						
AD7524J, K, L, A, B, C	135	60	170	80	ns min	
	135	60	170	100	ns min	
AD7524S, T, U						
Data Hold Time						
<sup>t</sup> DH						
All Grades	10	10	10	10	ns min	
POWER SUPPLY						
	1	2	2	2	mA max	All Digital Inputs VIL or VIH
I <sub>DD</sub>						

NOTES

Temperate ranges as follows: J, K, L versions: -40°C to +85°C
A, B, C versions: -40°C to +85°C
S, T, U versions: -45°C to +125°C
S, T, U versions: -55°C to +125°C
Gain error is measured using internal feedback resistor. Full Scale Range (FRS) = V<sub>REF</sub>Guaranteed, not tested.

"AC parameter, resistor temperature coefficient is approximately -300ppm"C.

"AC parameter, sample tested @ 25°C to ensure conformance to specifications.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C, unless otherwise noted)$
$V_{DD}$ to GND $\ \ldots \ \ldots \ \ldots \ \ldots \ -0.3V, \ +17V$
$V_{RFB}$ to GND
$V_{REF}$ to GND
Digital Input Voltage to GND $\dots -0.3V$ to $V_{\rm DD} + 0.3V$
OUT1, OUT2 to GND $-0.3V$ to $V_{\rm DD}$ $+0.3V$
Power Dissipation (Any Package)
To +75°C
Derates above 75°C by

Operating Temperature	
Commerical (J, K, L)	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Industrial (A, B, C)	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Extended (S, T, U)	-55°C to +125°C
Storage Temperature	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10secs)	+ 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



### TERMINOLOGY

RELATIVE ACCURACY: A measure of the deviation from a straight line through the end points of the DAC transfer function. Normally expressed as a percentage of full scale range. For the AD7524 DAC, this holds true over the entire VREF range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of  $(2^{-n})(V_{REF})$ . A bipolar converter of n bits has a resolution of  $[2^{-(n-1)}]$ [VREF]. Resolution in no way implies linearity.

GAIN ERROR: Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is


measured with all 1s in the DAC after offset error has been adjusted out and is expressed in LSBs. Gain Error is adjustable to zero with an external potentiometer.


FEEDTHROUGH ERROR: Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches OFF.

**OUTPUT CAPACITANCE:** Capacity from OUT1 and OUT2 terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage at the amplifier output.

### PIN CONFIGURATIONS





LCCC

AD7524

15 6

14 DB0 (LSB)

### AD7524

### CIRCUIT DESCRIPTION

### CIRCUIT INFORMATION

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used — that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. AD7524 Functional Diagram

### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages to the substrate while the  $\frac{1}{256}$  current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 30pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120pF appears at that terminal.




Figure 2. AD7524 DAC Equivalent Circuit — All Digital Inputs Low

### INTERFACE LOGIC INFORMATION

### MODE SELECTION

AD7524 mode selection is controlled by the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs.

### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activ-

ity at the DB0-DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input D/A converter.

### HOLD MODE


When either CS or WR is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to WR or CS assuming the HIGH state.

### MODE SELECTION TABLE

, <del>cs</del>	WR	MODE	DAC RESPONSE
L	L	Write	DAC responds to data bus (DB0 – DB7) inputs
Н	Х	Hold	Data bus (DB0 – DB7) is locked out;
х	Н	Hold	DAC holds last data present when WR or CS assumed HIGH state.

L = Low State, H = High State, X = Don't Care.

### WRITE CYCLE TIMING DIAGRAM



NOTES:

- 130 L25: 1. All input signal rise and fall times measured from 10% to 90% of V<sub>DD</sub>.  $V_{DD}$  = +5V,  $t_r$  =  $t_f$  = 20ns;  $V_{DD}$  = +15V,  $t_r$  =  $t_f$  = 40ns.
- 2. Timing Measurement Reference level is VIH + VIL
- 3.  $t_{DS}$  +  $t_{DH}$  is approximately constant at 145ns min at +25°C,  $V_{DD}$  = +5V and  $t_{wr}$  = 170ns min. The AD7524 is specified for a minimum topl of 10ns, however, in applications where  $t_{DH}$  > 10ns,  $t_{DS}$  may be reduced accordingly up to the limit  $t_{DS}$  = 65ns,  $t_{DH}$  = 80ns.




Figure 3. Supply Current vs. Logic Level

Typical plots of supply current,  $I_{DD}$ , versus logic input voltage,  $V_{IN}$ , for  $V_{DD}$  = +5V and  $V_{DD}$  = +15V are shown above.

### ANALOG CIRCUIT CONNECTIONS




Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT	1
MSB LSB	ANALOG OUTPUT
11111111	$-V_{REF}\left(\frac{255}{256}\right)$
1000001	$-V_{REF}\left(\frac{129}{256}\right)$
10000000	$-V_{REF} \left(\frac{128}{256}\right) = -\frac{V_{REF}}{2}$
01111111	$-V_{REF} \left(\frac{127}{256}\right)$
0000001	$-V_{REF}\left(\frac{1}{256}\right)$
00000000	$-V_{REF} \left(\frac{0}{256}\right) = 0$

Note: 
$$1LSB = (2^{-8})(V_{REF}) = \frac{1}{256} (V_{REF})$$

Table I. Unipolar Binary Code Table

# 

Figure 5. Bipolar (4-Quadrant) Operation

DIGITA	L INPUT	
MSB	LSB	ANALOG OUTPUT
11111	111	$+V_{REF}\left(\frac{127}{128}\right)$
10000	0001	$+ V_{REF} \left( \frac{1}{128} \right)$
10000	000	0
01111	111	$-V_{REF}\left(\frac{1}{128}\right)$
00000	0001	$-V_{REF}\left(\frac{127}{128}\right)$
00000	0000	$-V_{REF}\left(\frac{128}{128}\right)$

Note: 
$$1LSB = (2^{-7})(V_{REF}) = \frac{1}{128}(V_{REF})$$

Table II. Bipolar (Offset Binary) Code Table

### MICROPROCESSOR INTERFACE




Figure 6. AD7524/8085A Interface





Figure 7. AD7524/MC6800 Interface

### POWER GENERATION





# CMOS 8-Bit Buffered Multiplying D/A Converter

PM-7524

### **FEATURES**

- ±1/8 LSB Maximum Nonlinearity Over Temperature
- ±0.002 LSB Maximum Zero-Scale Error (I<sub>LKG</sub> 10nA)
- ±1 LSB Maximum Gain Error Over Temperature
- Microprocessor Compatible
- Improved Resistance to ESD
- Latch-up Resistant; No Schottky Diodes Required
- 5mW @ +5V Maximum Power Consumption
- Available in Die Form

### **APPLICATIONS**

- Microprocessor Controlled Circuits
- Precision AGC Circuits
- Bus Structured Instruments
- Function Generators
- Digitally Controlled Attenuators and Power Supplies

### ORDERING INFORMATION †

		PACKAGE				
NON-		EXTENDED MILITARY* INDUSTRIAL COMMERCIAL				
LINEARITY	GAIN ERROR	TEMPERATURE	TEMPERATURE -40°C to +85°C	TEMPERATURE 0°C to +70°C		
V <sub>DD</sub> = +15V	LIMON	-33 0 10 + 123 0	-40 0 10 403 0	0 010 770 0		
±1/8 LSB	±1 LSB	PM7524AQ	PM7524EQ	PM7524GP		
±1/4 LSB	±1.5 LSB	PM7524BQ	PM7524FQ	_		
±1/4 LSB	±1.5LSB	PM7524BRC/883	PM7524FPC	_		
±1/4 LSB	±1.5LSB	_	PM7524FS	-		
±1/4 LSB	±1.5 LSB	-	PM7524FP	-		

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

### **GENERAL DESCRIPTION**

The PM-7524 is an 8-bit monolithic multiplying digital-toanalog converter with input latches. It is compatible with all popular 8-bit microprocessors including the 6800, 8080, 8085, and Z80. Its load cycle is similar to that of a RAM's write cycle.

PMI's tightly controlled thin-film resistor processing provides 1/8 LSB linearity without laser trimming. The design incorporates a matching MOS transistor switch in series with the R-2R ladder terminating resistor and output op amp's feedback resistor. This allows the DAC to achieve an excellent gain temporal and improved power supply rejection.

The PM-7524 exhibits excellent performance on a single +5V to +15V power supply. It is TTL compatible at +5V and dissipates less than 50mW; using 0V or  $V_{DD}$  at the digital inputs, the device dissipates less than  $50\mu\text{W}$  at +5V and  $150\mu\text{W}$  at +15V. At +15V it is CMOS compatible.


PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

The PM-7524 is manufactured using thin-film resistors on an advanced oxide-isolated silicon-gate CMOS process.


### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7524AQ PM7524BQ	AD7524UD AD7524TD	MIL
PM7524BQ	AD7524SD	
PM7524EQ	AD7524CD	
PM7524FQ	AD7524BD	IND
PM7524FQ	AD7524AD	
PM7524GP	AD7524LN	
PM7524FP	AD7524KN	COM
PM7524FPC	AD7524KP	

### PIN CONNECTIONS



### **FUNCTIONAL DIAGRAM**



Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = otherwise noted)	+25°C, unless
V <sub>DD</sub> (to GND)	0.3V, +17V
V <sub>REF</sub> (to GND)	±25V
Rep (IO GND)	±25 V
Digital Input Voltage to GND Output Voltage (Pin 1, Pin 2)	0.3V to V <sub>DD</sub>
Output Voltage (Pin 1, Pin 2)	0.3V to V
Operating Temperature Range	55
Military (AQ, BQ, BRC Versions)	-55°C to +125°C
Industrial (EQ, FQ, FP, FPC, FS Versions).	-40°C to +85°C
Commercial (GP Version)	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	+300°C

⊖ <sub>jA</sub> (Note 1)	Θ <sub>JC</sub>	UNITS
100	16	°C/W
82	39	°C/W
98	38	°C/W
111	35	°C/W
76	36	°C/W
	100 82 98 111	100 16 82 39 98 38 111 35

#### NOTE:

1. e i A is specified for worst case mounting conditions, i.e., e i A is specified for device in socket for CerDIP, P-DIP, and LCC packages; e i A is specified for device soldered to printed circuit board for SO and PLCC packages.

#### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).
   The digital control inputs are zener protected; however, permanent damage
- The digital control inputs are zener protected; however, permanent damage may occur on unconnected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  and +15V;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = 0V$ ; Limits apply to the Full Temperature Range for each grade shown:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  apply for PM-7524AQ/BQ/ARC/BRC;  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  apply for PM-7524GP, unless otherwise noted.

			PM-7524			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
STATIC ACCURACY						
Resolution	N		_	_	8	Bi
		V <sub>DD</sub> = +5V				
		PM-7524A/E/G	*****	_	±0.1	%FS
the second second			-	_	$(\pm 1/4)$	(LSE
		PM-7524B/F		_	±0.2	%FS
Relative Accuracy				_	(±1/2)	(LSE
(Notes 1, 2)	INL -	V <sub>DD</sub> = +15V				
		PM-7524A/E/G	_	_	±0.05	%FS
				_	(±1/8)	(LSE
		PM-7524B/F		-	±0.1	%FS
			_	****	(±1/4)	(LSE
		V <sub>DD</sub> = +5V				
		V <sub>DD</sub> = +5V PM-7524A/E/G			±0.4	%FS
		FM-7524A/E/G			±0.4 (±1)	%FS (LSE
		PM-7524B/F	_	_	±0.8	%FS
0.1.		1 W-7324B/1		_	(±2)	(LSE
Gain Error	G <sub>FSE</sub> -				(±2)	(LUL
(Note 3)		$V_{DD} = +15V$				
		T <sub>A</sub> = +25°C		_	±0.4	%FS
			_		(±1)	(LSE
		T <sub>A</sub> = Full Temp. Range	_	_	±0.6	%FS
					(±1.5)	(LSE
Gain T.C.	TCG <sub>FS</sub>			±0.001	_	%FSR/°
(Notes 4, 5)	100FS			±0.001		701-317
DC Power Supply Rejection	:					,
(ΔGain/ΔV <sub>DD</sub> )	PSR		_	0.002	0.01	%FSR/
(Notes 3, 6)				* .		
		T <sub>A</sub> = +25°C, V <sub>DD</sub> = +5V, +15V			10	
Output Leakage Current		$T_A = Full Temp. Range$			. 10	
(1 <sub>OUT1</sub> , 1 <sub>OUT2</sub> )	I <sub>LKG</sub>	$V_{DD} = +5V$			200	n.
(Notes 7, 8)	LKG	V <sub>DD</sub> = +15V		_	100	
REFERENCE INPUT	······································		<u></u>			
Input Resistance		1				
(Pin 15 to GND)	. в		7	11	15	L
(Note 11)	R <sub>IN</sub>		′	11	15	kı

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V and +15V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  = 0V; Limits apply to the Full Temperature Range for each grade shown:  $T_A$  = -55°C to +125°C apply for PM-7524AQ/BQ/ARC/BRC;  $T_A$  = -40°C to +85°C apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7524GP, unless otherwise noted. *Continued* 

				PM-7524		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
		$X = V_{IL} \text{ or } V_{IH}$			1	mA
Supply Current	I <sub>DD</sub>	$X = 0V \text{ or } V_{DD}$				
(Digital Inputs = X)		$T_A = 25^{\circ}C$	-		10	μΑ
		T <sub>A</sub> = Full Temp. Range			25	
ANALOG OUTPUTS						
		$DB0-DB7 = V_{DD} \text{ (Note 12)}$				
		C <sub>OUT1</sub> (Pin 1)	_		120	pF
Output Capacitance	co	C <sub>OUT2</sub> (Pin 2)	<del></del>		30	
(Note 4)	-0	DB0-DB7 = 0V (Note 13)				
		C <sub>OUT1</sub>	_	-	30	pF
		C <sub>OUT2</sub>			120	
DIGITAL INPUTS						
Digital Inputs	V <sub>IH</sub>	$V_{DD} = +5V$	+2.4	_		v
High	▼IH	$V_{DD} = +15V$	+13.5			
Digital Inputs	V	$V_{DD} = +5V$	_	_	+0.8	v
Low	V <sub>IL</sub>	$V_{DD} = +15V$			+1.5	· · · · · · · · · · · · · · · · · · ·
Input Current	ī	$T_A = 25$ °C	_		±1	
$(V_{IN} = 0V \text{ or } V_{DD})$	I <sub>IN</sub>	T <sub>A</sub> = Full Temp. Range			±10	μΑ
Input Capacitance		PD0 PD7			_	
$(V_{IN} = 0V)$	C <sub>IN</sub>	DB0-DB7 WR, CS	_	_	5 20	pF
(Note 4)		Wh, 03				
SWITCHING CHARACTERIS	TICS					
(Notes 4, 14)						
		$V_{DD} = +5V$				
		$T_A = +25^{\circ}C$	170		_	
		T <sub>A</sub> = Full Temp. Range	040			nA
Chip Select to		PM-7524A/B PM-7524E/F/G	240 220	_		
Write Setup Time	t <sub>CS</sub>					
(t <sub>WR</sub> = t <sub>CS</sub> ) (Note 14)		$V_{DD} = +15V$	100			
(11010 11)		T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	100			nA
		PM-7524A/B	150			11/4
		PM-7524E/F/G	130		_	
Chip Select to			_			
Write Hold Time	t <sub>СН</sub>		0			ns
		$V_{DD} = +5V$				
		T <sub>A</sub> = +25°C	150	-		
		T <sub>A</sub> = Full Temp. Range				ns
		PM-7524A/B	220	-		
Write Pulse Width	t <sub>WR</sub>	PM-7524E/F/G	200			
$(t_{CH} \ge t_{WR}, t_{CH} \ge 0)$	-wn	$V_{DD} = +15V$				
		$T_{A} = +25^{\circ}C$	100	_	_	
		T <sub>A</sub> = Full Temp. Range PM-7524A/B	150			ns
		PM-7524A/B PM-7524E/F/G	130	_		
		1 W-7 JETE/1/G	130			

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V and +15V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  = 0V; Limits apply to the Full Temperature Range for each grade shown:  $T_A$  = -55°C to +125°C apply for PM-7524AQ/BQ/ARC/BRC;  $T_A$  = -40°C to +85°C apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7524GP, unless otherwise noted. *Continued* 


1. No.				PM-7524			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX	UNITS	
		$V_{DD} = +5V$					
		T <sub>A</sub> = +25°V	135	_	_	ns	
		T <sub>A</sub> = Full Temp. Range	170		_		
Data Setup Time	t <sub>DS</sub>	$V_{DD} = +15V$					
	103	$T_A = +25$ °C	60	_			
		T <sub>A</sub> = Full Temp. Range				ns	
		PM-7524A/B	100	-	-		
		PM-7524E/F/G	80				
Data Hold Time	t <sub>DH</sub>		10			ns	
DYNAMIC PERFORMANCE							
		V <sub>DD</sub> = +5V					
		$T_A = +25$ °C	_	_	150		
Propagation Delay		T <sub>A</sub> = Full Temp. Range				ns	
(From Digital Input		PM-7524A/B			200		
to 90% of Final	t <sub>PD</sub>	PM-7524E/F/G	_		175		
Analog Output Current)		$V_{DD} = +15V$					
(Notes 4, 9)		$T_A = +25$ °C		_	65	ns	
		T <sub>A</sub> = Full Temp. Range				115	
		PM-7524A/B			90		
		$V_{DD} = +5V$					
Output Current		$T_A = +25$ °C	_	_	300		
Settling Time		T <sub>A</sub> = Full Temp. Range			350		
(To 1/2 LSB)	t <sub>S</sub>	$V_{DD} = +15V$				ns ns	
(Notes 4, 9, 15)		$T_A = +25$ °C	_		200		
		T <sub>A</sub> = Full Temp. Range			250		
AC Feedthrough							
OUT1, OUT2 (Note 4)	FT			_	0.25	%FSR	
Digital Charge		V <sub>DD</sub> = +5V T <sub>A</sub> = +25°C		50	_		
Injection (Note 16)	Q	V <sub>DD</sub> = +15V T <sub>A</sub> = +25°C		55	_	nV/s	

### NOTES:

- Guaranteed monotonic over full temperature range and at  $V_{DD} = +5V$  and +15V.
- 2. FSR (Full Scale Range) =  $V_{REF} 1LSB$ .
- 3. Using internal feedback resistor.
- 4. Guaranteed by design and not production tested.
- 5. Gain TC measured from +25°C to T<sub>MIN</sub> or from +25°C to T<sub>MAX</sub>.
- 6.  $\Delta V_{DD} = \pm 10\%$ .
- 7. DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT1}$ .
- 8. DB0-DB7 =  $V_{DD}$ ;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT2}$ .

- 9.  $I_{OUT1}$  load = 100 $\Omega$ ;  $C_{EXT}$  = 13pF;  $\overline{WR}$  =  $\overline{CS}$  = 0V; DB0-DB7 = 0V to  $V_{DD}$  or V<sub>DD</sub> to 0V.
- $V_{REF}^{--} = \pm 10V$ , f = 100kHz; DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ .
- Temperature coefficient approximately equals +50ppm/°C.
- 12. DB0-DB7 =  $V_{DD}$ ;  $\overline{WR} = \overline{CS} = 0V$ . 13. DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ .
- See Timing Diagram.
- Extrapolated:  $t_{\rm S}$  (1/2 LSB) =  $t_{\rm pD}$  + 6.2 $\tau$ , where  $\tau$  = the measured first time constant of the final RC decay.
- 16. V<sub>REF</sub> = 0V; Digital Inputs = 0V to V<sub>DD</sub>.

### **DICE CHARACTERISTICS**



DIE SIZE  $0.070 \times 0.076$  inch, 5320 sq. mils (1.78 × 1.93 mm, 3.43 sq. mm)

- 1. I<sub>OUT1</sub>
- 2. I<sub>OUT2</sub> 3. GND 4. DB7 (MSB)
- 5. DB6
- 6. DB5 7. DB4
- 8. DB3

- 9. DB2
- 10. DB1
- 11. DB0 (LSB)
- 12. CS
- 13. WR
- 14. V<sub>DD</sub> 15. V<sub>REF</sub>
- 16. R<sub>FB</sub>

**WAFER TEST LIMITS** at  $V_{DD} = +5V$  and +15V;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = 0V$ ;  $T_A = +25^{\circ}C$ .

			PM-7524G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		8	Bits MIN
		$V_{DD} = +5V$	±0.2	%FSR
Relative Accuracy	INL		(±1/2)	(LSB) MAX
(Notes 1, 2)	INL	$V_{DD} = +15V$	±0.1	%FSR
			(±1/4)	(LSB)
		$V_{DD} = +5V$	±0.8	%FSR
Gain Error	$G_{FSE}$		(±2)	(LSB) MAX
(Note 3)	✓FSE	$V_{DD} = +15V$	±0.4	%FSR
Mark 1997			(±1)	(LSB)
DC Power Supply Rejection Ratio (ΔGain/ΔV <sub>DD</sub> ) (Notes 3, 4)	PSRR		0.01	%FSR/% MAX
Output Leakage Current (I <sub>OUT1</sub> , I <sub>OUT2</sub> ) (Notes 5, 6)	I <sub>LKG</sub>		10	nA MAX
REFERENCE INPUT				
Input Resistance	R <sub>IN</sub>	(Note 7)	7/15	kΩ MIN/MAX
DIGITAL INPUTS				
Digital Inputs		V <sub>DD</sub> = +5V	+2.4	V/4400
High	V <sub>IH</sub>	$V_{DD} = +15V$	+13.5	V MIN
Digital Inputs Low	V <sub>IL</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	+0.8 +1.5	V MAX
Input Current (V <sub>IN</sub> = 0V or V <sub>DD</sub> )	I <sub>IN</sub>		±1	μΑ
POWER SUPPLY				
Supply Current		$X = V_{IL}$ or $V_{IH}$	1	mA
(Digital Inputs = X)	I <sub>DD</sub>	X = 0V or V <sub>DD</sub>	10	μΑ


### NOTES:


- Guaranteed monotonic over full temperature range and at  $V_{DD} = +5V$  and
- 2. FSR (Full Scale Range) =  $V_{REF} 1$  LSB.
- 3. Using internal feedback resistor.


- 4.  $\Delta V_{DD}=\pm 10\%$ . 5. DB0-DB7 = 0V;  $\overline{WR}=\overline{CS}=0$ V;  $V_{REF}=\pm 10$ V, for  $I_{OUT1}$ .
- 6. DB0-DB7 = V<sub>DD</sub>; WR = CS = 0V; V<sub>REF</sub> = ±10V, for I<sub>OUT2</sub>.
  7. Temperature coefficient approximately equals +50ppm/°C.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


### TYPICAL PERFORMANCE CHARACTERISTICS





















### **BURN-IN CIRCUIT**



### **DEFINITIONS**

### RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where n is equal to the number of bits. Resolution in no way implies linearity.

### **RELATIVE ACCURACY**

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1 LSB.

### PROPAGATION DELAY

The time for the output current to reach 90% of its final value from a given digital input signal.

### SETTLING TIME

Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., zero to full scale.

### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{\text{REF}}$  input voltage when using the DAC's internal feedback resistor.

### **GAIN ERROR**

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. Ideal output is equal to  $V_{\text{REF}}$  - 1 LSB.

### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches off.

#### OUTPUT CAPACITANCE

Capacitance from I<sub>OUT 1</sub> and I<sub>OUT 2</sub> terminals to ground.

### **OUTPUT LEAKAGE CURRENT**

Current which appears on  $I_{OUT\ 1}$  terminal with all digital inputs low or on  $I_{OUT\ 2}$  terminal when all inputs are high.

### CIRCUIT DESCRIPTION


### CIRCUIT INFORMATION

The PM-7524 is an 8-bit multiplying CMOS digital-to-analog converter with on-board data latches. It is fabricated using a highly stable thin-film R-2R resistor ladder network and eight N-channel current switches. A voltage or current reference and an operational amplifier are all that is required in the majority of applications.

Figure 1 shows a simplified circuit of the PM-7524 converter. The R-2R ladder, current steering switches, and interface logic are shown. The switches are binarily weighted and switch the ladder current between I<sub>OUT 1</sub> and I<sub>OUT 2</sub> bus lines; this switching allows a constant current to be maintained in each resistor leg regardless of the switch state.

The simplified circuit of Figure 1 also shows the matching switches in series with the ladder terminating and  $R_{FB}$  (feedback) resistors. These switches are designed to temperature-track the ladder current-steering switches and improve power supply rejection. Both switches are MOS transistors that have their gate turn-on voltage derived from  $V_{DD}$  supply. This means the terminating and feedback resistors are open-circuit when  $V_{DD}$  power is off. If  $R_{FB}$  is used as part of an op amp's feedback element, and the op amp's supply comes on before the DAC, the op amp's output will go to the rails. It remains in this open-loop condition until the DAC's  $V_{DD}$  is applied. In applications where the op amp's supply must come on before the DAC, a voltage clamp or external feedback resistor may be necessary.

FIGURE 1: PM-7524 Functional Diagram




### PM-7524

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows an equivalent circuit for the PM-7524 with all digital inputs LOW. The  $I_{OUT\ 1}$  and  $I_{OUT\ 2}$  leakage current source is the combination of surface and junction leakages to the substrate. The 1/256 current source represents the constant 1-bit current drain through the ladder termination resistor. The situation is reversed with all digital inputs HIGH, i.e., the current output is now switched to the  $I_{OUT\ 1}$  terminal. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.

FIGURE 2: PM-7524 Equivalent Circuit (All Digital Inputs LOW)



### **INTERFACE LOGIC**

### MODE SELECTION

The mode selection is controlled by the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs.

### WRITE MODE

The PM-7524 is in the WRITE mode when both the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are both LOW; the input latches are transparent and the output immediately follows the data input logic. See the MODE SELECTION TABLE.

### **MODE SELECTION TABLE**


CS	WR	MODE	DAC RESPONSE
L	L	WRITE	DAC responds to data bus (DB0—DB7) inputs (transparent)
н	Х	HOLD	Data bus (DB0—DB7) is locked out
X	Н	HOLD	DAC holds last data present when WR or CS assumes a HIGH state

L = Low State, H = High State, X = Don't Care.

### HOLD MODE


The MODE SELECTION TABLE shows the output results when either  $\overline{CS}$  or  $\overline{WR}$  is HIGH. The output holds the value corresponding to the last digital inputs prior to  $\overline{CS}$  or  $\overline{WR}$  assuming the HIGH state.

### WRITE CYCLE TIMING DIAGRAM



Supply current ( $I_{DD}$ ) versus Logic input voltage ( $V_{IN}$ ) is shown in Figure 3. This plot shows the supply current for both  $V_{DD}$  = +5V and  $V_{DD}$  = +15V.

FIGURE 3: Supply Current vs Logic Level



### **APPLICATIONS**

FIGURE 4: Unipolar Binary Operation (2-Quadrant Multiplication)




TABLE 1: Unipolar Binary Code Table

DIGITAL INPUT MSB LSB								ANALOG OUTPUT
1	1	1	1	1	1	1	1	-V <sub>REF</sub> ( 255 )
1	0	0	0	0	0	0	1	$-V_{REF}$ $\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{REF}  \left(\frac{128}{256}\right) = -  \frac{V_{REF}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}$ $\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}$ $\left(\frac{0}{256}\right) = 0$

### NOTE:

1LSB =  $(2^{-8}) (V_{REF}) = \frac{1}{256} (V_{REF})$ 

FIGURE 5: Bipolar (4-Quadrant) Operation





TABLE 2: Bipolar (Offset Binary) Code Table

			TAI		101			
MSE		GI	IAL	- 11	IPL		LSB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$+V_{REF} \left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}$ $\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}$ $\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}$ $\left(\frac{128}{128}\right)$

### NOTE:

1LSB =  $(2^{-7})$   $(V_{REF}) = \frac{1}{128}$   $(V_{REF})$ 

### FIGURE 6: PM-7524/8085A Interface



### PM-7524

FIGURE 7: PM-7524/MC6800 Interface




FIGURE 8: Power Generation Connection





FIGURE 9: Divider (Digitally Controlled Gain)





# CMOS Dual 8-Bit Buffered Multiplying DAC

**AD7528** 

### **FEATURES**

On-Chip Latches for Both DACs +5V to +15V Operation DACs Matched to 1% Four Quadrant Multiplication TTL/CMOS Compatible Latch Free (Protection Schottkys not Required)

APPLICATIONS
Digital Control of:
Gain/Attenuation
Filter Parameters
Stereo Audio Circuits
X–Y Graphics

### GENERAL DESCRIPTION

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.


Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors, including 6800, 8080, 8085, Z80.

The device operates from a + 5V to +15V power supply, dissipating only 20mW of power.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/ DAC B select line has allowed the AD7528 to be packaged in either a small 20-pin DIP, SOIC, PLCC or LCCC.

# AD7528 — SPECIFICATIONS ( $v_{REF} A = v_{REF} B = +10V$ ; OUT A = 0UT B = 0V unless otherwise specified)

		$V_{DD} = +5V   V_{DD} = +1$			DV		7,*		
rameter	Version <sup>1</sup>	TA = +25°C	$T_{min}, T_{max}$	$T_A = +25^{\circ}C$	T <sub>min</sub> , T <sub>max</sub>	Units	Test Conditions/Comments		
ATIC PERFORMANCE <sup>2</sup>							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
Resolution	All	8	8	8	8	Bits			
Relative Accuracy	I.A.S	±I	±1	±1	±1	LSB max	This is an Endpoint Linearity Specification		
relative recturacy		± 1/2	± 1/2	± 1/2	± 1/2	LSB max	I in the Endpoint Enterity openions on		
	K,B,T								
	L,C,U	± 1/2	± 1/2	± 1/2	± 1/2	LSB max			
Differential Nonlinearity	All	±1	±1	±1	±1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range		
		_					M. MILLER MERCHANISTON		
Gain Error	J, A, S	±4	±6	±4	±5	LSB max	Measured Using Internal RFB A and RFB B.		
	K, B, T	± 2	±4	± 2	±3	LSB max	Both DAC Latches Loaded with 11111111.		
	L,C,U	±1	±3	± 1	±1	LSB max	Gain Error is Adjustable Using Circuits of Figures 4 and 5.		
Gain Temperature Coefficient <sup>4</sup>									
ΔGain/ΔTemperature	All	± 0.007	± 0.007	±0.0035	± 0.0035	%/°C max			
Output Leakage Current									
OUT A(Pin 2)	AU	± 50	± 400	± 50	± 200	nA max	DAC Latches Loaded with 00000000		
OUT B (Pin 20)				± 50	± 200	nA max	DAC Latelles Louded with 0000000		
	All	± 50	± 400						
Input Resistance (VREF A, VREF B)	All	8	8	8	8	kΩ min	Input Resistance TC = -300ppm/°C, Typical		
		15	15	15	15	kΩ max	Input Resistance is 11kΩ		
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance					±1	% max			
Match	All	±1	±1	±1	±1	76 max	* 1		
GITAL INPUTS <sup>3</sup>									
Input High Voltage									
V <sub>IH</sub>	Ali	2.4	2.4	13.5	13.5	V min			
Input Low Voltage									
	All	0.8	0.8	1.5	1.5	V max			
V <sub>IL</sub>	All	0.8	0.8	1.3	1.5	v max			
Input Current				_					
I <sub>IN</sub>	All	±1	± 10	± 1	± 10	μA max	$V_{IN} = 0 \text{ or } V_{DD}$		
Input Capacitance									
DB0-DB7	All	10	10	10	10	pF max			
WR, CS, DAC A/DAC B	All	15	15	15	15	pF max			
<del></del>									
VITCHING CHARACTERISTICS <sup>4</sup>							See Timing Diagram		
Chip Select to Write Set Up Time									
t <sub>CS</sub>	All	200	230	60	80	ns min			
Chip Select to Write Hold Time									
Сн	All	20	30	10	15	ns min			
DAC Select to Write Set Up Time	••••								
		200	220		90	ns min			
tas	All	200	230	60	80	ns min			
DAC Select to Write Hold Time						11			
t <sub>AH</sub>	All	20	30	10	15	ns min			
Data Valid to Write Set Up Time									
t <sub>DS</sub>	Ail	110	130	30	40	ns min			
Data Valid to Write Hold Time									
	All	0	0	0	0	ns min			
t <sub>DH</sub>	All	U	U	v	v	ns mili			
Write Pulse Width	All	180	200	60 .	80	ns min			
twR	All	180	200		80	as adh			
OWER SUPPLY		*	_	_	_		See Figure 3		
I <sub>DD</sub>	All All	2 100	2 500	2 100	2 500	mA max μA max	All Digital Inputs V <sub>II.</sub> or V <sub>IH</sub> All Digital Inputs 0V or V <sub>DD</sub>		

# AC PERFORMANCE CHARACTERISTICS (Measured Using Recommended P.C. Board Layout (Figure 7) and AD644 as Output Amplifiers)

Parameter	Version <sup>1</sup>	V <sub>DD</sub> =		$V_{DD} = +1$ $T_A = +25^{\circ}C$		Units	Test Conditions/Comments
DC SUPPLY REJECTION ( $\Delta GAIN/\Delta V_{DD}$ )	All	0.02	0.04	0.01	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
CURRENT SETTLING TIME <sup>2</sup>	All	350	400	180	200	ns max	$\frac{\text{To } 1/2\text{LSB. Out A/Out B load}}{\overline{\text{WR}} = \overline{\text{CS}}} = 0\text{V. DB0-DB7} = 0\text{V to V}_{DD} \text{ or V}_{DD} \text{ to 0V}$
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	All	220	270	80	100	ns max	$\begin{aligned} &V_{REF}A=V_{REF}B=+10V\\ &\underbrace{OUTA_{*}OUTBLoad}=100\Omega C_{EXT}=13pF\\ &\overline{WR},\overline{CS}=0VDB0-DB7=0VtoV_{DD}orV_{DD}to0V \end{aligned}$
DIGITAL TO ANALOG GLITCH IMPULSE	All	160	-	440	-	nV sec typ	For Code Transition 00000000 to 11111111
OUTPUT CAPACITANCE  COUT B  COUT B  COUT B	АH	50 50 120 120	50 50 120 120	50 50 120 120	50 50 120 120	pF max pF max pF max pF max	DAC Latches Loaded with 00000000 DAC Latches Loaded with 11111111
AC FEEDTHROUGH <sup>6</sup> V <sub>REF</sub> A to OUT A V <sub>REF</sub> B to OUT B	All	- 70 - 70	65 65	70 70	-65 -65	dB max dB max	V <sub>REF</sub> A, V <sub>REF</sub> B = 20V p-p Sine Wave @ 100kHz
CHANNEL TO CHANNEL ISOLATION V <sub>REF</sub> A to OUT B	Ali	-77	-	-77	_	dB typ	Both DAC Latches Loaded with 11111111. V <sub>REF</sub> A = 20V p-p Sine Wave @ 100kHz V <sub>REF</sub> B = 0V see Figure 6.
V <sub>REF</sub> B to OUT A		-77	-	-77	-	dB typ	V <sub>REF</sub> A = 20V p-p Sine Wave @ 100kHz V <sub>REF</sub> A = 0V see Figure 6.
DIGITAL CROSSTALK	All	30	-	60	-	nV sec typ	Measured for Code Transition 00000000 to 11111111
HARMONIC DISTORTION	Ali	-85	-	- 85	_	dB typ	V <sub>IN</sub> = 6V rms @ 1kHz

NOTES

Temperature Ranges are J, K, L. Versions: -40°C to +85°C

A, B, C. Versions: -40°C to +85°C

A, B, C. Versions: -55°C to +125°C

Specification applies to both DACs in AD7528.

Logic inputs are MOS Gates. Typical input current (+25°C) is less than In A.

Guaranteed by design but not production tested.

These characteristics are for design guidance only and are not subject to test.

Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix D) to DGND.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to AGND $\ \ldots \ \ldots \ \ldots \ \ldots \ \ldots \ 0V, \ +17V$
$V_{DD}$ to DGND
AGND to DGND $V_{DD}$ +0.3V
DGND to AGND $V_{DD}$ +0.3V
Digital Input Voltage to DGND $\dots$ -0.3V, $V_{DD}$ +0.3V
$V_{PIN2}$ , $V_{PIN20}$ to AGND $-0.3V$ , $V_{DD}$ $+0.3V$
$V_{REF}$ A, $V_{REF}$ B to AGND $\ \ldots \ \ \pm 25V$
$V_{RFB}$ A, $V_{RFB}$ B to AGND $\ \ldots \ \pm 25V$
Power Dissipation (Any Package) to +75°C 450mW
Derates above +75°C by 6mW/°C
Operating Temperature Range
Commercial (J, K, L) Grades40°C to +85°C
Industrial (A, B, C) Grades40°C to +85°C
Extended (S, T, U) Grades $\dots \dots -55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature $\dots \dots -65^{\circ}$ C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10 secs.) +300°C

### CAUTION:

- ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- Do not insert this device into powered sockets. Remove power before insertion or removal.

### **TERMINOLOGY**

### Relative Accuracy:

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Gain Error	Package Option <sup>3</sup>
AD7528JN	-40°C to +85°C	± 1LSB	±4LSB	N-20
AD7528KN	-40°C to +85°C	± 1/2LSB	±2LSB	N-20
AD7528LN	-40°C to +85°C	± 1/2LSB	± 1LSB	N-20
AD7528JP	-40°C to +85°C	± 1LSB	±4LSB	P-20A
AD7528KP	-40°C to +85°C	± 1/2LSB	±2LSB	P-20A
AD7528LP	-40°C to +85°C	± 1/2LSB	± 1LSB	P-20A
AD7528JR	-40°C to +85°C	±1LSB	±4LSB	R-20
AD7528KR	-40°C to +85°C	± 1/2LSB	± 2LSB	R-20
AD7528LR	-40°C to +85°C	± 1/2LSB	±1LSB	R-20
AD7528AQ	-40°C to +85°C	±1LSB	±4LSB	Q-20
AD7528BQ	-40°C to +85°C	± 1/2LSB	±2LSB	Q-20
AD7528CQ	-40°C to +85°C	± 1/2LSB	± 1LSB	Q-20
AD7528SQ	-55°C to +125°C	± 1LSB	±4LSB	Q-20
AD7528TQ	-55°C to +125°C	± 1/2LSB	±2LSB	Q-20
AD7528UQ	-55°C to +125°C	± 1/2LSB	± 1LSB	Q-20
AD7528SE	-55°C to +125°C	±1LSB	±4LSB	E-20A
AD7528TE	-55°C to +125°C	± 1/2LSB	±2LSB	E-20A
AD7528UE	−55°C to +125°C	± 1/2LSB	±1LSB	E-20A

### NOTES

'Analog Devices reserves the right to ship side-brazed ceramic in lieu of cerdip. Parts will be marked with cerdip designator "Q."

<sup>2</sup>Processing to MIL-STD-883C, Class B is available. To order, add suffix "/883B" to part number. For further information, see Analog Devices' 1990 Military Products Databook. 3E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

### Differential Nonlinearity:

Differential nonlinearity is the difference between the measured change and the ideal ILSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

#### Gain Error:

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7528, ideal maximum output is  $V_{\rm REF}-1{\rm LSB}$ . Gain error of both DACs is adjustable to zero with external resistance.

### **Output Capacitance:**

Capacitance from OUT A or OUT B to AGND.

### Digital to Analog Glitch Impulse:

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with  $V_{REF}$  A,  $V_{REF}$  B = AGND.

### Propagation Delay:

This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.


### Channel-to-Channel Isolation:

The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

### Digital Crosstalk:

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.

### PIN CONFIGURATIONS



### INTERFACE LOGIC INFORMATION

#### DAC Selection:

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

### Mode Selection:

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

### Write Mode:

When  $\overline{CS}$  and  $\overline{WR}$  are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0–DB7.

### Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to  $\overline{CS}$  or  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DAC A/ DAC B	<del>CS</del>	WR	DACA	DACB
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	Н	X	HOLD	HOLD
X	х	н	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

### WRITE CYCLE TIMING DIAGRAM



NOTES: 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF  $V_{DD}$ .  $V_{OD} = +5V$ ,  $t_1 = t_1 = 20ns$ ;  $V_{DD} = +15V$ ,  $t_2 = t_1 = 40ns$ .

2 TIMING MEASUREMENT REFERENCE LEVEL IS VIN + VIL

### CIRCUIT INFORMATION-D/A SECTION

The AD7528 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted R-2R ladder structure is used, that is, binary weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.




Figure 1. Simplified Functional Circuit for DAC A

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows an approximate equivalent circuit for one of the AD7528's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every  $10^{\circ}C$ . The resistor  $R_O$  as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from 0.8R to 2R. R is typically  $11k\Omega$ .  $C_{OUT}$  is the capacitance due to the N-channel switches and varies from about 50pF to 120pF depending upon the digital input.  $g(V_{REF}\,A,\,N)$  is the Thevenin equivalent voltage generator due to the reference input voltage  $V_{REF}\,A$  and the transfer function of the R-2R ladder.




Figure 2. Equivalent Analog Output Circuit of DAC A

For further information on CMOS multiplying D/A converters refer to "Appplication Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479–15–8/78.

### CIRCUIT INFORMATION-DIGITAL SECTION

The input buffers are simple CMOS inverters designed such that when the AD7528 is operated with  $V_{\rm DD}=5V$ , the buffer converts TTL input levels (2.4V and 0.8V) into CMOS logic levels. When  $V_{\rm IN}$  is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( $V_{\rm DD}$  and DGND) as is practically possible.

The AD7528 may be operated with any supply voltage in the range  $5 \le V_{\rm DD} \le 15$  volts. With  $V_{\rm DD} = +15 V$  the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.





Figure 3. Typical Plots of Supply Current,  $I_{DD}$  vs. Logic Input Voltage  $V_{IN}$ , for  $V_{DD} = +5V$  and +15V



NOTES:

1R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
SEE TABLE 3 FOR RECOMMENDED VALUES.

2C1, C2 PHASE COMPENSATION (10pF-15pF) IS REQUIRED WHEN USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR OSCILLATION.

Figure 4. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.




Figure 5. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.

DAC Latch MSB	Contents LSB	Analog Output (DAC A or DAC B)
1111	1111	$-V_{IN}\left(\frac{255}{256}\right)$
1000	0001	$-V_{IN}\left(\frac{129}{256}\right)$
1000	0000	$-V_{IN}\left(\frac{128}{256}\right) = -\frac{V_{IN}}{2}$
0 1 1 1	1111	$-V_{IN}\left(\frac{127}{256}\right)$
0000	0001	$-V_{IN}\left(\frac{1}{256}\right)$
0000	0000	$-V_{IN}\left(\frac{0}{256}\right)=0$

Note:  $1LSB = (2^{-8})(V_{1N}) = \frac{1}{256}(V_{1N})$ 

Table I. Unipolar Binary Code Table

DAC Latch Contents MSB LSB	Analog Output (DAC A or DAC B)
11111111	$+V_{IN}\left(\frac{127}{128}\right)$
1000001	$+V_{IN}\left(\frac{1}{128}\right)$
10000000	0
0111111	$-V_{IN}\left(\frac{1}{128}\right)$
00000001	$-V_{IN}\left(\frac{127}{128}\right)$
0000000	$-V_{IN}\left(\frac{128}{128}\right)$

Note:  $1LSB = (2^{-7})(V_{IN}) = \frac{1}{128}(V_{IN})$ 

Table II. Bipolar (Offset Binary) Code Table

Trim Resistor	J/A/S	K/B/T	L/C/U
R1;R3	1k	500	200
R2;R4	330	150	82

Table III. Recommended Trim Resistor Values vs. Grade

# APPLICATIONS INFORMATION Application Hints

To ensure system performance consistent with AD7528 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: AC or transient voltages between the AD7528 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7528. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected in inverse parallel between the AD7528 AGND and DGND pins (1N914 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output which depends on  $V_{\rm OS}$  ( $V_{\rm OS}$  is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier  $V_{\rm OS}$  be no greater than 10% of 1LSB over the temperature range of interest.
- 3. HIGH FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

### DYNAMIC PERFORMANCE

The dynamic performance of the two DACs in the AD7528 will depend upon the gain and phase characteristics of the output amplifiers together with the optimum choice of the PC board layout and decoupling components. Figure 6 shows the relationship between input frequency and channel to channel isolation. Figure 7 shows a printed circuit layout for the AD7528 and the AD644 dual op-amp which minimizes feedthrough and crosstalk.




Figure 6. Channel to Channel Isolation




Figure 7. Suggested P.C. Board Layout for AD7528 with AD644 Dual Op-Amp

### SINGLE SUPPLY APPLICATIONS

The AD7528 DAC R-2R ladder termination resistors are connected to AGND within the device. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between DGND and V<sub>DD</sub>. Figure 8 shows a circuit which provides two +5V to +8V analog outputs by biasing AGND +5V up from DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the constant and matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1 and R1 is adjusted until the V<sub>REF</sub> A and V<sub>REF</sub> B inputs are at +2V. The two analog output voltages range from +5V to +8V for DAC codes 00000000 to 111111111.




Figure 8. AD7528 Single Supply Operation

Figure 9 shows DAC A of the AD7528 connected in a positive reference, voltage switching mode. This configuration is useful in that  $V_{\rm OUT}$  is the same polarity as  $V_{\rm IN}$  allowing single supply operation. However, to retain specified linearity,  $V_{\rm IN}$  must be in the range 0 to +2.5V and the output buffered or loaded with a high impedance, see Figure 10. Note that the input voltage is connected to the DAC OUT A and the output voltage is taken from the DAC  $V_{\rm REF}$  A pin.




Figure 9. AD7528 in Single Supply, Voltage Switching Mode




Figure 10. Typical AD7528 Performance in Single Supply Voltage Switching Mode (K/B/T, L/C/U Grades)

### MICROPROCESSOR INTERFACE




Figure 11. AD7528 Dual DAC to 6800 CPU Interface

### PROGRAMMABLE WINDOW COMPARATOR




Figure 13. Digitally Programmable Window Comparator (Upper and Lower Limit Detector)

# AB-A15 ADDRESS BUS ADDRESS BUS ADDRESS BUS DAC A/OAC B DECODE LOGIC A+11\* AD7528\* WR DAC B DB0 DB7 ADDR/DATA BUS \*ANALOG CIRCUITRY HAS BEEN OMITTED FOR CLARITY. \*\*A = DECODED 7528 ADDR DAC A A + 1 = DECODED 7528 ADDR DAC B

NOTE: 8085 INSTRUCTION SHLD (STORE H & L DIRECT) CAN UPDATE BOTH DACS WITH DATA FROM H AND L REGISTERS

Figure 12. AD7528 Dual DAC to 8085 CPU Interface

programmable window comparator. DACs A and B are loaded with the required upper and lower voltage limits for the test, respectively. If the test input is not within the programmed limits, the pass/fail output will indicate a fail (logic zero).

In the circuit of Figure 13 the AD7528 is used to implement a

### PROGRAMMABLE STATE VARIABLE FILTER




Figure 14. Digitally Controlled State Variable Filter

In this state variable or universal filter configuration (Figure 14) DACs A1 and B1 control the gain and Q of the filter characteristic while DACs A2 and B2 control the cut-off frequency, fc. DACs A2 and B2 must track accurately for the simple expression for fc to hold. This is readily accomplished by the AD7528. Op amps are 2 × AD644. C3 compensates for the effects of op amp gain-bandwidth limitations.

The filter provides low pass, high pass and band pass outputs and is ideally suited for applications where microprocessor control of filter parameters is required, e.g., equalizer, tone controls, etc.

Programmable range for component values shown is fc = 0 to 15kHz and Q = 0.3 to 4.5.

### CIRCUIT EQUATIONS


$$\begin{split} &C_1 = C_2, \ R_1 = R_2, \ R_4 = R_5 \\ &f_C = \frac{1}{2\pi} \frac{1}{R_1} \frac{1}{C_1} \\ &Q = \frac{R_3}{R_4} \cdot \frac{R_F}{R_{FBB1}} \\ &A_O = -\frac{R_F}{R_S} \end{split}$$

Note:

DAC equivalent resistance equals 256 × (DAC Ladder resistance)

DAC Digital Code

### DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR



In this configuration the AD7528 functions as a 2-channel digitally controlled attenuator. Ideal for stereo audio and telephone signal level control applications. Table IV gives input codes vs. attenuation for a 0 to 15.5dB range.

Input Code = 256 × 10 exp 
$$\left(-\frac{\text{Attenuation, dB}}{20}\right)$$

Figure 15. Digitally Controlled Dual Telephone Attenuator

Attn. dB	DAC Input Code	Code In Decimal	Attn. dB	DAC Input Code	Code In Decimal
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

Table IV. Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 15

For futher applications information the reader is referred to Analog Devices Application Note on the AD7528.



# Dual 8-Bit Buffered Multiplying CMOS D/A Converter

PM-7528

### **FEATURES**

- On-Chip Latches For Both DACs
- +5V To +15V Single Supply Operation
- DACs Matched To 1%
- Four-Quadrant Multiplication
- TTL/CMOS Compatible
- 8-Bit Endpoint Linearity (±1/2 LSB)
- Full Temperature Operation
- Low Power Consumption
- Microprocessor Compatible
- Improved ESD Resistance
- Automatically Insertable Cerdip and Plastic Packages
- Available in Surface Mount SO, PLCC and LCC Packages
- Available in Die Form


### **APPLICATIONS**

- Digital Gain/Attenuation Control
- Digital Control Of Filter Parameters
- Digitally-Controlled Audio Circuits
- X-Y Graphics
- Digital/Synchro Conversion
- Robotics
- Ideal For Battery-Operated Equipment

### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7528AR	AD7528UD	
PM7528BR	AD7528TD	MIL
PM7528BR	AD7528SD	
PM7528ER	AD7528CQ	
PM7528FR	AD7528BQ	IND
PM7528FR	AD7528AQ	
PM7528GP	PM7528GP	
PM7528FP	AD7528LN	COM
PM7528FPC	AD7528KP	

### **FUNCTIONAL DIAGRAM**



### ORDERING INFORMATION 1

			PACKAGE	
			EXTENDED	
		MILITARY*	INDUSTRIAL	COMMERCIAL
RELATIVE	GAIN	TEMPERATURE		TEMPERATURE
ACCURACY	ERROR	-55°C TO +125°C	-40°C TO +85°C	0°C TO +70°C
±1/2 LSB	±1 LSB	PM7528AR	PM7528ER	PM7528GP
±1/2 LSB	±1 LSB	PM7528ARC/883	-	_
±1/2 LSB	±2LSB	PM7528BR	PM7528FR	_
±1/2 LSB	±2 LSB	PM7528BRC/883	PM7528FP	_
±1/2 LSB	±2 LSB	_	PM7528FPC	
±1/2 LSB	±2 LSB	-	PM7528FS	_


- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### **GENERAL DESCRIPTION**

The PM-7528 contains two 8-bit multiplying digital-to-analog converters. Excellent DAC-to-DAC matching and tracking results from monolithic construction. The PM-7528 consists of two thin-film R-2R resistor-ladder networks, tracking span resistors, two data latches, one input buffer, and control logic. Operation from a 5 to 15 volt single power supply dissipates only 20mW of power in a space saving 20-pin 0.3" wide DIP. The PM-7528 features circuitry designed to protect against damage from electrostatic discharges.

Digital input data is directed into one of the DAC data latches determined by the DAC selection control line DAC A/DAC B. The 8-bit wide input data path provides TTL/CMOS compatibility. The data load cycle is similar to the write cycle of a random access memory. The PM-7528 is bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80.

### PIN CONNECTIONS



### PM-7528

## ABSOLUTE MAXIMUM RATINGS (T =+25°C unless otherwise noted)

(1 <sub>A</sub> =+25°C, unless otherwise noted)	•
V <sub>DD</sub> to AGND	0V, +17V
V <sub>DD</sub> to DGND	0V, +17V
V <sub>DD</sub> to DGND	0V, V <sub>DD</sub>
Digital Input Voltage to DGND	–0.3V, +15V
V <sub>PIN 2</sub> , V <sub>PIN 20</sub> to AGND	0.3V, +15V
V <sub>BEE</sub> A, V <sub>BEE</sub> B to AGND	±25V
V <sub>REB</sub> A, V <sub>REB</sub> B to AGND	±25V
Operating Temperature Range AR, ARC, BR, BRC Versions	
AR, ARC, BR, BRC Versions	55°C to ±125°C
ER, FR, FP, FPC, FS Versions	40°C to +85°C
GP Version	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	Θ <sub>jA</sub> (Note 1)	Θ <sub>IC</sub>	UNITS
20-Pin Hermetic DIP (R)	80	15	°C/W
20-Pin Plastic DIP (P)	74	32	°C/W
20-Contact LCC (RC)	76	36	°C/W
20-Pin SO (S)	89	27	°C/W
20-Contact PLCC (PC)	98	38	°C/W

### NOTE:

 Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for TO, CerDIP, P-DIP, and LCC packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for SO and PLCC packages.

### **CAUTION:**

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub>.
   The digital control inputs are zener-protected; however, permanent damage
- may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- Do not insert this device into powered sockets, remove power before insertion or removal.
- 4. Use proper antistatic handling procedures.
- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V or +15V,  $V_{REF}A$  =  $V_{REF}B$  = +10V, OUT A = OUT B = 0V;  $T_A$  = -55°C to +125°C apply for PM-7528AR/ARC/BR/BRC;  $T_A$  = -40°C to +85°C apply for PM-7528ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM7528GP, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS		MIN	PM-752	28 MAX	UNITS
	SYMBOL	CONDITIONS		MIN	117	MAX	UNITS
(Note 1)							
Resolution	N		-	8	_		Bits
Relative Accuracy (Note 2)	NL			_	_	±1/2	LSB
Differential Nonlinearity (Note 3)	DNL			<u>.</u>	_	±1	LSB
		T <sub>A</sub> = +25°C	PM7528A/E/G PM7528B/F		_	±1 ±2	
Full Scale Gain Error (Note 4)	G <sub>FSE</sub>	V <sub>DD</sub> = +5V T <sub>A</sub> = Full Temp. Range	PM7528A/E/G PM7528B/F		_	±3 ±4	LSB
		V <sub>DD</sub> = +15V T <sub>A</sub> = Full Temp. Range	PM7528A/E/G PM7528B/F		_	±1 ±3	
Gain Temperature Coefficient (ΔGain/ΔTemperature) (Notes 4, 10)	TCG <sub>FS</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$		<del>-</del>	_	±0.007 +0.0035	%/°C
,		T <sub>A</sub> = +25°C			5	±50	
Output Leakage Current Out A (Pin 2)/Out B (Pin 20)	I <sub>LKG</sub>	V <sub>DD</sub> = +5V T <sub>A</sub> = Full Temp. Range		_	_	±400	nA
(Note 5)		V <sub>DD</sub> = +15V T <sub>A</sub> = Full Temp. Range		_		+200	
Input Resistance		,					
(V <sub>REF</sub> A, V <sub>REF</sub> B) (Note 6)	R <sub>REF</sub>			8	_	15	kΩ
V <sub>REF</sub> A/V <sub>REF</sub> B (Input Resistance Match)	ΔV <sub>REF</sub> A, B				0.1	±1	%

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V or +15V,  $V_{REF}A = V_{REF}B = +10V$ , OUT A = OUT B = 0V;  $T_A$  = -55°C to +125°C apply for PM-7528AR/ARC/BR/BRC;  $T_A$  = -40°C to +85°C apply for PM-7528ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM7528GP, unless otherwise noted. *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM-7528	MAX	UNITS
DIGITAL INPUTS (Note 9)	01502					
Digital Input High (Note 8)	V <sub>INH</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	2.4 13.5	_	_	ν
Digital Input Low (Note 8)	V <sub>INL</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	_	_	0.8 1.5	٧
Input Current (Note 7)	I <sub>IN</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		.001	±1 ±10	μА
Input Capacitance (Note 10)	C <sub>IN</sub>	DB0-DB7 WR, CS, DAC A/DAC B	_	_	10 15	pF
SWITCHING CHARACTERISTIC (Notes 10, 11)	CS at V <sub>DD</sub> = +5V					
Chip Select to Write Set-Up Time	t <sub>CS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	200 230	_	_	ns
Chip Select to Write Hold Time	t <sub>CH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	20 30	_		ns
DAC Select to Write Set-Up Time	t <sub>AS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	200 230	_	_	ns
DAC Select to Write Hold Time	t <sub>AH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	20 30	_		ns
Data Valid to Write Set-Up Time	t <sub>DS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	110 130	_	_	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		0	_		ns
Write Pulse Width	t <sub>WR</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	180 200	_	_	ns
SWITCHING CHARACTERISTIC (Notes 10, 11)	CS at V <sub>DD</sub> = +15V					
Chip Select to Write Set-Up Time	t <sub>CS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	60	_	_	ns
Chip Select to Write Hold Time	t <sub>CH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	10 15	_	_	ns
DAC Select to Write Set-Up Time	t <sub>AS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	60 80	_	_	ns
DAC Select to Write Hold Time	t <sub>AH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	10 15	_	_	ns
Data Valid to Write Set-Up Time	t <sub>DS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	50 70	_	_	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		10	_	_	ns
Write Pulse Width	t <sub>WR</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	60 80		_	ns

### PM-7528

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V or +15V,  $V_{REF}A = V_{REF}B = +10V$ , OUT A = OUT B = 0V;  $T_A$  = -55°C to +125°C apply for PM-7528AR/ARC/BR/BRC;  $T_A$  = -40°C to +85°C apply for PM-7528ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM7528GP, unless otherwise noted. *Continued* 

				PM-752	В	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY (Note 12)						
Supply Current		All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>	_	_	1	mA
(Note 21)	I <sub>DD</sub>	All Digital Inputs 0V or V <sub>DD</sub>	_	_	100	μΑ
AC PERFORMANCE CHARACTE (Note 13)	RISTICS					
DC Supply Rejection Ratio		$V_{DD} = +5V$ $T_{A} = +25^{\circ}C$	_	within	0.02	,
C Supply Rejection Hatto (ΔGain/ΔV <sub>DD</sub> ) (Note 14)	PSRR	T <sub>A</sub> = Full Temp. Range			0.04	%/%
		$V_{DD} = +15V$ $T_{\Delta} = +25^{\circ}C$		_	0.01	
		T <sub>A</sub> = Full Temp. Range	_		0.02	
Propagation Delay (Notes 15, 16, 17)		$V_{DD} = +5V$ $T_{A} = +25^{\circ}C$	_		220	
	t <sub>pD</sub>	T <sub>A</sub> = Full Temp. Range			270	ns
		$V_{DD} = +15V$ $T_A = +25$ °C $T_A = Full Temp. Range$	_	_	80 100	
Current Cattling Time		$V_{DD} = +5V$ $T_A = +25^{\circ}C$ $T_A = Full Temp. Range$	=	_	350 400	
Current Settling Time (Notes 16, 17, 22)	t <sub>s</sub>	$V_{DD} = +15V$ $T_A = +25^{\circ}C$	_		180	ns
		T <sub>A</sub> = Full Temp. Range	_		200	
Digital Charge Injection (Note 18)	Q	$T_A = +25^{\circ}C$ $V_{DD} = +5V$ $V_{DD} = +15V$	_	160 440	_	nVs
	C <sub>OUT</sub> A	DAC Latches Loaded			50	
0.1.10	C <sub>OUT</sub> B	with 00000000	_	_	50	
Output Capacitance	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 11111111		_	120 120	pF
	FTA	$V_{REF}$ A to OUT A; $T_A = +25^{\circ}C$		_	-70 -65	
AC Feedthrough		T <sub>A</sub> = Full Temp. Range			-65	dB
(Note 19)	FTB	V <sub>REF</sub> B to OUT B; T <sub>A</sub> = +25°C	-	_	-70	
		T <sub>A</sub> = Full Temp. Range	_		-65	

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V or +15V,  $V_{REF}A$  =  $V_{REF}B$  = +10V, OUT A = OUT B = 0V;  $T_A$  = -55°C to +125°C apply for PM-7528AR/ARC/BR/BRC;  $T_A$  = -40°C to +85°C apply for PM-7528ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM7528GP, unless otherwise noted. *Continued* 


					3	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AC PERFORMANCE CHARAC (Note 13)	TERISTICS					
Channel-to-Channel	CCI <sub>BA</sub>	$V_{REF}$ A to OUT B; $V_{REF}$ A = 20 $V_{p-p}$ Sinewave @ f = 100kHz $V_{REF}$ B = 0V. $T_A$ = +25°C		-77		dB
Isolation (Note 20)	CCI <sub>AB</sub>	$V_{REF}$ B to OUT A; $V_{REF}$ B = $20V_{p-p}$ Sinewave @ f = $100kHz$ $V_{REF}$ A = $0V$ . $T_A$ = $+25^{\circ}C$	_	-77	_	
Digital Crosstalk	Q	For Code Transition From 00000000 to 11111111. $T_A = +25^{\circ}\text{C}$ $V_{DD} = +5\text{V}$ $V_{DD} = +15\text{V}$		30 60		nVs
Harmonic Distortion	THD	$V_{IN} = 6Vrms @ f = 1kHz.$ $T_A = +25$ °C	_	-85	_	dB

### NOTES:

- 1. Specifications apply to both DAC A and DAC B.
- 2. This is an endpoint linearity specification.
- All grades guaranteed to be monotonic over the full operating temperature range.
- Measured using internal R<sub>FB</sub> A and R<sub>FB</sub> B. Both DAC latches loaded with 11111111. Gain error is adjustable using circuits of Figures 5 and 6.
- 5. DAC loaded with 00000000.
- 6. Input resistance TC = +50ppm/°C; typical input resistance = 11k $\Omega$ .
- 7.  $V_{IN} = 0V \text{ or } V_{DD}$
- 8. For all data bits DB0-DB7, WR, CS, DAC A/DAC B.
- Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA.
- Guaranteed and not tested.

- 11. See timing diagram.
- 12. See Figure 3.
- These characteristics are for design guidance only and are not subject to test.
- 14.  $\Delta V_{DD} = \pm 5\%$ .
- 15. From digital input to 90% of final analog-output current.
- 16.  $V_{REF} A = V_{REF} B = +10V$ ; OUT A, OUT B load =  $100\Omega$ ,  $C_{EXT} = 13pF$ .
- 17.  $\overline{WR}$ ,  $\overline{CS} = 0V$ , DB0-DB7 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 18. For code transition 00000000 to 11111111.
- 19.  $V_{BEF} A$ ,  $V_{REF} B = 20V_{p-p}$  Sinewave @ f = 100kHz.
- 20. Both DAC latches loaded with 11111111.
- 21.  $I_{DD} = 500 \mu A$  at  $T_A = Full$  Temp. Range.
- 22. Extrapolated:  $t_s$  (1/2 LSB) =  $t_p$ D + 6.2 $\tau$ , where  $\tau$  = the measured first time constant of the final RC decay.

### **DICE CHARACTERISTICS**



DIE SIZE 0.086  $\times$  0.092 inch, 7,192 sq. mils (2.184  $\times$  2.337 mm, 5.105 sq. mm)

- 1. ANALOG GROUND (AGND)
- 2. OUTPUT A (OUT A)
- 3. DAC A FEEDBACK RESISTOR (RFBA)
- 4. DAC A REFERENCE INPUT (VREFA)
- 5. DIGITAL GROUND (DGND)
- 6. DIGITAL SELECTION (DAC A/DAC B)
- 7. DIGITAL INPUT DB7 (MSB)
- 8. DIGITAL INPUT DB6
- 9. DIGITAL INPUT DB5 10. DIGITAL INPUT DB4

- 11. DIGITAL INPUT DB3
- 12. DIGITAL INPUT DB2
- 13. DIGITAL INPUT DB1
  14. DIGITAL INPUT DB0 (LSB)
- 15. CHIP SELECT (CS)
- 16. WRITE (WR)
- 17. POSITIVE POWER SUPPLY (VDD)
- 18. DAC B REFERENCE INPUT (VREFB)
- 19. DAC B FEEDBACK RESISTOR (RFBB)
- 20. OUTPUT B (OUT B)

 $\textbf{WAFER TEST LIMITS} \text{ at V}_{DD} = +5 \text{V or} + 15 \text{V, V}_{REF} \text{A} = \text{V}_{REF} \text{B} = +10 \text{V, OUT A} = \text{OUT B} = 0 \text{V; T}_{A} = 25 ^{\circ} \text{C, unless otherwise noted.}$ 

			PM-7528G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Relative Accuracy	NL	Endpoint Linearity Error	±½	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	DAC Latches Loaded with 11111111	±2	LSB MAX
Output Leakage	I <sub>LKG</sub>	DAC Latches Loaded with 00000000 Pad 2 and 20	±50	nA MAX
Input Resistance	R <sub>REF</sub>	Pad 4 and 18	8/15	KΩMIN/ KΩMAX
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance Match	ΔV <sub>REF</sub> A, B		±1	% MAX
Digital Input High	V <sub>IH</sub>	V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V	2.4 13.5	V <sub>MIN</sub>
Digital Input Low	V <sub>IL</sub>	V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V	0.8 1.5	V <sub>MAX</sub>
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μΑ ΜΑΧ
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or V <sub>DD</sub>	1 0.1	mA MAX
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSRR	V <sub>DD</sub> = ±5%	0.02	%/% MAX


### NOTE


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


# **TYPICAL ELECTRICAL CHARACTERISTICS** at $V_{DD}$ = +5V or +15V, $V_{REF}$ A = $V_{REF}$ B = +10V, OUT A = OUT B = 0V; $T_A$ = 25°C, unless otherwise noted. (Note 13)


			PM-7528G	
PARAMETER	SYMBOL	CONDITIONS	TYPICAL	UNITS
Digital Input Capacitance	C <sub>IN</sub>		6	pF
	Count		22	F
Output Capacitance	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 00000000	22	pF
	CourA		40	"F
	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 11111111	40	pF
Propagation Delay		V <sub>DD</sub> = 15V	70	
(Notes 15, 16, 17)	<sup>t</sup> pD	V <sub>DD</sub> = 5V	150	ns


### TYPICAL PERFORMANCE CHARACTERISTICS















**GAIN AND PHASE SHIFT** 










### TYPICAL PERFORMANCE CHARACTERISTICS












### **VOLTAGE SWITCHING MODE CHARACTERISTICS**







### PARAMETER DEFINITIONS

### **RELATIVE ACCURACY**

Relative accuracy, or endpoint nonlinearity, is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale, and is normally expressed in LSB's or as a percentage of full scale reading.

### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum over the operating temperature range ensures monotonicity.

### **GAIN ERROR**

Gain error, or full-scale error, is a measure of the output error between an ideal DAC and the actual device output. The ideal full-scale output is V<sub>REF</sub> minus 1 LSB. Gain error of both DAC's in the PM-7528 is adjustable to zero with external resistance.

### **OUTPUT CAPACITANCE**

Capacitance from OUT A or OUT B to AGND.

### **DIGITAL CHARGE INJECTION**

The amount of charge injected from the digital inputs to the analog output when the inputs change states. This is normally specified as the area of the glitch in either pAsecs or nVsecs, depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with  $V_{REF}\,A$ ,  $V_{REF}\,B$  = AGND.

### PROPAGATION DELAY

This is a measure of the internal delays of the circuit. It is defined as the time from a digital input change to the analog output current reaching 90% of its final value.

### **CHANNEL-TO-CHANNEL ISOLATION**

The portion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

### DIGITAL CROSSTALK

The glitch energy transferred to the output of one converter, due to a change in digital input code to the other converter, specified in nVsec.

### AC FEEDTHROUGH

AC signal due to capacitive coupling from V<sub>REF</sub> to output with all switches "off."

### INTERFACE LOGIC INFORMATION

### DAC SELECTION

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

### MODE SELECTION

The inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to the data on the data bit lines DB0-DB7.

### HOLD MODE

The selected DAC latch retains the data which was present on the data lines just prior to  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.


### **MODE SELECTION TABLE**

DAC A/DAC B	CS	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
Н	L	L	HOLD	WRITE
×	Н	Х	HOLD	HOLD
х	Х	н	HOLD	HOLD
L = Low State	H = F	ligh State	X = Do	n't Care

### CIRCUIT INFORMATION—D/A SECTION


The PM-7528 contains two identical 8-bit multiplying digital-toanalog converters, DAC A and DAC B. Each DAC includes a stable thin-film R-2R resistor ladder and eight NMOS current steering switches. Figure 1 shows a simplified equivalent circuit

### WRITE CYCLE TIMING DIAGRAM



of either DAC. The inverted R-2R ladder takes a voltage or current reference and divides it in a binary manner among the eight current steering switches. The number of switches selected to the output (OUT) add their currents together forming an analog output current representation of the switch selection. The DAC OUT and analog ground (AGND) should be maintained at the same voltage for proper operation. The internal feedback resistor (RFB) has a normally closed switch in series as shown in Figure 1. This switch improves linearity performance over temperature and power supply rejection; however when the circuit is not powered up the switch assumes an open state.


FIGURE 1: Simplified functional circuit for DAC A or DAC B.



### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuit of DAC A shown in Figure 2 is similar to DAC B. DAC A and DAC B both share the analog ground pin 1 (AGND). With all digital inputs high, the reference current flows to OUT A. A small leakage current ( $I_{LEAKAGE}$ ) flows across internal junctions, doubling every 10°C. The R-2R ladder termination resistor generates a constant 1/256 current which is 1 LSB of the reference current ( $I_{REF}$ ).  $C_{OUT}$  is the parallel combination of the NMOS current steering switches. The value of  $C_{OUT}$  depends on the number of switches connected to the output. The range of  $C_{OUT}$  is 50pF to 120pF maximum. The equivalent output resistance  $R_O$  varies with input code from 0.8R to 3R, where R is the nominal ladder resistor of the R-2R ladder.

**FIGURE 2:** PM-7528 DAC A equivalent circuit. All digital inputs high.




### CIRCUIT INFORMATION—DIGITAL SECTION

The digital inputs provide TTL input compatibility ( $V_{INH} = 2.4$ ,  $V_{INL} = 0.8V$ ) when the PM-7528 operates with  $V_{DD}$  of +5V. The digital inputs effect the amount of quiescent supply current as shown in Figure 3. Peak supply current occurs as the digital input ( $V_{IN}$ ) passes through the transition voltage. Maintaining the digital input voltages as close as possible to the supplies ( $V_{DD}$  and DGND) minimizes supply current consumption. When operating the PM-7528 from CMOS logic the digital inputs are driven very close to the supply rails, minimizing power consumption.

Digital input protection from electrostatic discharge and electrostatic buildup occurs in the input network shown in Figure 4.

**FIGURE 3:** Typical plots of supply current,  $I_{DD}$  vs logic input voltage  $(V_{IN})$ , for  $V_{DD}$  = +5V, +10V, and +15V.



### **BURN-IN CIRCUIT**





FIGURE 4: Simplified equivalent gate-input protection circuit. One of eight current switches, and its associated internal CMOS-drive-circuitry, is shown.



### **APPLICATIONS INFORMATION**

The most common application of this DAC is voltage output operation. Unipolar output operation provides a 0 to 10 volt output swing when connected, as shown in Figure 5. The maximum output voltage polarity is the inverse of the input reference voltage, since the op amp inverts the input currents. The transfer equation for unipolar operation is  $V_{OUT} = -V_{IN} \times D/256$ , where D is the decimal value of the data bit inputs DBO thru DB7 and  $V_{IN}$  is the reference input voltage. The transfer equation highlights another popular application of CMOS DAC's, multiplication. The output voltage is the product of the reference voltage and the digital input code. The reference input voltage can be any value in the range of  $\pm 25$  volts for both

DC or AC signals. The circuit in Figure 5 performs two-quadrant multiplication. Table 1 provides example analog outputs for the given digital input codes.

For bipolar output operation connect the PM-7528 as shown in Figure 6. This circuit configuration provides an offset current, derived from the reference, to enable the output op amp to swing in both polarities. The digital input coding becomes offset binary. Table 2 provides some example analog outputs for various digital inputs (D). The transfer equation for bipolar operation is  $V_{OUT} = V_{IN} \times (D/128 - 1)$ , where D is the decimal value of the data bit inputs DB0 thru DB7. This circuit provides full four-quadrant multiplication able to accept both polarities on all inputs as well as the circuit output.

FIGURE 5: Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication), See Table 1.




TABLE 1: Unipolar Binary Code Table. See Figure 5.

OUTPUT or DAC B)
5 6)
<sup>9</sup> )
$\left(\frac{8}{6}\right) = -\frac{V_{IN}}{2}$
<sup>7</sup> <sub>6</sub> )
<sub>6</sub> )


**NOTE:** 1 LSB =  $(2^{-8})(V_{IN}) = \frac{1}{256}(V_{IN})$ 

TABLE 2: Bipolar (Offset Binary) Code Table. See Figure 6.

	the state of the s
DAC LATCH CONTENTS MSB LSB	ANALOG OUTPUT (DAC A or DAC B)
11111111	$+V_{IN} \left(\frac{127}{128}\right)$
1000001	$+V_{ N } \left( \frac{1}{128} \right)$
1000000	0
0111111	$-V_{1N} \left( \frac{1}{128} \right)$
0000001	$-V_{IN} \left( \frac{127}{128} \right)$
0000000	$-V_{IN} \left( \frac{128}{128} \right)$

**NOTE:** 1 LSB =  $(2^{-7})(V_{IN}) = \frac{1}{128}(V_{IN})$ 

FIGURE 6: Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table 2.



### **APPLICATION HINTS**

To ensure system performance consistent with PM-7528 specifications, careful attention must be given to the following points:

- 1. GENERAL GROUND MANAGEMENT: AC or transient voltages between the PM-7528 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal, is to tie AGND and DGND together at the PM-7528. In more complex systems where the AGND-DGND connection is on the back-plane, it is recommended that diodes (1N914 or equivalent) be connected in inverse parallel between the PM-7528 AGND and DGND pins.
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output with a maximum magnitude of 0.67 V<sub>OS</sub> (V<sub>OS</sub> is amplifier input-offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier V<sub>OS</sub> be no greater than 10% of 1 LSB over the temperature range of interest.
- HIGH-FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open-loop response; this can cause ringing or oscillation. Stability can be restored by adding a phase-compensation capacitor in parallel with the feedback resistor.
- DYNAMIC PERFORMANCE: The dynamic performance of the two DACs in the PM-7528 will depend upon the gain and phase characteristics of the output amplifiers, together with the optimum choice of the PC board layout and decoupling components.
- 5. CIRCUIT LAYOUT SUGGESTIONS: Analog and digital ground traces should be routed between package pins to isolate the digital inputs from the analog circuitry. Analog ground traces should also be placed between pins 17-18, 18-19, 3-4, 4-5 to minimize reference feedthrough to the output in multiplying applications. A power supply bypass capacitor (0.1µF) is recommended across V<sub>DD</sub> to DGND.


### SINGLE SUPPLY OPERATION, VOLTAGE SWITCHING

With the PM-7528 connected in the voltage switching mode of operation, Figure 7, only one power supply is necessary. There is no voltage inversion between the reference input polarity and the output in the voltage switching mode.

Two characteristic curves in the typical performance characteristics section were generated using this voltage switching mode of operation. The first graph, linearity error versus input reference voltage, shows that to maintain a  $\pm$  1/2 LSB maximum linearity error,  $V_{REF}$  should be less than 1.5 volts for  $V_{DD}\!=\!5$  volts or less than 6 volts for  $V_{DD}\!=\!15$  volts. The gain-phase response graph shows a dominant pole response for single supply applications where the reference input is an AC signal. In this application the reference input should remain between 1.5 volts and ground when  $V_{DD}\!=\!5$  volts. Additionally settling time measures 400 to 500 nano seconds for a digital input change of 255 to 0 when  $V_{DD}\!=\!5$ V.

The output terminal in the voltage switching mode has a constant output resistance ( $\approx$  11K  $\Omega$ ) independent of the digital input code. The output should be buffered with a voltage follower when driving low impedance loads.

FIGURE 7: PM-7528 in Single Supply, Voltage Switching Mode



### SINGLE SUPPLY, CURRENT SWITCHING

An alternate single-supply operating mode of the PM-7528 results when offsetting the analog ground. Figure 8 shows the method of connection. The advantage of this connection method is the ability to set the output voltage swing in the center of the supply voltage. This allows use of lower cost op amps that would not work in single-supply voltage-switching applications.

The transfer equation in this mode of operation is:

$$V_{OUT}(D) = D/256 (AGND - V_{REF}) + AGND$$

where D is the whole number binary input


A popular connection in the current-steering single-supply mode consists of a 2.5 volt reference connected to AGND, the  $V_{REF}$  input grounded,  $V_{DD}$  connected to 5 volts and the external (V+) op amp tied to 12 volts. This hookup results in the following transfer equation;

$$V_{OUT}(D) = 2.5 (1 + D/256)$$

where 
$$V_{OUT}$$
 (255) = 2.5 (1 + 255/256) = 5V  $V_{OUT}$  (0) = 2.5V

To maintain best linearity keep AGND equal to or less than 2.5 volts when  $\ensuremath{V_{DD}}$  is 5 volts.

FIGURE 8: PM-7528 in Single Supply, Current-Steering Mode




### PROGRAMMABLE WINDOW COMPARATOR

A programmable window-comparator in Figure 9 will determine if voltage inputs applied to the DAC feedback resistors are within limits programmed into the PM-7528 data latches. The

input signal range depends on the reference and polarity, that is the test input range is 0 to minus V<sub>REF</sub>. The A and B data latches are programmed with the upper and lower test limits. A signal within the programmed limits will drive the output to logic high.

FIGURE 9: Digitally Programmable Window Comparator (Upper and Lower Limit Detector).



### MICROPROCESSOR INTERFACE

FIGURE 10: PM-7528 Dual DAC to 6800 CPU Interface.





FIGURE 11: PM-7528 Dual DAC to 8085 CPU Interface.



### DIGITALLY CONTROLLED SIGNAL ATTENUATOR

Figure 12 shows the PM-7528 configured as a two-channel programmable attenuator. Applications include stereo, audio, and telephone signal-level control applications. In order to

generate logarithmic attenuation, Table 4 was generated based on the equation:

Digital Input = 
$$256 \times \exp\left(\frac{-\text{Attenuation (dB)}}{20}\right)$$

FIGURE 12: Digitally-Controlled Dual Telephone Attenuator.




TABLE 4: Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 12

ATTN. dB	DAC INPUT CODE	CODE IN DECIMAL	ATTN. dB	DAC INPUT CODE	CODE IN DECIMAL
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	0100000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	1000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43



# CMOS Low Cost 10-Bit Multiplying DAC

AD7533

### **FEATURES**

Lowest Cost 10-Bit DAC
Low Cost AD7520 Replacement
Linearity: 1/2, 1 or 2LSB
Low Power Dissipation
Full Four-Quadrant Multiplying DAC
CMOS/TTL Direct Interface
Latch Free (Protection Schottky Not Required)
End-Point Linearity

### **APPLICATIONS**

Digitally Controlled Attenuators Programmable Gain Amplifiers Function Generation Linear Automatic Gain Control


### **GENERAL DESCRIPTION**

The AD7533 is a low cost 10-bit 4-quadrant multiplying DAC manufactured using an advanced thin-film-on-monolithic-CMOS wafer fabrication process.

Pin and function equivalent to the industry standard AD7520, the AD7533 is recommended as a lower cost alternative for old AD7520 sockets or new 10-bit DAC designs.

AD7533 application flexibility is demonstrated by its ability to interface to TTL or CMOS, operate on +5V to +15V power, and provide proper binary scaling for reference inputs of either positive or negative polarity.

### FUNCTIONAL BLOCK DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

Logic: A switch is closed to I<sub>OUT1</sub> for its digital input in a "HIGH" state.

### ORDERING GUIDE1

Model <sup>2</sup>	Temperature Range	Nonlinearity (% FSR max)	Package Option <sup>3</sup>
AD7533JN	-40°C to +85°C	±0.2	N-16
AD7533KN	-40°C to +85°C	±0.1	N-16
AD7533LN	-40°C to +85°C	±0.05	N-16
AD7533JP	-40°C to +85°C	±0.2	P-20A
AD7533KP	-40°C to +85°C	±0.1	P-20A
AD7533LP	-40°C to +85°C	±0.05	P-20A
AD7533JR	-40°C to +85°C	±0.2	R-16
AD7533KR	-40°C to +85°C	±0.1	R-16
AD7533LR	-40°C to +85°C	± 0.05	R-16
AD7533AQ	-40°C to +85°C	±0.2	Q-16
AD7533BQ	-40°C to +85°C	±0.1	Q-16
AD7533CQ	-40°C to +85°C	±0.05	Q-16
AD7533SQ	-55°C to +125°C	±0.2	Q-16
AD7533TQ	-55°C to +125°C	±0.1	Q-16
AD7533UQ	-55°C to +125°C	±0.05	Q-16
AD7533SE	-55°C to +125°C	±0.2	E-20A
AD7533TE	-55°C to +125°C	±0.1	E-20A
AD7533UE	−55°C to +125°C	±0.05	E-20A

### NOTES

<sup>1</sup>Analog Devices reserves the right to ship ceramic (package outline D-16) packages in lieu of cerdip (package outline Q-16) packages.

<sup>2</sup>To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet.

 $^3E$  = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

# AD7533 — SPECIFICATIONS ( $V_{DD} = +15V$ , $V_{OUT1} = V_{OUT2} = 0V$ ; $V_{REF} = +10V$ unless otherwise noted)

Parameter	T <sub>A</sub> =25°C	T <sub>A</sub> = Operating Range	Test Conditions
STATIC ACCURACY			
Resolution	10 Bits	10 Bits	A STATE OF THE STA
Relative Accuracy <sup>1</sup>			
AD7533J, A, S Versions	±0.2% FSR max	±0.2% FSR max	
AD7533K, B, T Versions	±0.1% FSR max	±0.1% FSR max	• • • •
AD7533L, C, U Versions	± 0.05% FSR max	±0.05% FSR max	
Gain Error <sup>2, 3</sup>	± 1.4% FS max	± 1.5% FS max	Digital Inputs = V <sub>INH</sub>
Supply Rejection <sup>4</sup>			
$\Delta Gain/\Delta V_{DD}$	0.005%/%	0.008%/%	Digital Inputs = $V_{INH}$ ; $V_{DD}$ = +14V to +17V
Output Leakage Current			
I <sub>OUT1</sub>	± 50nA max	± 200nA max	Digital Inputs = $V_{INL}$ ; $V_{REF} = \pm 10V$
I <sub>OUT2</sub>	± 50nA max	± 200nA max	Digital Inputs = $V_{INH}$ ; $V_{REF} = \pm 10V$
DYNAMIC ACCURACY			- Garage Military
	600ns max <sup>4</sup>	800ns <sup>5</sup>	T- 0.050/ FCD. D
Output Current Settling Time	600ns max	800ns	To $0.05\%$ FSR; $R_{LOAD} = 100\Omega$ ; Digital
To delicate Paris	± 0.05% FSR max <sup>5</sup>	± 0.1% FSR max <sup>5</sup>	Inputs = V <sub>INH</sub> to V <sub>INL</sub> or V <sub>INL</sub> to V <sub>INH</sub>
Feedthrough Error	±0.05% FSR max	±0.1% FSK max	Digital Inputs = $V_{INL}$ ; $V_{REF} = \pm 10V$ ,
			100kHz sine wave.
REFERENCE INPUT	I		
Input Resistance (Pin 15)	$5k\Omega$ min, $20k\Omega$ max	$5k\Omega$ min, $20k\Omega$ max <sup>6</sup>	Ì
ANALOGOUTPUTS			
Output Capacitance			
C <sub>OUT1</sub>	100pF max <sup>5</sup>	100pF max <sup>5</sup>	}
C <sub>OUT2</sub>	35pF max <sup>5</sup>	35pF max <sup>5</sup>	Digital Inputs = V <sub>INH</sub>
	1	1 *	
C <sub>OUT1</sub>	35pF max <sup>5</sup>	35pF max <sup>5</sup>	Digital Inputs = V <sub>INI</sub>
C <sub>OUT2</sub>	100pF max <sup>5</sup>	100pF max <sup>5</sup>	1 10
DIGITAL INPUTS			
Input High Voltage	1		
V <sub>INH</sub>	2.4V min	2.4V min	
Input Low Voltage			
V <sub>INI</sub>	0.8V max	0.8V max	
Input Leakage Current			
I <sub>IN</sub>	± 1µA max	± 1µA max	$V_{IN} = 0V$ and $V_{DD}$
Input Capacitance		,	I IN I I I I I I I I I I I I I I I I I
C <sub>IN</sub>	8pF max <sup>5</sup>	8pF max <sup>5</sup>	
POWER REQUIREMENTS			
- · · · · · · · · · · · · · · · · · · ·	+ 15V ± 10%	+ 15V ± 10%	Rated Accuracy
V <sub>DD</sub> V <sub>DD</sub> Range <sup>5</sup>	$+15V \pm 10\%$ +5V to +16V	+15V ± 10% +5V to +16V	Functionality with Degraded Performance
	2mA max	2mA max	Digital Inputs = V <sub>INI</sub> or V <sub>INI</sub>
$I_{DD}$	ZinA max	ZIIIA max	Digital induits = A INF or A INH

NOTES
1"FSR" is Full-Scale Range.

FSR. is Full-Scale Range. Full-Scale Range.  $^2$ Full Scale (FS) = ( $V_{REF}$ )  $^3$ Max gain change from  $T_A = +25^{\circ}$ C to  $T_{min}$  or  $T_{max}$  is  $\pm 0.1\%$  FSR.  $^4$ AC parameter, sample tested to ensure specification compliance.  $^5$ Guaranteed, not tested.

<sup>&</sup>lt;sup>6</sup>Absolute temperature coefficient is approximately - 300ppm/°C.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to GND0.3V, +17V
$R_{FB}$ to GND
$V_{REF}$ to GND
Digital Input Voltage Range $\dots -0.3V$ to $V_{DD} + 0.3V$
OUT 1, OUT 2 to GND $\dots -0.3V$ to $V_{DD} + 0.3V$
Power Dissipation (Any Package)
To +75°C
Derates above +75°C by 6mW/°C

Operating Temperature Range	
Commercial (J, K, L Versions)	$-40^{\circ}$ C to $+85^{\circ}$ C
Industrial (A, B, C Versions	$-40^{\circ}$ C to $+85^{\circ}$ C
Extended (S, T, U Versions)	-55°C to +125°C
Storage Temperature	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10sec)	+ 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### TERMINOLOGY

RELATIVE ACCURACY: Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % of full-scale range or (sub) multiples of 1LSB.

**RESOLUTION:** Value of the LSB. For example, a unipolar converter with n bits has a resolution of  $(2^{-n})$  ( $V_{REF}$ ). A bipolar converter of n bits has a resolution fo  $[2^{-(n-1)}]$  ( $V_{REF}$ ]. Resolution in no way implies linearity.

**SETTLING TIME:** Time required for the output function of the DAC to settle to within 1/2LSB for a given digital input stimulus, i.e., 0 to Full Scale.


GAIN ERROR: Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustble to zero with an external potentiometer.

**FEEDTHROUGH ERROR:** Error caused by capacitive coupling from  $V_{REF}$  to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from  $I_{OUT1}$  and  $I_{OUT2}$  terminals to ground.

**OUTPUT LEAKAGE CURRENT:** Current which appears on  $I_{OUT1}$  terminal with all digital inputs LOW or on  $I_{OUT2}$  terminal when all inputs are HIGH.

### **PIN CONFIGURATIONS**



### CIRCUIT DESCRIPTION

### GENERAL CIRCUIT INFORMATION

The AD7533, a 10-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used – that is, the binarily weighted currents are switched between the  $I_{\rm OUT1}$  and  $I_{\rm OUT2}$  bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. AD7533 Functional Diagram

One of the CMOS current switches is shown in Figure 2. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N channels. The "ON" resistances of the switches are binarily sealed so the voltage drop across each switch is the same. For example, switch 1 of Figure 2 was designed for an "ON" resistance of  $20\Omega$ , switch 2 for  $40\Omega$ , and so on. For a 10V reference input, the current through switch 1 is 0.5mA, the current through switch 2 is 0.25mA, and so on, thus maintaining a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.




Figure 2. CMOS Switch

### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuits for all digital inputs high and all digital inputs low are shown in Figures 3 and 4. In Figure 3 with all digital inputs low, the reference current is switched to  $I_{\rm OUT2}$ . The current source  $I_{\rm LEAKAGE}$  is composed of surface and junction leakages to the substrate while the  $\frac{I}{1024}$  current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 100pF, as shown on the  $I_{\rm OUT2}$  terminal. The "OFF" switch capacitance is 35pF, as shown on the  $I_{\rm OUT1}$  terminal. Analysis of the circuit for all digital inputs high, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal  $I_{\rm OUT1}$ , hence the 100pF at that terminal.




Figure 3. AD7533 Equivalent Circuit – All Digital Inputs Low




Figure 4. AD7533 Equivalent Circuit – All Digital Inputs High

### **OPERATION**

### UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)


DIGITAL INPUT MSB LSB	ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 5)
1111111111	$-V_{REF}\left(\frac{1023}{1024}\right)$
1000000001	$-V_{REF}\left(\frac{513}{1024}\right)$
1000000000	$-V_{REF}\left(\frac{512}{1024}\right) = \frac{V_{REF}}{2}$
0111111111	$-V_{REF}\left(\frac{511}{1024}\right)$
0000000001	$-V_{REF}\left(\frac{1}{1024}\right)$
0000000000	$-V_{REF}\left(\frac{0}{1024}\right) = 0$

NOTE:

1. Nominal LSB magnitude for the circuit of

Figure 5 is given by LSB =  $V_{REF} \left( \frac{1}{1024} \right)$ 

Table I. Unipolar Binary Code Table



NOTES: 1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. 2. C1 PHASE COMPENSATION (5 – 15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER.

Figure 5. Unipolar Binary Operation (2-Quadrant Multiplication)

### **BIPOLAR OPERATION** (4-QUADRANT MULTIPLICATION)


ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 6)
$+V_{REF}\left(\frac{511}{512}\right)$
$+V_{REF}\left(\frac{1}{512}\right)$
0
$-V_{REF}\left(\frac{1}{512}\right)$
$-V_{REF}\left(\frac{511}{512}\right)$
$-V_{REF}\left(\frac{512}{512}\right)$

NOTE

1. Nominal LSB magnitude for the circuit of

Figure 6 is given by LSB =  $V_{REF} \left( \frac{1}{512} \right)$ 

Table II. Bipolar (Offset Binary) Code Table




NOTES
1. R3.PA AND RS SELECTED FOR MATCHING AND TRACKING.
2. R1.R2.USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
3. C1 PHASE COMPENSATION (6-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIERS.


Figure 6. Bipolar Operation (4-Quadrant Multiplication)

### APPLICATIONS


### 10-BIT AND SIGN MULTIPLYING DAC




### PROGRAMMABLE FUNCTION GENERATOR




### **DIVIDER (DIGITALLY CONTROLLED GAIN)**



### MODIFIED SCALE FACTOR AND OFFSET



### DIGITALLY PROGRAMMABLE LIMIT DETECTOR





# CMOS Low Cost 10-Bit Multiplying D/A Converter

PM-7533

### **FEATURES**

- 10-Bit Resolution
- Full Four-Quadrant Multiplication
- Nonlinearity: 1/2 or 1 LSB
- TTL/CMOS Compatible
- Improved Gain Error and Linearity Error from +5V to +15V
- Low Power Consumption
- Low Feedthrough Error
- Low Cost
- AD7520 and AD7533 Replacement
- Full Temperature Operation
- Improved ESD Protection
- Available in Die Form

### **APPLICATIONS**

- Digital/Synchro Conversion
- Programmable Gain Amplifiers
- Ratiometric A/D Conversion
- Function Generator
- CRT Graphics Generator
- Digitally-Controlled Attenuator
- Digitally-Controlled Power Supplies
- Digital Filters
- Linear Automatic Gain Control

### ORDERING INFORMATION <sup>†</sup>

		PACKAGE	
NONLINEARITY	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C
±0.05% (±1/2 LSB)	PM7533AQ	PM7533EQ	PM7533GP
±0.1% (±1 LSB)	PM7533BQ	PM7533FQ	_
±0.1% (±1 LSB)	-	PM7533FP	_
±0.1% (±1 LSB)	_	PM7533FPC	-

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

### **CROSS REFERENCE**

РМІ	ADI	TEMPERATURE RANGE
PM7533AQ	AD7533UD	
PM7533BQ	AD7533TD	MIL
PM7533BQ	AD7533SD	
PM7533EQ	AD7533CD	
PM7533FQ	AD7533BD	IND
PM7533FQ	AD7533AD	
PM7533GP	AD7533LN	
PM7533FP	AD7533LN	COM
PM7533FPC	AD7533KP	


### GENERAL DESCRIPTION

The PM-7533 is a 10-bit 4-quadrant multiplying DAC. It is manufactured using thin film on an oxide-isolated, silicongate, monolithic CMOS wafer fabrication process. PMI's advanced thin-film resistor processing provides true 10-bit linearity and excellent long-term stability without laser trimming.


The PM-7533 is pin and function equivalent to the AD7520 and AD7533.

The PMI PM-7533 applications flexibility allows direct interface to TTL or CMOS circuitry and operation from +5V to +15V power supplies. Output scaling is provided by the internal feedback resistor and an external op amp; both positive and negative reference voltages can be accommodated.

### **PIN CONNECTIONS**



### **FUNCTIONAL DIAGRAM**



t Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### PM-7533

ABSOLUTE MAXIMUM RATINGS otherwise noted)	$(T_A = +25^{\circ}C, unless)$
V <sub>DD</sub> (to GND)	–0.3V, +17V
V <sub>REF</sub> (to GND)	±25V
R <sub>ER</sub> (to GND)	±25V
Digital Input Voltage Range Output Voltage (Pin 1, Pin 2)	0.3 to V <sub>DD</sub>
Output Voltage (Pin 1, Pin 2)	0.3 to V <sub>DD</sub>
Operating Temperature Range	00
Military (AQ, BQ Versions)	55°C to +125°C
Industrial (EQ, FQ, FP, FPC)	40°C to +85°C
Commercial (GP Version)	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	Θ <sub>jA</sub> (Note 1)	Θ <sub>JC</sub>	UNITS
16-Pin Hermetic DIP (Q)	94	12	°C/W
16-Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC, TC)	88	33	°C/W
16-Pin SOL (S)	92	27	°C/W
20-Contact PLCC (PC)	73	33	°C/W

### NOTE:

e

 i<sub>A</sub> is specified for worst case mounting conditions, i.e., e

 i<sub>A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; e

 i<sub>A</sub> is specified for device soldered to printed circuit board for SOL and PLCC packages.

### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).
   The digital control inputs are zener protected, however, permanent damage
- The digital control inputs are zener protected, however, permanent damage may occur on unconnected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +15V$ ,  $V_{REF} = +10V$ , AGND = DGND = 0V,  $V_{OUT1} = V_{OUT2} = 0V$ ,  $-55^{\circ}$ C to  $+125^{\circ}$ C apply for PM-7533EQ/FQ/FP/FPC/FS,  $T_{A} = 0^{\circ}$ C to  $+70^{\circ}$ C apply for PM-7533GP, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-7	7533.A	A/E/G MAX	PM-	7533E	S/F/H MAX	UNITS
STATIC ACCURACY									
Resolution	N		10		_	10	_		Bits
Relative Accuracy (Note 1)	INL			_	±0.05 (±1/2)	_	_	±0.1 (±1)	% FSR (LSB)
Differential Nonlinearity (Note 12)	DNL		_	_	±0.1 (±1)	***************************************		±0.1 (±1)	% FSR LSB
Gain Error (Notes 2, 3)	G <sub>FSE</sub>	$T_A = +25^{\circ}C$ $T_A = Full Temp. Range$		_ _ _	±1.4 (±14) ±1.5 (±15)	- - -		±1.4 (±14) ±1.5 (±15)	% FS (LSB) % FS (LSB)
Power Supply Rejection ΔGain/ΔV <sub>DD</sub> (Note 4)	PSRR	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		_	0.005 0.008		_	0.005 0.008	%/%
Output Leakage Current I <sub>OUT1</sub> (Pin 1) (Note 6)	I <sub>LKG1</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	±50 ±200	_	_	±50 ±200	nA
Output Leakage Current I <sub>OUT2</sub> (Pin 2) (Note 7)	I <sub>LKG2</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	±50 ±200	_		±50 ±200	nA
DYNAMIC ACCURACY									
Output Current Settling Time (Notes 5, 8)	t <sub>S</sub>	T <sub>A</sub> = +25°C (Note 10) T <sub>A</sub> = Full Temp. Range	_	_	600 800	_	_	600 800	ns
Feedthrough Error (Notes 5, 10)	FT	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	±0.05 ±0.1	_	_	±0.05 ±0.1	% FSR
REFERENCE INPUT									
Reference Input Resistance (Pin 15) (Note 11)	R <sub>IN</sub>		5	_	20	5	_	20	kΩ
ANALOG OUTPUTS									
Output Capacitance (Note 5)	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = V <sub>INH</sub>	_	_	100 35	_	_	220 60	pF
Output Capacitance (Note 5)	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = V <sub>INL</sub>	_	_	60 100	_	_	120 165	pF

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +15V,  $V_{REF}$  = +10V, AGND = DGND = 0V,  $V_{OUT1}$  =  $V_{OUT2}$  = 0V,  $T_A$  = -55°C to +125°C apply for PM-7533GP, unless otherwise noted. *Continued* 


			PM-	7533A	/E/G	PM-	7533B	/F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DIGITAL INPUTS									
Digital Input High	V <sub>INH</sub>		2.4	_	_	2.4	-	_	٧
Digital Input Low	V <sub>INL</sub>		_	_	0.8		_	0.8	٧
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V and V <sub>DD</sub>	_	_	±1	_	_	±1	μА
Input Capacitance (Note 5)	C <sub>IN</sub>		_	_	10	_	_	10	pF
POWER REQUIREMENTS									
Power Supply Voltage	V <sub>DD</sub>		_	_	+15 ±10%	_	_	+15 ±10%	٧
Power Supply Voltage Range	PSR	Accuracy is not guaranteed over this range	+5		+16	+5	_	+16	V
Supply Current	I <sub>DD</sub>	Digital inputs = V <sub>INL</sub> or V <sub>INH</sub>	_	-	2	_	_	2	mA

### NOTES:

- 1. "FSR" is full-scale range.
- 2. Full-scale (FS) =  $-(V_{REF}) \left( \frac{1023}{1024} \right)$ ; Digital inputs =  $V_{INH}$ .
- 3. Maximum gain change from  $T_A=+25^\circ C$  to  $T_{MIN}$  or  $T_{MAX}$  is  $\pm 0.1\%$  FSR. 4. Digital inputs =  $V_{INH}$ ,  $V_{DD}=+14V$  to +17V.
- 5. Guaranteed and not tested.
- 6. Digital inputs = V<sub>INL</sub>.
- 7. Digital inputs = VINH.
- 8. Settles to 0.05% FSR;  $R_{LOAD} = 100\Omega$ ; digital inputs =  $V_{INH}$  to  $V_{INL}$  or  $V_{INL}$  to
- 9. AC parameters sample tested to ensure spec compliance.
- 10. Digital input = V<sub>INL</sub>; V<sub>REF</sub> = 20V<sub>p-p</sub>, f = 100kHz Sinewave.
   11. Absolute temperature coefficient is approximately +50ppm/°C.
- 12. All grades guaranteed monotonic.

### PM-7533

### **DICE CHARACTERISTICS**



DIE SIZE  $0.102 \times 0.100$  inch, 10,200 sq. mils (2.591  $\times$  2.540 mm, 6.58 sq. mm)

- 1. CURRENT OUTPUT 1
- 2. CURRENT OUTPUT 2
- 3. GROUND
- 4. DIGITAL INPUT BIT 1 (MOST SIGNIFICANT BIT)
- 5. DIGITAL INPUT BIT 2
- 6. DIGITAL INPUT BIT 3
- 7. DIGITAL INPUT BIT 4
- 8. DIGITAL INPUT BIT 5
- 9. DIGITAL INPUT BIT 6
- 10. DIGITAL INPUT BIT 7
- 11. DIGITAL INPUT BIT 8
- 12. DIGITAL INPUT BIT 9
- 13. DIGITAL INPUT BIT 10 (LEAST SIGNIFICANT BIT)
- 14. POSITIVE POWER SUPPLY
- 15. REFERENCE INPUT VOLTAGE
- 16. INTERNAL FEEDBACK RESISTOR

**WAFER TEST LIMITS** at  $V_{DD} = +15V$ ,  $V_{REF} = +10V$ , AGND = DGND = 0V,  $V_{OUT1} = V_{OUT2} = 0V$ ,  $T_A = +25$ °C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-7533G LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		10	Bits MIN
Relative Accuracy (Notes 1, 2)	INL		±0.1 (±1)	% FSR (LSB) MAX
Differential Nonlinearity (Note 10)	DNL		±0.1 (±1)	%FSR (LSB) MAX
Gain Error (Notes 2, 3, 4)	G <sub>FSE</sub>		±1.4 (±14)	% FS (LSB) MAX
Power Supply Rejection ΔGain/ΔV <sub>DD</sub> (Notes 2, 5, 6)	PSR		0.005	%/% MAX
Output Leakage Current I <sub>OUT1</sub> (Notes 2, 7)	I <sub>LKG1</sub>		±50	nA MAX
Output Leakage Current I <sub>OUT2</sub> (Notes 2, 8)	I <sub>LKG2</sub>		±50	nA MAX
REFERENCE INPUT				
Reference Input Resistance (Notes 2, 9)	R <sub>IN</sub>		5/20	kΩ MIN/MAX

**WAFER TEST LIMITS** at  $V_{DD} = +15V$ ,  $V_{REF} = +10V$ , AGND = DGND = 0V,  $V_{OUT1} = V_{OUT2} = 0V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted. (Continued)


			PM-7533G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
DIGITAL INPUTS				
Digital Input High (Note 2)	V <sub>INH</sub>		2.4	V MIN
Digital Input Low (Note 2)	V <sub>INL</sub>		0.8	V MAX
Input Leakage Current (Note 2)	I <sub>IN</sub>	V <sub>IN</sub> = 0V and V <sub>DD</sub>	±1	μΑ ΜΑΧ
POWER REQUIREMENTS				
Power Supply Voltage	V <sub>DD</sub>		+15 ±10%	V MAX
Supply Current (Note 2)	I <sub>DD</sub>	Digital Inputs = V <sub>NL</sub> or V <sub>INH</sub>	2	mA MAX

### NOTES:


- 1. "FSR" is full-scale range.
- 2. DICE final electrical tests are: relative accuracy, gain error, output leakage
- current,  $V_{INH}$ ,  $V_{INL}$ , PSR,  $R_{IN}$ ,  $I_{IN}$  and  $I_{DD}$  at +25°C. 3. Full-scale (FS) = -( $V_{REF}$ )  $\left(\frac{1023}{1024}\right)$ ; Digital inputs =  $V_{INH}$ .
- 4. Maximum gain change from  $T_A = +25^{\circ}C$  to  $T_{MIN}$  or  $T_{MAX}$  is  $\pm 0.1\%$  FSR.
- 5. Digital inputs =  $V_{INH}$ ,  $V_{DD}$  = +14V to +17V. 6. Guaranteed and not tested.
- 7. Digital inputs = VINL
- 8. Digital inputs = VINH.
- 9. Absolute temperature coefficient is approximately +300ppm/°C.
- 10. Guaranteed monotonic.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

### **BURN-IN CIRCUIT**



### TYPICAL PERFORMANCE CHARACTERISTICS



### **DEFINITIONS**

### RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where n is equal to the number of bits. Resolution in no way implies linearity.

### **RELATIVE ACCURACY**

Relative accuracy or end-point (nonlinearity) is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1 LSB.

### **SETTLING TIME**

Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., zero to full scale.

### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{REF}$  input voltage when using the DAC's internal feedback resistor.

### **GAIN ERROR**

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output.

### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches off.

### **OUTPUT CAPACITANCE**

Capacitance from I<sub>OUT1</sub> and I<sub>OUT2</sub> terminals to ground.

### **OUTPUT LEAKAGE CURRENT**

Current which appears on  $I_{OUT1}$  terminal with all digital inputs low or on  $I_{OUT2}$  terminal when all inputs are high.

### **CIRCUIT DESCRIPTION**

The PM-7533 is a 10-bit multiplying D/A converter. It consists of a silicon-chrome thin-film R-2R resistor ladder network and ten pairs of NMOS current steering switches, all on a monolithic chip. The NMOS current steering switches are controlled by CMOS inverters. Most applications require the addition of only an operational amplifier and a current or voltage reference.

controlled by CMOS inverters. Most applications require the addition of only an operational amplifier and a current or voltage reference.

SI CURRE 1: 0.5MA, Switch S2 is 0.25MA, etc. This will maintain a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal so that the D/A converter accuracy is maintained.

OUT2

louT1

An inverted R-2R ladder network in a simplified D/A converter circuit is shown in Figure 1. The current through each ladder leg is switched between  $I_{OUT1}$  and  $I_{OUT2}$  under the control of the digital inputs. This allows a constant current to be maintained in each ladder leg regardless of the digitalinput switch states.

The design incorporates a matching MOS transistor in series with the feedback and terminating resistors. These MOS transistors, shown as switches in Figure 1, provide improved gain and linearity performance over the operating temperature range. The resulting typical gain temperature coefficient is 2ppm/°C.

FIGURE 1: Simplified DAC Circuit




Figure 2 shows one of ten digital input CMOS inverters driving an NMOS switch. The size of devices 1, 2, and 3 are optimized to make the digital inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives the two inverters (4, 5) and (6, 7), which drives the two NMOS switches (8 and 9). The switch "ON" resistances are binarily-scaled so that the voltage drop across each switch is the same; that is, switch S1 in Figure 1 (8 and 9 of Figure 2) was designed for an "ON" resistance of 20 ohms, switch S2 for 40 ohms, etc. With a 10V reference input, switch S1 current is 0.5mA, switch S2 is 0.25mA, etc. This will maintain a constant 10mV drop across each switch. It is essential that each switch voltage drop be equal so that the D/A converter accuracy is maintained.

### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show equivalent circuits of the DAC with all digital inputs high and low respectively. With all digital inputs in the high state as shown in Figure 3, the reference current is switched to the  $I_{\rm OUT1}$  terminal, and the  $I_{\rm OUT2}$  terminal is open-circuited. Only the output capacitance; surface, leakages, and junction leakages appear at the  $I_{\rm OUT2}$  terminal. The 1/1024 current source is a constant 1-bit current drain through the termination resistor of the R-2R ladder network. The  $I_{\rm LEAKAGE}$  current source represents a combination of surface and junction leakages to the substrate. The "ON" capacitance of the output NMOS switch is higher on the  $I_{\rm OUT1}$  terminal when all digital inputs are high (MOS transistor gate capacitance increases with applied gate voltage).

FIGURE 3: Equivalent DAC Circuit
(All digital inputs HIGH).





FIGURE 4: Equivalent DAC Circuit (All digital inputs LOW).



When the conditions are reversed with all digital inputs low as shown in Figure 4, the  $I_{OUT1}$  terminal is open-circuited and the current is directed towards the  $I_{OUT2}$  terminal.

### **APPLICATIONS INFORMATION**

Figure 5 shows a simple unipolar circuit using the PM-7533. Resistors R1 and R2 are used to trim for full scale. Full-scale output voltage =  $-V_{REF} \times (1023/1024)$  with all digital inputs high. Full scale can also be adjusted using  $V_{REF}$  thereby eliminating resistors R1 and R2. In many applications, R1 and R2 are not required. Zero-scale output voltage (with all digital inputs low) should be adjusted to less than 10% of 1 LSB using the op amp offset adjust. This will help to keep the nonlinearity errors to a minimum. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high-speed op amps.

The circuit of Figure 5 can be used either as a fixed reference digital-to-analog converter, or can be used with an AC signal at the  $V_{\rm REF}$  terminal. Used with a fixed reference voltage, the output voltage range will be from zero to  $-V_{\rm REF}$ , (the op amp inverts the voltage). The circuit behaves as an attenuator when used with an AC  $V_{\rm REF}$  signal. The input voltage range is  $\pm 20V$ , but this voltage will be limited by the op amp voltage range. The digital-input-code versus analog-output-voltage is shown is Table 1. The transfer function is:

$$V_{O} = -V_{1N} \left( \frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \cdots + \frac{A_{10}}{2^{10}} \right)$$

where  $A_1 \dots A_{10}$  assumes a value of 1 for an ON bit and 0 for an OFF bit.

FIGURE 5: Unipolar Binary Operation (2-Quadrant Multiplication)




TABLE 1: Unipolar Binary Code Table

		_											
М	SE	-	GI.	TA	LI	NP	רטי	LS	ВB		AL ANALO as shown ir		
1	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub>	$\left(\frac{1023}{1024}\right)$		
1	0	0	0	0	0	0	0	0	1	-V <sub>REF</sub>	$\left(\frac{513}{1024}\right)$		
1	0	0	0	0	0	0	0	0	0	-V <sub>REF</sub>	$\left(\frac{512}{1024}\right)$	=	V <sub>REF</sub>
0	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub>	$\left(\frac{511}{1024}\right)$		
0	0	0	0	0	0	0	0	0	1	-V <sub>REF</sub>	$\left(\frac{1}{1024}\right)$		
0	0	0	0	0	0	0	0	0	0	-V <sub>REF</sub>	$\left(\frac{0}{1024}\right)$	=	0

### NOTES:

- 1. Nominal full scale for the circuit of Figure 5 is given by  $FS = -V_{PEE} \left( \frac{1023}{1000} \right)$
- 2. Nominal LSB magnitude for the circuit of Figure 5 is given by LSB =  $V_{REF}$   $\left(\frac{1}{1024}\right)$  or  $V_{REF}$   $(2^{-n})$

Figure 6 shows a simple bipolar output circuit using the PM-7533 and a PMI OP-215 dual op amp. The circuit uses offset binary coding and a fixed DC voltage for  $V_{REF}$ . Digitally-controlled attenuation of an AC signal occurs when the signal is used as the signal source at  $V_{REF}$ . Negative output full-scale is adjusted by setting the digital inputs to all zeros and adjusting the value of the  $V_{REF}$  voltage or R5. The zero-scale output voltage is adjusted while the digital inputs

are set to 1000000000 and adjusting R1 for a zero output voltage (less than 10% of 1 LSB). Resistors R3, R4 and R5 must be selected for matching and tracking in order to keep offset and full scale errors to a minimum. Resistors R1 and R2 temperature coefficients must be taken into account if they are used. C1 phase compensation capacitor may not be needed and should be selected empirically. The digital input code versus analog output voltage is shown in Table 2.


TABLE 2: Bipolar (Offset Binary) Code Table

М	SE		GI"	ΤΑ	LI	NP	UΊ	LS	В	NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 6)
1	1	1	1	1	1	1	1	1	.1	$+V_{REF}$ $\left(\frac{511}{512}\right)$
1	0	0	0	0	0	0	0	0	1	+V <sub>REF</sub> (1/512)
1	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub> (1/512)
0	0	0	0	0	0	0	0	0	1	$-V_{REF}$ $\left(\frac{511}{512}\right)$
0	0	0	0	0	0	0	0	0	0	$-V_{REF}$ $\left(\frac{512}{512}\right)$

### NOTES:

- 1. Nominal full scale for the circuit of Figure 6 is given by  $FSR = V_{PEE} \left( \frac{512}{12} \right)$
- 2. Nominal LSB magnitude for the circuit of Figure 6 is given by LSB =  $V_{REF}$   $\left(\frac{1}{512}\right)$

FIGURE 6: Bipolar Operation (4-Quadrant Multiplication)



### PM-7533

The PM-7533 may be used in the voltage output operation as shown in Figure 7. This circuit configuration will lend itself to single-supply operation because signal inversion does not occur. The output should be buffered due to its high output resistance ( $10k\Omega$ ) to prevent loading errors. The reference voltage should be kept to +1.5 volts maximum to keep nonlinearity errors to less than 1 LSB as shown in Figure 8.

By connecting the DAC in the feedback of an op amp as shown in Figure 9, the circuit behaves as a programmable gain amplifier (analog/digital divider). The transfer function is:

$$V_{O} = \left( \frac{-V_{1N}}{\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \cdots + \frac{A_{10}}{2^{10}}} \right)$$

where  $A_1 \dots A_{10}$  assumes a value of 1 or 0.

FIGURE 7: Voltage Output Operation




FIGURE 8: Voltage Mode





FIGURE 9: Programmable Gain Amplifier





## LC<sup>2</sup>MOS μP-Compatible 14-Bit DAC

AD7534

#### **FEATURES**

All Grades 14-Bit Monotonic Over the Full Temperature

Range

**Full 4-Quadrant Multiplication** 

Microprocessor-Compatible with Double Buffered Inputs

Exceptionally Low Gain Temperature Coefficient, 0.5ppm/°C typ

Small 20-Pin DIP and Surface Mount Package Low Output Leakage (<20nA) Over the Full Temperature Range

#### **APPLICATIONS**

Microprocessor Based Control Systems
Digital Audio Reconstruction
High Precision Servo Control
Control and Measurement in High Temperature
Environments

#### GENERAL DESCRIPTION


The AD7534 is a 14-bit monolithic CMOS D/A converter which uses thin-film resistors and laser trimming to achieve excellent linearity.

The device is configured to accept right-justified data in two bytes from an 8-bit data bus. Standard Chip Select and Memory Write logic is used to access the DAC. Address lines A0 and A1 control internal register loading and transfer.

A novel low leakage configuration (patent pending) enables the AD7534 to exhibit excellent output leakage current characteristics over the specified temperature range.

The device is fully protected against CMOS "latch up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op amp. The AD7534 is manufactured using the Linear Compatible CMOS (LC<sup>2</sup>MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- Guaranteed Montonicity
   The AD7534 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- 2. Low Output Leakage By tying  $V_{SS}$  (Pin 20) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
- Microprocessor Compatibility
   High speed input control (TTL/5V CMOS compatible) allows
   direct interfacing to most of the popular 8-bit and 16-bit
   microprocessors.
- Monolithic Construction
   For increased reliability and reduced package size 0.3"
   20-pin DIP and 20-terminal surface mount package.

# 

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY					1	
Resolution	14	14	14	14	Bits	
Relative Accuracy	± 2	±1	±2	±1	LSB max	All grades guaranteed monotonic
Differential Nonlinearity	±1	±1	±1	±1	LSB max	over temperature.
Full Scale Error	± 8	±4	±8	±4	LSB max	Measured using internal R <sub>FB</sub> and includes effects of leakage current and gain T.C.
Gain Temperature Coefficient <sup>3</sup>			_			
AGain/ATemperature Output Leakage Current I <sub>OUT</sub> (Pin 3)	±5	± 2.5	±5	±2.5	ppm/°C max	Typical value is 0.5ppm/°C
+ 25°C	±5	±5	±5	±5	nA max	All digital inputs 0V
$T_{min}$ to $T_{max}$	± 10	±10	± 20	±20	nA max	$V_{SS} = -300 \text{mV}$
T <sub>min</sub> to T <sub>max</sub>	± 25	± 25	± 150	±150	nA max	$V_{SS} = 0V$
REFERENCE INPUT						
Input Resistance, Pin 1	3.5 10	3.5 10	3.5 10	3.5 10	kΩ min kΩ max	Typical Input Resistance = 6kΩ
DIGITAL INPUTS	<u> </u>					
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min	}
VIL (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	)
I <sub>IN</sub> (Input Current)	Į.			i		1
+ 25℃	±1	±1	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
$T_{min}$ to $T_{max}$	± 10	± 10	± 10	±10	μ.A max	}
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	7	7	7	pF max	
POWER SUPPLY	1					
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specifications guaranteed over
V <sub>SS</sub> Range	- 200/ - 500	- 200/ - 500	<b>– 200/ – 500</b>	200/ 500	mV min/mV max	this range.
I <sub>DD</sub>	3	3	3	3	mA max	All digital inputs VIL or VIH
	500	500	500	500	μA max	All digital inputs 0V or V <sub>DD</sub>

## AC PERFORMANCE CHARACTERISTICS Output Amplifier is AD544 except where stated).

These characteristics are included for Design Guidance only and are not subject to test,  $(V_{REF} = +10V, V_{PIN3} = V_{PIN4} = 0V, V_{SS} = -300mV,$ 

Parameter		$4V to + 15.75V$ $T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	-	µs <b>max</b>	To 0.003% of full scale range. $I_{OUT} load = 100\Omega,$ $C_{EXT} = 13pF. DAC register alternately loaded with all 1's and all 0's. Typical value of Settling Time is 0.8µs.$
Digital to Analog Glitch Impulse	100	-	nV-sec typ	Measured with $V_{REF} = 0V$ . $I_{OUT}$ load $= 100\Omega$ , $C_{EXT} = 13pF$ . DAC register alternately loaded with all 1's and all 0's.
Multiplying Feedthrough Error <sup>4</sup>	3	5	mV p-p typ	$V_{REF} = \pm 10V$ , $10kHz$ sine wave DAC register loaded with all 0's.
Power Supply Rejection		1	1	
$\Delta Gain/\Delta V_{DD}$	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance		1	1	
C <sub>OUT</sub> (Pin 3)	260	260	pF max	DAC register loaded with all 1's
C <sub>OUT</sub> (Pin 3) Output Noise Voltage Density	130	130	pF max	DAC register loaded with all 0's
(10Hz-100kHz)	15	-	nV/√Hz typ	Measured between R <sub>FB</sub> and I <sub>OUT</sub>

NOTES

Temperature range as follows:

J, K Versions: 0 to +70°C

A, B Versions: -25°C to +85°C S, T Versions: -55°C to +125°C

<sup>&</sup>lt;sup>2</sup>Specifications are guaranteed for a V<sub>DD</sub> of +11.4V to +15.75V. At V<sub>DD</sub> = 5V, the device is fully functional with degraded specifications.

<sup>&</sup>lt;sup>3</sup>Guaranteed by Product Assurance testing.

<sup>&</sup>lt;sup>4</sup>Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS $^1$ ( $v_{do} = +$ 11.4V to + 15.75V, $v_{REF} = +$ 10V, $v_{PIN3} = v_{PIN4} = 0$ V, $v_{ss} = -$ 300mV)

Parameter	Limit at T <sub>A</sub> =25°C	Limit at $T_A = 0 \text{ to } + 70^{\circ}\text{C}$ $T_A = -25^{\circ}\text{C to } + 85^{\circ}\text{C}$	Limit at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
1	0	0	0	ns min	Address Valid to Write Setup Time
2	0	0	0	ns min	Address Valid to Write Hold Time
,	140	160	180	ns min	Data Setup Time
	20	20	30	ns min	Data Hold Time
· 5	0	0	0	ns min	Chip Select to Write Setup Time
· •	0	0	0	ns min	Chip Select to Write Hold Time
7	170	200	240	ns min	Write Pulse Width

NOTES

<sup>1</sup>Temperature range as follows: J, K Versions: 0 to +70°C

A, B Versions: -25°C to +85°C S, T Versions: -55°C to +125°C

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = 25^{\circ}C \text{ unless otherwise stated})$
$V_{DD}$ (Pin 19) to DGND
$V_{SS}$ (Pin 20) to AGND $\ \ldots \ \ldots \ \ldots \ -15V, \ +0.3V$
$V_{REF}  (Pin \ 1)$ to AGND $\ \ldots \ \ldots \ \ \pm 25 V$
$V_{RFB}$ (Pin 2) to AGND $\ \ldots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \pm 25V$
Digital Input Voltage (Pins 7–18) to DGND $\cdot \cdot \cdot -0.3V$ , $V_{DD}$
$V_{PIN3}$ to DGND
AGND to DGND $-0.3V,V_{DD}$
Power Dissipation (Any Package)
$To +75^{\circ}C \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots$
Derates above $+75^{\circ}C$ 6mW/°C

Operating Temperature Range							
Commercial (J, K Versions)					0 to	+	70°C
Industrial (A, B Versions)			_	25°	C to	+	85°C
Extended (S, T Versions)			- 5	55°C	c to	+1	25°C
Storage Temperature			-6	55°C	to	+1	50°C
Lead Temperature (Soldering, 10secs)	)					+3	00°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### **ORDERING GUIDE**

Model	Temperature Range	Relative Accuracy	Full Scale Error	Package Option*
AD7534JN	0°C to +70°C	±2LSB	±8LSB	N-20
AD7534KN	0°C to +70°C	±1LSB	±4LSB	N-20
AD7534JP	0°C to +70°C	± 2LSB	±8LSB	P-20A
AD7534KP	0°C to +70°C	± LSB	±4LSB	P-20A
AD7534AQ	-25°C to +85°C	±2LSB	±8LSB	Q-20
AD7534BQ	−25°C to +85°C	±1LSB	±4LSB	Q-20
AD7534SQ	-55°C to +125°C	± 2LSB	±8LSB	Q-20
AD7534TQ	−55°C to +125°C	± 1LSB	±4LSB	Q-20

<sup>\*</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

#### AD7534

#### TERMINOLOGY

#### RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

#### FULL-SCALE ERROR

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero with an external potentiometer.

#### DIGITAL TO ANALOG GLITCH IMPULSE

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. The measurement takes place with  $V_{\rm REF}$  = AGND.

#### **OUTPUT CAPACITANCE**

Capacitance from IOIT to AGND.


#### **OUTPUT LEAKAGE CURRENT**


Current which appears at  $I_{OUT}$  with the DAC register loaded to all 0's.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{REF}$  terminal to  $I_{\rm OUT}$  with DAC register loaded to all zeros.

#### PIN CONFIGURATIONS





**PLCC** 

### Pin Function Description — AD7534

Pin	Function	Description
1	V <sub>REF</sub>	Reference Input Voltage
2	$R_{FB}$	Feedback resistor. Used to close the loop around an external op-amp.
3	$I_{OUT}$	Current Output Terminal
4	AGNDS	Analog ground sense line. Reference point for external circuitry. This pin should carry minimal current.
5	AGNDF	Analog ground force line; carries current from internal analog ground connections. $A_{GNDF}$ and $A_{GNDS}$ are tied together internally.
6	DGND	Digital Ground
7	DB7	Data Bit 7
8	DB6	Data Bit 6
9	DB5	Data Bit 5 or Data Bit 13 (DAC MSB)
10	DB4	Data Bit 4 or Data Bit 12
11	DB3	Data Bit 3 or Data Bit 11
12	DB2	Data Bit 2 or Data Bit 10
13	DB1	Data Bit 1 or Data Bit 9

WR	CS	A1	A0	Function
$X^1$	1	X	X	Device not selected
1	X	X	X	No data transfer
0	0	0	0	DAC loaded directly from Data Bus <sup>2</sup>
0	0	0	1	MS Input Register loaded from Data Bus
0	0	1	0	LS Input Register loaded from Data Bus
0	0	1	1	DAC Register loaded from Input Registers.

#### NOTES

1. X = Don't Care

Data Bit 0 or Data Bit 8

Write input. Active low.

Chip Select Input. Active low.

Address line 1

Address line 0

- 2. When  $A_1 = 0$ ,  $A_0 = 0$  all DAC registers are transparent, so by placing all 0's or all 1's on the data inputs the user can load the DAC to zero or full scale output in one write operation. This facility simplifies system calibration.
- 19  $V_{DD}$ 20  $V_{SS}$

14

15

16 17

18


D<sub>B</sub>0

A1

A0

 $\overline{\mathbf{w}}$ R

+12V to +15V supply input. Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should be at a negative voltage. See Figures 4, 5 or 6 for recommended circuitry.



- NOTES 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $t_r = t_f = 20 ns$ .
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_{IL}}{2}$

Figure 1. AD7534 Timing Diagram




Figure 2. Simplified Circuit Diagram for the AD7534 D/A Section

#### CIRCUIT INFORMATION - D/A SECTION

Figure 2 shows a simplified circuit diagram for the AD7534 D/A section. The three MSB's of the 14-bit Data Word are decoded to drive the seven switches A-G. The 11 LSB's of the Data Word drive an inverted R-2R ladder which steers the binarily weighted current available to it between I<sub>OUT</sub> and AGNDF.

If I is taken as the input current at  $V_{REF}$  the input current to the R-2R ladder is I/8. 7/8 I flows in the parallel ladder structure. Switches A-G steer binarily weighted current between  $I_{OUT}$  and AGNDF.

The input resistance at  $V_{REF}$  is constant and may be driven by a voltage source or a current source of positive or negative polarity.

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows an equivalent circuit for the analog section of the AD7534 D/A converter. The current source  $I_{\rm LEAKAGE}$  is composed of surface and junction leakages. The resistor  $R_{\rm O}$  denotes the equivalent output resistance of the DAC which varies with input code.  $C_{\rm OUT}$  is the capacitance due to the current steering switches and varies from about 90pF to 180pF (typical values) depending upon the digital input. g(V\_{REF}, N) is the Thevenin equivalent voltage generator due to the reference




Figure 3. AD7534 Equivalent Analog Output Circuit

input voltage,  $V_{\text{REF}}$ , and the transfer function of the R-2R ladder, N.

#### **CIRCUIT INFORMATION - DIGITAL SECTION**

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1nA. Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5V logic levels.

### Applying the AD7534

#### UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 4 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high speed op-amps are used.




Figure 4. Unipolar Binary Operation

Binary Number In DAC Register	Analog Output, V <sub>OUT</sub>
MSB LSB	$-V_{IN} \left( \frac{16383}{16384} \right)$
10 0000 0000 0000	$-V_{IN}\left(\frac{8192}{16384}\right) = -1/2 V_{IN}$
00 0000 0000 0001	$-\mathbf{V_{IN}}\left(\frac{1}{16384}\right)$
00 0000 0000 0000	ov

Table I. Unipolar Binary Code Table for AD7534

#### ZERO OFFSET AND GAIN ADJUSTMENT FOR FIGURE 4.

Calibration codes for zero and full scale adjust (all 0's, all 1's) can be loaded in one write operation (see Pin Function Description).

#### Zero Offset Adjustment

- 1. Load DAC register with all 0's.
- 2. Adjust offset of amplifier A1 so that Vo is at a minimum (i.e.,  $\leq 30 \mu V$ ).

#### Gain Adjustment

- 1. Load DAC register with all 1's. 2. Trim potentiometer R3 so that  $V_O = -V_{IN} \left( \frac{16383}{16384} \right)$

In fixed reference applications full scale can also be adjusted by omitting R3 and R4 and trimming the reference voltage magnitude.

For high temperature applications, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7534, Gain Error trimming is not necessary.

#### BIPOLAR OPERATION (4-OUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.

With the DAC loaded to 10 0000 0000 0000, adjust R3 for Vo. = 0V. Alternatively, one can omit R3 and R4 and adjust the ratio of R7 and R8 for V<sub>O</sub> = 0V. Full scale trimming can be accomplished by adjusting the amplitude of V<sub>IN</sub> or by varying the value of R9.

Resistors R7, R8 and R9 should be matched to 0.003%. Mismatch of R7 and R8 causes both offset and full scale error. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficient

The code table for Figure 5 is given in Table II.




Figure 5. Bipolar Operation

Binary Number in DAC Register MSB LSB	Analog Output
11 1111 1111 1111	$+V_{IN}^{\cdot}\left(\frac{8191}{8192}\right)$
10 0000 0000 0001	$+V_{IN}\left(\frac{1}{8192}\right)$
10 0000 0000 0000	0 .
01 1111 1111 1111	$-V_{IN}\left(\frac{1}{8192}\right)$
00 0000 0000 0000	$-V_{IN}\!\left(\!\frac{8192}{8192}\!\right)$

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

#### **GROUNDING TECHNIOUES**

Since the AD7534 is specified for high accuracy, it is important to use a proper grounding technique. The two AGND pins (AGNDF and AGNDS) provide flexibility in this respect. In Figure 4, AGNDS and AGNDF are externally shorted and A2 is not used. Voltage drops due to bond wire resistances are not compensated for in this circuit. This means that an extra linearity error of less than 0.1LSB is added to the DAC linearity error. If the user wishes to eliminate this extra error, then the circuit of Figure 6 should be used. Here, A2 is used to maintain AGNDS

at Signal Ground potential. By using the Force, Sense technique all switch contacts on the DAC are at exactly the same potential and any error due to bond wire resistance is eliminated.

Figure 7 shows a Printed Circuit Board layout for the AD7534 with a single output amplifier. The input to  $V_{\rm REF}$  (pin 1) is shielded to reduce ac feedthrough while the digital inputs are shielded to minimize digital feedthrough. The tracks connecting  $I_{\rm OUT}$  and AGNDS to the inverting and noninverting op amp inputs are kept as short as possible. Gain trim components, R3 and R4, have been omitted.





Figure 6. Unipolar Binary Operation with Forced Ground



LAYOUT IS FOR DOUBLE SIDED PCB.
DOTTED LINE INDICATES TRACK ON COMPONENT SIDE.

Figure 7. Suggested Layout for AD7534 Incorporating Output Amplifier

## ZERO OFFSET AND GAIN ADJUSTMENT FOR FIGURE 6

#### Zero Offset Adjustment

- 1. Load DAC register with all 0's.
- Adjust offset of amplifier A2 for minimum potential at AGNDS.
   This potential should be ≤30µV with respect to Signal Ground.
- 3. Adjust offset of amplifier A1 so that  $V_O$  is at a minimum (i.e.  $\leq 30\mu V$ ).

#### **Gain Adjustment**

- 1. Load DAC register with all 1's.
- 2. Trim potentiometer R3 so that  $V_O = -V_{IN} \left( \frac{16383}{16394} \right)$

#### LOW LEAKAGE CONFIGURATION

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7534 features a leakage reduction configuration to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If V<sub>SS</sub> (pin 20) is tied to AGND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, V<sub>SS</sub> should be tied to a voltage of approximately -0.3V as in Figures 4, 5 and 6. A simple resistor divider (R5, R6) produces -312mV from -15V. The capacitor C2 in parallel with R6 is an integral part of the low leakage configuration and must be 4.7µF or greater. Figure 8 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.

#### OP AMP SELECTION

In choosing an amplifier to be used with the AD7534, three

parameters are of prime importance. These are Input Offset Voltage ( $V_{OS}$ ), Input Bias Current, ( $I_{BIAS}$ ) and Offset Voltage Drift. To maintain specified accuracy with  $V_{REF}$  at 10V,  $V_{OS}$  must be less than  $30\mu V$  while  $I_{BIAS}$  should be less than 2nA. Also the open loop gain of the amplifier must be sufficiently high to keep  $V_{OS} \le 30\mu V$  for the full output voltage range. Thus for a max output of 10V,  $A_{VOI}$  must be greater than 340,000.

An amplifier with low offset voltage drift is required to give the desired system accuracy over an operating temperature range.

At low frequencies the AD OP-07 satisfies the above requirements and in most cases will not need an offset adjust potentiometer.

For high frequency operation, one may use a wide bandwidth amplifier such as the AD544 or the LF356 with either an offset adjust potentiometer or automatic nulling circuitry.

The choice of amplifier depends entirely on the required system accuracy, the required temperature range, and the operating frequency.




Figure 8. Graph of Typical Leakage Current vs. Temperature for AD7534

#### AD7534

#### MICROPROCESSOR INTERFACING AD7534 – 8085A INTERFACE

A typical interface circuit for the AD7534 and the 8085A microprocessor is given in Figure 9. The microprocessor sees the DAC as four memory locations, identified by address lines A0, A1. In standard operation, three of these memory locations are used. A sample program for loading the DAC with a 14-bit word is given in Table III. The AD7534 has address locations 3000–3003.

The six MSBs are written into location 3001, and the eight LSBs are written to 3002. Then with a write instruction to 3003




Figure 9. AD7534 - 8085A Interface

the full 14-bit word is loaded to the DAC register and the analog equivalent appears at the output.

#### **AD7534 - 8086 INTERFACE**

The AD7534 may be interfaced to the 16-bit 8086 microprocessor using the circuit of Figure 10. The bottom 8 bits (AD0-AD7) of the 16-bit data bus are connected to the DAC data bus. The 14-bit word is loaded in two bytes using the MOV instruction. A further MOV loads the DAC register and causes the analog data to appear at the converter output. For the example given here, the appropriate DAC register addresses are D002, D004, D006. The program for loading the DAC is given below in Table IV.




Figure 10. AD7534 - 8086 Interface Circuit

Address	Op-Code	Mnemonic
2000	26	MVI H,# 30
01	30	-
02	2E	MVI L,# 01
03	01	-
04	3E	MVI A,# "MS"
05	"MS"	
06	77	MOV M,A
07	2C	INR L
08	3E	MVIA,# "LS"
09	"LS"	
0A	77	MOV M, A
0B	2C	INRL
0C	77	MOV M,A
200D	CF	RSTI

Table III. Program Listing for Figure 9

## ASSUME DS: DACLOAD, CS: DACLOAD DACLOAD SEGMENT AT 000

00	8CC9	MOV CX, CS	: DEFINE DATA SEGMENT REGISTER EQUAL
02	8ED9	MOV DS, CX	: TO CODE SEGMENT REGISTER
04	BF02D0	MOV DI, # D002	: LOAD DI WITH D002
07	C605"MS"	MOV MEM,# "MS"	: MS INPUT REGISTER LOADED WITH "MS"
0A	47	INCDI	
0B	47	INCDI	
0C	C605"LS"	MOV MEM, # "LS"	: LS INPUT REGISTER LOADED WITH "LS"
0F	47	INCDI	
10	47	INCDI	
11	C60500	MOV MEM, # 00	: CONTENTS OF INPUT REGISTERS
		, , , , , , , , , , , , , , , , , , , ,	ARE LOADED TO THE DACREGISTER.
14	EA0000	<b>ІМРМЕМ</b>	: CONTROL IS RETURNED TO THE MONITOR
17	00FF	<b>3</b>	PROGRAM

Table IV. Sample Program for Loading AD7534 from 8086

#### AD7534 - MC6809 INTERFACE

Figure 11 shows an interface circuit which enables the AD7534 to be programmed using the MC6809 8-bit microprocessor. By making use of the 16-bit D Accumulator, the transfer of data is simplified. The two key processor instructions are:

LDD Load D Accumulator from memory. STD Store D Accumulator to memory.




Figure 11. AD7534 - MC6809 Interface Circuit

#### **AD7534 - 6502 INTERFACE**

The interface circuit for the 6502 microprocessor is shown in Figure 12.




Figure 12. AD7534 - 6502 Interface

#### AD7534 - Z80 INTERFACE

Interfacing to the Z80 microprocessor requires a minimal amount of extra components. The circuit consists of the Z80 processor, the AD7534 and an address decoder for the DAC. Figure 13, below, illustrates the circuit.





Figure 13. AD7534 - Z80 Interface

#### AD7534 - MC68000 INTERFACE

Interfacing between the MC68000 and the AD7534 is accomplished using the circuit of Figure 14. The following routine writes data to the DAC input registers and then outputs the data via the DAC register.

·A2 E003		Address Register 2 is loaded with E003.
MOVE.W	# W, D0	The desired DAC data, W, is loaded into Data Register 0. W may be any value between 0 and 16383 (decimal) or 0 and 3FFF (hexadecimal).
MOVEP.W	D0,\$0000 (A2)	The data W is transferred between D0 and the Input Registers of the DAC. The high order byte of data is trans-
		ferred first. The memory address is specified using the address register in- direct plus displacement addressing
		mode. The address used in this instance (E003) is odd and so data is transferred on the low order half of the data bus (D0-D7).
MOVE.W	D0,\$E006	This instruction provides appropriate signals to transfer the data W from the DAC Input Registers to the DAC Register, which controls the switches in the 14-bit D/A structure.
MOVE.B	# 228,D7	Control is returned to the System Monitor Program using these two insructions.
TRAP	# 14	

Since only the lower half of the Data Bus is used in this interfacing system, it is also suitable for use with the MC68008. This provides the user with an eight bit data bus instead of the MC68000's sixteen bit data bus.



01000

Figure 14. AD7534 - MC68000 Interface

#### DIGITAL FEEDTHROUGH

In the preceeding interface configurations, most digital inputs to the AD7534 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 15 shows an interface




Figure 15. AD7534 Interface Circuit Using Latches to Minimize Digital Feedthrough

circuit which physically isolates the DAC from the bus. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.



## LC<sup>2</sup>MOS μP Compatible 14-Bit DAC

AD7535

#### **FEATURES**

All Grades 14-Bit Monotonic over the Full
Temperature Range
Full 4 Quadrant Multiplication
Microprocessor Compatible with Double Buffered
Inputs
Exceptionally Low Gain Temperature Coefficient,
0.5ppm/°C typ
Low Output Leakage (<20nA) over the Full
Temperature Range

#### **APPLICATIONS**

Microprocessor Based Control Systems
Digital Audio
Precision Servo Control
Control and Measurement in High Temperature
Environments

#### **GENERAL DESCRIPTION**


The AD7535 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

Standard Chip Select and Memory Write logic is used to access the DAC.

A novel low leakage configuration (patent pending) enables the AD7535 to exhibit excellent output leakage current characteristics over the specified temperature range.

The device is fully protected against CMOS "latch up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op-amp. The AD7535 is manufactured using the Linear Compatible CMOS (LC<sup>2</sup>MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PRODUCT HIGHLIGHTS

- 1. Guaranteed Monotonicity

  The AD7535 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- Low Output Leakage
   By tying V<sub>SS</sub> (Pin 27) to a negative voltage, it is possible to
   achieve a low output leakage current at high temperatures.
- 3. Microprocessor Compatibility
  High speed input control (TTL/5V CMOS compatible) allows direct interfacing to most of the popular 8-bit and 16-bit microprocessors. When interfacing to 8-bit processors CSMSB and CSLSB are separate and the 8-bit data bus is connected to both the MS Input Register and the LS Input Register. For straight 14-bit parallel loading CSMSB and CSLSB are tied together giving one chip select to load the 14-bit word.

## $\begin{array}{l} \textbf{AD7535} - \textbf{SPECIFICATIONS}^1 \text{ ($V_{DD} = +11.4$V to $+15.75^2$, $V_{REF} = +10$V; $V_{PIM4} = V_{PIM5} = 0$V$, $V_{SS} = -300$mV$ \\ \textbf{All specifications $T_{min}$ to $T_{max}$ unless otherwise stated.)} \end{array}$

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	
Relative Accuracy	±2	±1	±2	±1	LSB max	All grades guaranteed monotonic
Differential Nonlinearity	±1	±1	±1	±1	LSB max	over temperature.
Full Scale Error	±8 ···	±4	·±8	±4	LSB max	Measured using internal R <sub>FB</sub> and includes effects of leakage
						current and gain T.C.
Gain Temperature Coefficient <sup>3</sup> ;			_			
ΔGain/ΔTemperature	±5	± 2.5	±5	±2.5	ppm/°C max	Typical value is 0.5ppm/°C
Output Leakage Current IOUT (Pin 4)	1	l <u>-</u>				
+ 25°C	±5	±5	±5	±5	nA max	All digital inputs 0V
T <sub>min</sub> to T <sub>max</sub>	±10	±10	± 20	± 20	nA max	$V_{SS} = -300 mV$
T <sub>min</sub> to T <sub>max</sub>	± 25	± 25	± 150	± 150	nA max	V <sub>SS</sub> = 0V
REFERENCE INPUT	1	· .		· · ·		
Input resistance, pin 1	3.5	3.5	3.5	3.5	kΩ min	Typical Input Resistance = $6k\Omega$
	10	10	10	10	kΩ max	
DIGITAL INPUTS						* .
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	Vmin	
VIL (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	1.
I <sub>IN</sub> (Input Current)	1	}		i	}	
+25°C	±1	±1	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	± 10	± 10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	.7	7	7	pF max	
POWER SUPPLY						
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V <sub>min</sub> /V <sub>max</sub>	Specification guaranteed over
V <sub>SS</sub> Range	- 200/ - 500	- 200/ - 500	- 200/ 500	<b>– 200/ – 500</b>	mV min/mV max	this range
I <sub>DD</sub>	4	4	4	4	mA max	All digital inputs VIL or VIH
	500	500	500	500	μA max	All digital inputs 0V or V <sub>DD</sub>
	I.	i .		i		1

### These characteristics are included for Design Guidance only and are not subject to test. AC PERFORMANCE CHARACTERISTICS $(V_{DD} = +11.4V \text{ to } +15.75V, V_{REF} = +10V, V_{PINA} = V_{PINS} = 0V, V_{SS} = 0V \text{ OR } -300\text{mV},$ and the substitute of the substit

Parameter	$T_A = 25^{\circ}C^{\circ}$	$\Gamma_{A} = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	_	μs max	To 0.003% of full scale range. $I_{OUT}$ load = 100 $\Omega$ ,
				C <sub>EXT</sub> = 13pF. DAC register alternately loaded with all 1's and all 0's.
	,			Typical value of Settling Time is 0.8μs.
Digital to Analog Glitch Impulse	50	<del>-</del>	nV-sec typ	Measured with $V_{REF} = 0V$ . $I_{OUT}$ load $= 100\Omega$ , $C_{EXT} = 13pF$ . DAC register alternately loaded with all 1's and all 0's.
Multiplying Feedthrough Error <sup>4</sup>	3	5	mV p-p typ	V <sub>REF</sub> = ± 10V, 10kHz sine wave DAC register loaded with all 0's.
Power Supply Rejection				
ΔGain/ΔV <sub>DD</sub> Output Capacitance	±0.01	±0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
C <sub>OUT</sub> (Pin 4)	260	260	pF max	DAC register loaded with all 1's
C <sub>OUT</sub> (Pin 4) Output Noise Voltage Density	130	130	pF max	DAC register loaded with all 0's
(10Hz-100kHz)	15	-	nV√Hz typ	Measured between RFB and IOUT

NOTES

<sup>&</sup>lt;sup>1</sup>Temperature range as follows:

J, K Versions: 0 to +70°C

A, B Versions: S, T Versions:

<sup>-25°</sup>C to +85°C -55°C to +125°C

 $<sup>^{2}</sup>$ Specifications are guaranteed for a  $V_{DD}$  of + 11.4V to + 15.75V. At  $V_{DD}$  = 5V, the device is fully functional with degraded specifications. <sup>3</sup>Guaranteed by Product Assurance testing.

<sup>&</sup>lt;sup>4</sup>Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS 1 ( $V_{DD} = +11.4V$ to +15.75V, $V_{REF} = +10V$ , $V_{PN4} = V_{PN5} = 0V$ , $V_{SS} = 0V$ or -300mV All specifications $T_{min}$ to $T_{max}$ unless otherwise stated. See Figure 1 for Timing Diagram.)

Parameter	Limit at T <sub>A</sub> = 25°C	Limit at $T_A = 0 \text{ to } + 70^{\circ}\text{C}$ $T_A = -25^{\circ}\text{C to } + 85^{\circ}\text{C}$	Limit at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	CSMSB or CSLSB to WR Setup Time
t <sub>2</sub>	0	0	0	ns min	CSMSB or CSLSB to WR Hold Time
3	170	200	240	ns min	LDAC Pulse Width
4	170	200	240	ns min	Write Pulse Width
5	140	160	180	ns min	Data Setup Time
t <sub>6</sub>	20	20	30	ns min	Data Hold Time

#### NOTES

<sup>1</sup>Temperature range as follows: JN, KN Versions: 0 to +70°C

AQ, BQ Versions:  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ SQ, TQ Versions:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS**

$(T_A = 25^{\circ}C \text{ unless otherwise stated})$
$V_{DD}$ (pin 26) to DGND
$V_{SS}$ (pin 27) to AGND $\ \ldots \ \ldots \ \ldots \ -15V, \ +0.3V$
$V_{REFS}$ (pin 1) to AGND
$V_{REFF}$ (pin 2) to AGND $\pm 25V$
$V_{RFB}$ (pin 3) to AGND $\ \ldots \ \ldots \ \ \pm 25 V$
Digital Input Voltage (pins 8–25) to DGND $$ $$ $-0.3V$ , $V_{\rm DD}$
$V_{PIN4}$ to DGND0.3V, $V_{DD}$
AGND to DGND $-0.3V,V_{DD}$
Power Dissipation (Any Package)
To +75°C
Derates above ±75°C 10mW/°C

#### Operating Temperature Range

Commercial Plastic (J, K Versions) .		0	to	+ 70°C
Industrial Ceramic (A, B Versions) .		−25°C	to	+85°C
Extended Ceramic (S, T Versions) .		-55°C t	+ c	-125°C
Storage Temperature		-65°C t	<b>o</b> +	-150°C
Lead Temperature (Soldering, 10 secs)			+	- 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Full-Scale Error	Package Option*
AD7535JN	0°C to +70°C	±2LSB	±8LSB	N-28
AD7535KN	0°C to +70°C	±1LSB	±4LSB	N-28
AD7535JP	0°C to +70°C	± 2LSB	±8LSB	P-28A
AD7535KP	0°C to +70°C	± 1LSB	±4LSB	P-28A
AD7535AQ	-25°C to +85°C	± 2LSB	±8LSB	Q-28
AD7535BQ	-25°C to +85°C	± 1LSB	±4LSB	Q-28
AD7535SQ	-55°C to +125°C	± 2LSB	±8LSB	Q-28
AD7535TQ	-55°C to +125°C	± 1LSB	±4LSB	Q-28
AD7535SE	-55°C to +125°C	±2LSB	±8LSB	E-28A
AD7535TE	-55°C to +125°C	±1LSB	± 4LSB	E-28A

<sup>\*</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

#### AD7535

#### TERMINOLOGY RELATIVE ACCURACY

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1LSB max over the operating temperature range ensures monotonicity.

#### FULL-SCALE ERROR

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero with an external potentiometer.

#### DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with V<sub>REF</sub> = AGND.

#### **OUTPUT CAPACITANCE**

This is the capacitance from IOUT to AGND.


#### **OUTPUT LEAKAGE CURRENT**

Output Leakage Current is current which appears at  $I_{OUT}$  with the DAC register loaded to all 0's.

#### MULTIPLYING FEEDTHROUGH ERROR

This is the ac error due to capacitive feedthrough from  $V_{REF}$  terminal to  $I_{OUT}$  with DAC register loaded to all zeros.

#### PIN CONFIGURATIONS




### Pin Function Description—AD7535

Pin	Function	Description
1	$V_{REFS}$	Voltage Reference sense pin
2	V <sub>REFF</sub>	Voltage Reference force pin. If a remote voltage reference is being used $V_{REFS}$ and $V_{REFS}$ can be used in a Kelvin configuration to compensate for IR drop along the $V_{REF}$ line. See Figure 7.
3	R <sub>FB</sub>	Feedback resistor. Used to close the loop around an external op-amp.
4	I <sub>OUT</sub>	Current Output Terminal.
5	A <sub>GNDS</sub>	Analog ground sense line. Reference point for external circuitry. This pin should carry minimal current.
6	A <sub>GNDF</sub>	Analog ground force line; carries current from internal analog ground connections. A <sub>GNDF</sub> and A <sub>GNDS</sub> are tied together internally.
7	DGND	Digital Ground
8	DB13	Data Bit 13. DAC MSB
9	DB12	Data Bit 12
10	DB11	Data Bit 11
11	DB10	Data Bit 10
12	DB9	Data Bit 9
13	DB8	Data Bit 8
14	DB7	Data Bit 7
15	DB6	Data Bit 6
16	DB5	Data Bit 5
17	DB4	Data Bit 4
18	DB3	Data Bit 3
19	DB2	Data Bit 2
20	DB1	Data Bit 1
21	DB0	Data Bit 0. DAC LSB
22	CSMSB	Chip Select Most Significant (MS) Byte. Active LOW input.
23	LDAC	Asynchronous Load DAC input. Active LOW.
24	CSLSB	Chip Select Least Significant (LS) Byte. Active LOW input.
25	WR	Write input. Active LOW.

CSM	SB CSLSB	LDAC	WR	Operation
0	1	1	0	Load MS Input Register
1	0	1	0	Load LS Input Register
0	0	1	0	Load MS and LS Input Registers
1	1	0	X	Load DAC Register from Input Registers
0	0	0	0	All Registers are transparent
1	1	1	X	No operation
X	X	1	1	No operation

NOTE X = Don't Care

26	$V_{\mathbf{DD}}$	+ 12V to + 15V supply input
27	$\mathbf{v}_{\mathbf{s}\mathbf{s}}$	Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should
		be at a negative voltage. See Figure 4, 5, 6 or 7 for recommended circuitry.
28	N.C.	No connection



- NOTES 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $t_r=t_r=20ns$ .
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH}+V_{IL}}{2}$
- 3. IF LDAC IS ACTIVATED PRIOR TO THE RISING EDGE OF WR, THEN IT MUST STAY LOW FOR \$5 OR LONGER AFTER WR GOES HIGH.

Figure 1. AD7535 Timing Diagram




Figure 2. Simplified Circuit Diagram for the AD7535 D/A Section

#### **CIRCUIT INFORMATION - D/A SECTION**

Figure 2 shows a simplified circuit diagram for the AD7535 D/A section. The three MSB's of the 14-bit Data Word are decoded to drive the seven switches A-G. The 11 LSB's of the Data Word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is 1/8 of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches A-G steer equally weighted currents between I<sub>OUT</sub> and A<sub>GNDF</sub>.

Since the input resistance at V<sub>REF</sub> is constant, it may be driven by a voltage source or a current source of positive or negative polarity.

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows an equivalent circuit for the analog section of the AD7535 D/A converter. The current source I<sub>LEAKAGE</sub> is composed of surface and junction leakages. The resistor R<sub>O</sub> denotes the equivalent output resistance of the DAC which varies with input code. C<sub>OUT</sub> is the capacitance due to the current steering switches and varies from about 90pF to 180pF (typical values) depending upon the digital input. g(V<sub>REF</sub>, N) is the Thevenin equivalent voltage generator due to the reference




Figure 3. AD7535 Equivalent Analog Output Circuit

input voltage,  $V_{\text{REF}}$ , and the transfer function of the DAC ladder, N.

#### **CIRCUIT INFORMATION - DIGITAL SECTION**

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than InA. Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5V logic levels.

### **Applying the AD7535**

### UNIPOLAR BINARY OPERATION (2-OUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high speed op-amps are used.




Figure 4. Unipolar Binary Operation

Binary Number In DAC Register	Analog Output, V <sub>OUT</sub>			
MSB LSB 11 1111 1111 1111	$-V_{IN} \left( \frac{16383}{16384} \right)$			
10 0000 0000 0000	$-V_{IN} \left( \frac{8192}{16384} \right) = -1/2 V_{IN}$			
00 0000 0000 0001	$-V_{IN}\left(\frac{1}{16384}\right)$			
00 0000 0000 0000	0V			

Table I. Unipolar Binary Code Table for AD7535

## ZERO OFFSET AND GAIN ADJUSTMENT FOR FIGURE 4.

#### Zero Offset Adjustment

- 1. Load DAC register with all 0's.
- Adjust offset of amplifier A1 so that V<sub>O</sub> is at a minimum (i.e. ≤30µV).

#### Gain Adjustment

- 1. Load DAC register with all 1's.
- 2. Trim potentiometer R1 so that  $V_O = -V_{IN} \frac{(16383)}{(16384)}$

In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

For high temperature applications resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7535, Gain Error trimming is not necessary.

## **BIPOLAR OPERATION**(4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for  $V_O=0V$ . Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for  $V_O=0V$ . Full scale trimming can be accomplished by adjusting the amplitude of  $V_{\rm IN}$  or by varying the value of R7.

Resistors R5, R6 and R7 should be ratio matched to 0.006%. Mismatch of R5 and R6 causes both offset and full scale error. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

A range of precision voltage dividers, manufactured by Vishay, offers a suitable solution to implementing the bipolar circuit described above. The resistor networks are TCR and Ratio Matched, giving excellent performance over temperature.

The code table for Figure 5 is given in Table II.




Figure 5. Bipolar Operation

Binary Number in DAC Register MSB LSB	Analog Output V <sub>OUT</sub>
11 1111 1111 1111	$+ V_{IN} \left( \frac{8191}{8192} \right)$
10 0000 0000 0001	$+V_{IN}\left(\frac{1}{8192}\right)$
10 0000 0000 0000	ov
01 1111 1111 1111	$-V_{IN} \left(\frac{1}{8192}\right) \\ -V_{IN} \left(\frac{8192}{8192}\right)$
00 0000 0000 0000	$-V_{IN} \left( \frac{8192}{8192} \right)$

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

#### **GROUNDING TECHNIQUES**

Since the AD7535 is specified for high accuracy it is important to use a proper grounding technique. The two AGND pins (AGNDF and AGNDS) provide flexibility in this respect. In Figure 4, the AD7535 is connected with the signal ground for the load located close to the DAC. There is no possibility of a voltage drop along the signal ground due to track resistance.

If the signal ground for the load is located at a distance from the DAC then the configuration of Figure 6 should be used.  $A_2$  compensates for the error due to IR voltage drop between the DAC's internal Analog ground and the load signal ground.

Figure 7 shows a remote voltage reference driving the AD7535. Op-amps A2 and A3 compensate for voltage drops along the reference input line and the analog ground line.




Figure 6. Unipolar Binary Operation with Forced Ground for Remote Load




Figure 7. Driving the AD7535 with a Remote Voltage Reference

## ZERO OFFSET AND GAIN ADJUSTMENT FOR FIGURE 6

#### Zero Offset Adjustment

- 1. Load DAC register with all 0's.
- 2. Adjust offset of amplifier A2 for a minimum potential at AGNDS. This potential should be  $\leq 30\mu V$  with respect to Signal Ground. Adjust offset of amplifier A1 so that  $V_O$  is at a minimum (i.e.  $\leq 30\mu V$ ).

#### **Gain Adjustment**

- 1. Load DAC register with all 1's.
- 2. Trim potentiometer R1 so that  $V_O = -V_{IN} \frac{(16383)}{(16384)}$

#### LOW LEAKAGE CONFIGURATION

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7535 features a leakage reduction configuration (patent pending) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If V<sub>SS</sub> (pin 27) is tied to A<sub>GND</sub> then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility, V<sub>SS</sub> should be tied to a voltage of approximately -0.3V as in Figures 4, 5, 6 and 7. A simple resistor divider (R3, R4) produces approximately -300mV from - 15V. The capacitor C2 in parallel with R3 is an integral part of the low leakage configuration and must be 4.7 µF or greater. Figure 8 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.

#### OP-AMP SELECTION

In choosing an amplifier to be used with the AD7535, three parameters are of prime importance. These are (1) Input Offset Voltage  $(V_{OS})$ , (2) Input Bias Current  $(I_B)$ , (3) Offset Voltage

Drift (TC  $V_{OS}$ ). To maintain specified accuracy with  $V_{REF}$  at 10V,  $V_{OS}$  must be less than 30 $\mu$ V while  $I_B$  should be less than 2nA. It is important that the amplifier Open Loop Gain,  $A_{VOL}$ , be sufficiently large to keep  $V_{OS} \leq 30\mu$ V for the full output voltage range. For a maximum output of 10V,  $A_{VOL}$  must be greater than 340,000.

The AD OP-07 series of op-amps have a very low  $V_{OS}$  (25 $\mu$ V) and can be used as the output amplifier for the AD7535 without any external adjustment of Offset Voltage. In the Forced Ground configuration of Figure 6, one can use an AD OP-07 for amplifier A2. Settling time to 0.003% for the AD OP-07 is typically greater than 50 $\mu$ s.

For faster settling time, one can use the AD544 series of op amps. Typically this settles to 0.003% (14-bits) in 5µs. Even faster settling time can be achieved using the HA-2620 series of op-amps.

For operation over a wide temperature range Offset Voltage Drift and Bias Current Drift are critical parameters. The OP-27 and OP-37 series of op-amps exhibit extremely low Offset Voltage Drift and the AD544 has very low Bias Current Drift.




Figure 8. Graph of Typical Leakage Current vs Temperature for AD7535

#### MICROPROCESSOR INTERFACING AD7535 – 8086A INTERFACE

The versatility of the AD7535 loading structure allows interfacing to both 8- and 16-bit microprocessor systems. Figure 9 shows the 8086 16-bit processor interfacing to a single device. In this setup the double buffering feature of the DAC is not used. AD0-AD13 of the 16-bit data bus are connected to the DAC data bus (DB0-DB13). The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 9 is given in Table III.




Figure 9. AD7535 - 8086 Interface Circuit

In a multiple DAC system the double buffering of the AD7535 allows the user to simultaneously update all DAC's. In Figure 10, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e. LDAC) is brought low, updating all the DACs simultaneously.




Figure 10. AD7535 – 8086 Interface: Multiple DAC System

### ASSUME DS: DACLOAD, CS: DACLOAD DACLOAD SEGMENT AT 000

00	8CC9	MOV CX, CS	:	DEFINE DATA SEGMENT REGISTER EQUAL
02	8ED9	MOV DS, CX	:	TO CODE SEGMENT REGISTER
04	BF00D0	MOV DI, # D000	:	LOAD DI WITH D000
07	C705"YZWX"	MOV MEM, # YZWX"	:	DAC LOADED WITH WXYZ
0B	EA0000	The second second	:	CONTROL IS RETURNED TO THE
0E	00FF			MONITOR PROGRAM

Table III. Sample Program for Loading AD7535 from 8086

#### AD7535 - MC68000 INTERFACE

Interfacing between the MC68000 and the AD7535 is accomplished using the circuit of Figure 11. The following routine writes data to the DAC input registers and then outputs the data via the DAC register.

01000	MOVE.W	# W, D0	The desired DAC data, W, is loaded into Data Register 0. W may be any value between 0 and 16383 (decimal) or 0 and 3FFF (hexademical).
	MOVE.W	D0,\$E000	The data W is transferred between D0 and the DAC Register.
	MOVE.B	# 228,D7	Control is returned to the System  Monitor Program using these two
	TRAP	# 14	inetractions




Figure 11. AD7535 - MC68000 Interface

#### AD7535 - Z80 INTERFACE

Though the AD7535 is primarily intended for use either with 16-bit microprocessors or in stand alone applications, it can also be interfaced to 8-bit processor systems. Figure 12 is an interface circuit for the Z80 microprocessor.




Figure 12. AD7535 - Z80 Interface

#### DIGITAL FEEDTHROUGH

In the preceding interface configurations, most digital inputs to the AD7535 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 13 shows an interface circuit which physically isolates the DAC from the bus. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.




Figure 13. AD7535 Interface Circuit Using Latches to Minimize Digital Feedthrough



## LC<sup>2</sup>MOS 14-Bit µP Compatible DAC

AD7536

#### **FEATURES**

Full 4-Quadrant Multiplication without External Resistors

All Grades 14-Bit Monotonic over the Full Temperature Range

Low Output Leakage (<20nA) over the Full Temperature Range

Low Gain Temperature Coefficient, 2ppm/°C

**APPLICATIONS** 

Control and Measurement in High Temperature Environments

**Digital Audio** 

**Precision Servo Control** 


**All Microprocessor Based Control Systems** 

#### GENERAL DESCRIPTION

The AD7536 is a 14-bit monolithic CMOS D/A converter. The part is laser trimmed and specified as a dedicated bipolar DAC. The resistors needed for 4-quadrant multiplication are contained on the chip. Thus, the user requires only the AD7536, a voltage reference and two op-amps for bipolar operation. The AD7536 has the same low leakage configuration (patent pending) as the other members of the 14-bit CMOS DAC family. The excellent output leakage current characteristics also ensure exceptional stability of linearity and gain error over the full temperature range.

The device is speed compatible with most microprocessors and accepts TTL or 5V CMOS logic level inputs. There is standard Chip Select and Memory Write logic for easy interfacing. The AD7536 has full protection against CMOS "latch-up" phenomena and does not require the use of external Schottky diodes or the use of a FET Input op-amp.


#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. Bipolar Operation
- The AD7536 gives the user 4-Quadrant Multiplication without any external resistors.
- Guaranteed Monotonicity 14-bit monotonicity is guaranteed over the full temperature range for all grades.
- Low Output Leakage
   The device has excellent output leakage current characteristics at all temperatures.

#### PIN CONFIGURATIONS



# $\textbf{AD7536} \textbf{---SPECIFICATIONS}^{1} (V_{DD} = +11.4V \text{ to } +15.75V^{2}, V_{REF} = +10V; V_{PIM4} = V_{PIM5} = 0V, V_{SS} = -300\text{mV}.$ All specifications $T_{min}$ to $T_{max}$ unless otherwise stated.)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	14	14	14	14	Bits	$1LSB = 2V_{REF}/2^{14}$
Relative Accuracy	±2	±1	±2	±1	LSB max	All grades guaranteed monotonic
Differential Nonlinearity	±1	±1	±1	± 1	LSB max	over temperature.
Gain Error	± 16	± 8	± 16	±8	LSB max	Measured using internal R <sub>FB</sub> and
GMILETO	210	_0	_10	. =0	LOD Max	includes effects of leakage current and gain T.C.
Offset Error	±4	± <b>4</b>	±4	±4	LSB max	Error due to mismatch between R <sub>FB</sub> and offset resistor. It also includes leakage current to I <sub>OUT</sub> and is measured when DAC is loaded with all 0's.
Gain Temperature Coefficient <sup>3</sup> ,				± 5	200	m : 1W1 : 2 m0
ΔGain/ΔTemperature	±5	±5	± 5	±3	ppm/°C max	Typical Value is 2ppm/°C
Offset Temperature Coefficient <sup>3</sup> $\Delta$ Offset/ $\Delta$ Temperature	±5	±2.5	±5	±2.5	/°C	Typical Value is 1ppm/°C
	Ξ)	± 2.3	Ξ)	± 2.3	ppm/°C max	Typical value is Tppiii/ C
INPUT RESISTANCES						
V <sub>REF</sub> Input Resistance, Pin 2	3	3	3	3	$k\Omega$ min	Typical Input Resistance = $6k\Omega$
	13	13	13	13	kΩ max	
V <sub>INV</sub> Input Resistance, Pin 28	2	2	2	2	kΩ min	Typical Input Resistance = $4k\Omega$
	8	8	8	8	$k\Omega$ max	
DIGITAL INPUTS						
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
VII. (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)						
+25°C	±1	± 1	±1	±1	μA max	$V_{DN} = 0V \text{ or } V_{DD}$
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	± 10	± 10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	7	7	7	pF max	
POWER SUPPLY						
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	$V_{min}/V_{max}$	Specification guaranteed over
V <sub>SS</sub> Range	- 200/ - 500	- 200/ - 500	- 200/ - 500	- 200/ - 500	mV min/mV max	this range.
I <sub>DD</sub>	4	4	4	4	mA max	All digital inputs V <sub>II</sub> or V <sub>IH</sub>
	500	500	500	500	μA max	All digital inputs 0V or VDD
Power Supply Rejection	· · · · · · · · · · · · · · · · · · ·				•	- 1
$\Delta Gain/\Delta V_{DD}$	± 0.02	± 0.02	± 0.02	±0.02	% per % max	$\Delta V_{DD} = V_{DD} \max - V_{DD} \min$

## $\textbf{AC PERFORMANCE CHARACTERISTICS} \text{ These characteristics are included for Design Guidance only and are not subject to test. } \\ \textbf{(V}_{DD} = +11.4 \text{V to} +15.75 \text{V}, \textbf{V}_{REF} = +10 \text{V}, \textbf{V}_{PIN4} = \textbf{V}_{PIN5} = 0 \text{V}, \textbf{V}_{SS} = 0 \text{V OR} -300 \text{mV}.) }$

Parameter	$T_A = 25^{\circ}C$	$T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Current Settling Time	1.5	_	μs max	To 0.003% of full scale range.
-				$I_{OUT}$ load = $100\Omega$ ,
				$C_{EXT} = 13pF$ . DAC register alternately
				loaded with all 1's and all 0's.
				Typical value of Settling Time
				is 0.8µs.
Digital-to-Analog Glitch Impulse	50	-	nV-sec typ	Measured with $V_{REF} = 0V$ . $I_{OUT}$ load = $100\Omega$ , $C_{EXT} = 13$ pF. DAC register alternately loaded with all 1's and all 0's.
Multiplying Feedthrough Error <sup>4</sup>	4	_	mV p-p typ	$V_{REF} = \pm 10V$ , 1kHz sine wave
				DAC register loaded with 10 0000 0000 0000
Output Capacitance				-
COUT (Pin 4)	260	260	pF max	DAC register loaded with all 1's
C <sub>OUT</sub> (Pin 4)	130	130	pF max	DAC register loaded with all 0's
Output Noise Voltage Density			<del>-</del>	
(10Hz-100kHz)	50	_	$_{ m nV}/\sqrt{\rm Hz}$ typ	Measured between R <sub>FB</sub> and I <sub>OUT</sub>

#### NOTES

<sup>1</sup>Temperature range as follows:

J, K Versions:

0 to +70°C

A, B Versions:

-25°C to +85°C

S, T Versions:  $^2$ Specifications are guaranteed for a  $V_{DD}$  of + 11.4V to + 15.75V. At  $V_{DD}$  = 5V, the device is fully functional with degraded specifications.

<sup>-55°</sup>C to +125°C

<sup>&</sup>lt;sup>3</sup>Guaranteed by Product Assurance testing.

<sup>&</sup>lt;sup>4</sup>Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.


Specifications subject to change without notice.

### **TIMING CHARACTERISTICS**

(V<sub>DD</sub> = + 11.4V to + 15.75V, V<sub>REF</sub> = + 10V, V<sub>PM4</sub> = V<sub>PM5</sub> = 0V, V<sub>SS</sub> = 0V or - 300mV All specifications T<sub>min</sub> to T<sub>max</sub> unless otherwise stated. See Figure 1 for Timing Diagram.)

Parameter	Limit at T <sub>A</sub> =25°C	Limit at $T_A = 0 \text{ to } + 70^{\circ}\text{C}$ $T_A = -25^{\circ}\text{C to } + 85^{\circ}\text{C}$	Limit at T <sub>A</sub> =-55°C t	o +125°C Units	Test Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	CSMSB or CSLSB to WR Setup Time
t <sub>2</sub>	0	0	0	ns min	CSMSB or CSLSB to WR Hold Time
t <sub>3</sub>	170	200	240	ns min	LDAC Pulse Width
t <sub>4</sub>	170	200	240	ns min	Write Pulse Width
t <sub>5</sub>	140	160	180	ns min	Data Setup Time
L <sub>6</sub>	20	20	30	ns min	Data Hold Time

Specifications subject to change without notice.



#### NOTES

- 10. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $t_r = t_f = 20$ ns.
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_{IL}}{2}$
- 3. IF  $\overline{\text{LDAC}}$  IS ACTIVATED PRIOR TO THE RISING EDGE OF WR, THEN IT MUST STAY LOW FOR  $\mathbf{t_3}$  OR LONGER AFTER WR GOES HIGH.

Figure 1. AD7536 Timing Diagram




Figure 2. AD7536 Transfer Function

#### **ORDERING GUIDE**

Model	Temperature Range	Relative Accuracy	Full Scale Error	Package Option*
AD7536JN	0°C to +70°C	±2LSB	± 16LSB	N-28
AD7536KN	0°C to +70°C	± 1LSB	±8LSB	N-28
AD7536JP	0°C to +70°C	±2LSB	± 16LSB	P-28A
AD7536KP	0°C to +70°C	±1LSB	±8LSB	P-28A
AD7536AQ	−25°C to +85°C	±2LSB	± 16LSB	Q-28
AD7536BQ	-25°C to +85°C	±1LSB	±8LSB	Q-28
AD7536SQ	-55°C to +125°C	±2LSB	± 16LSB	Q-28
AD7536TQ	−55°C to +125°C	±1LSB	±8LSB	Q-28
AD7536SE	−55°C to +125°C	±2LSB	± 16LSB	E-28A
AD7536TE	−55°C to +125°C	± 1LSB	±8LSB	E-28A

<sup>\*</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier;

 $Q=Cerdip; \\ R=SOIC. \\ For outline information see Package Information section.$ 

ABSOLUTE MAXIMUM RATINGS
$(T_A = 25^{\circ}C \text{ unless otherwise stated})$
$V_{DD}$ (pin 26) to DGND0.3V, +17V
$V_{SS}$ (pin 27) to AGND15V, +0.3V
$V_{REF}$ (pin 2) to AGND
$V_{INV}$ (pin 28) to AGND ±25V
$R_{INT}$ (pin 1) to AGND
$R_{FB}$ (pin 3) to AGND ±25V
Digital Input Voltage (pins 8-25) to DGND $-0.3V$ , $V_{\rm DD}$
$V_{PIN4}$ to DGND0.3V, $V_{DD}$
AGND to DGND0.3V, $V_{DD}$
Power Dissipation (Any package)
To 1.75°C 1000mW

Derates above +75°C			. 1	0mW/°C
Operating Temperature Range				
Commercial Plastic (J, K Versions) .			0 to	+70°C
Industrial Ceramic (A, B Versions) .		-25	°C to	+85°C
Extended Ceramic (S, T Versions) .		- 55°C	C to	+125°C
Storage Temperature		-65°	C to	+150°C
Lead Temperature (Soldering, 10 secs)				+ 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### TERMINOLOGY

#### LEAST SIGNIFICANT BIT (LSB)

This is the analog weighting of 1 bit of the digital word in a

DAC. For the AD7536 1LSB =  $\frac{2V_{REF}}{2^{14}}$ 

#### RELATIVE ACCURACY

Relative accuracy or end point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., Offset and Gain Error are adjusted out) and is normally expressed in Least Significant Bits or as a percentage of full scale range.

#### **DIFFERENTIAL NONLINEARITY**

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of +1LSB max over the operating temperature range ensures monotonicity.

#### **GAIN ERROR**

Gain error is a measure of the output error between an ideal DAC and the actual device output with all one's loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer.

#### OFFSET ERROR

Offset error is a measure of the mismatch between  $R_{\rm FB}$  and the internal offset resistor,  $R_{\rm OFS}$ . It also includes the leakage component from the DAC (see Figure 8). It is present for all codes and is expressed in Least Significant Bits.

#### DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with  $V_{REF} = AGND$ .

#### **OUTPUT CAPACITANCE**

This is the capacitance from I<sub>OUT</sub> to AGND.

#### LEAKAGE CURRENT

Leakage current flows into I<sub>OUT</sub> from the 14-bit DAC when all the DAC switches are off. It contributes to the Linearity, Gain and Offset error (see Figure 8).

#### MULTIPLYING FEEDTHROUGH ERROR

This is the ac error due to capacitive feedthrough from  $V_{REF}$  terminal to  $I_{OUT}$  with DAC register loaded with 10 0000 0000 0000.

Pin	Function	Description
1	$R_{INT}$	Contact point for internal resistors R1 and R2 which perform the inverting function on $V_{REF}$ with external op-amp. See Figure 3.
2	$V_{REF}$	Reference input to the DAC. It is internally connected to R <sub>OFS</sub> and R1. See Figure 3.
3	$R_{FB}$	Feedback resistor. Used to close the loop around an external op-amp.
4	$I_{OUT}$	Current Output Terminal.
5	$A_{GNDS}$	Analog ground sense line. Reference point for external circuitry. This pin should carry minimal current.
6	$A_{GNDF}$	Analog ground force line; carries current from internal analog ground connections. A <sub>GNDF</sub> and A <sub>GNDS</sub> are tied
		together internally.
7	DGND	Digital Ground
8	DB13	Data Bit 13. DAC MSB
9	DB12	Data Bit 12
10	DB11	Data Bit 11
11	DB10	Data Bit 10
12	DB9	Data Bit 9
13	DB8	Data Bit 8
14	DB7	Data Bit 7
15	DB6	Data Bit 6
16	DB5	Data Bit 5
17	DB4	Data Bit 4
18	DB3	Data Bit 3
19	DB2	Data Bit 2
20	DB1	Data Bit 1
21	DB0	Data Bit 0. DAC LSB
22	CSMSB	Chip Select Most Significant (MS) Byte. Active LOW input.
23	LDAC	Asynchronous Load DAC input. Active LOW.
24	CSLSB	Chip Select Least Significant (LS) Byte. Active LOW input.
25	WR	Write input. Active LOW.

CSM	SB CSLSB	LDAC	$\overline{\boldsymbol{W}}\overline{\boldsymbol{R}}$	Operation
0	1	1	0	Load MS Input Register
1	0	1	0	Load LS Input Register
0	0	1	0	Load MS and LS Input Registers
1	1	0	X	Load DAC Register from Input Registers
0	0	0	0	All Registers are transparent
1	1	1	X	No operation
X	X	1	1	No operation

NOTE X = Don't Care

26	$\mathbf{V_{DD}}$	Power supply input. Specifications apply for $V_{DD} = +12V \pm 5\%$ to $+15V \pm 5\%$ .
27	$V_{ss}$	Bias pin for High Temperature Low Leakage configuration. To implement low leakage system, the pin should
		be at a negative voltage. See Figure 5 or 6 for recommended circuitry.
28	$V_{INV}$	This pin must be connected to the output of the external inverting op-amp. See Figure 3.




Figure 3. Simplified Circuit Diagram of the AD7536 D/A Section Showing Connection of External Op-Amps

#### CIRCUIT INFORMATION - D/A SECTION

Figure 3 is a simplified circuit diagram of the AD7536 D/A section and it also shows the external op-amp connection. The device is a 14-bit DAC with three extra resistors on chip for bipolar operation. It is configured so that the coding is Offset Binary. The 14-bit DAC consists of an R-2R ladder for the lower eleven bits (switches S0–S10). The three MSB's are decoded to drive switches A–G sequentially. Each of these carries an equally weighted current which is also equal to the current in the R-2R ladder.  $R_{\rm OFS}$  has the same magnitude as  $R_{\rm FB}$  so that the output is offset by a constant  $-V_{\rm REF}$ . R1 and R2 (together with external op-amp A1) invert  $V_{\rm REF}$  and apply it to the 14-bit DAC  $(V_{\rm INV})$ . See Table I for complete Offset Binary Code Table.

To eliminate any slight variations in analog ground potential with changing code, there are two analog ground pins. AGNDF sinks all the current flowing through the switches to ground while AGNDS is used as a reference point with minimal current flowing in it. Figure 3 shows A3 maintaining AGNDS at Signal Ground. The connection of AGNDS and AGNDF may be changed depending on required system accuracy and output drive requirements (see Figures 5 and 6).

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 4 shows an equivalent output circuit for the analog section of the AD7536 D/A converter. The current source  $I_{\rm LEAKAGE}$  is composed of surface and junction leakages. The resistor R0 denotes the equivalent output resistance of the DAC and associated resistors. This varies with input code.  $C_{\rm OUT}$  is the capacitance due to the current steering switches and varies from about 90pF to 180pF (typical values) depending on the digital input.  $g(V_{\rm REF},\,N)$  is the Thevenin equivalent voltage generator due to the reference input voltage,  $V_{\rm REF},$  and the circuit transfer function, N.




Figure 4. AD7536 Equivalent Analog Output Circuit

#### **CIRCUIT INFORMATION - DIGITAL SECTION**

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than InA. Internal input protection is achieved by an on-chip distributed diode from DGND to each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5V logic levels.




Figure 5. AD7536 Operation

#### **BIPOLAR OPERATION**

#### (4-Quadrant Multiplication)

Figure 5 shows the AD7536 connected for bipolar operation. Specified accuracy is attained without the need for expensive closely matched external resistors. R1 and R2 provide an optional gain adjustment and capacitor C1 helps prevent overshoot and ringing when high-speed op-amps are used. The  $-300 \mathrm{mV}$  bias voltage for  $\mathrm{V}_{\mathrm{SS}}$  is derived from R3, R4 and C2. Op-amp A3 (Figure 3 and Figure 6) is omitted from Figure 5. AGNDS and AGNDF are externally shorted to Signal Ground.

Table I shows the Offset Binary Code Table obtained with the circuit of Figure 5. It should be noted that the user can get a 2's Complement transfer function by inverting the MSB of the DAC word.

Binary Number in DAC Register	Analog Output V <sub>OUT</sub>
MSB LSB	(8101)
11 1111 1111 1111	$+ V_{IN} \left( \frac{8191}{8192} \right)$
10 0000 0000 0001	$+V_{IN}\left(\frac{1}{8192}\right)$
10 0000 0000 0000	0V
00 0000 0000 0001	$-V_{IN}\Big(\frac{8191}{8192}\Big)$
00 0000 0000 0000	$-V_{IN}\left(\frac{8192}{8192}\right) = -V_{IN}$

Table I. Offset Binary Code Table for AD7536

## OFFSET AND GAIN ADJUSTMENT FOR FIGURE 5. Offset Adjustment

- 1. Adjust offset of amplifier A1 so that potential at  $R_{\rm INT}$  is  $<10\mu V$  with respect to Signal Ground.
- 2. Load DAC register with 10 0000 0000 0000.
- 3. Adjust offset of amplifier A2 until  $V_O = 0V$  (<10 $\mu$ V).

#### Gain Adjustment

- 1. Load DAC register with all 1's.
- 2. Trim potentiometer R2 so that  $V_O = +V_{IN} \frac{(8191)}{(8192)}$

For high-temperature applications, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Offset Error, Full Scale Error and Gain T.C. specifications of the AD7536, trimming of the Offset and Gain is not necessary.




Figure 6. AD7536 Operation with Forced Ground

#### **GROUNDING CONSIDERATIONS**

In the circuits of Figures 5 and 6, with  $V_{REF} = +10V$ , 1LSB has a value of 1.2mV. So, factors which are not important in less accurate systems must, in this case, be given careful consideration. Among these, the whole question of grounding is crucial. Voltage reference ground, the  $I_{OUT}$  pin on the DAC, the noninverting pin of A1 and SIGNAL GROUND must all be at the same potential. Note that in Figure 5, AGNDS and AGNDF are externally shorted and A3 is not used. Voltage drops due to bond wire resistance are not compensated for in this circuit. This means that an extra linearity error of less than 0.1LSB is added to the DAC linearity error. If the user wishes to eliminate this extra error, then the circuit of Figure 6 should be used.

Here, A3 is used to maintain AGNDS at Signal Ground potential.  $I_{\rm OUT}$  is also at Signal Ground potential. By using the Force, Sense technique all switch contacts on the DAC are at exactly the same potential and any error due to bond wire resistance is eliminated. If A3 is not a low offset voltage (<100  $\mu$ V) op-amp, it should be trimmed with a potentiometer until the voltage at AGNDS is <10  $\mu$ V with respect to SIGNAL GROUND. Figure 7 shows how the circuit of Figure 5 might be be laid out. Gain trim components R1 and R2 have been omitted for clarity. Note how the input to  $V_{\rm REF}$  (pin 2) is shielded to reduce ac feed-through while the digital inputs are shielded to minimize digital feedthrough.




Figure 7. Suggested Layout for AD7536 Circuit of Figure 5




Figure 8. Typical Graph of Offset Error vs. Temperature With and Without Low Leakage Configuration

#### LOW LEAKAGE CONFIGURATION

Leakage current in CMOS D/A converters has two components. Current leaks from  $V_{\rm DD}$  into the  $I_{\rm OUT}$  line and is present at all DAC codes. There is also leakage across the off switches in the DAC. The polarity of this current depends on  $V_{\rm INV}$  and its magnitude is related to the code in the DAC register. At high temperatures (above  $90^{\circ}{\rm C}$ ) it is normal for the leakage current to increase dramatically. By its nature it will affect all critical dc parameters (Linearity Error, Gain Error and Offset Error). The AD7536 features a leakage reduction configuration (patent pending) to keep the leakage current low (typically <10nA) over an extended temperature range. This ensures that the DAC maintains its 25°C performance very well at temperatures up to 125°C.

The AD7536 can be operated with or without the leakage reduction configuration. If  $V_{SS}$  (pin 27) is tied to AGND, then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility,  $V_{SS}$  should be tied to -0.3V as in Figures 5 and 6. The current taken by  $V_{SS}$  is very low (<10 $\mu$ A) allowing a simple resistor divider (R3, R4) to produce the required -300mV from -15V. The capacitor C2 in parallel with R3 is an integral part of the low leakage configuration and must be  $4.7\mu\text{F}$  or greater. Figure 8 is a plot of Offset Error versus temperature for both conditions. It clearly shows the improvement when the low leakage configuration is used.

#### **OP-AMP SELECTION**

In choosing an amplifier to be used with the AD7536, three parameters are of prime importance. These are:

- 1. Input Offset Voltage (Vos)
- 2. Input Bias Current (IB)
- 3. Offset Voltage Drift (TC VOS).

To maintain specified accuracy with  $V_{REF}$  at 10V, A1 and A2 of Figures 5 and 6 must have  $V_{OS} < 100 \mu V$  and  $I_B < 10nA$ . It is important that the amplifier Open Loop Gain,  $A_{VOL}$ , be sufficiently large to keep  $V_{OS} < 100 \mu V$  for the full output voltage range. For a maximum output of 10V,  $A_{VOL}$  must be greater than 100.000.

In the Forced Ground configuration of Figure 6, one can use an AD OP-07 for amplifier A3, without any external adjustment for  $V_{\rm OS}$ . In low frequency or fixed reference applications where fast output settling time is not required, the AD OP-07 is also recommended for A1 and A2. Because of its low  $V_{\rm OS}$  no external potentiometers are needed. For faster settling time, one can use the AD544 series of op-amps.

Offset Voltage Drift and Bias Current drift are critical parameters for operation over a wide temperature range. The AD OP-07, AD OP-27 and AD OP-37 all exhibit very low offset drift while the AD544 has very low bias current drift. Table II summarizes the important specifications of the op-amps mentioned above.

Op-Amp	Input Offset Voltage (V <sub>OS</sub> )	Input Bias Current (I <sub>B</sub> )	Offset Voltage Drift (TC V <sub>OS</sub> )	Settling Time to 0.003% FS
AD544L	500μV	25pA	5μV/°C	5μs
AD OP-07H	75μV	3nA	0.6μV/°C	50μs typ
AD OP-27CH	100μV	80nA	0.6μV/°C	6µs typ
AD OP-37CH	100μV	80nA	0.6μV/°C	lμs typ
HA-2620	4mV	35nA	20μV/°C	0.8µs typ

Table II. Guide to Op-Amp Selection

#### MICROPROCESSOR INTERFACING AD7536 – 8086A INTERFACE

The versatility of the AD7536 loading sturcture allows interfacing to both 8- and 16-bit microprocessor systems. Figure 9 shows the 8086 16-bit processor interfacing to a single device. In this circuit the double buffering feature of the DAC is not used. AD0-AD13 of the 16-bit data bus are connected to the DAC data bus (DB0-DB13). The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately. In this example the DAC address is D000. A software routine for Figure 9 is given in Table III. In a multiple DAC system the double buffering of the AD7536 allows the user to simultaneously update all DAC's. In Figure 10, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e.,  $\overline{LDAC}$ ) is brought low, updating all the DACs simultaneously.




Figure 9. AD7536 - 8086 Interface Circuit




Figure 10. AD7536 - 8086 Interface: Multiple DAC System

## ASSUME DS: DACLOAD, CS: DACLOAD DACLOAD SEGMENT AT 000

00	8CC9	MOV CX, CS	:	DEFINE DATA SEGMENT REGISTER EQUAL
02	8ED9	MOV DS, CX	:	TO CODE SEGMENT REGISTER
04	BF00D0	MOV DI, # D000	:	LOAD DI WITH D000
07	C705"YZWX"	MOV MEM,# YZWX"	:	DAC LOADED WITH WXYZ
OB	EA0000		:	CONTROL IS RETURNED TO THE
0E	00FF			MONITOR PROGRAM

Table III. Sample Program for Loading AD7536 from 8086

#### AD7536 - MC68000 INTERFACE

Interfacing between the MC68000 and the AD7536 is accomplished using the circuit of Figure 11. The following routine writes data to the DAC input registers and then outputs the data via the DAC register.

01000 MOVE.W #W, D0 The desired DAC data, W, is loaded into Data Register 0. W may be any value between 0 and 16383 (decimal) or 0 and 3FFF (hexademical). MOVE.W D0,\$E000 The data W is transferred between D0 and the DAC Register. MOVE.B #228,D7 Control is returned to the System Monitor Program using these tow TRAP instructions. #14




Figure 11. AD7536 - MC68000 Interface

#### AD7536 - Z80 INTERFACE

Though the AD7536 is ideally suited for use either with 16-bit microprocessors or in stand-alone applications, it can also be interfaced to 8-bit processor systems. Figure 12 is an interface circuit for the popular Z80 microprocessor.




Figure 12. AD7536 - Z80 Interface

#### DIGITAL FEEDTHROUGH

In the preceding interface configurations, most digital inputs to the AD7536 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 13 shows an interface circuit which physically isolates the DAC from the bus. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.




Figure 13. AD7536 Interface Circuit Using Latches to Minimize Digital Feedthrough



# $LC^2MOS$ (8 + 4) Loading Dual 12-Bit DAC

AD7537

#### **FEATURES**

Two 12-Bit DACs in One Package DAC Ladder Resistance Matching: 0.5% Space Saving Skinny DIP and Surface Mount Packages 4-Quadrant Multiplication Low Gain Error (1LSB max Over Temperature) Byte Loading Structure Fast Interface Timing

APPLICATIONS
Automatic Test Equipment
Programmable Filters
Audio Applications
Synchro Applications
Process Control

#### GENERAL DESCRIPTION


The AD7537 contains two 12-bit current output DACs on one monolithic chip. A separate reference input is provided for each DAC. The dual DAC saves valuable board space, and the monolithic construction ensures excellent thermal tracking. Both DACs are guaranteed 12-bit monotonic over the full temperature range.

The AD7537 has a 2-byte (8LSBs, 4MSBs) loading structure. It is designed for right-justified data format. The control signals for register loading are A0, A1,  $\overline{CS}$ ,  $\overline{WR}$  and  $\overline{UPD}$ . Data is loaded to the input registers when  $\overline{CS}$  and  $\overline{WR}$  are low. To transfer this data to the DAC registers,  $\overline{UPD}$  must be taken low with  $\overline{WR}$ .

Added features on the AD7537 include an asynchronous CLR line which is very useful in calibration routines. When this is taken low, all registers are cleared. The double buffering of the data inputs allows simultaneous update of both DACs. Also, each DAC has a separate AGND line. This increases the device versatility; for instance one DAC may be operated with AGND biased while the other is connected in the standard configuration.

The AD7537 is manufactured using the Linear Compatible CMOS (LC<sup>2</sup>MOS) process. It is speed compatible with most microprocessors and accepts TTL, 74HC and 5V CMOS logic level inputs.

#### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- 1. DAC to DAC Matching:
  - Since both DACs are fabricated on the same chip, precise matching and tracking is inherent. Many applications which are not practical using two discrete DACs are now possible. Typical matching: 0.5%.
- Small Package Size:
   The AD7537 is packaged in small 24-pin, 0.3" DIPs and in 28-terminal surface mount packages.
- Wide Power Supply Tolerance:
   The device operates on a +12V to +15V V<sub>DD</sub>, with ±10% tolerance on this nominal figure. All specifications are guaranteed over this range.

# **AD7537** — **SPECIFICATIONS** $(V_{DD} = +12V \text{ to } +15V, \pm 10\%, V_{REFA} = V_{REFB} = 10V; I_{OUTA} = AGND = 0V, I_{OUTB} = AGNDB = 0V.$ All specifications $T_{min}$ to $T_{max}$ unless otherwise specified.)

Parameter	J, A Versions	K, B Versions	L, C Versions	S Version	T Version	U Version	Units	Test Conditions/Comments
ACCURACY								
Resolution	12	12	12	12	12	12	Bits	
Relative Accuracy	± 1	± 1/2	± 1/2	±1	± 1/2	± 1/2	LSB max	
Differential Nonlinearity	±1	± 1	± l	±1	±1	±1	LSB max	All grades guaranteed
Gain Error	±6	±3	±1	±6	± 3	± 2	LSB max	monotonic over temperature.  Measured using R <sub>FBA</sub> , R <sub>FBB</sub> .  Both DAC registers loaded with all 1's.
Gain Temperature Coefficient <sup>2</sup> ;								
ΔGain/ΔTemperature Output Leakage Current	± 5	±5	± 5	± 5	±5	±5	ppm/°C max	Typical value is 1ppm/°C
IOUTA								
+ 25℃	10	10	10	10	10	10	nA max	DAC A Register loaded
T <sub>min</sub> to T <sub>max</sub>	150	150	150	250	250	250	nA max	with all 0s
I <sub>OUTB</sub>								
+ 25°C	10	10	10	10	10	10	nA max	DAC B Register loaded
T <sub>min</sub> to T <sub>max</sub>	150	150	150	250	250	250	nA max	with all 0s
REFERENCE INPUT								
Input Resistance	9	9	9	9	9	9	kΩ min	Typical Input Resistance = 14kf
-	20	20	20	20	20	20	kΩ max	***************************************
$V_{REFA}, V_{REFB}$								
Input Resistance Match	± 3	± 3	± 1	±3	± 3	± 1	% max	Typically ± 0.5%
DIGITAL INPUTS								
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	2.4	2.4	V min	
V <sub>IL</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)								
+ 25°C	± 1	± 1	± 1	±1	± 1	±1	μA max	$V_{IN} = V_{DD}$
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	±10	±10	± 10	± 10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>2</sup>	10	10	10	10	10	10	pF max	
POWER SUPPLY <sup>3</sup>								
V <sub>DD</sub>	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V min/V max	
I <sub>DD</sub>	2	2	2	2	2	2	mA max	

### AC PERFORMANCE CHARACTERISTICS

These characteristics are included for Design Guidance only and are not subject to test.

 $(V_{DD} = +12V \text{ to } +15V, V_{REFA} = V_{REFB} = +10V, I_{OUTA} = AGNDA = 0V, I_{OUTB} = AGNDB = 0V.$  Output Amplifiers are AD644 except where stated.)

Parameter	$T_A = +25^{\circ}C$	$T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	- ′	μs max	To 0.01% of full-scale range. $I_{OUT}$ load = $100\Omega$ , $C_{EXT}$ = 13pF DAC output measured from falling edge of $\overline{WR}$ . Typical Value of Settling Time is 0.8 $\mu$ s.
Digital-to-Analog Glitch Impulse	7	_	nV-s typ	Measured with $V_{REFA} = V_{REFB} = 0V$ . $I_{OUTA}$ , $I_{OUTB}$ load = $100\Omega$ , $C_{EXT} = 13pF$ . DAC registers alternately loaded with all 0s and all 1s.
AC Feedthrough <sup>4</sup>				
VREFA to IOUTA	- 70	-65	dB max	$V_{REFA}$ , $V_{REFR} = 20V_{p-p}$ 10kHz sine wave.
V <sub>REFB</sub> to I <sub>OUTB</sub>	- 70	- 65	dB max	DAC registers loaded with all 0s.
Power Supply Rejection				
ΔGain/ΔV <sub>DD</sub>	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = V_{DD} \max - V_{DD} \min$
Output Capacitance				
COUTA	70	70	pF max	DAC A, DAC B loaded with all 0s
COUTB	70	70	pF max	•
COUTA	140	140	pF max	DACA, DACB loaded with all 1s
C <sub>OUTB</sub>	140	140	pF max	
Channel-to-Channel Isolation				•
V <sub>REFA</sub> to I <sub>OUTB</sub>	- 84	-	dB typ	$V_{REFA} = 20V p-p 10kHz$ sine wave, $V_{REFB} = 0V$ . Both DACs loaded with all 1s.
V <sub>REFB</sub> to I <sub>OUTA</sub>	- 84	- '	dB typ	$V_{REFB} = 20V$ p-p 10kHz sine wave, $V_{REFA} = 0V$ . Both DACs loaded with all 1s.
Digital Crosstalk	7	-	nV-s typ	Measured for a Code Transition of all 0s to all 1s. $I_{OUTA}, I_{OUTB}$ load = $100\Omega, C_{EXT} = 13pF$ .
Output Noise Voltage Density (10Hz-100kHz)	25	_	nV/√Hz typ	Measured between $R_{FBA}$ and $I_{OUTA}$ or $R_{FBB}$ and $I_{OUTB}$ . Frequency of measurement is $10Hz-100kHz$ .
Total Harmonic Distortion	- 82		dB typ	V <sub>IN</sub> = 6V rms, 1kHz. Both DACs loaded with all 1s.

NOTES

Temperature range as follows: J, K, L Versions: -40°C to +85°C.
A, B, C Versions: -40°C to +85°C.
S, T, U Versions: -55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>Sample tested at 25°C to ensure compliance.

<sup>3</sup>Functional at  $V_{DD}$  = 5V with degraded specifications.

<sup>4</sup>Pin 12 (DGND) on ceramic DIPs is connected to lid.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS ( $V_{DD}=10.8V$ to 16.5V, $V_{REFA}=V_{REFB}=+10V$ , $I_{OUTA}=AGNDA=0V$ , $I_{OUTB}=AGNDB=0V$ ).

Parameter	Limit at T <sub>A</sub> =+25°C	Limit at T <sub>A</sub> = -40°C to +85°C	Limit at T <sub>A</sub> – 55°C to +125°C	Units	Test Conditions/Comments
t <sub>1</sub>	15	15	30	ns min	Address Valid to Write Setup Time
t <sub>2</sub>	15	15	25	ns min	Address Valid to Write Hold Time
t <sub>3</sub>	60	80	80	ns min	Data Setup Time
t <sub>4</sub>	25	25	25	ns min	Data Hold Time
t <sub>5</sub>	0	0	0	ns min	Chip Select or Update to Write Setup Time
t <sub>6</sub>	0	0	0	ns min	Chip Select or Update to Write Hold Time
t <sub>7</sub>	80	80	100	ns min	Write Pulse Width
t <sub>8</sub>	80	80	100	ns min	Clear Pulse Width

NOTE

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

$V_{DD}$ to DGND0.3V, +17V
$V_{REFA}$ , $V_{REFB}$ to AGNDA, AGNDB ±25V
$V_{RFBA},V_{RFBB}$ to AGNDA, AGNDB $\pm25V$
Digital Input Voltage to DGND $\ \ldots \ -0.3V, \ V_{DD} \ +0.3V$
$I_{OUTA},V_{OUTB}$ to DGND $$ $-0.3V,V_{DD}$ $+0.3V$
AGNDA, AGNDB to DGND $\dots -0.3V$ , $V_{DD} + 0.3V$
Power Dissipation (Any Package)
To +75°C
Derates above +75°C 6mW/°C




Figure 1. Timing Diagram for AD7537

2. TIMING MEASUREMENT REFERENCE LEVEL IS VIH + VIL

Operating Temperature Range

Commercial Plastic (J, K, L Versions)			$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Industrial Hermetic (A, B, C Versions)			$-40^{\circ}$ C to $+85^{\circ}$ C
Extended Hermetic (S, T, U Versions).			−55°C to +125°C
Storage Temperature			$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10secs) .			+ 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Gain Error	Package Option <sup>3</sup>
AD7537JN	-40°C to +85°C	± 1LSB	±6LSB	N-24
AD7537KN	-40°C to +85°C	± 1/2LSB	±3LSB	N-24
AD7537LN	-40°C to +85°C	± 1/2LSB	±1LSB	N-24
AD7537JP	-40°C to +85°C	± 1LSB	±6LSB	P-28A
AD7537KP	-40°C to +85°C	± 1/2LSB	± 3LSB	P-28A
AD7537LP	-40°C to +85°C	± 1/2LSB	±1LSB	P-28A
AD7537AQ	-40°C to +85°C	± 1LSB	±6LSB	Q-24
AD7537BQ	-40°C to +85°C	± 1/2LSB	± 3LSB	Q-24
AD7537CQ	-40°C to +85°C	$\pm 1/2LSB$	± 1LSB	Q-24
AD7537SQ	-55°C to +125°C	± 1LSB	±6LSB	Q-24
AD7537TQ	-55°C to +125°C	± 1/2LSB	± 3LSB	Q-24
AD7537UQ	-55°C to +125°C	± 1/2LSB	±2LSB	Q-24
AD7537SE	-55°C to +125°C	± 1LSB	±6LSB	E-28A
AD7537TE	-55°C to +125°C	± 1/2LSB	±3LSB	E-28A
AD7537UE	−55°C to +125°C	± 1/2LSB	± 2LSB	E-28A

NOTES

<sup>1</sup>Analog Devices reserves the right to ship ceramic packages (D-24A) in lieu of cerdip packages (Q-24). <sup>2</sup>To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

<sup>3</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier;


Q = Cerdip. For outline information see Package Information section.


#### CAUTION


ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### PIN CONFIGURATIONS







#### PIN FUNCTION DESCRIPTION (DIP)

PIN	MNEMONIC	DESCRIPTION
1	AGNDA	Analog Ground for DAC A.
2	IOUTA	Current output terminal of DAC A.
3	R <sub>FBA</sub>	Feedback resistor for DAC A.
4	V <sub>REFA</sub>	Reference input to DAC A.
5	CS	Chip Select Input. Active low.
6-14	DB0-DB7	Eight data inputs, DB0-DB7.
12	DGND	Digital Ground.
15	A0	Address Line 0.
16	A1	Address Line 1.
17	CLR	Clear Input. Active low. Clears all registers.
18	WR	Write Input. Active low.
19	<b>UPD</b>	Updates DAC Registers from inputs registers.
20	$V_{DD}$	Power supply input. Nominally $+ 12V$ to $+ 15V$ , with $\pm 10\%$ tolerance.
21	V <sub>REFB</sub>	Reference input to DAC B.
22	$R_{FBB}$	Feedback resistor for DACB.
23	IOUTB	Current output terminal of DACB.
24	AGNDB	Analog Ground for DAC B.

UPD	CS	WR	A1	A0	FUNCTION
1	1	X	х	X	No Data Transfer
1	X	1	X	x	No Data Transfer
X	X	X	X	x	All Registers Cleared
1	0	0	0	0	DAC A LS Input Register
					Loaded with DB7-DB0(LSB)
1	0	0	0	1	DAC A MS Input Register
					Loaded with DB3(MSB)-DB0
1	0	0	1	0	DAC B LS Input Register
					Loaded with DB7-DB0(LSB)
1	0	0	1	1	DAC B MS Input Register
					Loaded with DB3(MSB)-DB0
0	1	0	X	x	DACA, DACB Registers
					Updated Simultaneously from
					Input Registers
0	0	0	X	X	DACA, DACB Registers are
					Transparent
	1 1 X 1 1	1 1 X X X X 1 0 1 0 0 1 0 0 1	1 1 X 1 X 1 X 1 X X X X X 1 0 0 0 1 0 0 1 0 0 0 0	1 1 X X 1 X X 1 X X X X X X X X X 1 0 0 0 0	1

Table I. AD7537 Truth Table

#### CIRCUIT INFORMATION - D/A SECTION

The AD7537 contains two identical 12-bit multiplying D/A converters. Each DAC consists of a highly stable R-2R ladder and 12 N-channel current steering switches. Figure 2 shows a simplified D/A circuit for DAC A. In the R-2R ladder, binary weighted currents are steered between  $I_{\rm OUTA}$  and AGNDA. The current flowing in each ladder leg is constant, irrespective of switch state. The feedback resistor  $R_{\rm FBA}$  is used with an op amp (see Figures 4 and 5) to convert the current flowing in  $I_{\rm OUTA}$  to a voltage output.




Figure 2. Simplified Circuit Diagram for DAC A

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows the equivalent circuit for one of the D/A converters (DAC A) in the AD7537. A similar equivalent circuit can be drawn for DAC B.

 $C_{OUT}$  is the output capacitance due to the N-channel switches and varies from about 50pF to 150pF with digital input code. The current source  $I_{LKG}$  is composed of surface and junction leakages and approximately doubles every  $10^{\circ}C$ .  $R_0$  is the equivalent output resistance of the device which varies with input code.

#### DIGITAL CIRCUIT INFORMATION

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1nA.

NOTE: X = Don't care

# Applications — AD7537




Figure 3. Equivalent Analog Circuit for DAC A

# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 4 is given in Table II.

Operational amplifiers A1 and A2 can be in a single package (AD644, AD712) or separate packages (AD544, AD711, AD OP-27). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high-speed op amps are used.

For zero offset adjustment, the appropriate DAC register is loaded with all 0s and amplifier offset adjusted so that  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$  is 0V. Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 (R3) so that




Figure 4. AD7537 Unipolar Binary Operation

Binary Number in DAC Register MSB LSB	Analog Output, Vouta or Voutb
1111 1111 1111	$-V_{IN} \left( \frac{4095}{4096} \right)$
1000 0000 0000	$-V_{IN} \left( \frac{2048}{4096} \right) = -1/2 V_{IN}$
0000 0000 0001	$-V_{IN}\Big(\frac{1}{4096}\Big)$
0000 0000 0000	0V

Table II. Unipolar Binary Code Table for Circuit of Figure 4

 $V_{\rm OUTA}$   $(V_{\rm OUTB})=-V_{\rm IN}$  (4095/4096). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7537, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.

With the appropriate DAC register loaded to 1000 0000 0000, adjust R1 (R3) so that  $V_{\rm OUTA}$  ( $V_{\rm OUTB}$ ) = 0V. Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, 10) varied for  $V_{\rm OUTA}$  ( $V_{\rm OUTB}$ ) = 0V. Full-scale trimming can be accomplished by adjusting the amplitude of  $V_{\rm IN}$  or by varying the value of R5 (R8).

If R1, R2 (R3, R4) are not used, then resistors R5, R6, R7 (R8, R9, R10) should be ratio matched to 0.01% to ensure gain error performance to the data sheet specification. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

The code table for Figure 5 is given in Table III.




Figure 5. Bipolar Operation (Offset Binary Coding)

Binary Number in DAC Register MSB LSB	Analog Output, V <sub>OUTA</sub> or V <sub>OUTB</sub>					
1111 1111 1111	$+V_{IN}\left(\frac{2047}{2048}\right)$					
1000 0000 0001	$+V_{IN}\left(\frac{1}{2048}\right)$					
1000 0000 0000	0V					
0111 1111 1111	$-V_{IN}\left(\frac{1}{2048}\right)$					
0000 0000 0000	$-V_{IN}\Big(\frac{2048}{2048}\Big) = -V_{IN}$					

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5




Figure 6. AD7537 DACs Used in Different Modes

#### SEPARATE AGND PINS

The DACs in the AD7537 have separate AGND lines taken to pins AGNDA and AGNDB on the package. This increases the applications versatility of the part. Figure 6 is an example of this. DAC A is connected in standard fashion as a programmable attenuator. AGNDA is at ground potential. DAC B is operating with AGND B biased to +5V by the AD584. This gives an output range of +5V to +10V.

#### PROGRAMMABLE OSCILLATOR

Figure 7 shows a conventional state-variable oscillator in which the AD7537 controls the programmable integrators. The frequency of oscillation is given by:

$$f = \frac{1}{2\pi} \ \sqrt{\frac{R6}{R5} \cdot \frac{1}{C1 \cdot C2 \cdot R_{EO1} \cdot R_{EO2}}}$$

where  $R_{\rm EQ1}$  and  $R_{\rm EQ2}$  are the equivalent resistances of the DACs. The same digital code is loaded into both DACs. If C1=C2 and R5=R6, the expression reduces to

$$f = \frac{1}{2\pi} \cdot \frac{1}{C} \, \sqrt{\frac{1}{R_{EQ1} \cdot R_{EQ2}}} \label{eq:f_eq}$$

Since 
$$R_{EQ} = \frac{2^n \cdot R_{LAD}}{N}$$
,  $(R_{LAD} = DAC \text{ ladder resistance})$ .

$$f = \frac{1}{2\pi} \cdot \frac{1}{C} \sqrt{\frac{(N/2^n)^2}{R_{LAD1} \cdot R_{LAD2}}}$$

$$\begin{split} &= \frac{1}{2\pi} \cdot \frac{D}{C} \frac{1}{\sqrt{R_{LAD1} \cdot R_{LAD2}}} \qquad D = \left(\frac{N}{2^n}\right) \\ &= \frac{1}{2\pi} \cdot \frac{D}{C \cdot R_{LAD3} \sqrt{m}} \end{split}$$

where m is the DAC ladder resistance mismatch ratio, typically 1.005.

With the values shown in Figure 7, the output frequency varies from 0Hz to 1.38kHz. The amplitude of the output signal at the A3 output is 10V peak-to-peak and is constant over the entire frequency span.




Figure 7. Programmable State Variable Oscillator

#### APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on  $V_{OS}$ , where  $V_{OS}$  is the amplifier input offset voltage. To maintain specified operation, it is recommended that  $V_{OS}$  be no greater than  $(25 \times 10^{-6})(V_{RHF})$  over the temperature range of operation. Suitable op amps are the AD711C and its dual version, the AD712C. These op amps have a wide bandwidth and high slew rate and are recommended for wide bandwidth ac applications. AD711/AD712 settling time to 0.01% is typically 3µs.

Temperature Coefficients: The gain temperature coefficient of the AD7537 has a maximum value of 5ppm/°C and typical value of 1ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.4LSBs respectively over a 100°C temperature range. When trim resistors R1 (R3) and R2 (R4) are used to adjust full scale range as in Figure 4, the temperature coefficient of R1 (R3) and R2 (R4) should also be taken into account. For further information see "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Application Note, Publication Number E630c-5-3/86 available from Analog Devices.

High Frequency Considerations: AD7537 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor. This is shown as C1 and C2 in Figures 4 and 5.

Feedthrough: The dynamic performance of the AD7537 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 4 is shown in Figure 8 which minimizes feedthrough from  $V_{REFA}$ ,  $V_{REFB}$  to the output in multiplying applications.




Figure 8. Suggested Layout for AD7537

### MICROPROCESSOR INTERFACING

The byte loading structure of the AD7537 makes it very easy to interface the device to any 8-bit microprocessor system. Figures 9 and 10 show two interfaces: one for the MC6809 and the

other for the MC68008. Figure 11 shows how an AD7537 system can be easily expanded by tying all the UPD lines together and using a single decoder output to control these. This expanded system is shown using a Z80 microprocessor but it is just as easily configured using any other 8-bit microprocessor system. Note how the system shown in Figure 11 produces 4 analog outputs with a minimum amount of hardware.




Figure 9. AD7537 - MC6809 Interface





Figure 10. AD7537 - MC68008 Interface



\*LINEAR CIRCUITRY OMITTED FOR CLARITY

Figure 11. Expanded AD7537 System



# LC<sup>2</sup>MOS μP-Compatible 14-Bit DAC

**AD7538** 

#### **FEATURES**

All Grades 14-Bit Monotonic over the Full Temperature Range

Low Cost 14-Bit Upgrade for 12-Bit Systems 14-Bit Parallel Load with Double Buffered Inputs Small 24-Pin, 0.3" DIP and SOIC Low Output Leakage (<20nA) over the Full Temperature Range

#### APPLICATIONS

Microprocessor Based Control Systems
Digital Audio
Precision Servo Control
Control and Measurement in High Temperature
Environments

#### GENERAL DESCRIPTION


The AD7538 is a 14-bit monolithic CMOS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

The DAC is loaded by a single 14-bit wide word using standard Chip Select and Memory Write Logic. Double buffering, which is optional using LDAC, allows simultaneous update in a system containing multiple AD7538s.

A novel low leakage configuration (U.S. Patent No. 4,590,456) enables the AD7538 to exhibit excellent output leakage current characteristics over the specified temperature range.

The AD7538 is manufactured using the Linear Compatible CMOS (LC<sup>2</sup>MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- Guaranteed Monotonicity
   The AD7538 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- Low Cost The AD7538, with its 14-bit dynamic range, affords a low cost solution for 12-bit system upgrades.
- Small Package Size
   The AD7538 is packaged in a small 24-pin, 0.3" DIP and a 24-pin SOIC.
- Low Output Leakage
   By tying V<sub>SS</sub> (Pin 24) to a negative voltage, it is possible to
   achieve a low output leakage current at high temperatures.
- 5. Wide Power Supply Tolerance The device operates on a +12 to +15V V<sub>DD</sub>, with a ±5% tolerance on this nominal figure. All specifications are guaranteed over this range.

# **AD7538** — SPECIFICATIONS $(V_{DD}=+11.4V\ to\ +15.75V^2,\ V_{REF}=+10V;\ V_{PIN3}=V_{PIN4}=0V,\ V_{SS}=-300mV.$ All specifications $T_{min}$ to $T_{max}$ unless otherwise stated.)

Parameter	J, K Versions	A, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY				t		
Resolution	14	14	14	14	Bits	
Relative Accuracy	±2	±1	± 2	±1	LSB max	All grades guaranteed monotonic
Differential Nonlinearity	±1	±1	±1	±1	LSB max	over temperature.
Full-Scale Error	<b>}</b>		}	1		Measured using internal Rep
+25°C	± 4	±4	±4	±4	LSB max	DAC registers loaded with
T <sub>min</sub> -T <sub>max</sub>	±8	±5	± 10	±6	LSB max	all ls.
Gain Temperature Coefficient <sup>3</sup> ;			1		[	·
ΔGain/ΔTemperature	± 2	± 2	± 2	±2	ppm/°C typ	•
Output Leakage Current I <sub>OUT</sub> (Pin 3)		Į.	Į.		i	
+25℃	±5	±5	±5	± 5	nA max	All digital inputs 0V
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	± 20	± 20	nA max	$V_{SS} = -300 \text{mV}$
T <sub>min</sub> to T <sub>max</sub>	± 25	± 25	± 150	± 150	nA max	$V_{SS} = 0V$
REFERENCE INPUT						
Input Resistance, Pin 1	3.5	3.5	3.5	3.5	kΩmin	Typical Input Resistance = 6kΩ
•	10	10	10	10	kΩ max	
DIGITAL INPUTS						
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
V <sub>IL</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	í .
I <sub>IN</sub> (Input Current)					l	Z
+ 25°C	± 1	±1	± 1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	± 10	± 10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	7	7	7	pF max	'
POWER SUPPLY	7	1				
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V <sub>min</sub> /V <sub>max</sub>	Specification guaranteed over
V <sub>SS</sub> Range	-200/-500	- 200/ - 500	- 200/ - 500	- 200/ - 500	mV min/mV max	this range
$I_{DD}$	4	4	4	4	mA max	All digital inputs VII. or VIH
	500	500	500	500	μA max	All digital inputs 0V or VDD

These characteristics are included for Design Guidance only and are not subject to test. AC PERFORMANCE CHARACTERISTICS (V<sub>DD</sub> = +11.4V to +15.75V, V<sub>RSF</sub> = +10V, V<sub>PRS</sub> = V<sub>PIM</sub> = 0V, V<sub>SS</sub> = 0V OR -300mV, Output Amplifier is AD711 except where stated.)

Parameter	T <sub>A</sub> =25°C T	$T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	-	μs max	$To 0.003\%$ of full-scale range. $I_{OUT}$ load = $100\Omega$ , $C_{EXT} = 13 pF$ . DAC register alternately loaded with all 1s and all 0s. Typical value of Settling Time
Digital to Analog Glitch Impulse	20	-	nV-sec typ	is $0.8\mu s$ .  Measured with $V_{REF} = 0V$ . $I_{OUT}$ load $= 100\Omega, C_{EXT} = 13 pF$ . DAC register alternately loaded with all
Multiplying Feedthrough Error	3	5	mV p-p typ	1s and all 0s. $V_{REF} = \pm 10V$ , 10kHz sine wave DAC register loaded with all 0s.
Power Supply Rejection				
ΔGain/ΔV <sub>DD</sub> Output Capacitance	±0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
C <sub>OUT</sub> (Pin 3) C <sub>OUT</sub> (Pin 3) Output Noise Voltage Density	260 130	260 130	pF max pF max	DAC register loaded with all 1s DAC register loaded with all 0s
(10Hz-100kHz)	15	_	nV√ <del>Hz</del> typ	Measured between R <sub>FB</sub> and I <sub>OUT</sub>

#### NOTES

<sup>1</sup>Temperature range as follows:

J, K Versions: 0 to +70°C

A, B Versions:

 $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ -55°C to +125°C

<sup>2</sup>Specifications are guaranteed for a  $V_{DD}$  of + 11.4V to + 15.75V. At  $V_{DD}$  = 5V, the device is fully functional with degraded specifications.

S, T Versions:

<sup>&</sup>lt;sup>3</sup>Sample tested to ensure compliance.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS<sup>1</sup>

 $(V_{DD}=+11.4V to +15.75V, V_{REF}=+10V, V_{PM3}=V_{PM4}=0V, V_{SS}=0V or -300mV$  All specifications  $T_{min}$  to  $T_{max}$  unless otherwise stated. See Figure 1 for Timing Diagram.)

Parameter	Limit at T <sub>A</sub> =25°C	Limit at $T_A = 0 \text{ to } + 70^{\circ}\text{C}$ $T_A = -25^{\circ}\text{C to } + 85^{\circ}\text{C}$	Limit at T <sub>A</sub> = -55°C to + 125°C	Units	Test Conditions/Comments
t <sub>1</sub>	0	0	0	ns min	CS to WR Setup Time
t <sub>2</sub>	0	0	0	ns min	CS to WR Hold Time
t <sub>3</sub>	170	200	240	ns min	LDAC Pulse Width
t <sub>4</sub>	170	200	240	ns min	Write Pulse Width
t <sub>5</sub>	140	160	180	ns min	Data Setup Time
t <sub>6</sub>	20	20	30	ns min	Data Hold Time

#### NOTES

<sup>1</sup>Temperature range as follows: J,

J, K Versions:

0 to +70°C

A, B Versions: S, T Versions: - 25°C to + 85°C - 55°C to + 125°C

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise stated})$
$V_{DD}$ (Pin 23) to DGND
$V_{SS}$ (Pin 24) to AGND $\ \ldots \ \ldots \ \ldots \ -15V, \ +0.3V$
$V_{REF}  (Pin \ 1) \ to \ AGND \ \ldots \ \ \ \ \pm 25 V$
$V_{RFB}$ (Pin 2) to AGND $\ \ldots \ \ldots \ \ \pm 25V$
Digital Input Voltage (Pins 6–22)
to DGND $-0.3V$ , $V_{DD} + 0.3V$
$V_{PIN3}$ to DGND $-0.3V,V_{DD}$ $+0.3V$
AGND to DGND $-0.3V$ , $V_{DD}$ $+0.3V$
Power Dissipation (Any Package)
To +75°C
Derates above +75°C 10mW/°C


Operating Temperature Range

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.





#### NOTES

- 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM 10% TO 90% OF +5V.  $t_r = t_f = 20$ ns.
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{tH} + V_{tL}}{2}$
- 3. If  $\overline{\text{LDAC}}$  IS ACTIVATED PRIOR TO THE RISING EDGE OF  $\overline{\text{WR}}$ , THEN IT MUST STAY LOW FOR  $t_3$  or LONGER AFTER  $\overline{\text{WR}}$  GOES HIGH.

Figure 1. AD7538 Timing Diagram

#### PIN CONFIGURATION

#### DIP, SOIC WR AGND 20 LDAC DGND 19 DB0 (LSB) (MSB) DB13 AD7538 TOP VIEW DB12 18 DB1 DB11 8 17 DB2 DB10 16 DB3 DB9 15 DB4 14 DRS DR5 DB7 12 13 DB6

### AD7538

#### TERMINOLOGY RELATIVE ACCURACY

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

#### GAIN ERROR

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

#### DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with  $V_{\rm RFE} = A G N D$ .

#### **OUTPUT CAPACITANCE**

This is the capacitance from IOUT to AGND.

#### **OUTPUT LEAKAGE CURRENT**

Output Leakage Current is current which appears at  $I_{\rm OUT}$  with the DAC register loaded to all 0s.

#### MULTIPLYING FEEDTHROUGH ERROR

This is the ac error due to capacitive feedthrough from  $V_{REF}$  terminal to  $I_{OUT}$  with DAC register loaded to all zeros.

#### ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Full-Scale Error	Package Option*
AD7538JN	0°C to +70°C	±2LSB	±8LSB	N-24
AD7538KN	0°C to +70°C	±1LSB	±4LSB	N-24
AD7538JR	0°C to +70°C	±2LSB	±8LSB	R-24
AD7538KR	0°C to +70°C	±1LSB	±4LSB	R-24
AD7538AQ	$-25^{\circ}\text{C to} + 85^{\circ}\text{C}$	±2LSB	±8LSB	Q-24
AD7538BQ	-25°C to +85°C	±1LSB	±4LSB	Q-24
AD7538SQ	−55°C to +125°C	±2LSB	±8LSB	Q-24
AD7538TQ	-55°C to +125°C	±1LSB	±4LSB	Q-24

<sup>\*</sup>N = Plastic DIP; Q = Cerdip; R = SOIC. For outline information see Package Information section.

#### PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	$V_{REF}$	Voltage Reference.
2	$R_{FB}$	Feedback resistor. Used to close the loop around an external op amp.
3	$I_{OUT}$	Current Output Terminal.
4	AGND	Analog Ground
5	DGND	Digital Ground
6–19	DB13-DB0	Data Inputs. Bit 13 (MSB) to Bit 0 (LSB).
20	LDAC	Chip Select input. Active LOW.
21	CS	Asynchronous Load DAC input. Active LOW.
22	$\overline{WR}$	Write input. Active LOW.

CS	LDAC	WR	OPERATION
0	1	0	Load Input Register.
1	0	X	Load DAC Register from Input Register.
0	0	0	Input and DAC Registers are transparent
1	1	X	No operation.
X	1	1	No operation.

NOTE: X = Don't Care.

23	$V_{DD}$	+ 12V to + 15V supply input.
24	$V_{SS}$	Bias pin for High Temperature Low Leakage configuration. To implement low leakage system,
		the pin should be at a negative voltage. See Figures 4 and 5 for recommended circuitry.

#### D/A SECTION

Figure 2 shows a simplified circuit diagram for the AD7538 D/A section. The three MSBs of the 14-bit Data Word are decoded to drive the seven switches A-G. The 11 LSBs of the Data Word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is 1/8 of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches A-G steer equally weighted currents between  $I_{OUT}$  and AGND. Since the input resistance at  $V_{REF}$  is constant, it may be driven by a voltage source or a current source of positive or negative polarity.

#### **CIRCUIT INFORMATION**




Figure 2. Simplified Circuit Diagram for the AD7538 D/A Section

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows an equivalent circuit for the analog section of the AD7538 D/A converter. The current source  $I_{\rm LEAKAGE}$  is composed of surface and junction leakages. The resistor  $R_{\rm O}$  denotes the equivalent output resistance of the DAC which varies with input code.  $C_{\rm OUT}$  is the capacitance due to the current steering switches and varies from about 90pF to 180pF (typical values) depending upon the digital input.  $g(V_{\rm REF},N)$  is the Thevenin equivalent voltage generator due to the reference input voltage,  $V_{\rm REF}$ , and the transfer function of the DAC ladder, N.




Figure 3. AD7538 Equivalent Analog Output Circuit

#### **DIGITAL SECTION**

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1nA. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 and 5V logic levels.

# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.




Figure 4. Unipolar Binary Operation

Binary Number In DAC Register	Analog Output, V <sub>OUT</sub>
MSB LSB 11 1111 1111 1111	$-V_{IN}\left(\frac{16383}{16384}\right)$
10 0000 0000 0000	$-V_{IN} \left( \frac{8192}{16384} \right) = -1/2  V_{IN}$
00 0000 0000 0001	$-V_{IN}\left(\frac{1}{16384}\right)$
00 0000 0000 0000	0V

Table I. Unipolar Binary Code Table for AD7538

### AD7538

For zero offset adjustment, the DAC register is loaded with all 0s and amplifier offset ( $V_{OS}$ ) adjusted so that  $V_{OUT}$  is 0V. Adjusting  $V_{OUT}$  to 0V is not necessary in many applications, but it is recommended that  $V_{OS}$  be no greater than  $(25 \times 10^{-6})$  ( $V_{REF}$ ) to maintain specified DAC accuracy (see Applications Hints).

Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 so that  $V_{\rm OUTA} = -V_{\rm IN}$  (16383/16384). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7538, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used. The code table for Figure 5 is given in Table II.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for  $V_{\rm O}\!=\!0$ V. Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for  $V_{\rm O}\!=\!0$ V. Full-scale trimming can be accomplished by adjusting the amplitude of  $V_{\rm IN}$  or by varying the value of R7.

The values given for R1, R2 are the minimum necessary to calibrate the system for resistors, R5, R6, R7 ratio matched to 0.1%. System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.

When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

For further information see "CMOS DAC Application Guide", 3rd Edition, Publication Number G872b-8-1/89 available from Analog Devices.




Figure 5. Bipolar Operation

#### LOW LEAKAGE CONFIGURATION

For CMOS Multiplying D/A converters, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD7538 features a leakage reduction configuration (U.S. Patent No. 4,590,456) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If  $V_{\rm SS}$  (Pin 24) is tied to AGND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility,  $V_{\rm SS}$  should

Binary Number in DAC Register MSB LSB	Analog Output V <sub>OUT</sub>		
11 1111 1111 1111	$+V_{IN}\left(\frac{8191}{8192}\right)$		
10 0000 0000 0001	$+V_{IN}\left(\frac{1}{8192}\right)$		
10 0000 0000 0000	ov		
01 1111 1111 1111	$-V_{IN}\left(\frac{1}{8192}\right)$		
00 0000 0000 0000	$-V_{IN}\Big(\frac{8192}{8192}\Big)$		

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

be tied to a voltage of approximately -0.3V as in Figures 4 and 5. A simple resistor divider (R3, R4) produces approximately -300mV from -15V. The capacitor C2 in parallel with R3 is an integral part of the low leakage configuration and must be  $4.7\mu\text{F}$  or greater. Figure 6 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.




Figure 6. Graph of Typical Leakage Current vs. Temperature for AD7538

#### PROGRAMMABLE GAIN AMPLIFIER

The circuit shown in Figure 7 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.




Figure 7. Programmable Gain Amplifier (PGA)

The transfer function of Figure 7 is:

$$Gain = \frac{V_{OUT}}{V_{IN}} = -\frac{R_{EQ}}{R_{FR}}$$
 (1)

 $R_{\rm EQ}$  is the equivalent transfer impedance of the DAC from the  $V_{\rm REF}$  pin to the  $I_{\rm OUT}$  pin and can be expressed as

$$R_{EQ} = \frac{2^n R_{IN}}{N} \tag{2}$$

Where: n is the resolution of the DAC

N is the DAC input code in decimal

 $R_{IN}$  is the constant input impedance of the DAC ( $R_{IN} = R_{LAD}$ )

Substituting this expression into Equation 1 and assuming zero gain error for the DAC ( $R_{\rm IN}=R_{\rm FB}$ ) the transfer function simplifies to

$$\frac{V_{OUT}}{V_{IN}} = -\frac{2^n}{N} \tag{3}$$

The ratio  $N/2^n$  is commonly represented by the term D and, as such, is the fractional representation of the digital input word.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{-2^{n}}{N} = \frac{-1}{D}$$
 (4)

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually 16,384/16,383) in 16,383 steps. The all 0s code is never applied. This avoids an open-loop condition thereby saturating the amplifier. With the all 0s code excluded there remains  $2^n - 1$  possible input codes allowing a choice of  $2^n - 1$  output levels. In dB terms the dynamic range is

$$20 \, \log_{10} \frac{V_{OUT}}{V_{IN}} \, = \, 20 \, \log_{10} (2^n - 1) \, = \, 84 dB.$$

#### APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on  $V_{\rm OS}$ , where  $V_{\rm OS}$  is the amplifier input offset voltage. To maintain specified accuracy with  $V_{\rm REF}$  at 10V, it is recommended that  $V_{\rm OS}$  be no greater than 0.25mV, or  $(25\times 10^{-6})$  ( $V_{\rm REF}$ ), over the temperature range of operation. The AD711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.

General Ground Management: Since the AD7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7538. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7538 AGND and DGND pins (1N914 or equivalent).

#### MICROPROCESSOR INTERFACING

The AD7538 is designed for easy interfacing to 16-bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

#### AD7538-8086 INTERFACE

Figure 8 shows the 8086 processor interface to a single device. In this setup the double buffering feature (using  $\overline{\text{LDAC}}$ ) of the DAC is not used. The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately.




Figure 8. AD7538 - 8086 Interface Circuit

In a multiple DAC system the double buffering of the AD7538 allows the user to simulatenously update all DACs. In Figure 9, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e., LDAC) is brought low, updating all the DACs simultaneously.




Figure 9. AD7538 – 8086 Interface: Multiple DAC System

### AD7538

#### AD7538-MC68000 INTERFACE

Figure 10 shows the MC68000 processor interface to a single device. In this setup the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.




Figure 10. AD7538 - MC68000 Interface

#### DIGITAL FEEDTHROUGH

The digital inputs to the AD7538 are directly connected to the microprocessor bus in the preceding interface configurations. These inputs will be constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 11 shows an interface circuit which uses this technique. All data inputs are latched from the bus by the  $\overline{\text{CS}}$  signal. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.




Figure 11. AD7538 Interface Circuit Using Latches to Minimize Digital Feedthrough



# CMOS 12-Bit Monolithic Multiplying DAC

AD7541A

#### **FEATURES**

Improved Version of AD7541
Full Four Quadrant Multiplication
12-Bit Linearity (End-Point)
All Parts Guaranteed Monotonic
TTL/CMOS Compatible
Low Cost
Protection Schottky Not Required
Low Logic Input Leakage

#### GENERAL DESCRIPTION

The Analog Devices' AD7541A is a low cost, high performance 12-bit monolithic multiplying digital to analog converter. It is fabricated using advanced, low noise, thin film on CMOS technology and is available in a standard 18-pin DIP and in 20-terminal surface mount packages.


The AD7541A is functionally and pin compatible with the industry standard AD7541 device and offers improved specifications and performance. The improved design ensures that the device is latch-up free so no output Schottky protection diodes are required.

This new device uses laser wafer trimming to provide full 12-bit end-point linearity with several new high performance grades.

#### PRODUCT HIGHLIGHTS

Compatability: The AD7541A can be used as a direct replacement for any AD7541-type device. As with the Analog Devices AD7541, the digital inputs are TTL/CMOS compatible and have been designed to have a  $\pm 1\mu A$  maximum input current requirement so as not to load the driving circuitry.

#### FUNCTIONAL BLOCK DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)
Logic: A switch is closed to l<sub>OUT1</sub> for
its digital input in a "HIGH" state.

Improvements: The AD7541A offers the following improved specifications over the AD7541:

- Gain Error for all grades has been reduced with premium grade versions having a maximum gain error of ±3LSB.
- Gain Error temperature coefficient has been reduced to 2ppm/ °C typical and 5ppm/°C maximum.
- 3. Digital to analog charge injection energy for this new device is typically 20% less than the standard AD7541 part.
- 4. Latch-up proof.
- Improvements in laser wafer trimming provides 1/2LSB max differential nonlinearity for top grade devices over the operating temperature range (vs. 1LSB on older 7541 types).
- 6. All grades are guaranteed monotonic to 12 bits over the operating temperature range.

#### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy T <sub>min</sub> to T <sub>max</sub>	Gain Error T <sub>A</sub> = +25°C	Package Options <sup>3</sup>
AD7541AJN	0 to +70°C	± 1LSB	±6LSB	N-18
AD7541AKN	$0 \text{ to } + 70^{\circ}\text{C}$	$\pm 1/2LSB$	± 1LSB	N-18
AD7541AJP	$0 \text{ to } + 70^{\circ}\text{C}$	± 1LSB	±6LSB	P-20A
AD7541AKP	$0 \text{ to } + 70^{\circ}\text{C}$	± 1/2LSB	±1LSB	P-20A
AD7541AAQ	$-25^{\circ}\text{C to} + 85^{\circ}\text{C}$	±1LSB	±6LSB	Q-18
AD7541ABQ	$-25^{\circ}\text{C to} + 85^{\circ}\text{C}$	± 1/2LSB	±1LSB	Q-18
AD7541ASQ	-55°C to +125°C	±1LSB	±6LSB	Q-18
AD7541ATQ	-55°C to +125°C	$\pm 1/2$ LSB	±1LSB	Q-18
AD7541ASE	-55°C to +125°C	± 1LSB	±6LSB	E-20A
AD7541ATE	−55°C to +125°C	± 1/2LSB	±1LSB	E-20A

#### NOTES

<sup>1</sup>Analog Devices reserves the right to ship either ceramic (D-18) or cerdip (Q-18) hermetic packages.

To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.

<sup>3</sup>E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC);

Q = Cerdip. For outline information see Package Information section.

# **AD7541A** — **SPECIFICATIONS** ( $V_{DD} = +15V$ , $V_{REF} = +10V$ ; OUT 1 = 0UT 2 = GND = 0V unless otherwise specified)

Parameter	Version	T <sub>A</sub> = + 25°C	$T_{A} = T_{\min}, T_{\max}^{1}$	Units	Test Conditions/Comments
ACCURACY	·····				
Resolution	All	12	12	Bits	
Relative Accuracy	J, A, S	± 1	± 1	LSB max	$\pm 1LSB = \pm 0.024\%$ of Full Scale
	K,B,T	$\pm 1/2$	± 1/2	LSB max	$\pm 1/2$ LSB = $\pm 0.012\%$ of Full Scale
Differential Nonlinearity	J, A, S	± 1	± 1	LSB max	All grades guaranteed monotonic
	K, B, T	± 1/2	$\pm 1/2$	LSB max	to 12 bits, T <sub>min</sub> to T <sub>max</sub>
Gain Error	J, A, S	±6	±8	LSB max	Measured using internal R <sub>FB</sub> and includes
	K, B, T	± 3	± 5	LSB max	effect of leakage current and gain T.C.
	.,.,.				Gain error can be trimmed to zero.
Gain Temperature Coefficient <sup>2</sup>					
ΔGain/ΔTemperature	All	5	5	ppm/°C max	Typical value is 2ppm/°C.
Output Leakage Current				FF	- ) F
OUT1 (Pin 1)	J, K	± 5	± 10	nA max	All digital inputs $= 0V$ .
` ,	A, B	± 5	± 10	nA max	
	S, T	± 5	± 200	nA max	
OUT 2 (Pin 2)	J,K	± 5	± 10	nA max	All digital inputs = $V_{DD}$ .
	A, B	± 5	± 10	nA max	0 1 55
	S, T	± 5	± 200	nA max	
REFERENCE INPUT					
Input Resistance (Pin 17 to GND)	All	7-18	7–18	kΩ min/max	Typical input resistance = $11k\Omega$ .
					Typical input resistance temperature coefficient =
					−300ppm/°C.
DIGITAL INPUTS					
VIH (Input HIGH Voltage)	All	2.4	2.4	V min	
VIL (Input LOW Voltage)	All	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)	All	± 1	± 1	μA max	Logic inputs are MOS gates. $I_{IN} typ (25^{\circ}C) = 1nA$
C <sub>IN</sub> (Input Capacitance) <sup>2</sup>	All	8	8	pF max	$V_{IN} = 0V$
POWER SUPPLY REJECTION					
$\Delta Gain/\Delta V_{DD}$	All	$\pm 0.01$	$\pm 0.02$	%per% max	$\Delta V_{DD} = \pm 5\%$
POWER SUPPLY			· · · · · · · · · · · · · · · · · · ·		
V <sub>DD</sub> Range	All	+5  to  + 16	+5  to  + 16	V min/V max	Accuracy is not guaranteed over this range.
$I_{DD}$	All	2	2	mA max	All digital inputs V <sub>IL</sub> or V <sub>IH</sub> .
		100	500	μA max	All digital inputs 0V or V <sub>DD</sub> .

## **AC PERFORMANCE CHARACTERISTICS**

These Characteristics are Included for Design Guidance Only and are not Subject to Test.  $V_{DD} = +15V$ ,  $V_{IN} = +10V$  except where stated, OUT 1 = OUT 2 = GND = OV, Output Amp is AD544 except where stated.

Parameter	Version <sup>1</sup>	$T_A = +25^{\circ}C$	$T_{A} = T_{\min}, T_{\max}^{1}$	Units	Test Conditions/Comments
PROPAGATION DELAY (From Digital Input Change to 90% of Final Analog Output)	Aii	100	-	ns typ	OUT 1 Load = $100\Omega C_{EXT} = 13pF$ Digital Inputs = $0V$ to $V_{DD}$ or $V_{DD}$ to $0V$ .
DIGITAL TO ANALOG GLITCH IMPULSE				<u> </u>	$V_{REF} = 0V$ . All digital inputs $0V$ to $V_{DD}$ or $V_{DD}$ to $0V$ .
	Ali	1000	-	nV-sec typ	Measured using Model 50K as output amplifier.
MULTIPLYING FEEDTHROUGH ERROR <sup>3</sup>					
(V <sub>REF</sub> to OUT1)	Ali	1.0	-	mV p-p typ	$V_{REF} = \pm 10V, 10kHz sine wave.$
OUTPUT CURRENT SETTLING TIME	All	0.6	-	μs typ	$\begin{split} &To  0.01\%  of  full  scale  range. \\ &OUT1  load  =  100\Omega,  C_{EXT}  =  13 pF. \\ &Digital  inputs  =  0V  to  V_{DD}  or  V_{DD}  to  0V \end{split}$
OUTPUT CAPACITANCE					
C <sub>OUT1</sub> (Pin 1)	All	200	200	pF max	Digital Inputs
C <sub>OUT2</sub> (Pin 2)	All	70	70	pF max	$=V_{IH}$
C <sub>OUT1</sub> (Pin 1)	All	70	70	pF max	Digital Inputs
C <sub>OUT2</sub> (Pin 2)	All	200	200	pF max	$=V_{IL}$

 $<sup>^2</sup>Guaranteed$  by design but not production tested.  $^3To$  minimize feedthrough in the ceramic package (Suffix D) the user must ground the metal lid.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

(T. - + 25°C unless otherwise noted)

(1 <sub>A</sub> = +25 C unless otherwise noted)
$V_{DD}$ to GND
$V_{REF}$ to GND
$V_{RFB}$ to GND
Digital Input Voltage to GND $\dots -0.3V$ , $V_{DD} +0.3V$
OUT 1, OUT 2 to GND $\dots -0.3V$ , $V_{DD} + 0.3V$
Power Dissipation (Any Package)
To +75°C

Derates above +75°C . . . . . . . . . . . . . . .

Operating Temperature Range				
Commercial (J, K versions)			0 to	o +70°C
Industrial (A, B versions)		$-25^{\circ}$	°C to	o +85℃
Extended (S, T versions)		- 55°C	C to	+125°C
Storage Temperature		-65°C	C to	+ 150°C
Lead Temperature (Soldering, 10secs)				+ 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### **TERMINOLOGY**

#### RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in % of full scale range or (sub)multiples of 1LSB.

#### **DIFFERENTIAL NONLINEARITY**

Differential nonlinearity is the difference between the *measured* change and the *ideal* 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range insures monotonicity.

#### GAIN ERROR

Gain error is a measure of the output error between an ideal DAC and the actual device output. For the

AD7541A, ideal maximum output is  $-\Big(\frac{4095}{4096}\Big)$  (V<sub>REF</sub> ). Gain error is adjustable to zero using external trims as shown in Figures 4, 5 and 6.

#### **OUTPUT LEAKAGE CURRENT**

Current which appears at OUT1 with the DAC loaded to all 0s or at OUT2 with the DAC loaded to all 1s.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{REF}$  terminal to OUT1 with DAC loaded to all 0s.

#### **OUTPUT CURRENT SETTLING TIME**

Time required for the output function of the DAC to settle to within 1/2LSB for a given digital input stimulus, i.e., 0 to Full Scale.


#### PROPAGATION DELAY

This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches 90% of its final value.

#### DIGITAL-TO-ANALOG CHARGE INJECTION (QDA)

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV secs and is measured with  $V_{REF} = GND$  and a Model 50K as the output op amp, C1 (phase compensation) = 0pF.


#### PIN CONFIGURATIONS



### AD7541A

#### GENERAL CIRCUIT INFORMATION

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used-that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)
Logic: A switch is closed to I<sub>OUT1</sub> for
its digital input in a "HIGH" state.

Figure 1. AD7541A Functional Diagram (Inputs "High")

The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{FR}$  is recommended to define scale factor.)

#### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 2 and 3. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source I<sub>LEAKAGE</sub> is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switch is 200pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 70pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 3 is similar to Figure 2; however, the "ON" switches are now on terminal OUT1, hence the 200pF at that terminal.




Figure 2. AD7541A DAC Equivalent Circuit All Digital Inputs LOW




Figure 3. AD7541A DAC Equivalent Circuit All Digital Inputs HIGH

# **Applications**

# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. With a dc reference voltage or current (positive or negative polarity) applied at pin 17, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table II.

R1 provides full scale trim capability [i.e.-load the DAC register to 1111 1111 1111, adjust R1 for  $V_{OUT} = -V_{REF}$  (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 to 25pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \leq 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally  $11k\Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low factory-trimmed  $V_{OS}$ .




Figure 4. Unipolar Binary Operation

Trim Resistor	JN/AQ/SD	KN/BQ/TD
R1 R2	$100\Omega$ $47\Omega$	100Ω 33Ω

Table I. Recommended Trim Resistor Values vs. Grades

Bin:	ary Numb DAC	er in LSB	Analog Output, V <sub>OUT</sub>
MISD		LOD	
1111	1111	1111	$-\mathbf{v_{in}}\left(\frac{4095}{4096}\right)$
1000	0000	0000	$-V_{IN}\left(\frac{2048}{4096}\right) = -1/2 V_{IN}$
0 0 0 0	0000	0001	$-V_{IN}\left(\frac{1}{4096}\right)$
0000	0000	0000	0 Volts

Table II. Unipolar Binary Code Table for Circuit of Figure 4

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 5 and Table III illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference the circuit provides full 4-quadrant multiplication.

With the DAC loaded to 1000 0000 0000, adjust R1 for  $V_{OUT} = 0V$  (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT} = 0V$ ). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low  $I_B$ . R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or 2R3 causes Full Scale error. C1 phase compensation (10pF to 50pF) may be required for stability, depending on amplifier used.




Figure 5. Bipolar Operation (4-Quadrant Multiplication)

Bin:	ary Numb DAC	per in LSB	Analog Output, V <sub>OUT</sub>
1111	1111	1111	$+V_{IN}\left(\frac{2047}{2048}\right)$
1000	0000	0001	$+V_{IN}\left(\frac{1}{2048}\right)$
1000	0000	0000	ov
0 1 1 1	1 1 1 1	1111	$-v_{IN}\Big(rac{1}{2048}\Big)$
0000	0000	0000	$-V_{IN}\left(\frac{2048}{2048}\right)$

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.




Figure 6. 12-Bit Plus Sign Magnitude Operation

Sign Bit	Binary Number in DAC MSB LSB	Analog Output, V <sub>OUT</sub>
0	1111 1111 1111	$+V_{IN} \cdot \left(\frac{4095}{4096}\right)$
0	0000 0000 0000	0 Volts
1	0000 0000 0000	0 Volts
1	1111 1111 1111	$-\mathrm{v_{in}}\cdot\left(\frac{4095}{4096}\right)$

Note: Sign bit of "0" connects R3 to GND.

Table IV. 12-Plus Sign Magnitude Code Table for Circuit of Figure 6

#### APPLICATIONS HINTS

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is 0.67  $V_{\rm OS}$  where  $V_{\rm OS}$  is the amplifier input offset voltage. To maintain monotonic operation it is recommended that  $V_{\rm OS}$  be no greater than  $(25\times 10^{-6})\,(V_{\rm REF})$  over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset  $(50\mu V)$  and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

Digital Glitches: One cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and OUT2 terminals. This should be minimized by screening the analog pins of the AD7541A (pins 1, 2, 17, 18) from the digital pins by a ground track run between pins 2 and 3 and between pins 16 and 17 of the AD7541A. Note how the analog pins are at one end of the package and separated from the digital pins by  $V_{\rm DD}$  and GND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7541A, particularly in circuits with high currents and fast rise and fall times.

### **AD7541A**

Temperature Coefficients: The gain temperature coefficient of the AD7541A has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630c-5-3/86.

#### SINGLE SUPPLY OPERATION

Figure 7 shows the AD7541A connected in a voltage switching mode. OUT1 is connected to the reference voltage and OUT2 is connected to GND. The D/A converter output voltage is available at the  $V_{\rm REF}$  pin (pin 17) and has a constant output impedance equal to  $R_{\rm LDR}$ . The feedback resistor  $R_{\rm FB}$  is not used in this circuit.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The reference voltage must always be positive. If OUT1 goes more than 0.3V less than GND an internal diode will be turned on and a heavy current may flow causing device damage (the AD7541A is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices). Suitable references include the AD580 and AD584.

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltage at OUT1 should remain within 2.5V of GND, for a  $V_{\rm DD}$  of 15V. If  $V_{\rm DD}$  is reduced from 15V or the reference voltage at OUT1 increased to more than 2.5V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded.

#### SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

CMOS DAC Application Guide, Publication Number G872b-8-1/89 available from Analog Devices.

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs Application Note, Publication Number E630c-5-3/86 available from Analog Devices.

Analog-Digital Conversion Handbook – available from Analog Devices, price \$32.95.



# CMOS 12-Bit Monolithic Multiplying CMOS D/A Converter

PM-7541A

#### **FEATURES**

- 7541 with Improved Accuracy and Ruggedness
- ±1/2 LSB Max Nonlinearity Over Full Temp. Range (12-Bit Linearity)
- ±1 LSB Max Gain Error No User Adjustment Required
- Less Than 0.03 LSB Max Zero Scale Error (5nA)
- Low Gain Tempco .......5ppm/°C Max
- All Data Input Pins Designed with ESD Protective Circuitry
- Full Four-Quadrant Multiplication
- Low Power Consumption
- Low Feedthrough Error and Digital Charge Injection
- Superior Power Supply Rejection
- Direct Replacement for AD7541 and AD7541A
- Both DIP Packages Suitable for Auto-Insertion, Surface Mount Packaging Available
- Available in Die Form

#### **APPLICATIONS**

- Digital/Synchro Conversion
- Programmable Amplifiers
- Ratiometric A/D Conversion
- Function Generators
- Digitally-Controlled Attenuators
- Digitally-Controlled Power Supplies
- Digitally-Controlled Filters


#### GENERAL DESCRIPTION

PMI's PM-7541A is a 12-bit resolution, current output, 4-quadrant multiplying digital-to-analog converter. Manufactured with advanced oxide-isolated, silicon-gate, monolithic CMOS technology, the PM-7541A features circuitry designed to protect data inputs against damage from electrostatic discharges.

Laser-trimmed thin-film resistors provide true 12-bit linearity with excellent absolute accuracy. The PM-7541A's low power dissipation, along with NMOS temperature compensating switches, insures high performance across the full temperature range.

The PM-7541A is a superior pin-compatible replacement for the industry standard 7541 and the AD7541A. Available in standard

#### **FUNCTIONAL DIAGRAM**



plastic and CerDIP packages, the PM-7541A is compatible with automatic insertion equipment. The improved performance of the PM-7541A permits upgrading existing designs with greater ruggedness and accuracy. Tighter linearity and gain error specifications may permit reduced system parts count by eliminating trimming circuitry.

#### ORDERING INFORMATION †


		PACKAGE		
GAIN ERROR	NON- LIN- EARITY	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C
±1 LSB	±1/2 LSB	PM7541AAX	PM7541AEX	PM7541AGP
±2 LSB	±1/2 LSB	PM7541ABX	PM7541AFX	_
±2 LSB	±1/2 LSB	PM7541ABRC/883	PM7541AFP	_
±2 LSB	±1/2 LSB	-	PM7541AFPC	-
±2 LSB	±1/2 LSB	-	PM7541AFS	-

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

#### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7541AAX PM7541ABX	AD7541ATD AD7541ASD	MIL
PM7541AEX	AD7541ABQ	
PM7541AFX	AD7541AAQ	IND
PM7541GP PM7541FPC	AD7541AKN AD7541AKP	сом
PM7541AFP	AD7541AJN	

#### PIN CONNECTIONS



### PM-7541A

#### ARSOLLITE MAXIMUM RATINGS

(T <sub>A</sub> = +25°C, unless otherwise noted)       ±17V         V <sub>DD</sub> (to GND)       ±25V         V <sub>REF</sub> (to GND)       ±25V         Digital Input Voltage Range       V <sub>DD</sub> to GND         Operating Temperature Range       AX/BX/ARC/BRC Versions       −55°C to +125°C         EX/FX/FP/FPC/FS Versions       −40°C to +85°C         GP Version       0°C to +70°C         Junction Temperature       +150°C         Storage Temperature       −65°C to +150°C         Lead Temperature (Soldering, 60 sec)       300°C         PACKAGE TYPE       e <sub>jA</sub> (Note 1)       e <sub>jC</sub> UNITS         18-Pin Plastic DIP (X)       79       11       °C/W         20-Contact LCC (RC)       88       33       °C/W         18-Pin SOL (S)       88       25       °C/W         20-Contact LCC (PC)       73       33       °C/W			
Digital Input Voltage Hange	$(T_A = +25$ °C, unless otherwise noted)		
Digital Input Voltage Hange	V <sub>DD</sub> (to GND)		±17V
Digital Input Voltage Hange	V <sub>BEE</sub> (to GND)		±25V
Digital Input Voltage Hange	V <sub>BER</sub> (to GND)		±25V
Operating Temperature Range         AX/BX/ARC/BRC Versions       -55°C to +125°C         EX/FX/FP/FPC/FS Versions       -40°C to +85°C         GP Version       0°C to +70°C         Junction Temperature       +150°C         Storage Temperature       -65°C to +150°C         Lead Temperature (Soldering, 60 sec)       300°C         PACKAGE TYPE       θ <sub>JA</sub> (Note 1)       θ <sub>JC</sub> UNITS         18-Pin Hermetic DIP (X)       79       11       °C/W         18-Pin Plastic DIP (P)       70       30       °C/W         20-Contact LCC (RC)       88       33       °C/W         18-Pin SOL (S)       88       25       °C/W	Digital Input Voltage Range	V,	to GND
EX/FX/FP/FPC/FS Versions       -40°C to +85°C         GP Version       0°C to +70°C         Junction Temperature       +150°C         Storage Temperature       -65°C to +150°C         Lead Temperature (Soldering, 60 sec)       300°C         PACKAGE TYPE       e <sub>jA</sub> (Note 1)       e <sub>jC</sub> UNITS         18-Pin Hermetic DIP (X)       79       11       °C/W         18-Pin Plastic DIP (P)       70       30       °C/W         20-Contact LCC (RC)       88       33       °C/W         18-Pin SOL (S)       88       25       °C/W			JU
EX/FX/FP/FPC/FS Versions       -40°C to +85°C         GP Version       0°C to +70°C         Junction Temperature       +150°C         Storage Temperature       -65°C to +150°C         Lead Temperature (Soldering, 60 sec)       300°C         PACKAGE TYPE       e <sub>jA</sub> (Note 1)       e <sub>jC</sub> UNITS         18-Pin Hermetic DIP (X)       79       11       °C/W         18-Pin Plastic DIP (P)       70       30       °C/W         20-Contact LCC (RC)       88       33       °C/W         18-Pin SOL (S)       88       25       °C/W	AX/BX/ARC/BRC Versions	–55°C	to +125°C
GP Version       0°C to +70°C         Junction Temperature       +150°C         Storage Temperature       −65°C to +150°C         Lead Temperature (Soldering, 60 sec)       300°C         PACKAGE TYPE       e <sub>jA</sub> (Note 1)       e <sub>jC</sub> UNITS         18-Pin Hermetic DIP (X)       79       11       °C/W         18-Pin Plastic DIP (P)       70       30       °C/W         20-Contact LCC (RC)       88       33       °C/W         18-Pin SOL (S)       88       25       °C/W			
Junction Temperature       +150°C         Storage Temperature       −65°C to +150°C         Lead Temperature (Soldering, 60 sec)       300°C         PACKAGE TYPE       e <sub>JA</sub> (Note 1)       e <sub>JC</sub> UNITS         18-Pin Hermetic DIP (X)       79       11       °C/W         18-Pin Plastic DIP (P)       70       30       °C/W         20-Contact LCC (RC)       88       33       °C/W         18-Pin SOL (S)       88       25       °C/W			
Storage Temperature         −65°C to +150°C           Lead Temperature (Soldering, 60 sec)         300°C           PACKAGE TYPE         Θ <sub>JA</sub> (Note 1)         Θ <sub>JC</sub> UNITS           18-Pin Hermetic DIP (X)         79         11         °C/W           18-Pin Plastic DIP (P)         70         30         °C/W           20-Contact LCC (RC)         88         33         °C/W           18-Pin SOL (S)         88         25         °C/W			
Lead Temperature (Soldering, 60 sec)         300°C           PACKAGE TYPE $\Theta_{jA}$ (Note 1) $\Theta_{jC}$ UNITS           18-Pin Hermetic DIP (X)         79         11         °C/W           18-Pin Plastic DIP (P)         70         30         °C/W           20-Contact LCC (RC)         88         33         °C/W           18-Pin SOL (S)         88         25         °C/W			
18-Pin Hermetic DIP (X)     79     11     °C/W       18-Pin Plastic DIP (P)     70     30     °C/W       20-Contact LCC (RC)     88     33     °C/W       18-Pin SOL (S)     88     25     °C/W			
18-Pin Plastic DIP (P)         70         30         °C/W           20-Contact LCC (RC)         88         33         °C/W           18-Pin SOL (S)         88         25         °C/W	PACKAGE TYPE $\Theta_{jA}$ (Note 1)	Θ <sub>jc</sub>	UNITS
20-Contact LCC (RC)         88         33         °C/W           18-Pin SOL (S)         88         25         °C/W	18-Pin Hermetic DIP (X) 79	11	°C/W
18-Pin SOL (S) 88 25 °C/W	18-Pin Plastic DIP (P) 70	30	°C/W
	20-Contact LCC (RC) 88	33	°C/W
20-Contact PLCC (PC) 73 33 °C/W	18-Pin SOL (S) 88	25	°C/W
, ,	10 1 111 002 (0)		

1. e i specified for worst case mounting conditions, i.e., e i specified for device in socket for CerDIP, P-DIP, and LCC packages; e i specified for device soldered to printed circuit board for SOL and PLCC packages.

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub> (Pin 17) and R<sub>FB</sub> (Pin 18).
   The digital control inputs are zener protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +15V,  $V_{REF}$  = +10V,  $V_{OUT}$  =  $V_{OUT}$  = 0V;  $V_{A}$  = -55°C to +125°C apply for PM-7541AAX/BX/ARC/BRC;  $V_{A}$  = -40°C to +85°C apply for PM-7541AEX/FX/FP/FPC/FS; and  $V_{A}$  = 0°C to +70°C apply for PM-7541AGP, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		12	_	-	LSB
Nonlinearity (Note 1)	INL		_	_	±1/2	LSB
Differential Nonlinearity (Note 2)	DNL	PM-7541AA/E/G PM-7541AB/F	_	_	±1/2 ±1	LSB
Gain Error (Note 3)	G <sub>FSE</sub>	$T_A = +25^{\circ}\text{C}$ PM-7541AA/E/G PM-7541AB/F $T_A = \text{Full Temp. Range}$ PM-7541AA/E/G PM-7541AB/F	_ _ _	_ _ _	1 2 2 3	LSB
Gain Tempco (ΔGain/ΔTemp.) (Note 6)	TC <sub>GFS</sub>		_	±2	±5	ppm/°C
Power Supply Rejection Ratio (ΔGain/ΔV <sub>DD</sub> )	PSRR	ΔV <sub>DD</sub> = ±5% T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range			±0.001 ±0.002	%/%
Output Leakage Current (Notes 4, 5)	I <sub>LKG</sub>	T <sub>A</sub> = +25°C PM-7541AA/B/E/F/G T <sub>A</sub> = Full Temp. Range PM-7541AA/B PM-7541AE/F/G	- - -		5 100 10	nA
Zero Scale Error (Notes 12, 13)	<sup>I</sup> ZSE	T <sub>A</sub> = +25°C PM-7541AA/B/E/G T <sub>A</sub> = Full Temp. Range PM-7541AA/B PM-7541AE/F/G	- - -	0.002 0.05 0.01	_ _ _	LSB
REFERENCE INPUTS						
Input Resistance (Note 9)	R <sub>REF</sub>		7	11	15	kΩ

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +15V$ ,  $V_{REF} = +10V$ ,  $V_{OUT-1} = V_{OUT-2} = 0V$ ;  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  apply for PM-7541AAX/BX/ARC/BRC;  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  apply for PM-7541AEX/FX/FP/FPC/FS; and  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  apply for PM-7541AGP, unless otherwise noted. *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
V <sub>DD</sub> Range	V <sub>DD</sub>	Accuracy is not guaranteed over this range	+5	15	+17	٧
		Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub>		_	2	mA
Supply Current	I <sub>DD</sub>	Digital Inputs = 0V or V <sub>DD</sub> T <sub>A</sub> = +25°C  T <sub>A</sub> = Full Temp. Range		_	100 100	μΑ
DIGITAL INPUTS			7			
Digital Input High	V <sub>IH</sub>		2.4			٧
Digital Input Low	V <sub>IL</sub>			_	0.8	V
Input Leakage Current (Note 10)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to +15V		_	±1	μΑ
Input Capacitance (Note 6)	C <sub>IN</sub>	V <sub>IN</sub> = 0V		and the same	8	pF
DYNAMIC PERFORMANCE						
Propagation Delay (Notes 6, 7)	t <sub>PD</sub>	From Digital Input Change to 90% of Final Analog Output T <sub>A</sub> = +25°C	_	100	150	ns
Output Current Settling Time (Notes 6, 7, 8)	t <sub>S</sub>	To $\pm 1/2$ LSB ( $\pm 0.01\%$ of Full Scale Range) T <sub>A</sub> = $+25$ °C	_	0.6	1	μs
Feedthrough Error (V <sub>REF</sub> to I <sub>OUT</sub> ) (Note 6)	FT	$V_{REF} = 20V_{p-p}$ @ f = 10kHz All Digital Inputs Low $T_A = +25^{\circ}C$		2	5	mV <sub>p-p</sub>
Digital to Analog Glitch Energy (Notes 6, 11)	Q	T <sub>A</sub> = +25°C	_	700	1000	nVs
ANALOG OUTPUTS						
Output Capacitance	C <sub>OUT 1</sub> C <sub>OUT 2</sub>	Digital Inputs = V <sub>IH</sub>	_	85 30	120 50	pF
(Note 6)	C <sub>OUT 1</sub>	Digital Inputs = V <sub>IL</sub>	_	30 85	50 120	


- 1.  $\pm 1/2$  LSB =  $\pm 0.012\%$  of Full Scale.
- 2. All grades are monotonic to 12-bits over temperature.
- 3. Using internal feedback resistor.
- 4. Applies to  $I_{OUT 1}$ ; digital inputs =  $V_{IL}$ .
- 5. Specification also applies for  $I_{OUT 2}$  with all digital inputs =  $V_{IH}$ .
- 6. Guaranteed by design and not tested.
- 7.  $I_{OUT}$  Load = 100 $\Omega$ ,  $C_{EXT}$  = 13pF, digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 8. Extrapolated to 1/2 LSB:  $\rm t_{S}=$  Propagation Delay (t\_{PD}) + 9 $\tau \rm,$  where  $\tau =$ measured first time constant of the final RC decay.
- 9. Absolute temperature coefficient is approximately +50 ppm/°C.
- 10. Digital inputs are CMOS gates; I<sub>IN</sub> is typically 1nA at +25°C.
- 11.  $V_{REF} = 0V$ , all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 12. V<sub>REF</sub> = +10V, all digital inputs = 0V.

  13. Calculated from: I<sub>ZSE</sub>(in LSBs) = 

  Ref(4096)I<sub>LKG</sub> V<sub>REF</sub>

### PM-7541A

#### **DICE CHARACTERISTICS**



DIE SIZE  $0.102 \times 0.100$  inch, 10,200 sq. mils (2.59  $\times$  2.54 mm, 6.58 sq. mm)

- 1. CURRENT OUTPUT 1
- 2. CURRENT OUTPUT 2
- 3. GROUND
- 4. DIGITAL INPUT (BIT 1) (MOST SIGNIFICANT BIT)
- 5. DIGITAL INPUT (BIT 2)
- 6. DIGITAL INPUT (BIT 3)
- 7. DIGITAL INPUT (BIT 4)
- 8. DIGITAL INPUT (BIT 5)
- 9. DIGITAL INPUT (BIT 6)
- 10. DIGITAL INPUT (BIT 7)
- 11. DIGITAL INPUT (BIT 8)
- 12. DIGITAL INPUT (BIT 9)
- 13. DIGITAL INPUT (BIT 10)
- 14. DIGITAL INPUT (BIT 11)
- 15. DIGITAL INPUT (BIT 12) (LEAST SIGNIFICANT BIT)
- 16. POSITIVE POWER SUPPLY
- 17. REFERENCE INPUT VOLTAGE
- 18. INTERNAL FEEDBACK RESISTOR

### $\textbf{WAFER TEST LIMITS} \text{ at V}_{DD} = +15 \text{V, V}_{REF} = +10 \text{V, AGND} = \text{DGND} = 0 \text{V, V}_{OUT~1} = \text{V}_{OUT~2} = 0 \text{V, T}_{A} = +25 ^{\circ}\text{C}.$

			PM-7541AG	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		12	Bits MIN
Nonlinearity	INL		±1/2	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error (Note 1)	G <sub>FSE</sub>		±1	LSB MAX
Power Supply Rejection	PSRR	$\Delta V_{DD} = \pm 5\%$	±0.001	%/% MAX
Output Leakage Current (I <sub>OUT 1</sub> ) (Note 2)	I <sub>LKG</sub>	Digital Inputs = V <sub>IL</sub>	±5	nA MAX
REFERENCE INPUT				
Input Resistance	R <sub>REF</sub>		7/15	kΩ MIN/MAX
DIGITAL INPUTS				
Digital Input High	V <sub>IH</sub>		2.4	V MIN
Digital Input Low	V <sub>IL</sub>		0.8	V MAX
Input Leakage Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 to 15V	±1	μΑ ΜΑΧ
POWER SUPPLY				
Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0V or V <sub>DD</sub>	2 100	mA MAX μA MAX


#### NOTES:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

<sup>1.</sup> Using internal feedback resistor.


<sup>2.</sup> Specification also applies for I $_{\rm OUT~2}$  but all Digital Inputs = V $_{\rm IH}$ .

#### TYPICAL PERFORMANCE CHARACTERISTICS



### PM-7541A

#### TYPICAL PERFORMANCE CHARACTERISTICS



#### SPECIFICATION DEFINITIONS

#### RESOLUTION

The resolution of a DAC is the number of states (2<sup>n</sup>) that the full-scale range (FSR) is divided (or resolved) into, where "n" is equal to the number of bits.

#### SETTLING TIME

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e., zero to full scale.

#### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{REF}$  input voltage when all digital inputs are HIGH.

#### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from  $V_{\mathsf{REF}}$  to output with all switches OFF.

#### **OUTPUT CAPACITANCE**

Capacitance from I<sub>OUT 1</sub> or I<sub>OUT 2</sub> terminals to ground.

#### **OUTPUT LEAKAGE CURRENT**


Current which appears on  $I_{OUT\,1}$  terminal with all digital inputs LOW, or on  $I_{OUT\,2}$  terminal when all inputs are HIGH.

#### CIRCUIT DESCRIPTION

#### **GENERAL CIRCUIT INFORMATION**


The PM-7541A is a 12-bit multiplying D/A converter consisting of a highly-stable, silicon-chrome, thin film, R-2R resistor ladder network and twelve pairs of NMOS current steering switches on a monolithic chip. Most applications require the addition of a voltage or current reference and an output operational amplifier.

A simplified circuit of the PM-7541A is shown in Figure 1. The R-2R inverted ladder binarily divides the input currents that are switched between  $I_{OUT\ 1}$  and  $I_{OUT\ 2}$  bus lines. This switching allows a constant current to be maintained in each ladder leg independent of the input code.



The design includes a matching switch in series with the feedback (R<sub>FB</sub>) and terminating resistors. These switches (Figure 1) provide improved gain and linearity performance over the operating temperature range.


FIGURE 1: Simplified DAC Circuit



One of the twelve CMOS switches is shown in Figure 2. The digital input stage, devices 1, 2, and 3, drives the two inverters, devices 4, 5, 6, and 7; these inverters in turn drive the two output current steering switches, devices 8 and 9. Devices 1, 2, and 3 are designed such that the digital control inputs are DTL, TTL, and CMOS compatible over the full military temperature range.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It is essential then, that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 were designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., then with a 10 volt reference input, the current through switch 1 is 0.5mA, switch 2 is 0.25mA, etc., a constant 5mV drop will then be maintained across each switch.

#### FIGURE 2: CMOS Switch



To further insure accuracy across the full temperature range, permanently "ON" MOS switches are included in series with the feedback resistor and the R-2R ladder's terminating resistor. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R<sub>FEEDBACK</sub> (such as incoming inspection), V<sub>DD</sub> must be present to turn "ON" these series switches.

#### **ESD PROTECTION**

In the design of the PM-7541A's data inputs, ESD resistance has been incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes clamp the inputs well below dangerous levels during static discharge conditions.

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show the equivalent circuits for all digital inputs LOW and HIGH respectively. The reference current is switched to  $l_{\rm OUT\,2}$  when all inputs are LOW and  $l_{\rm OUT\,1}$  when inputs are HIGH. The  $l_{\rm LEAKAGE}$  current source is the combination of surface and junction leakages to the substrate; the 1/4096 current source represents the constant 1-bit current drain through the ladder terminating resistor. The output capacitance is dependent upon the digital input code, and is therefore varied between the low and high values.

FIGURE 3: PM-7541A Equivalent Circuit
(All Inputs LOW)





FIGURE 4: PM-7541A Equivalent Circuit (All Digital Inputs HIGH)



#### **DYNAMIC PERFORMANCE**

#### **OUTPUT IMPEDANCE**

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $l_{OUT,1}$  terminal, may be between  $10k\Omega$  (the feedback resistor alone when all digital inputs are low) and  $7.5k\Omega$  (the feedback resistor in parallel with approximately  $30k\Omega$  of the R-2R ladder network resistance when any single bit logic is high). Static accuracy and dynamic performance will be affected by these variations. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the PM-7541A. The use of a compensation capacitor may be required when highspeed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (See Figures 5 and 6).
- Power supply decoupling at the device socket and use of proper grounding techniques.

## PM-7541A

FIGURE 5: Unipolar Binary Operation with High Accuracy Op Amp (2-Quadrant)






FIGURE 6: Unipolar Binary Operation with Fast Output Op Amp (2-Quadrant)



#### **BURN-IN CIRCUIT**



#### **APPLICATIONS INFORMATION**

#### **APPLICATION TIPS**

Linearity depends upon the potential of  $I_{OUT\,1}$  and  $I_{OUT\,2}$  (pins 1 and 2) being exactly equal to GND (pin 3). In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground, see Figures 5 and 6. The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200 \mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a common ground point, avoiding ground loops. The V<sub>DD</sub> power supply should have a low noise level with no transients greater than +17V.

Unused digital inputs must always be grounded or taken to  $V_{DD}$ ; this will prevent noise from triggering the high impedance digital input resulting in output errors. It is also recommended that the used digital inputs be taken to ground or  $V_{DD}$  via a high value (1M $\Omega$ ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital inputs pass through the transition voltage. The supply current decreases as the input voltage approaches the supply rails ( $V_{DD}$  or DGND), i.e., rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**


For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input-terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.

The static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 7 and the equation:

Error Voltage = 
$$V_{OS} \left( 1 + \frac{R_{FB}}{R_{O}} \right)$$

where  $R_O$  is a function of the digital code, and:  $R_O\cong 10k\Omega \text{ for more than 4-bits of logic 1} \\ R_O\cong 30k\Omega \text{ for any single bit logic 1}$ 

FIGURE 7: Simplified Circuit



Therefore, the offset gain varies as follows:

At code 0011 1111 1111: 
$$V_{ERROR \, 1} = V_{OS} \left( 1 + \frac{10 k \Omega}{10 k \Omega} \right) = 2 \, V_{OS}$$
  
At code 0100 0000 0000:  $V_{ERROR \, 2} = V_{OS} \left( 1 + \frac{10 k \Omega}{30 k \Omega} \right) = \frac{4}{3} \, V_{OS}$ 

The error difference is 2/3 VOS.

Since one LSB has a weight (for  $V_{REF} = +10V$ ) of 2.5mV for the PM-7541A DAC, it is clearly important that  $V_{OS}$  be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include PMI's OP-77, OP-07, and OP-27.

#### **APPLICATIONS**

Figures 5, 6, and 8 show simple unipolar and bipolar circuits with their associated waveforms using the PM-7541A and two types of PMI output amplifiers. A small feedback capacitor should be used across the amplifier to help prevent overshoot and ringing when using high-speed op amps. Resistor R1 is used to trim for full scale. Low tempco (approximately 50ppm/°C) resistors or trimpots should be selected when gain adjustments are required.

### PM-7541A

#### UNIPOLAR BINARY OPERATION (2-QUADRANT)

The circuits of Figures 5 and 6 can be used either as a fixed reference D/A converter, or as an attenuator with an AC input voltage. In the fixed reference mode, the DAC provides an analog output voltage in the range of zero to plus or minus  $V_{REF}$ , depending on  $V_{REF}$  polarity. The reference input voltage can range between  $-20\,V$  to  $+20\,V$ ; this is due to the ability of  $V_{REF}$  to exceed  $V_{DD}$ , the limiting factor being the op amp's voltage range. Table 1 shows the code relationship for the circuit of Figures 5 and 6.  $R_1$  can be omitted with a resulting maximum gain error of 0.02% of full scale

TABLE 1: Unipolar Binary Code Table

DIGI MSB	TAL INPUT LSB	NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figures 5 and 6)
1111	1111 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000	0000 0001	$-V_{REF}\left(\frac{2049}{4096}\right)$
1000	0000 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0111	1111 1111	$-V_{REF}\left(\frac{2047}{4096}\right)$
0000	0000 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000	0000 0000	$-V_{REF}\left(\frac{0}{4096}\right)=0$

#### NOTES:

#### **BIPOLAR BINARY OPERATION (4-QUADRANT)**

Figure 8 shows a simple bipolar output circuit using the PM-7541A and a PMI OP-215 dual op amp. The circuit uses offset binary coding and a fixed DC voltage for  $V_{\rm REF}$ . Digitally-controlled attenuation of an AC signal occurs when the signal is used as the signal source at  $V_{\rm REF}$ . Negative output full-scale is adjusted by setting the digital inputs to all zeros and adjusting the value of the  $V_{\rm IN}$  voltage or  $R_{\rm 5}$ . The zero-scale output voltage is adjusted while the digital inputs are set to 1000 0000 0000 by adjusting  $R_{\rm 1}$  for a zero-output voltage (less than 10% of 1 LSB). Resistors  $R_{\rm 3}$ ,  $R_{\rm 4}$ , and  $R_{\rm 5}$  must be selected for matching and tracking in order to keep offset and full scale errors to a minimum. Resistors  $R_{\rm 1}$  and  $R_{\rm 2}$  temperature coefficients must be taken into account if they are used.  $C_{\rm 1}$  phase compensation capacitor may not be needed and should be selected empirically. The digital input code versus analog output voltage is shown in Table 2.

TABLE 2: Bipolar (Offset Binary) Code Table

DIGITAL INPUT MSB LSB			NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 8)		
1111	1111	1111	$+V_{REF}\left(\frac{2047}{2048}\right)$		
1000	0000	0001	$+V_{REF}\left(\frac{1}{2048}\right)$		
1000	0000	0000	0		
1111	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$		
0000	0000	0001	$-V_{REF}\left(\frac{2047}{2048}\right)$		
0000	0000	0000	$-V_{REF}\left(\frac{2048}{2048}\right)$		

#### NOTES:


<sup>1.</sup> Nominal full scale for the circuits of Figures 5 and 6 is given by  $FS = -V_{REF} \left( \frac{4095}{4096} \right).$ 

<sup>2.</sup> Nominal LSB magnitude for the circuits of Figures 5 and 6 is given by  $LSB = V_{REF} \left(\frac{1}{4096}\right) \text{ or } V_{REF} \left(2^{-n}\right).$ 

<sup>1.</sup> Nominal full scale for the circuit of Figure 8 is given by  $FS = V_{REF} \left( \frac{2047}{2048} \right).$ 

<sup>2.</sup> Nominal LSB magnitude for the circuit of Figure 8 is given by LSB =  $V_{REF} \left( \frac{1}{2048} \right)$ .

FIGURE 8: Bipolar Operation (4-Quadrant Multiplication)



#### **ANALOG/DIGITAL DIVISION**

The transfer function for the PM-7541A connected in the multiplying mode as shown in Figures 5 and 6 is:


$$V_O = -V_{IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots + \frac{A_{12}}{2^{12}} \right)^{-1}$$

where  $A_x$  assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit. The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 9. It now is:

$$V_{O} = \left(\frac{-V_{IN}}{\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \dots \frac{A_{12}}{2^{12}}}\right)$$

The above transfer function is the division of an analog voltage ( $V_{REF}$ ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is 1 ( $\pm$ 1 LSB). The gain becomes 4096 with the LSB, bit 12, "ON."

FIGURE 9: Analog/Digital Divider





# CMOS µP-Compatible 12-Bit DAC

AD7542

**FEATURES** 

Resolution: 12 Bits

Nonlinearity: ±1/2LSB T<sub>min</sub> to T<sub>max</sub> Low Gain Drift: 2ppm/°C typ, 5ppm/°C max

Microprocessor Compatible Full 4-Quadrant Multiplication

**Fast Interface Timing** 

Low Power Dissipation: 40mW max

Low Cost

Small Size: 16-pin DIP and 20-Terminal Surface

**Mount Package** 


Latch Free (Protection Schottky Not Required)

#### **GENERAL DESCRIPTION**

The AD7542 is a precision 12-bit CMOS multiplying DAC designed for direct interface to 4- or 8-bit microprocessors.

The functional diagram shows the AD7542 to consist of three 4-bit data registers, a 12-bit DAC register, address decoding logic and a 12-bit CMOS multiplying DAC. Data is loaded into the data registers in three 4-bit bytes, and subsequently transferred to the 12-bit DAC register. All data loading or data transfer operations are identical to the WRITE cycle of a static RAM. A clear input allows the DAC register to be easily reset to all zeros when powering up the device.

#### FUNCTIONAL BLOCK DIAGRAM



The AD7542 is manufactured using an advanced thin-film on monolithic CMOS fabrication process. Multiplying capability, low power dissipation, +5V operation, small size (16-pin DIP and 20 terminal surface mount packages) and easy  $\mu$ P interface make the AD7542 ideal for many instrumentation, industrial control and avionics applications.

# $\textbf{AD7542} \textbf{---SPECIFICATIONS} \; (\textbf{V}_{\text{DD}} = +5 \textbf{V}, \, \textbf{V}_{\text{REF}} = +10 \textbf{V}, \, \textbf{V}_{\text{OUT1}} = \textbf{V}_{\text{OUT2}} = 0 \textbf{V} \; \text{unless otherwise noted})$

Parameter	Limit At T <sub>A</sub> = +25°C	Limit At <sup>1</sup> T <sub>A</sub> = -40°C to +85°C	Limit At <sup>1</sup> T <sub>A</sub> = -55°C & +125°C	Units	Conditions/Comments
ACCURACY					
Resolution	12	12	12	Bits	
Relative Accuracy <sup>2</sup>		l	İ		
J, A, S Versions	±1	±1	±1	LSB max	
K, B, T Versions	±1/2	±1/2	±1/2	LSB max	
GK, GB, GT Versions	±1/2	±1/2	±1/2	LSB max	
Differential Nonlinearity <sup>2</sup>	1	1			
J, A, S Versions	±1	±1	±1	LSB max	All grades are guaranteed monotonic
K, B, T Versions	±1	±1	±1	LSB max	T <sub>min</sub> to T <sub>max</sub>
GK, GB, GT Versions	±1	±1	±1	LSB max	İ
Gain Error <sup>2</sup>	l	ļ	l		
J, K, A, B, S, T	±3	±4	±4	LSB max	Using internal RFB only (gain error can be
GK, GB, GT	±1	±1	±2	LSB max	trimmed to zero using circuits of Figure 4 & 5
Gain Temperature Coefficient	į		ļ		
ΔGain/ΔTemperature	5	5	5	ppm/°C max	Typical value is 2ppm/°C
Power Supply Rejection	۱ ′	۱ ′	1	Print Cinax	1) picar value is appini
ΔGain/ΔV <sub>DD</sub>	0.005	0.01	0.01	% per % max	V <sub>DD</sub> = +4.75V to +5.25V
Output Leakage Current	0.005	0.01	0.01	70 per 70 max	VDD = 14175 V to 15.25 V
Jouri	10	10	200	nA max	DAC Register loaded with all 0s
I <sub>OUT2</sub>	10	10	200	nA max	DAC Register loaded with all 1s
-0012	10	10	200	III III III III III III III III III II	Dito register loaded with all 13
DYNAMIC PERFORMANCE		1			
Current Settling Time <sup>3</sup>	2.0	2.0	2.0	μs max	To 1/2LSB, OUT1 load = 100Ω. DAC output
· ·	ĺ	•			measured from falling edge of WR.
Multiplying Feedthrough Error <sup>3</sup>	2.5	2.5	2.5	mV p-p max	V <sub>REF</sub> = ±10V, 10kHz sine wave
REFERENCE INPUT	<u> </u>				<del> </del>
Input Resistance	8/15/25	8/15/25	8/15/25	kΩ min/typ/max	
				- Not illian type in the	
ANALOG OUTPUTS	1	1	ì		
Output Capacitance		7.5		pF max	DAC register loaded to 0000 0000 0000
C <sub>OUT1</sub> 3	75 260	75 260	75 260	pF max	DAC register loaded to 1111 1111 1111
COUTI	75	75	75	pF max	DAC register loaded to 1111 1111 1111
C <sub>OUT2</sub> 3	260	260	260	pf max	DAC register loaded to 0000 0000 0000
C <sub>OUT2</sub> 3	200	200	200	pi max	DAC register loaded to cook cook
LOGIC INPUTS	ł				į.
V <sub>INH</sub> (Logic HIGH Voltage)	+2.4	+2.4	+2.4	V min	
V <sub>INL</sub> (Logic LOW Voltage)	+0.8	+0.8	+0.8	V max	
I <sub>IN</sub> 4	1	1	1	μA max	V <sub>IN</sub> = 0V or V <sub>DD</sub>
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	8	8	1 8	pF max	
Input Coding	12-Bit Unipolar Binary or 12-Bit Offset			1	i
-	Binary (See Figures 4 and 5). Data is			Į.	
	Loaded into Data Registers in 4-Bit Bytes.			1	
CHITCHING OHAD A COMPRISE COS			T		<u> </u>
SWITCHING CHARACTERISTICS <sup>5</sup>			1.00		A WRITE mules willed
twR	80	120	160	ns min	twR: WRITE pulse width
tAWH	0	10	10	ns min	t <sub>AWH</sub> : Address-to-WRITE hold time
t <sub>CWH</sub>	0	10	10	ns min	t <sub>CWH</sub> : Chip select-to-WRITE hold time
t <sub>CLR</sub>	200	200	250	ns min	t <sub>CLR</sub> : Minimum CLEAR pulse width
tcws	10	20	20	ns min	t <sub>CWS</sub> : Chip select-to-WRITE setup time
tAWS	40	40	40	ns min	tAWS: Address valid-to-WRITE setup time
t <sub>DS</sub>	60	100	100	ns min	t <sub>DS</sub> : Data setup time
<sup>t</sup> DH	10	10	10	ns min	t <sub>DH</sub> : Data hold time
POWER SUPPLY	·				
V <sub>DD</sub> (Supply Voltage)	+5	+5	+5	v	±5% for specified performance
IDD (Supply Current)	2.5	2.5	2.5	mA max	Digital Inputs = V <sub>INH</sub> or V <sub>INL</sub>
				l .	

NOTES

Premperature Ranges as follows:

J, K, GK Versions; -40°C to +85°C
A, B, GB Versions; -40°C to +85°C
S, T, GT Versions; -55°C to +125°C

S, 1, G1 Versions; -55°C to +125°C \*See definitions on next page.

\*Guaranteed but not tested.

\*Logic inputs are MOS gates. Typical input current (+25°C) is less than InA.

\*Sample tested at +25°C to ensure compliance.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to AGND
$V_{DD}$ to DGND
AGND to DGND $V_{\rm DD}$ +0.3 $V_{\rm DD}$
DGND to AGND $V_{DD}$ + 0.3 $V_{DD}$
Digital Input Voltage to GND $\dots -0.3V$ , $V_{DD} + 0.3V$
$V_{OUT1}$ , $V_{OUT2}$ to AGND0.3V, $V_{DD}$ +0.3V
$V_{REF}$ to AGND
$V_{RFB}$ to AGND

Power Dissipation (Package)
Plastic
To +70°C
Derates above +70°C by 8.3mW/°C
Ceramic
To +75°C
Derates above +75°C by 6mW/°C
Operating Temperature Range
Commercial (J, K, GK Versions)40°C to +85°C
Industrial (A, B, GB Versions)40°C to +85°C
Extended (S, T, GT Versions) $\dots -55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature $\dots \dots -65^{\circ}$ C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10secs) + 300°C

\*COMMENTS: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### CALITION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Relative Accuracy	Gain Error	Package Option <sup>2</sup>
AD7542JN	-40°C to +85°C	±1LSB	± 3LSB	N-16
AD7542KN	-40°C to +85°C	± 1/2LSB	± 3LSB	N-16
AD7542GKN	-40°C to +85°C	± 1/2LSB	± 1LSB	N-16
AD7542JP	-40°C to +85°C	±1LSB	± 3LSB	P-20A
AD7542KP	-40°C to +85°C	± 1/2LSB	± 3LSB	P-20A
AD7542GKP	-40°C to +85°C	± 1/2LSB	± 1LSB	P-20A
AD7542AQ	-40°C to +85°C	± 1LSB	± 3LSB	Q-16
AD7542BQ	-40°C to +85°C	± 1/2LSB	± 3LSB	Q-16
AD7542GBQ	-40°C to +85°C	± 1/2LSB	± 1LSB	Q-16
AD7542SQ	-55°C to +125°C	±1LSB	± 3LSB	Q-16
AD7542TQ	-55°C to +125°C	± 1/2LSB	± 3LSB	Q-16
AD7542GTQ	-55°C to +125°C	± 1/2LSB	± 1LSB	Q-16
AD7542SE	-55°C to +125°C	± 1LSB	± 3LSB	E-20A
AD7542TE	-55°C to +125°C	± 1/2LSB	± 3LSB	E-20A
AD7542GTE	– 55°C to + 125°C	± 1/2LSB	± 1LSB	E-20A



NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS \_\_\_\_\_


Figure 1. AD7542 Timing Diagram


#### NOTES


<sup>1</sup>To order MIL-STD-883 Class B processed parts, add/883B to part number.

<sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

#### PIN CONFIGURATIONS







## AD7542

#### TERMINOLOGY

#### RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in % or ppm of full scale range or (sub) multiples of 1LSB.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$ LSB max over the operating temperature range insures monotonicity.

#### GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An *ideal* AD7542 would exhibit a gain of -4095/4096. Gain error is adjustable using external trims as shown in Figures 4 and 5.

#### OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC register loaded to all 0s or at OUT2 with the DAC register loaded to all 1s.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{REF}$  terminal to OUT1 with DAC register loaded to all 0s.

Table I. Pin Function Description (DIP Pin Numbers)

PIN	MNEMONIC	FUNCTION
1	OUT1	DAC current output bus. Normally terminated at op amp virtual ground
2	OUT2	DAC current output bus. Normally terminated at ground
3	AGND	Analog Ground
4	D3	Data Input (MSB)
5	D2	Data Input
6	D1	Data Input
7	D0	Data Input (LSB)
8	CS	Chip Select Input
9	WR	WRITE Input
10	A0	Address Bus Input
11	A1	Address Bus Input
12	DGND	Digital Ground
13	CLR	Clear Input
14	$V_{DD}$	+5V Supply Input
15	$V_{REF}$	Reference Input
16	R <sub>FB</sub>	DAC Feedback Resistor

# **Analog Circuit Description**

#### GENERAL CIRCUIT INFORMATION

The AD7542, a 12-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 2. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 2. D/A Simplified Circuit Diagram

One of the current switches is shown in Figure 3. The input resistance at  $V_{REF}$  (Figure 2) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient  $R_{FB}$  is recommended to define scale factor.)




Figure 3. N-Channel Current Steering Switch

# **Applying the AD7542**


# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at  $V_{\rm REF}$ , the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table II.

R1 provides full scale trim capability [i.e.—load the DAC register to 1111 1111 1111, adjust R1 for  $V_{OUT} = -V_{REF}$  (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 to 33pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \leq 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally  $15 \, \mathrm{k}\Omega$ ). The AD711K is a high-speed implanted FET-input op amp with low, factory-trimmed  $V_{OS}$ .



1. LOGIC INPUTS OMITTED FOR CLARITY, DIP PIN NUMBERS SHOWN.
2. SEE APPLICATION HINT NO. 4.

Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)

Table II. Unipolar Binary Code Table for Circuit of Figure 4


BINARY N DAC REC MSB		ANALOG OUTPUT, V <sub>OUT</sub>
1111 11	11 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 00	00 0000	$-V_{REF} \left( \frac{2048}{4096} \right) = -1/2 V_{REF}$
0000 00	00 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000 00	00 0000	ov

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 5 and Table III illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the circuit provides full 4-quadrant multiplication.

With the DAC register loaded to 1000 0000 0000, adjust R1 for  $V_{OUT}$  = 0V (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT}$  = 0V). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low  $V_{OS}$  and low  $I_B$ . R3, R4 and R5 must be selected for matching and tracking. Mismatch of R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 or R3 causes Full Scale error. C1 phase compensation (10pF to 25pF) may be required for stability.



NOTES

1. LOGIC INPUTS OMITTED FOR CLARITY, DIP PIN NUMBERS SHOWN
2. SEE APPLICATION HINT NO. 4.

Figure 5. Bipolar Operation (4-Quadrant Multiplication)

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5

BINARY N	IUMBER IN SISTER	ANALOG OUTPUT, V <sub>OUT</sub>
MSB	LSB	
1111 11	11 1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000 00	000 0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000 00	000 0000	0V
0111 11	11 1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 00	000 0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

#### INTERFACE LOGIC INTERFACE LOGIC INFORMATION

The AD7542 is designed to interface as a memory-mapped output device.

A typical system configuration is shown in Figure 6. CS is the decoded device address, and is derived by decoding the three higher order address bits. A0 and A1 is the AD7542 operation address, and is decoded internally in the AD7542 to point to the desired loading operation (i.e., load high byte, middle byte, low byte or DAC register). Table IV shows the AD7542 truth table.

All data loading operations are identical to the write cycle of a RAM as shown in Figure 1.

Additionally, the CLR input allows the AD7542 DAC register to be cleared asynchronously to 0000 0000 0000. When operating the AD7542 in a unipolar mode (Figure 4), a CLEAR causes the DAC output to assume 0V. In the bipolar mode (Figure 5), a CLEAR causes the DAC output to go to -VREE.

#### In summary:

- 1. The AD7542 DAC register can be asynchronously cleared with the CLR input.
- 2. Each AD7542 requires 4 locations in memory.
- 3. Performing any of the four basic loading operations (i.e. load low byte data register, middle byte data register, high byte data register or 12-bit DAC register) is accomplished by executing a memory WRITE operation to the applicable address location for the required DAC operation.

Table IV. AD7542 Truth Table

AD7542 Control Inputs			ol Inpu	its		
A <sub>1</sub>	A <sub>0</sub>	cs	wR	CLR	AD7542 Operation	
х	х	х	х	0	Resets DAC 12-Bit Register to Code 0000 0000 0000	
х	х	1	х	1	No Operation Device Not Selected	
0	0	0	Æ	1	Load LOW Byte <sup>5</sup> Data Register On Edge As Shown	' Load
0	1	0	<b>-</b>	1	Load MIDDLE Byte <sup>5</sup> Data Register On Edge As Shown	Applicable Data Register
1	0	0		1	Load HIGH Byte <sup>5</sup> Data Register On Edge As Shown	With Data At D <sub>0</sub> - D <sub>3</sub>
1	1	0	ı	1	Load 12-Bit DAC Register With Data In LOW Byte, MIDDLE Byte & HIGH Byte Data Registers <sup>6</sup>	

<sup>1</sup> 1 indicates logic HIGH X indicates don't care

<sup>2</sup>0 indicates logic LOW

XXXX ← LSB XXXX low high middle byte byte

byte 4 f indicates LOW to HIGH transition 6 These control signals are level triggered.

#### AD7542 INTERFACE TO MC6800

A typical 6800 system configuration is shown in Figure 6. Since the AD7542 contains four registers each AD7542 is assigned four locations in memory. A0 and A1 provides the operational addresses and are decoded internally to point to the desired register. Register loading is accomplished by executing a memory WRITE instruction to one of the four addresses. Table V gives a sample loading subroutine written in re-entrant form.

Choosing an arbitrary start address of PPQQ, locations PPQQ. PPQQ+1 and PPQQ+2 select the low, middle and high byte registers respectively while address PPQQ+3 selects the 12-bit DAC register. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY+1. The four most significant data bits are assumed to occupy the lower half of XXYY+1.




Figure 6. Interfacing the AD7542 to an MC6800 Microprocessor

Table V. Sample Routine for AD7542-6800 Interface

	JSR	wwzz	
wwzz	PSH A		PUSH ACC. A ONTO STACK
	TPA		
	PSH A		PUSH CCR ONTO STACK
	LDA A	XXYY	
	STA A	PPQQ	LOAD LOW BYTE
	ROR A		
	ROR A		
	ROR A		
	ROR A		
	STA A	PPQQ+1	LOAD MIDDLE BYTE
	LDA A	XXYY+1	
	STA A	PPQQ+2	LOAD HIGH BYTE
	STA A	PPQQ+3	LOAD DAC REGISTER
	PUL A		
	TAP		POP CCR FROM STACK
	PUL A		POP ACC, A FROM STACK
	RTS		RETURN TO MAIN PROGRAM

#### AD7542 INTERFACE TO 8085

A typical 8085 system configuration is shown in Figure 7. The AD7542  $\overline{\text{CS}}$  input is decoded from the three high order address lines A13-A15. The 8085  $\overline{\text{WR}}$  output is directly connected to the  $\overline{\text{WR}}$  input of the AD7542. Table VI gives a sample loading subroutine written in re-entrant form. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY+1. The four most significant data bits are assumed to occupy the lower half of XXYY+1. As before, arbitrary addresses PPQQ to PPQQ+3 select the low byte, middle byte, high byte and DAC registers respectively.




Figure 7. Interfacing the AD7542 to an 8085 Microprocessor

Table VI. Sample Routine for AD7542-8085 Interface

	CALL	7542	
7542	PUSH	PSW	PUSH REGISTER CONTENTS
	PUSH	В	ONTO STACK
	PUSH	Н	
	LXI	H, XXYY	
	MOV	A, M	
	STA	PPQQ	LOAD LOW BYTE
	MVI	B, 04	
LOOP	RAR	,	
	DCR	В	
	INZ	LOOP	
	STA	PPQQ+1	LOAD MIDDLE BYTE
	INX	Н	
	MOV	A, M	
	STA	PPQQ+2	LOAD HIGH BYTE
	STA	PPQQ+3	LOAD DAC REGISTER
	POP	Н	POP REGISTER CONTENTS
	POP	В	FROM STACK
	POP	PSW	-
	RET		RETURN TO MAIN PROGRAM

#### APPLICATION HINTS

The AD7542 is a precision 12-bit multiplying DAC designed for system interface. To ensure system performance consistent with AD7542 specifications, careful attention must be given to the following points:

1. GENERAL GROUND MANAGEMENT: Voltage differences between the AD7542 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7542. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7542 AGND and DGND pins (1N914 or equivalent).

- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a nonlinearity term at the amplifier output which depends on  $V_{OS}$  ( $V_{OS}$  is amplifier input offset voltage). This nonlinearity term adds to the R/2R nonlinearity. To maintain specified operation, it is recommended that amplifier  $V_{OS}$  be no greater than 10% of the DAC's output resolution over the temperature range of interest [output resolution =  $V_{REF}$  ( $2^{-n}$ ) where n is the number of bits exercised].
- 3. HIGH FREQUENCY CONSIDERATIONS: AD7542 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's OdB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
- 4. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7542 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to gain shifts of 2.0LSBs and 0.82LSBs respectively over a 100°C temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 4 and 5 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows: —

$$\begin{array}{ll} \text{Temperature Coefficient} \\ \text{contribution due to R1} & = -\frac{R_1}{R_{IN}} \; (\gamma_1 + 300) \\ \text{Temperature Coefficient} \\ \text{contribution due to R2} & = +\frac{R_2}{R_{IN}} \; (\gamma_2 + 300) \\ \end{array}$$

Where  $\gamma_1$  and  $\gamma_2$  are the temperature coefficients in ppm/ $^{\circ}$ C of R1 and R2 respectively and R<sub>IN</sub> is the DAC input resistance at the V<sub>REF</sub> terminal (pin 2). For high quality wirewound resistors and trimming potentiometers  $\gamma$  is of the order of 50ppm/ $^{\circ}$ C. It will be seen that if R1 and R2 are small compared with R<sub>IN</sub>, their contribution to gain temperature coefficient will also be small. For the standard AD7542 gain error specification of  $\pm 3$ LSBs it is recommended that R1 =  $\pm 50$  Ω and R2 =  $\pm 25$  Ω. With  $\pm 25$  0 these values result in an overall maximum gain error temperature coefficient of:

$$5 + \frac{0.025}{8} (50 + 300) = 6 \text{ppm/}^{\circ} \text{C}$$

However, if the AD7542GTD is used which has a specified gain error of  $\pm 1 LSB$ , then with  $R1 = 10\Omega$  and  $R2 = 5\Omega$  the overall maximum gain temperature coefficient is increased by only 0.25 ppm/°C. Where possible R1 should be a select on test fixed resistor since the resulting gain temperature coefficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630–10–6/81 available from Analog Devices.

 For additional information on multiplying DACs refer to "CMOS DAC Application Guide," Publication Number G872a-15-4/86, available from Analog Devices.



# 12-Bit (4-Bit Nybble Input) Multiplying CMOS D/A Converter

PM-7542

#### **FEATURES**

- 4-Bit Bus Compatible 12-Bit Multiplying DAC
- Complete Microprocessor Interface with On-Chip Address Decoding and Asychronous CLEAR Input
- Fast Interface Timing
- Superior Accuracy:±1/2LSB INL Error Over Temperature and ±1 LSB Gain Error
- Excellent Power Supply Rejection ......0.002%% Max
- Reduced Digital Charge Injection
- Reduced Output Capacitance
- Small (16-Pin), Narrow (0.3") DIP Packages Suitable for Auto-Insertion and SO Surface Mount Package
- Improved ESD Resistance
- Superior Direct Replacement for AD7542
- Available in Die Form

#### **APPLICATIONS**

- Process Control and Industrial Automation
- Programmable Amplifiers
- Digitally-Controlled Power Supplies
- Digitally-Controlled Attenuators
- Digitally-Controlled Filters
- Instrumentation
- Avionics

### ORDERING INFORMATION <sup>†</sup>

GAIN ERROR	NON- LINEARITY	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C
±1 LSB	±1/2LSB	PM7542AQ	PM7542EQ	PM7542GP
±2 LSB	±1 LSB	PM7542BQ	PM7542FQ	_
±2 LSB	±1 LSB	PM7542BRC/883 <sup>†</sup>	† PM7542FP	_
±2 LSB	±1 LSB	-	PM7542FS	_

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

#### **CROSS REFERENCE**


		TEMPERATURE
PMI	ADI	RANGE
PM7542AQ	AD7542GTD	
PM7542AQ	AD7542TD	MIL
PM7542BQ	AD7542SD	
PM7542EQ	AD7542GBD	
PM7542EQ	AD7542BD	IND
PM7542FQ	AD7542AD	
PM7542GP	AD7542GKN	
PM7542GP	AD7542KN	COM
PM7542FP	AD7542JN	

#### GENERAL DESCRIPTION


The PM-7542 is a 12-bit resolution, current output, multiplying CMOS DAC with a microprocessor interface to 4-bit busses. Improved analog accuracy, a fast digital interface, and input ESD protective circuitry make this a superior second-source to the industry standard 7542. This improved performance permits the easy upgrading of accuracy and ruggedness in existing designs.

Continued

#### PIN CONNECTIONS



#### **FUNCTIONAL BLOCK DIAGRAM**



<sup>†</sup> Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.

#### **GENERAL DESCRIPTION** Continued

Under microprocessor control, 4-bit data bytes are loaded from a data bus into three 4-bit input registers. The resulting 12-bit data word can then be transferred to a DAC register, updating the analog output. Data input and transfer operations resemble the WRITE cycle of a static RAM. An asynchronous CLEAR input permits the immediate resetting of the DAC register to all zeros, without affecting the data resident in the input registers.

Improved linearity and gain error performance may permit a reduced circuit parts count through the elimination of trimming components. Fast interface timing reduces design considerations while minimizing microprocessor wait states. The PM-7542 is available in standard plastic and CerDIP packages that are compatible with auto-insertion equipment.

#### **ABSOLUTE MAXIMUM RATINGS**

+17V
±25V
+17V ±25V ±25V V <sub>DD</sub> + 0.3V
V <sub>DD</sub> + 0.3V
+ 0.3V
0.3V to V
–0.3V to V <sub>DD</sub> –0.3V to V <sub>DD</sub>

Operating '	Temperature	Range
-------------	-------------	-------

55°C to +125°C
40°C to +85°C
0°C to +70°C
+150°C
65°C to +150°C
300°C

PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 1)	Θ <sub>jc</sub>	UNITS
16-Pin Hermetic DIP (Q)	94	12	°C/W
16-Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC)	88	33	°C/W
16-Pin SOL (S)	92	27	°C/W

#### NOTE:

 O<sub>|A</sub> is specified for worst case mounting conditions, i.e., O<sub>|A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; O<sub>|A</sub> is specified for device soldered to printed circuit board for SOL package.

#### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than AGND potential on any terminal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).
- The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  =  $V_{DGND}$  = 0V;  $T_A$  = -55°C to +125°C for PM-7542AQ/BQ;  $T_A$  = -40°C to +85°C for PM-7542EQ/FQ/FP/FS; and  $T_A$  = 0°C to +70°C for PM-7542GP, unless otherwise noted.

				PM-7542		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		12	-		Bits
Nonlinearity (Note 1)	INL	PM-7542A/E/G PM-7542B/F	-	_	±1/2 1	LSB
Differential Nonlinearity (Note 2)	DNL	PM-7542A/E PM-7542B/F/G		_	±1/2 ±1	LSB
Gain Error (Note 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C PM-7542A/E PM-7542B/F/G T <sub>A</sub> = Full Temp. Range All Grades	- - -	- - -	1 2 2	LSB
Gain Tempco (ΔGain/ΔTemp) (Note 6)	TC <sub>GFS</sub>		<del>-</del>	_	±5	ppm/°C
Power Supply Rejection Ratio (ΔGain/ΔTemp)	PSRR	$\Delta V_{DD} = \pm 5\%$	_	0.0006	±0.002	%/%
Output Leakage Current (Notes 4, 5)	I <sub>LKG</sub>	$T_A = +25$ °C $T_A = Full$ Temp. Range PM-7542A/B PM-7542E/F/G	- - -	- - -	±5 ±100 ±25	nA
Zero Scale Error (Notes 8, 13)	IZSE	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range PM-7542A/B PM-7542E/F/G	_ ·	· _	±0.02 ±0.5 ±0.1	LSB
Input Resistance (Note 9)	R <sub>IN</sub>		7	11	15	kΩ

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  =  $V_{AGND}$  = 0V;  $T_A$  = -55°C to +125°C for PM-7542AQ/BQ;  $T_A$  = -40°C to +85°C for PM-7542EQ/FQ/FP/FS; and  $T_A$  = 0°C to +70°C for PM-7542GP, unless otherwise noted. *Continued* 

D.D	0/4400	CONDITIONS		PM-7542			
PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
AC PERFORMANCE							
Output Current Settling Time (Notes 6, 7)	ts	$T_A = +25^{\circ}C$	_	0.25	1	μS	
Feedthrough Error (V <sub>REF</sub> to I <sub>OUT1</sub> ) (Note 6)	FT	$V_{REF} = 20V_{p-p} @ f = 10kHz$ Digital Input = 0000 0000 0000 $T_A = +25^{\circ}C$	_	0.45	1	$mV_{p-p}$	
Digital to Analog Glitch Energy (Note 6)	Q	$V_{REF}=0V$ $I_{OUT}$ Load = 100 $\Omega$ $C_{EXT}=13pF$ DAC register loaded alternately with all 0s and all 1s	_	2	200	nVs	
Total Harmonic Distortion (Note 6)	THD	V <sub>REF</sub> ≈ 6V RMS @ 1kHz DAC register loaded with all 1s	_	_	-92	dB	
Output Noise Voltage Density (Notes 6, 14)	e <sub>n</sub>	10Hz to 100kHz measured between R <sub>FB</sub> and I <sub>OUT</sub>	_	_	13	nV/√ <del>Hz</del>	
POWER SUPPLY							
Supply Voltage Range	V <sub>DD</sub>		4.75	5	5.25	٧	
Supply Current	I <sub>DD</sub>	All digital inputs = $V_{IH}$ or $V_{IL}$ All digital inputs = 0V or $V_{DD}$		_	2 0.1	mA	
DIGITAL INPUTS							
Digital Input HIGH	V <sub>IH</sub>		2.4	_		٧	
Digital Input LOW	V <sub>IL</sub>		_		0.8	٧	
Input Leakage Current (Note 10)	I <sub>IL</sub>	V <sub>IN</sub> = 0V to +5V	_	_	±1	μΑ	
Input Capacitance (Note 6)	C <sub>IN</sub>	V <sub>IN</sub> = 0V	_		8	pF	
ANALOG OUTPUTS							
Output Capacitance	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = V <sub>IH</sub>	_	30 65	60 90		
(Note 6)	C <sub>OUT1</sub>	Digital Inputs = V <sub>IL</sub>		65 30	90	pF	

## PM-7542

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  =  $V_{AGND}$  =  $V_{DGND}$  = 0V;  $T_A$  = -55°C to +125°C for PM-7542AQ/BQ;  $T_A$  = -40°C to +85°C for PM-7542EQ/FQ/FP/FS; and  $T_A$  = 0°C to +70°C for PM-7542GP, unless otherwise noted. Continued

				PM-7542		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTI	ICS (Note 6)					
WRITE Pulse Width	t <sub>WR</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	90 120	_	_	ns
CLEAR Pulse Width	t <sub>CLR</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	70 90	_	_	ns
Address Valid to WRITE Hold Time	t <sub>AWH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	10 10	_	_	ns
Chip Select to WRITE Hold Time	t <sub>CWH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0 10	_	_	ns
Chip Select to WRITE Set-up Time	t <sub>cws</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0 10	_	_	ns
Address Valid to WRITE Set-up Time	t <sub>AWS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0 0		_	ns
Data Set-up Time	t <sub>DS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	40 40	-	_	ns
Data Hold Time	t <sub>DH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	40 40	_	_	ns

#### NOTES:

- 1.  $\pm 1/2$  LSB =  $\pm 0.012\%$  of Full Scale.
- 2. All grades are monotonic to 12-bits over temperature.
- Using internal feedback resistor.
- 4. Applies to  $I_{OUT1}$ ; all digital inputs =  $V_{IL}$ .
- 5. Specification also applies for I<sub>OUT2</sub> when all digital inputs = V<sub>IH</sub>.
- Guaranteed by design and not tested.
- $I_{OUT1}$  Load = 100 $\Omega$ ,  $C_{EXT}$  = 13pF, digital input = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. Extrapolated to 1/2 LSB:  $t_s$  = Propagation Delay  $(t_{PD})$  +  $9\tau$ , where  $\tau$  = measured time constant of the final RC decay.
- 8.  $V_{REF} = +10V$ , all digital inputs = 0V.

- 9. Absolute temperature coefficient is less than +50 ppm/°C.
- 10. Digital inputs are CMOS gates; I<sub>IN</sub> is typically 1nA at +25°C.
- 11.  $V_{REF} = 0V$ , all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 12. All digital inputs = 0V.
- 13. Calculated from worst case R<sub>REF</sub>:


 $I_{ZSE}$  (in LSBs) =  $(R_{REF} \times I_{LKG} \times 4096)/V_{REF}$ .

14. Calculations from  $e_n = \sqrt{4K \text{ TRB}}$  where:

K = Boltzmann constant, J/°K

 $R = resistance \Omega$ T = resistor temperature, °K

#### **DICE CHARACTERISTICS**



DIE SIZE 0.116  $\, imes$  0.109 inch, 12,644 sq. mils  $(2.95 \times 2.77 \text{ mm}, 8.17 \text{ sq. mm})$ 

- 1. I<sub>OUT1</sub>
- 2. I<sub>OUT2</sub> 3. AGND
- 7. DB<sub>0</sub> (LSB) 8. CS
- 4. DB3 (MSB) 5. DB<sub>2</sub> 6. DB<sub>1</sub>
- 9. WR
- 10. A<sub>0</sub>
- 11. A<sub>1</sub> 12. DGND
- 13. CLR 14. V<sub>DD</sub> (Substrate) 15. V<sub>REF</sub> 16. R<sub>FB</sub>

WAFER TEST LIMITS at  $V_{DD} = +5V$ ,  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.


			PM-7542GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		12	Bits MIN
Integral Nonlinearity	INL		±1	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	Using internal feedback resistor	±2	LSB MAX
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	±0.002	%/% MAX
Output Leakage Current (I <sub>OUT1</sub> )	LKG	Digital Inputs = V <sub>IL</sub>	±5	nA MAX
REFERENCE INPUT				
Input Resistance	R <sub>REF</sub>		7/15	kΩ MIN/MAX
DIGITAL INPUTS				
Digital Input HIGH	V <sub>IH</sub>		2.4	V MIN
Digital Input LOW	V <sub>IL</sub>		0.8	V MAX
Input Leakage Current	IIL	$V_{iN} = 0V \text{ to } V_{DD}$	· ±1	μΑ MAX
POWER SUPPLY				
Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0V or V <sub>DD</sub>	2 0.1	mA MAX


#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


# PM-7542


#### TYPICAL PERFORMANCE CHARACTERISTICS

















#### SPECIFICATION DEFINITIONS

#### RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where "n" is equal to the number of bits.

#### SETTLING TIME

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e. zero to full scale.

#### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{\mathsf{REF}}$  input voltage when all digital inputs are HIGH.

#### FEEDTHROUGH ERROR

Error caused by capacitive coupling from V<sub>REF</sub> to output. Feedthrough error limits are specified with all switches OFF.

#### OUTPUT CAPACITANCE

Capacitance from  $I_{OUT1}$  terminal to ground with all digital inputs LOW, or from  $I_{OUT2}$  terminal to ground when all inputs are HIGH.

#### **OUTPUT LEAKAGE CURRENT**

Current appearing at  $I_{OUT1}$  when all digital inputs are LOW, or at  $I_{OUT2}$  terminal when all inputs are HIGH.

#### **GENERAL CIRCUIT INFORMATION**

The PM-7542 is a 12-bit multiplying D/A converter with a very low temperature coefficient, R-2R resistor ladder network, data input and control logic, and four data registers. The digital circuitry forms an interface between the 12-bit DAC and a four-bit data bus.

An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.




FIGURE 1: Simplified DAC circuit

A simplified circuit of the PM-7542 DAC is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thin-film resistor, and twelve pairs of NMOS current-steering switches steer binarily weighted currents into either  $I_{OUT1}$  or  $I_{OUT2}$ . Switching current to  $I_{OUT1}$  or  $I_{OUT2}$  yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at  $V_{REF}$  equal to R (typically 11k $\Omega$ ). The  $V_{REF}$  input may be driven by any reference voltage or current, AC or DC, that is within the limits stated in the Absolute Maximum Ratings chart.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It is essential then, that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., a constant 5mV drop will then be maintained across each switch.

To further insure accuracy across the full temperature range, permanently "ON" MOS switches are included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit", Figure 1, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R<sub>FEEDBACK</sub> (such as incoming inspection), V<sub>DD</sub> must be present to turn "ON" these series switches.

#### **ESD PROTECTION**

The PM-7542 data inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

These protection diodes are designed to clamp the inputs well below dangerous levels during static discharge conditions.




FIGURE 2: Digital Input Protection

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show equivalent circuits for the DAC with all bits LOW and HIGH, respectively. The reference current is switched to  $I_{\rm OUT2}$  when all data bits are LOW and to  $I_{\rm OUT1}$  when all bits are HIGH. The  $I_{\rm LEAKAGE}$  current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain through the ladder's terminating resistor.

Output capacitance is dependent upon the digital input code. This is because the gate capacitance of MOS transistors increases with applied gate voltage. This output capacitance varies between the low and high values.




FIGURE 3: PM-7542 Equivalent Circuit (All Inputs LOW)




FIGURE 4: PM-7542 Equivalent Circuits (All Digital Inputs HIGH)

#### **DYNAMIC PERFORMANCE**

#### **OUTPUT IMPEDANCE**

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $I_{OUT}$  terminal, may be between  $11 k\Omega$  (the feedback resistor alone when all digital inputs are LOW) and  $7.5 k\Omega$  (the feedback resistor in parallel with approximately  $30 k\Omega$  of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations. The gain and phase stability of the output amplifier, board layout, and power

supply decoupling will all affect the dynamic performance of the PM-7542. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (see Figures 8 and 9).
- Power supply decoupling at the device socket and use of proper grounding techniques.

#### **APPLICATIONS INFORMATION**

#### **APPLICATION TIPS**

In most applications, linearity depends upon the potential of  $I_{OUT1}$ ,  $I_{OUT2}$ , and AGND (pins 1, 2, and 3) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 8 and 9). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200 \mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The V<sub>DD</sub> power supply should have a low noise level with no transients greater than +17V.

Unused digital inputs must always be grounded or taken to  $V_{DD}$ ; this will prevent noise from triggering the high impedance digital inputs resulting in output errors. It is also recommended that the used digital inputs be taken to ground or  $V_{DD}$  via a high value (1M $\Omega$ ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital inputs pass through the transition voltage. The supply current decreases as the input voltage approaches the supply rails ( $V_{DD}$  or DGND), i.e. rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**

When using high speed op amps, a small feedback capacitor (typically 15pF) should be used across the amplifier to minimize overshoot and ringing. For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.




FIGURE 5: Simplified Circuit

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$

where  $R_0$  is a function of the digital code, and:

 $R_O=10k\Omega$  for more than four bits of logic 1,  $R_O=30k\Omega$  for any single bit of logic 1.

Therefore, the offset gain varies as follows: at code 0011 1111 1111.

$$V_{ERROR} = V_{OS} \left( 1 + \frac{10k\Omega}{10k\Omega} \right) = 2V_{OS}$$

at code 0100 0000 0000,

$$V_{ERROR} = V_{OS} \left( 1 + \frac{10k\Omega}{30k\Omega} \right) = 4/3V_{OS}$$

The error difference is 2/3 Vos.

Since one LSB has a weight (for  $V_{REF} = +10V$ ) of 2.4 mV for the PM-7542, it is clearly important that  $V_{OS}$  be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include PMI's OP-77, OP-07, OP-27, and OP-42.

#### INTERFACE LOGIC OPERATION

The PM-7542 has been designed to be interfaced as a memory mapped output device as shown in Figure 6.

As shown in the device truth table, Table 1,  $\overline{CS}$  is an externally decoded **device** address, selecting the device when needed.

 $A_0$  and  $A_1$  are internally decoded  $\mbox{\bf operation}$  addresses. Each of these four available operations requires a memory location. Data operations are performed by executing a memory WRITE to the address for that operation. This WRITE cycle is identical to that of a RAM. Updating the entire 12-bit data word requires four WRITE cycles (three data nybble loads and one data word transfer). Timing for a WRITE cycle is shown in Figure 7.

The  $\overline{\text{CLR}}$  input allows the asynchronous reset of the DAC register to 0000 0000 0000. This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to 0V. In bipolar mode, the output will go to  $-V_{REF}$ .




FIGURE 6: Simplified Input Control Structure




FIGURE 7: PM-7542 Timing Diagram

#### INTERFACE INPUT DESCRIPTION

#### CS (Pin 8)—Chip Select. Active Low.

Selected, with WR, to load data into an input register or transfer data from input to DAC registers.

#### WR (Pin 9)-Write Input. Active Low.

Selected, with  $\overline{\text{CS}}$  and appropriate address inputs, to load data into an input register or transfer data from input to DAC registers.

TABLE 1: PM-7542 Truth Table

	CONTROL INPUTS				OPERATION			
A <sub>1</sub>	A <sub>0</sub>	CS	WR	CLR	- OPER	TATION		
Х	х	Х	Х	0	Reset 12-bit DAC Register to Zero Code (Code = 0000 0000 0000). Does not affect Input Registers.			
Х	Х	1	Х	1	No operation. Device not selected.			
0	0	0	<u> </u>	1	Load LOW Byte (Note 5) Data Register on Rising Edge.	Load		
0	1	0	<u>_</u>	1	Load MIDDLE Byte (Note 5) Data Register on Rising Edge.	Addressed Data Register With Data		
1	0	0		1	Load HIGH Byte (Note 5) Data Register on Rising Edge.	at DB <sub>0</sub> -DB <sub>3</sub> .		
1	1	0	1	1	Load DAC Register with 12-Bit Data in L Data Registers (Note 6).	LOW, MIDDLE, and HIGH Byte		

#### NOTES:

- 1. 1 indicates logic HIGH
- 2. 0 indicates logic LOW
- 3. X indicates don't care
- 4. 

  ✓ indicates LOW to HIGH transition
- 5. Input

Data Bit DB<sub>3</sub> DB<sub>2</sub> DB<sub>1</sub> DB<sub>0</sub> MSB X X X X

DB<sub>3</sub> DB<sub>2</sub> DB<sub>1</sub> DB<sub>0</sub>
X X X X

MIDDLE BYTE

DB<sub>3</sub> DB<sub>2</sub> DB<sub>1</sub> DB<sub>0</sub>

X X X X

■ LOW BYTE

#### A<sub>0</sub> (Pin 10), A<sub>1</sub> (Pin 11)—Address Inputs.

HIGH BYTE

Addressed, with CS and WR selected, to perform data load or data transfer operations. See Table 1 for truth table.

#### CLR (Pin 13)—Clear Input. Active Low. Asynchronous.

When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.

#### **UNIPOLAR OPERATION (2-QUADRANT)**

The circuits shown in Figures 8 and 9 may be used with an AC or DC reference voltage. The circuits output will range between 0V and approximately -V<sub>REF</sub> (4095/4096) depending




FIGURE 8: Unipolar Operation with High Accuracy Micropower Op Amp (2-Quadrant)

upon the digital input code. The relationship between the digital input and the analog output is shown in Table 2. The limiting parameters for the  $V_{\text{REF}}$  range are the maximum input voltage range of the op amp or  $\pm 25 \text{V}$ , whichever is lowest.

Gain error may be trimmed by adjusting  $R_1$  as shown in Figure 9. The DAC register must first be loaded with all 1s.  $R_1$  may then be adjusted until  $V_{OUT} = -V_{REF}$  (4095/4096). In the case of an adjustable  $V_{REF}$ ,  $R_1$  and  $R_{FEEDBACK}$  may be omitted, with  $V_{REF}$  adjusted to yield the desired full-scale output.




FIGURE 9: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

<sup>6.</sup> These control signals are level triggered

In many applications the PM-7542's negligible zero scale error and very low gain error permit the elimination of the trimming components (R $_1$  and the external R $_{\text{FEEDBACK}}$ ) without adverse effects on circuit performance.

TABLE 2: Unipolar Code Table

DIC	GITAL INF	PUT	NOMINAL ANALOG OUTPUT
MSB		LSB	(V <sub>OUT</sub> as shown in Figures 8 and 9)
1111	1111	1111	$-V_{REF}$ $\left(\frac{4095}{4096}\right)$
1 0 0 0	0 0 0 0	0001	$-V_{REF}\left(\frac{2049}{4096}\right)$
1 0 0 0	0 0 0 0	0000	$-V_{REF} \left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0 1 1 1	1111	1111	$-V_{REF}$ $\left(\frac{2047}{4096}\right)$
0 0 0 0	0 0 0 0	0 0 0 1	$-V_{REF}\left(\frac{1}{4096}\right)$
0000	0000	0 0 0 0	$-V_{REF}\left(\frac{0}{4096}\right) = 0$

#### NOTES:

- 1. Nominal full scale for the circuits of Figures 8 and 9 is given by  $FS = V_{REF} \left( \frac{4095}{4096} \right).$
- 2. Nominal LSB magnitude for the circuits of Figures 8 and 9 is given by  $LSB = V_{REF} \left( \frac{1}{4006} \right) \text{ or } V_{REF} \left( 2^{-1} \right).$

#### **BIPOLAR OPERATION (4-QUADRANT)**

Figure 10 details a suggested circuit for bipolar, or offset binary operation. Table 3 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistors  $R_3$ ,  $R_4$ , and  $R_5$  must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between  $R_3$  and  $R_4$  causes offset and full scale errors while an  $R_5$  to  $R_4$  and  $R_3$  mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting  $\rm R_1$  until  $\rm V_{OUT} = 0V.~R_1$  and  $\rm R_2$  may be omitted, adjusting the ratio of  $\rm R_3$  to  $\rm R_4$  to yield  $\rm V_{OUT} = 0V.$  Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and either adjusting the amplitude of  $\rm V_{REF}$  or the value of  $\rm R_5$  until the desired  $\rm V_{OUT}$  is achieved.

TABLE 3: Bipolar (Offset Binary) Code Table

DIC MSB	GITAL INF		NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 10)
1111	1111	1111	$+V_{REF} \left( \frac{2047}{2048} \right)$
1000	0 0 0 0	0 0 0 1	$+V_{REF}\left(\frac{1}{2048}\right)$
1000	0000	0000	0
0 1 1 1	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0 0 0 0	0000	0 0 0 1	$-V_{REF}$ $\left(\frac{2047}{2048}\right)$
0000	0000	0000	$-V_{REF} \left( \frac{2048}{2048} \right)$

#### NOTES:

- 1. Nominal full scale for the circuit of Figure 10 is given by  $FS = V_{REF} \left( \frac{2047}{2048} \right).$
- 2. Nominal LSB magnitude for the circuit of Figure 10 is given by  $LSB = V_{REF} \left( \frac{1}{2048} \right).$




FIGURE 10: Bipolar Operation (4-Quadrant, Offset Binary)

## PM-7542

#### ANALOG/DIGITAL DIVISION

The transfer function for the PM-7542 connected in the multiplying mode as shown in Figures 8 and 9 is:

$$V_O = -V_{IN} \, \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \ldots \, \frac{A_{12}}{2^{12}} \right)$$

where  $A_X$  assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 11. It is now:

$$V_O = \frac{-V_{IN}}{\frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}}}$$

The above transfer function is the division of an analog voltage ( $V_{REF}$ ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON", the gain is 1 ( $\pm 1$  LSB). The gain becomes 4096 with the LSB, bit 12, "ON".




FIGURE 11: Analog/Digital Divider

#### **INTERFACING TO THE MC6800**

A typical interface configuration is shown in Figure 12. Data loading and transfer is performed by executing memory WRITE operations to the four operational addresses specified by  $A_1$  and  $A_0$ .

Addresses AABB, AABB+1, and AABB+2 are assigned to load data into the low, middle, and high byte registers, respectively. Data transfer from input to DAC registers is assigned to address AABB+3. Eight bits of the full 12-bit data word are stored in memory location XXYY. The most significant data bits occupy the lower four bits of memory location XXYY+1.




FIGURE 12: Interfacing the PM-7542 to the MC6800

#### **DATA OPERATIONS SUBROUTINE**

	JSR	wwzz	Jump to Data Op Routine at WWZZ
WWZZ	PSH A		Push Acc. A Onto Stack
	TPA		
	PSH A		Push CCR Onto Stack
	LDA A	XXYY	Load Data to Acc.
	STA A	AABB	Load Low Byte
	ROR A		Rotate Right
	ROR A		
	ROR A		
	ROR A		
	STA A	AABB+1	Load Middle Byte
	LDA A	XXYY+1	Load Most Significant Byte
			to Acc.
	STA A	AABB+2	Load High Byte
	STA A	AABB+3	Transfer Data Word
			to DAC Register
	PUL A		
	TAP		Pop CCR From Stack
	PUL A		Pop Acc. A From Stack
	RTS		Return to Main Program



# CMOS Serial Input 12-Bit DAC

AD7543

#### **FEATURES**

Resolution: 12 Bits
Nonlinearity: ±1/2LSB T<sub>min</sub> to T<sub>max</sub>
Low Gain T.C.: 2ppm/°C typ, 5ppm/°C max
Serial Load on Positive or Negative Strobe
Asynchronous CLEAR Input for Initialization
Full 4-Quadrant Multiplication
Low Multiplying Feedthrough: 1LSB max @ 10kHz
Requires no Schottky Diode Output Protection
Low Power Dissipation: 40mW max

+5V Supply

Small Size: 16-Pin DIP or 20-Terminal Surface Mount


Package Low Cost

#### **GENERAL DESCRIPTION**

The AD7543 is a precision 12-bit monolithic CMOS multiplying DAC designed for serial interface applications.

The DAC's logic circuitry consists of a 12-bit serial-in parallelout shift register (Register A) and a 12-bit DAC input register (Register B). Serial data at the AD7543 SRI pin is clocked into Register A on the leading or trailing edge (user selected) of the strobe input. Once Register A is full its contents are loaded into Register B under control of the LOAD inputs.


#### FUNCTIONAL BLOCK DIAGRAM





Initialization is simplified by the use of the CLR input which provides an asynchronous reset of Register B.

Packaged in 16-pin DIP and 20-pin LCCC and PLCC, the AD7543 features excellent gain T.C. (2ppm/°C typ; 5ppm/°C max), +5V operation and latch-free operation. (No protection Schottky Diodes required.)

#### PIN CONFIGURATIONS







REV. A

# **AD7543** — **SPECIFICATIONS** ( $V_{DD} = +5V$ , $V_{REF} = +10V$ , $V_{OUT1} = V_{OUT2} = 0V$ , unless otherwise noted.)

Parameter	Limit At T <sub>A</sub> = +25°C	Limit At <sup>1</sup> $T_A = -40^{\circ}C$ to +85°C	Limit At <sup>1</sup> T <sub>A</sub> = -55°C & +125°C	Units	Conditions/Comments
	1A-123 C	to +85 C	₩ +123 C	· · · · · · · · · · · · · · · · · · ·	
ACCURACY				m*.	
Resolution Relative Accuracy <sup>2</sup>	12	12	12	Bits	
J, A, S Versions	±1	±1	±1	LSB max	
K, B, T Versions	±1/2	±1/2	±1/2	LSB max	
GK, GB, GT Versions	±1/2	±1/2	±1/2	LSB max	
Differential Nonlinearity <sup>2</sup>					
J, A, S Versions	±2	±2	±2	LSB max	Monotonic to 11 bits from T <sub>min</sub> to T <sub>max</sub>
K, B, T Versions	±1	±1	±1	LSB max	Monotonic to 12 bits from T <sub>min</sub> to T <sub>max</sub>
GK, GB, GT Versions Gain Error <sup>2</sup>	±1	±1	±1	LSB max	Monotonic to 12 bits from T <sub>min</sub> to T <sub>max</sub>
J, K, A, B, S, T	±12.3	±13.5	±14.5	LSB max	Using internal RFB only (gain error can be
GK, GB, GT	±1	±1	±2	LSB max	trimmed to zero using circuits of Figures 6 & 7)
					•
Gain Temperature Coefficient					Tourised makes in James (°C
∆Gain/∆Temperature	5	5	5	ppm/°C max	Typical value is 2ppm/°C
Power Supply Rejection					11
∆Gain/∆V <sub>DD</sub>	0.005	0.01	0.01	% per % max	$V_{DD} = +4.75 \text{V to } +5.25 \text{V}$
Output Leakage Current					
OUT1 (Pin 4)	1	10	200	nA max	DAC Register loaded with all 0s
I <sub>OUT2</sub> (Pin 5)	1	10	200	nA max	DAC Register loaded with all 1s
DYNAMIC PERFORMANCE					
Current Settling Time <sup>3</sup>	2.0	2.0	2.0	μs max	To 1/2LSB, OUT1 load = 100 $\Omega$ . DAC output measured from falling edge of $\overline{LD1}$ and $\overline{LD2}$ , see Figure 5.
Multiplying Feedthrough Error <sup>3</sup>	2.5	2.5	2.5	mV p-p max	V <sub>REF</sub> = ±10V, 10kHz sine wave
REFERENCE INPUT					
Input Resistance (pin 15)	8/15/25	8/15/25	8/15/25	kΩ min/typ/max	Typical temperature coefficient is -300ppm/°C
ANALOG OUTPUTS					
Output Capacitance					
C <sub>OUT1</sub> 3	75	75	75	pF max	Register B loaded to 0000 0000 0000
Couri <sup>3</sup>	260	260	260	pF max	Register B loaded to 1111 1111 1111
	75	75	75	pF max	Register B loaded to 1111 1111 1111
C <sub>OUT2</sub> 3 C <sub>OUT2</sub> 3	260	260	260	pf max	Register B loaded to 0000 0000 0000
LOGIC INPUTS					
V <sub>INH</sub> (Logic HIGH Voltage)	+3.0	+3.0	+3.0	V min	
V <sub>INL</sub> (Logic LOW Voltage)	+0.8	+0.8	+0.8	V max	
I <sub>IN</sub> "	1	1	1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	8	8	8	pF max	
Input Coding		olar Binary or 12-Bit Figures 6 and 7), ser			
SWITCHING CHARACTERISTICS	;				
tps1	50	100	100	ns min	STB1 used as a strobe
t <sub>DS4</sub>	0	0	0	ns min	STR4 used as a strobe
t <sub>DS3</sub>	Ö	Ô	Ö	ns min	to Strobe CTR2 used as a strobe
tDS2	20	40	40	ns min	Setup Time STB2 used as a strobe
*D52				113 11111	
t <sub>DH1</sub>	30	60	60	ns min	STB1 used as a strobe
t <sub>DH4</sub>	80	160	160	ns min	Serial Input STB4 used as a strobe STB4 used as a strobe
tDH3	80	160	160	ns min	to Strobe Hold Time STB3 used as a strobe
t <sub>DH2</sub>	60	120	120	ns min	STB2 used as a strobe
t <sub>SRI</sub>	80	160	160	ns min	SRI data pulse width
t <sub>STB1</sub>	80	160	160	ns min	STB1 pulse width
t <sub>STB4</sub>	100	200	200	ns min	STB4 pulse width
tSTB3	100	200	200	ns min	STB3 pulse width
tSTB2	80	160	160	ns min	STB2 pulse width
tLD1, tLD2	150	300	300	ns min	Load pulse width
tASB	0	0	0	ns min	Min time between strobing LSB into Register A and loading Register
t <sub>CLR</sub>	200	400	400	ns min	CLR pulse width
POWER SUPPLY		_	_		
V <sub>DD</sub> (Supply Voltage)	+5	+5	+5	v .	minutes and the second
IDD (Supply Current)	2.5	2.5	2.5	mA max	Digital Inputs = V <sub>INH</sub> or V <sub>INL</sub>

NOTES

Temperature ranges as follows: JN, KN, GKN Version; -40°C to +85°C
AQ, BQ, GBQ Versions: -40°C to +85°C
SQ, TQ, GTQ Versions: -55°C to +125°C

See Terminology on following page.

Guaranteed but not tested.

Logic inputs are MOS gates. Typical input current (+25°C) is less than InA.

Sample tested at +25°C to ensure compliance.

Considerations exhibest to change without notice.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to AGND
$V_{DD}$ to DGND
AGND to DGND $V_{DD}$ +0.3V
DGND to AGND
Digital Input Voltage to DGND0.3V, V <sub>DD</sub> +0.3V
$V_{OUT1}$ , $V_{OUT2}$ to AGND0.3V, $V_{DD}$ to +0.3V
$V_{REF}$ to AGND
$V_{RFB}$ to AGND
Power Dissipation (Package)
Plastic
To +70°C 670mW
Derates above +70°C by 8.3mW/°C
Cerdip
To +75°C
Derates above +75°C by 6mW/°C
Operating Temperature Range
Commercial (J, K, GK Versions)40°C to +85°C
Industrial (A, B, GB Versions)40°C to +85°C
Extended (S, T, GT Versions)55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10secs) + 300°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Gain Error	Package Option
AD7543JN	-40°C to +85°C	± 1LSB	± 12.3LSB	N-16
AD7543KN	-40°C to +85°C	± 1/2LSB	± 12.3LSB	N-16
AD7543GKN	-40°C to +85°C	± 1/2LSB	± 1LSB	N-16
AD7543JP	-40°C to +85°C	± 1LSB	± 12.3LSB	P-20A
AD7543KP	-40°C to +85°C	± 1/2LSB	± 12.3LSB	P-20A
AD7543GKP	-40°C to +85°C	± 1/2LSB	±1LSB	P-20A
AD7543JR	-40°C to +85°C	±1LSB	± 12.3LSB	R-16
AD7543KR	-40°C to +85°C	± 1/2LSB	± 12.3LSB	R-16
AD7543GKR	-40°C to +85°C	± 1/2LSB	±1LSB	R-16
AD7543AQ	-40°C to +85°C	±1LSB	± 12.3LSB	Q-16
AD7543BQ	-40°C to +85°C	± 1/2LSB	±12.3LSB	Q-16
AD7543GBQ	-40°C to +85°C	± 1/2LSB	±1LSB	Q-16
AD7543SQ	-55°C to +125°C	±1LSB	± 12.3LSB	Q-16
AD7543TQ	-55°C to +125°C	± 1/2LSB	± 12.3LSB	Q-16
AD7543GTQ	-55°C to +125°C	± 1/2LSB	±1LSB	Q-16
AD7543SE	-55°C to +125°C	±1LSB	± 12.3LSB	E-20A
AD7543TE	-55°C to +125°C	± 1/2LSB	± 12.3LSB	E-20A
AD7543GTE	-55°C to +125°C	± 1/2LSB	±1LSB	E-20A

<sup>\*</sup>E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip; R = Small Outline IC (SOIC). For outline information see Package Information section.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PIN	MNEMONIC	FUNCTION
1	OUT1	DAC current output bus. Normally terminated at op amp virtual ground
2	OUT2	DAC current output bus. Normally terminated at AGND
3	AGND	Analog Ground
4	STB1	Register A Strobe 1 input, see Table II
5	LD1	DAC Register B Load 1 input. When LD1 and LD2 go low the contents of Register A are loaded into DAC Register B
6	N/C	No Connection
7	SRI	Serial Data Input to Register A
8	STB2	Register A Strobe 2 input, see Table II
9	LD2	DAC Register B Load 2 input. When LD1 and LD2 go low the contents of Register A are loaded into DAC Register B
10	STB3	Register A Strobe 3 input, see Table II
11	STB4	Register A Strobe 4 input, see Table II
12	DGND	Digital Ground
13	CLR	Register B CLEAR input (active LOW), can be used to asynchronously reset Register B to 0000 0000 0000
14	$V_{DD}$	+5V Supply Input
15	V <sub>REF</sub>	Reference input. Can be positive or negative dc voltage or ac signal
16	RFB	DAC Feedback Resistor

Table I. Pin Function Description, DIP Configuration

## AD7543

#### TERMINOLOGY

#### RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1LSB.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB max over the operating temperature range ensures monotonicity.

#### GAIN ERROR

Gain is defined as the ratio of the DAC's Full Scale output to its reference input voltage. An *ideal* AD7543 would exhibit a gain of -4095/4096. Gain error is adjustable using external trims as shown in Figures 6 and 7.

#### **OUTPUT LEAKAGE CURRENT**

Current which appears at OUT1 with Register B loaded to all 0's or at OUT 2 with Register B loaded to all 1's.

#### MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from  $V_{REF}$  terminal to OUT1 with DAC register loaded to all 0's.

#### GENERAL CIRCUIT INFORMATION

The AD7543, a 12-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and twelve N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. AD7543 Functional Diagram

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 2) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). The reference terminal can be driven

by a reference voltage or a reference current, ac or dc, of positive or negative polarity. If a current source is used, a low temperature coefficient external R<sub>FB</sub> is recommended to define scale factor.




Figure 2. N-Channel Current Steering Switch

#### **EQUIVALENT CIRCUIT ANALYSIS**

The equivalent circuits for all digital inputs LOW and all digital inputs HIGH are shown in Figures 3 and 4. In Figure 3 with all digital inputs LOW, the reference current is switched to OUT2. The current source I<sub>LEAKAGE</sub> is composed of surface and junction leakages to the substrate, while the I/4096 current source represents a constant 1 least significant bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switch is 260pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 75pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs HIGH, as shown in Figure 4, is similar to Figure 3; however, the "ON" switches are now on terminal OUT1, hence the 260pF at that terminal.




Figure 3. AD7543 DAC Equivalent Circuit
All Digital Inputs LOW




Figure 4. AD7543 DAC Equivalent Circuit
All Digital Inputs HIGH

# **Applications**—**AD7543**

		AD75	43 Logic	Inputs			1	1
Regi	ster A Co	ntrol Inp	uts	Register	B Contr	ol Inputs	AD7543 Operation	
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
0	1	0		х	х	Х	Data Appearing At SRI Strobed Into Register A	2,3
0	1	_ <b>J</b> _	0	х	х	Х	Data Appearing At SRI Strobed Into Register A	2,3
0	7 <u>L</u>	0	0	х	х	X	Data Appearing At SRI Strobed Into Register A	2,3
<u></u>	1	0	0	х	х	х	Data Appearing At SRI Strobed Into Register A	2,3
1	х	х	Х					
X	0	х	x	]				
x	х	1	х				No Operation (Register A)	3
Х	х	X	1	1				<u>L</u>
				0	х	х	Clear Register B To Code 0000 0000 0000 (Asynchronous Operation)	1,3
				1	1	х	No Operation (Register B)	
				1	х	1		
				1	0	0	Load Register B With The Contents Of Register A	3

- CLR = 0 Asynchronously resets Register B to 0000 0000 0000, but has no effect on Register A.
   Serial data is loaded into Register A MSB first, on edges shown s positive edge Lis negative edge.
   0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

Table II. AD7543 Truth Table




Figure 5. Timing Diagram

#### INTERFACE LOGIC INFORMATION

Shown in the AD8543 Functional Diagram Register A is a 12bit shift register. Serial data appearing at pin SR1 is clocked into the shift register on the leading (rising) edge of STB1, STB2 or STB4 or on the leading (falling) edge of STB3. Table II defines the various logic states required on the Register A control inputs, while Figure 5 illustrates the Register A loading sequence.

Once Register A is full, the data is transferred to Register B by bringing LD1 and LD2 momentarily LOW.

Register B can be asynchronously reset to 0000 0000 0000 by bringing CLR momentarily LOW. This allows the DAC output voltage to be set to a known condition, thus simplifying system initialization procedure. When operating the AD7543 in the unipolar circuit of Figure 6, a CLEAR causes the DAC output voltage to equal OV. When using the bipolar circuit of Figure 7, a CLEAR causes the DAC output to equal -VREF.

#### APPLYING THE AD7543

#### UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current (again of + or - polarity) the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table III. R1 provides full scale trim capability [i.e.-load the DAC register to 1111 1111 1111, adjust R1 for V<sub>OUT</sub> = -V<sub>REF</sub> (4095/4096)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10pF to 25pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at OUT1).




Figure 6. Unipolar Binary Operation (2-Quadrant Multiplication)

BINARY NUMBER IN DAC REGISTER	ANALOG OUTPUT, VOUT
MSB LSB	
1111 1111 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 0000 0000	$-V_{REF}(\frac{2048}{4096}) = -1/2 V_{REF}$
0000 0000 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000 0000 0000	0V

Table III. Unipolar Binary Code Table for Circuit of Figure 6

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \le 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally  $15k\Omega$ ). The AD544L is a high-speed implanted FET-input op amp with low, factory-trimmed  $V_{OS}$ .

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 7 and Table IV illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) the circuit provides offset binary operation. With an ac reference, the eleven LSBs provide digitally controlled attenuation of the ac reference while the MSB provides polarity control.

With the DAC register loaded to 1000 0000 0000, adjust R1 for  $V_{OUT}$  = 0V (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R4 for  $V_{OUT}$  = 0V). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{REF}$  or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low V<sub>OS</sub> and low I<sub>B</sub>. R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 to 2R3 causes Full Scale error. C1 phase compensation (10pF to 25pF) may be required for stability.




Figure 7. Bipolar Operation (4-Quadrant Multiplication)

BINARY NUMBER IN DAC REGISTER MSB LSB		ANALOG OUTPUT, V <sub>OUT</sub>
1111 11	11 1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000 00	00 0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000 00	00 0000	ov
0111 11	11 1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 00	00 0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

Table IV. Bipolar Code Table for Offset Binary Circuit of Figure 7

#### APPLICATION HINTS

The AD7543 is a precision 12-bit multiplying DAC designed for serial interface. To ensure system performance consistent with AD7543 specifications, careful attention must be given to the following points:

- 1. GENERAL GROUND MANAGEMENT: Voltage differences between the AD7543 AGND and DGND cause loss of accuracy (dc voltage difference between the grounds introduces gain error. AC or transient voltages between the grounds cause noise injection into the analog output). The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7543. In more complex systems where the AGND-DGND connection is on the back-plane, it is recommended that diodes be connected back-to-back between the AD7543 AGND and DGND pins to prevent possible device damage.
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a differential nonlinearity term at the amplifier output which depends on VOS (VOS is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier VOS be no greater than 10% of the DAC's output resolution over the temperature range of interest [output resolution = VREF 2<sup>-n</sup> where n is the number of bits exercised].

- 3. HIGH FREQUENCY CONSIDERATIONS: AD7543 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This not only reduces closed loop bandwidth, but can also cause ringing or oscillation if the spurious pole frequency is less than the amplifier's OdB crossover frequency. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.
- 4. GAIN TEMPERATURE COEFFICIENTS: The gain temperature coefficient of the AD7543 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to gain shifts of 2.0LSBs and 0.82LSBs respectively over a 100°C temperature range. When trim resistors are used to adjust full-scale range as shown in Figures 6 and 7 the temperature coefficient of R1 and R2 should be taken into account. It may be shown that the additional gain temperature coefficients introduced by R1 and R2 may be approximately expressed as follows:—

Temperature Coefficient contribution due to R1 = 
$$-\frac{R_1}{R_{IN}}$$
 ( $\gamma_1 + 300$ )

Temperature Coefficient contribution due to R2 = 
$$+\frac{R_2}{R_{IN}}$$
 ( $\gamma_2 + 300$ )

Where  $\gamma_1$  and  $\gamma_2$  are the temperature coefficients in ppm/ $^{\circ}$ C of R1 and R2 respectively and R<sub>IN</sub> is the DAC input resistance at the V<sub>REF</sub> terminal (pin 2). For high quality wirewound resistors and trimming potentiometers  $\gamma$  is of the order of 50ppm/ $^{\circ}$ C. It will be seen that if R1 and R2 are small compared with R<sub>IN</sub>, their contribution to gain temperature coefficient will also be small. For the standard AD7543 gain error specification of  $\pm 12.3$  LSBs it is recommended that R1 =  $120\Omega$  and R2 =  $60\Omega$ . With  $\gamma$  = 50 these values result in an overall maximum gain error temperature coefficient of:

$$5 + \frac{0.06}{7} (50 + 300) = 8 \text{ppm/}^{\circ} \text{C}$$

However, if the AD7543GTD is used which has a specified gain error of  $\pm 1LSB$ , then with R1 =  $10\Omega$  and R2 =  $5\Omega$  the overall maximum gain temperature coefficient is increased by only 0.25ppm/°C. Where possible R1 should be a select on test fixed resistor since the resulting gain temperature coefficient efficient will be tighter in all cases. For further gain T.C. information refer to application note, "Gain Error and Gain Temperature Coefficients of CMOS Multiplying DACs", Publication Number E630–10–6/81 available from Analog Devices.

 For additional information on multiplying DACS refer to "Application Guide to CMOS Multiplying D/A Converters", Publication Number G479-15-8/78, available from Analog Devices.

#### **AD7543 INTERFACE TO MC6800**

In this example, it is assumed that the 12-bit data is contained in two memory locations (0000 and 0001). The four most significant bits are assumed to occupy the lower half of memory location 0000. The eight least significant bits occupy memory location 0001. The data is presented bit by bit on the D7 line and strobed into the AD7543 by executing memory write instructions. In this case the strobe signal (STB1) is supplied by decoding address 2000, R/W and  $\phi_2$ . A memory write instruction to a different address (4000) loads the data from Register A to the DAC register.

Figure 8 shows the interface circuitry and Table V gives a listing of the procedure.




Figure 8. AD7543-MC6800 Interface

LABEL	MNEMONIC	OPERAND	COMMENT
	LDA	B, 04	
	LDA	A, 0000	Load 4 Most Significant Bits
LOOP	ROL	Α	Reposition in the Data
	DEC	В	in ACC A
	BNE	LOOP	
	LDA	B, 04	
	BSR	SHIFT	Output Data
	LDA	B, 08	•
	LDA	A, 0001	Load 8 Least Significant Bits
	BSR	SHIFT	Output Data
	STA	A, 4000	Load DAC Register
	RTS		Return to Main Program
SHIFT	STA	A,2000	Strobe Data
	ROL	A	into AD7543
	DEC	В	
	BNE	SHIFT	
	RTS		

Table V. Sample Routine for AD7543—MC6800 Interface

#### **AD7543 INTERFACE TO MCS-85**

Figure 9 shows the AD7543 interfaced to the 8085. This system makes use of the serial output facility (SOD) on the 8085.

The data is presented serially on the SOD line and strobed into the AD7543 by executing memory write instructions. In this example the strobe signal (STB2) is supplied by decoding address 8000 and  $\overline{WR}$ . A memory write instruction to a different address (A000) loads the DAC Register with Register

## AD7543

A data. Table VI gives a listing of this procedure. Note, it is assumed that the required serial data is already present in right-justified format in Registers H and L when this procedure is implemented. Note that the sample routine of Table VI can be speeded up by replacing the SHIFT routine with a DAD H instruction.




Figure 9. AD7543-8085 Interface

LABEL	MNEMONIC	OPERAND	COMMENT
	MVI	В, 05 ¬	Shift Data Up to
LOOP	CALL	SHIFT	Most Significant
	DCR	В	Segment of HL with
	JNZ	LOOP 7	MSB as Carry
	MVI	B, OC	
LUP	MVI	A, 80	SOD Enable in ACC
	RAR		Shift in MSB of H
	SIM		Set Interrupt Mask
	STA	8000	Strobe Data into AD7543
	CALL	SHIFT	Get Next Bit into Carry
	DCR	В	•
	JNZ	LUP	Go Back if Not Finished
	STA	A000	Load DAC Register of AD7543
	RET		Return to Main Program
SHIFT	MOV	A, L 🗍	Shift H and L Left
	RAL	1	One Place and
	MOV	L, A	Leave Uppermost Bit
	MOV	A, H	of H in Carry
	RAL	1	·
	MOV	н, а 📙	
	RET		

Table VI. Sample Routine for AD7543-8085 Interface



# 12-Bit Serial Input Multiplying CMOS D/A Converter

PM-7543

#### **FEATURES**

- Fast, Flexible Microprocessor Interface with Serial Data Input
- Superior Accuracy
  - ±1/2 LSB INL Max
  - +1 LSB Gain Error Max
  - Low 5ppm/°C Max Tempco
- Improved ESD Resistance
- Auto-Insertable DIP Package
- Surface Mount SOL Package
- Superior Direct Replacement for AD7543
- -40°C to +85°C for the Extended Industrial Temperature Range
- · Available in Die Form

#### **APPLICATIONS**

- Process Control and Industrial Automation
- Programmable Amplifiers
- Digitally-Controlled Power Supplies, Attenuators, Filters
- Instrumentation
- Avionics
- Auto-Calibration Systems

#### ORDERING INFORMATION<sup>†</sup>

		TEMPERATURE RANGE		
GAIN ERROR	NON- LINEARITY	MILITARY*	EXTENDED*** INDUSTRIAL	COMMERCIAL
±1LSB	±1/2LSB	PM7543AQ	PM7543EQ	~
±2LSB	±1/2LSB	_	_	PM7543GP
±2LSB	±1LSB	PM7543BQ	PM7543FQ	
±2LSB	±1LSB	PM7543BRC/883	PM7543FP	-
±2LSB	±1LSB	-	PM7543FS	~
±2LSB	±1LSB	-	PM7543FPC	-

- For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for /883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- †† For availability and burn-in information on SO and PLCC packages, contact your local sales office.
- ### CerDIP and epoxy devices are available in the extended industrial temperature range of -40°C to +85°C.

#### **CROSS REFERENCE**

ADI	TEMPERATURE RANGE
AD7543GTD	
AD7543TD	MIL
AD7543SD	
AD7543GBD	
AD7543BD	IND
AD7543AD	
AD7543GKN	
AD7543KN	COM
AD7543JN	OOW
AD7543JP	
	AD7543GTD AD7543TD AD7543SD AD7543GBD AD7543BD AD7543AD AD7543GKN AD7543KN AD7543JN

#### GENERAL DESCRIPTION


The PM-7543 is a 12-bit resolution, multiplying, CMOS D/A converter, which features serial data input and current output. Serial data input reduces pin count and allows the PM-7543 to be placed in a smaller package, saving PC board space. Improved analog parameters such as digital charge injection, power supply rejection, output capacitance, feedthrough error, fast microprocessor interface, and improved ESD protective circuitry make the PM-7543 a superior pin-compatible second-source to the industry standard AD7543.

The rising or falling edge (user selected) of the strobe inputs are used to clock serial data (present at the SRI pin) into the input shift register.


When the shift register's data has been updated, the new data word is transferred to the DAC register with use of the LOAD inputs.

Continued

#### **PIN CONNECTIONS**



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **GENERAL DESCRIPTION Continued**

Separate LOAD control inputs allow simultaneous output updating of multiple DACs. An asynchronous CLEAR input resets the DAC register without altering the data in the input register.

Improved linearity and gain error performance may permit reduced circuit parts count through the elimination of trimming components. Fast interface timing may reduce timing design considerations while minimizing microprocessor wait states. The PM-7543 is available in standard plastic and CerDIP packages that are compatible with autoinsertion equipment. For an even smaller package, consider the DAC-8043, available in an 8-pin mini-DIP.

CerDIP and epoxy devices are available in the extended industrial temperature range of -40°C to +85°C.

# **ABSOLUTE MAXIMUM RATINGS** ( $T_A = +25$ °C, unless otherwide noted.)

+17V
±25V
±25V
V <sub>DD</sub> + 0.3V
V <sub>DD</sub> + 0.3V
0.3V to V

Operating	Temperature	Range
-----------	-------------	-------

AQ/BQ Versions	55°C to +125°C
EQ/FQ/FP/FPC/FS Versions	40°C to +85°C
GP Version	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	Θ <sub>JA</sub> (Note 1)	Θ <sub>JC</sub>	UNITS
16-Pin Hermetic DIP (Q)	94	12	°C/W
16-Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC)	88	. 33	°C/W
20-Pin SOL (S)	88	25	°C/W
20-Contact PLCC (PC)	73	33	°C/W

#### NOTE:

O i A is specified for worst case mounting conditions, i.e., O A is specified for device in socket for CerDIP, P-DIP, and LCC packages; O A is specified for device soldered to printed circuit board for SOL and PLCC packages.

#### CAUTION

- Do not apply voltage higher than V<sub>DD</sub> or less than DGND potential on any terminal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).
   The digital control input are zener-protected; however, permanent damage
- The digital control input are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  $T_{A} = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.$ 

			PM-7543				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC ACCURACY							
Resolution	N		12	_	_	Bits	
Nonlinearity (Note 1)	INL	PM-7543A/E/G PM-7543B/F	-	-	±1/2 ±1	LSB	
Differential Nonlinearity (Note 2)	DNL	PM-7543A/E PM-7543B/F/G			±1/2 ±1	LSB	
Gain Error (Note 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C PM-7543A/E PM-7543B/F/G T <sub>A</sub> = Full Temp. Range All Grades	- - -	- - -	±1 ±2 ±2	LSB	
Gain Tempco (ΔGain/Δ Temp) (Note 6)	TC <sub>GFS</sub>		_	_	±5	ppm/°C	
Power Supply Rejection Ratio (Δ Gain/Δ V <sub>DD</sub> )	PSRR	$\Delta V_{DD} = \pm 5\%$	-	±0.0006	±0.002	%/%	
Output Leakage Current (Notes 4,5)	I <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range PM-7543A/B PM-7543E/F/G	- -	- - -	±1 ±100 ±10	nA	
Zero Scale Error (Notes 8, 13)	IZSE	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range PM-7543A/B PM-7543E/F/G	- - -	±0.002 ±0.05 ±0.01	±0.006 ±0.61 ±0.06	LSB	
Input Resistance (Note 9)	R <sub>IN</sub>	V <sub>REF</sub> pin	7	11	15	kΩ	

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = 0V$ ;  $T_{A} = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.$ *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM-7543 TYP	MAX	UNITS
AC PERFORMANCE						
Output Current Setting Time (Notes 6,7)	t <sub>s</sub>		_	0.380	1	μѕ
AC Feedthrough Error (V <sub>REF</sub> to I <sub>OUT1</sub> ) (Note 6, 12)	FT	$V_{REF} = 20Vp-p @ f = 10kHz$ $T_A = +25^{\circ}C$	_	_	2.0	mV <sub>p-p</sub>
Digital to Analog Glitch Energy (Note 6, 11)	Q	$V_{REF}$ = 0V $I_{OUT}$ Load = 100 $\Omega$ $C_{EXT}$ = 13pF DAC register loaded alternately with all 0s and all 1s	_	-	20	n <b>V</b> s
Total Harmonic Distortion (Note 6)	THD	V <sub>REF</sub> = 6V RMS @ 1kHz DAC register loaded with all 1s	-	_	-92	dB
Output Noise Voltage Density (Notes 6, 14)	e <sub>n</sub>	10Hz to 100kHz between R <sub>FB</sub> and I <sub>OUT</sub>	-	_	13	nV/√Hz
DIGITAL INPUTS						
Digital Input HIGH	V <sub>IH</sub>		2.4	-	_	V
Digital Input LOW	V <sub>IL</sub>		_	_	0.8	V
Input Leakage Current (Note 10)	I <sub>IN</sub>	V <sub>IN</sub> = 0V to +5V	_	_	±1	μА
Input Capacitance (Note 6)	C <sub>IN</sub>	V <sub>IN</sub> = 0V	_	_	8	pF
ANALOG OUTPUTS						
Output Capacitance (Note 6)	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = all 1s Digital Inputs = all 0s	-	-	90 90	pF
Output Capacitance (Note 6)	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = all 0s Digital Inputs = all 1s	_	-	60 60	pF
TIMING CHARACTERISTICS						
	t <sub>DS1</sub>	STB1 used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	50 50		-	
Serial Input to	t <sub>DS2</sub>	STB2 used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	20 20		-	ns
Strobe Setup Times (t <sub>STB</sub> = 80nS)	t <sub>DS3</sub>	STB3 used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	10 20	_	_	
	t <sub>DS4</sub>	STB4 used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	20 20			
	t <sub>DH1</sub>	STB1 used $T_A = +25^{\circ}\text{C}$ as the strobe $T_A = \text{Full Temp. Range}$	40 50		-	
Serial Input to	t <sub>DH2</sub>	STB2 used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	50 60		-	
Strobe Hold Times (t <sub>STB</sub> = 80nS)		STB3 used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	80 80	<del>-</del>	-	ns
	t <sub>DH3</sub>	STB4 used T <sub>A</sub> = +25°C	80	-		

## PM-7543

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  $T_A = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.$ *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM-7543 TYP	MAX	UNITS
SRI Data Pulse Width	t <sub>srı</sub>	T <sub>A</sub> = Full Temp. Range	100	_	_	ns
STB1 Pulse Width (STB1 = 80ns) (Note 15)	t <sub>STB1</sub>	T <sub>A</sub> = Full Temp. Range	80	_	_	ns
STB2 Pulse Width (STB2 = 10ns) (Note 15)	<sup>t</sup> stb2	T <sub>A</sub> = Full Temp. Range	80	_	-	ns
STB3 Pulse Width (STB3 = 80ns) (Note 15)	t <sub>STB3</sub>	T <sub>A</sub> = Full Temp. Range	80	_	-	ns
STB4 Pulse Width (STB4 = 80ns) (Note 15)	t <sub>STB4</sub>	T <sub>A</sub> = Full Temp. Range	80	-	-	ns
Load Pulse Width	t <sub>LD1</sub> , t <sub>LD2</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	140 180	-	-	ns
LSB Strobe into Input Register to Load DAC Register Time	t <sub>asb</sub>	T <sub>A</sub> = Full. Temp. Range	0	_	_	ns
CLR Pulse Width	t <sub>CLR</sub>	T <sub>A</sub> = Full Temp. Range	80	_	_	ns
POWER SUPPLY						
Supply Voltage	V <sub>DD</sub>		4.75	5	5.25	V
Supply Current	I <sub>DD</sub>	All Digital Inputs = $V_{IH}$ or $V_{IL}$ All Digital Inputs = 0V or $V_{DD}$		-	2 0.1	mA


#### NOTES:

- 1.  $\pm 1/2$  LSB =  $\pm 0.012\%$  of Full Scale.
- 2. All grades are monotonic to 12-bits over temperature.
- 3. Using internal feedback resistor.
- 4. Applies to  $I_{OUT_1}$ ; all digital inputs =  $V_{IL}$ ,  $V_{REF} = +10V$ .
- 5. Specification also applies for  $I_{OUT2}$  when all digital inputs =  $V_{IH}$ .
- 6. Guaranteed by design and not tested.
- 7.  $I_{OUT1}$  Load = 100 $\Omega$ ,  $C_{EXT}$  = 13pF, digital input = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. Extrapolated to 1/2 LSB:  $t_s$  = propagation delay  $(t_{PD})$  + 9 $\tau$ , where  $\tau$  = measured time constant of the final RC decay.
- 8.  $V_{REF} = +10V$ , all digital inputs = 0V.

- 9. Absolute temperature coefficient is less than +300ppm/°C.
- 10. Digital inputs are CMOS gates; I<sub>IN</sub> is typically 1nA at +25°C.
- 11.  $V_{REF} = 0V$ , all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 12. All digital inputs = 0V.
- 13. Calculated from worst case  $R_{\mathsf{REF}}$ :
- $I_{ZSE}$  (in LSBs) =  $R_{REF} \times I_{LKG} \times 4096$ ) /V<sub>REF</sub>.

  14. Calculations from  $e_n = \sqrt{4KTRB}$  where:
  - $K = Boltzmann constant, J/{}^{\circ}K$  R = resistance  $\Omega$
  - T = resistor temperature, °K B = bandwidth, Hz
- 15. Minimum low time pulse width for STB1, STB2, and STB4, and minimum high time pulse width for STB3.

#### **DICE CHARACTERISTICS**



DIE SIZE 0.099 x 0.107 inch, 10,543 sq. mils (2.51 x 2.72 mm, 6.83 sq. mm)

 1.
 I<sub>OUT1</sub>
 9.
 \overline{DD2}

 2.
 I<sub>OUT2</sub>
 10.
 \overline{STB3}

 3.
 AGND
 11.
 \overline{STB4}

 4.
 STB1
 12.
 DGND

 5.
 \overline{LD1}
 13.
 \overline{CLR}

 6.
 N.C.
 14.
 V<sub>DD</sub> (Substrate)

 7.
 SRI
 15.
 V<sub>REF</sub>

 8.
 STB2
 16.
 R<sub>FB</sub>

Substrate (die backside) is internally connected to  $V_{nn}$ .

WAFER TEST LIMITS at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ,  $T_A = +25^{\circ}C$ .


			PM-7543G	
PARAMETER	SYMBOL	CONDITIONS	LIMITS	UNITS
STATIC ACCURACY				
Resolution	N		12	Bits MIN
Integral Nonlinearity	INL		±1	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	Using internal feedback resistor	±2	LSB MAX
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	±0.002	%/% MAX
Output Leakage Current (I <sub>OUT1</sub> )	I <sub>LKG</sub>	Digital Inputs = V <sub>IL</sub>	±1	nA MAX
REFERENCE INPUT				
Input Resistance	R <sub>IN</sub>	V <sub>REF</sub> pad	7/15	kΩ MIN/MAX
DIGITAL INPUTS				
Digital Input HIGH	V <sub>IH</sub>		2.4	V MIN
Digital Input LOW	V <sub>IL</sub>		0.8	V MAX
Input Leakage Current	IIL	$V_{IN} = 0V \text{ to } V_{DD}$	±1	μΑ ΜΑΧ
POWER SUPPLY				
Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0V or V <sub>DD</sub>	2.0 0.1	mA MAX


#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


## PM-7543


#### TYPICAL PERFORMANCE CHARACTERISTICS

















#### SPECIFICATION DEFINITIONS

#### RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where "n" is equal to the number of bits.

#### SETTLING TIME

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e. zero to full scale.

#### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{\rm REE}$  input voltage when all digital inputs are HIGH.

#### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from V<sub>REF</sub> to output. Feedthrough error limits are specified with all switches OFF.

#### **OUTPUT CAPACITANCE**

Capacitance from I<sub>OUT1</sub> to ground.

### **OUTPUT LEAKAGE CURRENT**

Current appearing at  $\rm I_{OUT1}$  when all digital inputs are LOW, or at  $\rm I_{OUT2}$  terminal when all inputs are HIGH.

#### **GENERAL CIRCUIT INFORMATION**

The PM-7543 is a 12-bit multiplying D/A converter with a very low temperature coefficient, R-2R resistor ladder network, data input and control logic, and two data registers. The digital circuitry forms an interface in which serial data can be loaded, under microprocessor control, into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.

An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.

A simplified circuit of the PM-7543 DAC is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thin-film resistors, and twelve pairs of NMOS current-steering switches. These switches steer binarily weighted currents into either  $I_{\text{OUT}_1}$  or  $I_{\text{OUT}_2}$ . Switching current to  $I_{\text{OUT}_1}$  or  $I_{\text{OUT}_2}$  yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at  $V_{\text{REF}}$  equal to R (typically  $11\text{k}\Omega$ ). The  $V_{\text{REF}}$  input may be driven by any reference voltage or current, AC or DC, that is within the limits stated in the Absolute Maximum Ratings chart.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It was essential to design these switches such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., a constant 5mV drop would then be maintained across each switch.

To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with




FIGURE 1: Simplified DAC Circuit

the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit," Figure 1, shows the location of these switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or  $R_{\rm FEEDBACK}$  (such as incoming inspection),  $V_{\rm DD}$  must be present to turn "ON" these series switches.

#### **ESD PROTECTION**

The PM-7543 data inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

These protection diodes were designed to clamp the inputs well below dangerous levels during static discharge conditions.




FIGURE 2: Digital Input Protection




FIGURE 3: PM-7543 Equivalent Circuit (All Inputs LOW)




FIGURE 4: PM-7543 Equivalent Circuit (All Digital Inputs HIGH)

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show equivalent circuits for the PM-7543's internal DAC with all bits LOW and HIGH, respectively. The reference current is switched to I<sub>OUT2</sub> when all data bits are LOW, and to I<sub>OUT1</sub> when all bits are HIGH. The I<sub>LEAKAGE</sub> current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain through the ladder's terminating resistor.

Output capacitance is dependent upon the digital input code. This is because the gate capacitance of MOS transistors increases with applied gate voltage. This output capacitance varies between the low and high values.

# DYNAMIC PERFORMANCE OUTPUT IMPEDANCE

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $l_{\text{OUT}1}$  terminal, may be between 11k $\Omega$  (the feedback resistor alone when all digital inputs are LOW) and 7.5k $\Omega$  (the feedback resistor in parallel with approximately 30k $\Omega$  of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the PM-7543. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (see Figures 7 and 8).
- Power supply decoupling at the device socket and use of proper grounding techniques.

# APPLICATIONS INFORMATION APPLICATION TIPS

In most applications, linearity depends upon the potential of  $I_{\rm OUT,1}$ ,  $I_{\rm OUT,2}$ , and AGND (pins 1, 2, and 3) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 7 and 8). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200\mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The  $\rm V_{\rm DD}$  power supply should have a low noise level with no transients greater than +17V.

It is recommended that the digital inputs be taken to ground or  $V_{DD}$  via a high value (1M $\Omega$ ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital inputs pass through the transition region (see the Supply Current vs Logic Input Voltage graph under the Typical Performance Characteristics). The supply current decreases as the input voltage approaches the supply rails ( $V_{\rm DD}$  or DGND), i.e. rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**

When using high speed op amps, a small feedback capacitor (typically 5-30pF) should be used across the amplifier to minimize overshoot and ringing. For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.




FIGURE 5: Simplified Circuit

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$

where R<sub>o</sub> is a function of the digital code, and:

 $R_O = 10k\Omega$  for more than four bits of logic 1,  $R_O = 30k\Omega$  for any single bit of logic 1.

Therefore, the offset gain varies as follows:

at code 0011 1111 1111,

$$V_{ERROR_1} = V_{OS} \left( 1 + \frac{10k\Omega}{10k\Omega} \right) = 2 V_{OS}$$

at code 0100 0000 0000.

$$V_{ERROR2} = V_{OS} \left( 1 + \frac{10k\Omega}{30k\Omega} \right) = 4/3 \text{ V}_{OS}$$

The error difference is  $2/3 V_{OS}$ .

Since one LSB has a weight (for  $V_{\rm REF}$  = +10V) of 2.4mV for the PM-7543, it is clearly important that  $V_{\rm OS}$  be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of

an amplifier with inherently low  $\rm V_{OS}$ . Amplifiers with sufficiently low  $\rm V_{OS}$  include PMI's OP-77, OP-97, OP-07, OP-27 and OP-42.

#### INTERFACE LOGIC OPERATION

The microprocessor interface of the PM-7543 has been designed with multiple STROBE and LOAD inputs to maximize interfacing options. Control signals decoding may be done on-chip or with the use of external decoding circuitry (see Figure 11).

Serial data can be clocked into the input register with STB1, STB2, or STB4. The strobe inputs are active on the rising edge. STB3 may be used with a falling edge to clock-in data.

Holding any STROBE input at its selected state (i.e. STB1, STB2 or STB4 at logic HIGH or STB3 at logic LOW) will act to prevent any further data input.

When a new data word has been entered into the input register, it is transferred to the DAC register by asserting both LOAD inputs.

The  $\overline{\text{CLR}}$  input allows asynchronous resetting of the DAC register to 0000 0000 0000. This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to 0V. In bipolar mode, the output will go to  $-V_{\text{REF}}$ .

#### INTERFACE INPUT DESCRIPTION

STB1 (Pin 4), STB2 (Pin 8), STB4 (Pin 11) – Input Register Strobe. Inputs Active on Rising Edge. Selected to load serial data into input register. See Table 1 for details.

STB3 (Pin 10) – Input Register Strobe Input. Active on Falling Edge. Selected to load serial data into input register. See Table 1 for details.

LD1 (Pin 5), LD2 (Pin 9) – Load DAC Register Inputs. Active Low. Selected together to load contents of Input Register into DAC register.

CLR (Pin 13) – Clear Input. Active Low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.




FIGURE 6: Timing Diagram

TABLE 1: PM-7543 Truth Table


	PM-7543 Logic Inputs						_	
Input R	Input Register		Control Inputs DAC Register		DAC Register Control Inputs		PM-7543 Operation	Notes
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
0	1	0	Ŧ	Х	X	Х		
0	1	<u>-</u>	0	Х	X	Х	Serial Data Bit Loaded from SRI	2,3
0	J.	0	0	Х	X	X	into Input Register	2,0
<u>_</u>	1	0	0	Х	Х	Х	-	
1	Х	X	×					
X	0	Х	Х	-			No Operation (Input Register)	3
X	Х	1	Х	-			The operation (inpervisginal)	
X	Х	X	1	-				
				0	х	х	Reset DAC Register to Zero Code (Code: 0000 0000 0000) (Asynchronous Operation)	1,3
				1	1	X	No Operation (DAC Register)	3
				1	Х	1	- No Operation (DAO Negister)	
				1	0	0	Load DAC Register with the Contents of Input Register	3

#### NOTES:

#### **UNIPOLAR OPERATION (2-QUADRANT)**

The circuit shown in Figures 7 and 8 may be used with an AC or DC reference voltage. The circuit's output will range between 0V and approximately –V $_{\rm REF}$  (4095/4096) depending upon the digital input code. The relationship between the digital input and the analog output is shown in Table 2. The  $\rm V_{REF}$  voltage range is the maximum input voltage range of the op amp or  $\pm 25\rm V$ , whichever is lowest.

In many applications the PM-7543's negligible zero scale error and very low gain error permit the elimination of the trimming of the components (R $_{\rm 1}$  and the external R $_{\rm FEEDBACK}$ ) without adverse effects on circuit performance.



**FIGURE 7:** Unipolar Operation with High Accuracy Op Amp (2-Quadrant)

- Serial data is loaded into Input Register MSB first, on edges shown f is
  positive edge, is negative edge.
- 3. 0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

**TABLE 2: Unipolar Code Table** 

	DIGITA	AL IN	PUT	NOMINAL ANALOG OUTPUT (Vous as shown
MSB			LSB	(V <sub>OUT</sub> as shown in Figures 7 and 8)
1 1 1	1 1	1 1	1 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1 0 0	0 0	0 0	0 0001	-V <sub>REF</sub> ( <u>2049)</u>
1 0 0	0 0	0 0	0 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0 1 1	1 1	1 1	1 1111	$-V_{REF} \left( \frac{2047}{4096} \right)$
0 0 0	0 0	0 0	0 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0 0 0	0 0	0 0	0 0000	$-V_{REF}\left(\frac{0}{4096}\right)=0$

#### NOTES:

- 1. Nominal full scale for the circuits of Figures 7 and 8 is given by  $FS = -V_{REF} \left( \frac{4095}{10006} \right).$
- 2. Nominal LSB magnitude for the circuits of Figures 7 and 8 is given by LSB =  $V_{REF} \left( \frac{1}{4 \cdot 096} \right)$  or  $V_{REF} \left( 2^{-n} \right)$ .

For applications requiring a tighter gain error than 0.024% at 25°C for the top grade part, or 0.048% for the lower grade part, the circuit in Figure 8 may be used. Gain error may be trimmed by adjusting R<sub>1</sub>.

<sup>1.</sup> CLR = 0 Asynchronously resets DAC Register to 0000 0000 0000, but has no effect on Input Register.




FIGURE 8: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

The DAC register must first be loaded with all 1s.  $\rm R_1$  is then adjusted until V $_{\rm OUT}$  =  $^{-}$ V $_{\rm REF}$  (4095/4096). In the case of an adjustable V $_{\rm REF}$  R $_1$  and R $_{\rm FEEDBACK}$  may be omitted, with V $_{\rm REF}$  adjusted to yield the desired full–scale output.

### **BIPOLAR OPERATION (4-QUADRANT)**

Figure 9 details a suggested circuit for bipolar, or offset binary operation. Table 3 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistors  $R_3$ ,  $R_4$ , and  $R_5$  must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient match. Mismatching between  $R_3$  and  $R_4$  causes offset and full-scale errors while an  $R_5$  to  $R_4$  and  $R_3$  mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting  $R_1$  until  $V_{OUT}$  = 0V.  $R_1$  and  $R_2$  may be omitted by

TABLE 3: Bipolar (Offset Binary) Code Table

MSB	DIGITA	LINPU	IT LSB	NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 9)
1 1 1	1 1	1 1 1	1111	+ V <sub>REF</sub> (2047)
1 0 0	0 0	000	0001	$+ V_{REF} \left( \frac{1}{2048} \right)$
100	0 0	000	0000	0
0 1 1	1 1	1 1 1	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
000	0 0	000	0001	$-V_{REF} \left( \frac{2047}{2048} \right)$
0 0 0	0 0	000	0000	$-V_{REF} \left( \frac{2048}{2048} \right)$

### NOTES:

- 1. Nominal full scale for the circuits of Figure 9 is given by  $FS = VREF \left\{ \frac{2047}{2048} \right\}.$
- 2. Nominal LSB magnitude for the circuits of Figure 9 is given by  $LSB = V_{REF} \left( \frac{1}{2048} \right).$

adjusting the ratio of R $_3$  to R $_4$  to yield V $_{
m OUT}$  = 0V. Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and either adjusting the amplitude of V $_{
m REF}$  or the value of R $_5$  until the desired V $_{
m OUT}$  is achieved.

### ANALOG/DIGITAL DIVISION

The transfer function for the PM-7543 connected in the multiplying mode as shown in Figures 7 and 8 is:

$$V_0 = -V_{IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}} \right)$$

where  $A_x$  assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.




FIGURE 9: Bipolar Operation (4-Quadrant, Offset Binary)




FIGURE 10: Analog/Digital Divider

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 10 and is:

$$V_{O} = \left(\frac{-V_{IN}}{\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \dots + \frac{A_{12}}{2^{12}}}\right)$$

The above transfer function is the division of an analog voltage ( $V_{REF}$ ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is 1 ( $\pm$ 1 LSB). The gain becomes 4096 with the LSB, bit 12, "ON."

### **INTERFACING TO THE MC6800**

As shown in Figure 11, the PM-7543 may be interfaced to the 6800 by successively executing memory WRITE instructions while manipulating the data between WRITEs, so that each WRITE presents the next bit.

In this example, the most significant bits are found in memory locations 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the DB., line.

The serial data loading is triggered by STB1 which is asserted by a decoded memory WRITE to a memory location, RW, and \( \phi \). A WRITE to another address location transfers data from input register to DAC register.

### PM-7543 INTERFACE TO THE 8085

The PM-7543's interface to the 8085 microprocessor is shown in Figure 12. Note that the microprocessor's SOD line is used to present data serially to the DAC.




FIGURE 11: PM-7543 - MC6800 Interface




FIGURE 12: PM-7543 - 8085 Interface

Data is strobed into the PM-7543 by executing memory write instructions. The strobe 2 input is generated by decoding an address location and  $\overline{\text{WR}}$ . Data is loaded into the DAC register with a memory write instruction to another address location.

Serial data supplied to the PM-7543 must be present in the right-justified format in registers H and L of the microprocessor.



# CMOS 12-Bit Buffered Multiplying DAC

# AD7545

FEATURES
12-Bit Resolution
Low Gain T.C.: 2ppm/°C typ
Fast TTL Compatible Data Latches
Single +5V to +15V Supply
Small 20-Pin 0.3" DIP and 20-Terminal Surface
Mount Packages
Latch Free (Schottky Protection Diode Not Required)
Low Cost
Ideal for Battery Operated Equipment

# FUNCTIONAL BLOCK DIAGRAM RFB 20 AD7545 WR 17 WR 17 INPUT DATA LATCHES OB11-DB0 (PINS 4-15)


### GENERAL DESCRIPTION

The AD7545 is a monolithic 12-bit CMOS multiplying DAC with on-board data latches. It is loaded by a single 12-bit wide word and interfaces directly to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs; tying these control inputs low makes the input latches transparent allowing direct unbuffered operation of the DAC.

The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.

The AD7545 can be used with any supply voltage from +5V to +15V. With CMOS logic levels at the inputs the device dissipates less than 0.5 mW for  $V_{DD}$  = +5V.

### PIN CONFIGURATIONS



# AD7545 — SPECIFICATIONS ( $v_{REF} = +10V$ , $v_{out1} = 0V$ , AGND = DGND unless otherwise specified)

		1 :	D = +5V Limits	1	D = +15V Limits		,
Parameter	Version	$T_A = +25$	C T <sub>min</sub> , T <sub>max</sub> 1	T <sub>A</sub> = +25°	C T <sub>min</sub> , T <sub>max</sub> 1	Units	Test Conditions/Comments
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	:
Relative Accuracy	J, A, S	±2	±2	±2	±2	LSB max	
	K, B, T	±1	±1	±1	±1	LSB max	
	L, C, U	±1/2	±1/2	±1/2 ±1/2	±1/2 ±1/2	LSB max	
	GL, GC, GU	±1/2	±1/2	1		LSB max	
Differential Nonlinearity	J, A, S	±4	±4	±4	±4	LSB max	10-Bit Monotonic T <sub>min</sub> to T <sub>max</sub>
	K, B, T	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>min</sub> to T <sub>max</sub>
	L, C, U	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>min</sub> to T <sub>max</sub>
	GL, GC, GU	±1	±1	±1	±1	LSB max	12-Bit Monotonic T <sub>min</sub> to T <sub>max</sub>
Gain Error (Using Internal RFB) <sup>2</sup>	J, A, S	±20	±20	±25	±25	LSB max	DAC Register Loaded with
	K, B, T	±10	±10	±15	±15	LSB max	1111 1111 1111
	L, C, U	±5	±6	±10	±10	LSB max	Gain Error is Adjustable Using
	GL, GC, GU	±1	±2	±6	±7	LSB max	the Circuits of Figures 4, 5 and 6
Gain Temperature Coefficient <sup>3</sup>	ı	ļ		ł			
ΔGain/ΔTemperature	All	±5	±5	±10	±10	ppm/°C max	Typical Value is 2ppm/°C for VDD = +:
•	1	i		l		1	
DC Supply Rejection <sup>3</sup>	1	1		1			A., 100
∆Gain/∆V <sub>DD</sub>	All	0.015	0.03	0.01	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Leakage Current at OUT 1	J, K, L, GL	10	50	10	50	nA max	$DB0-DB11 = 0V; \overline{WR}, \overline{CS} = 0V$
	A, B, C, GC	10	50	10	50	nA max	
	S, T, U, GU	10	200	10	200	nA max	
DYNAMIC PERFORMANCE	l	1 .		1 .	_		
Current Settling Time <sup>3</sup>	All	2	2	2	2	μs max	To 1/2LSB. OUT 1 load = 100Ω. DAC
	1	1		Į.			output measured from falling edge of
Propagation Delay <sup>3</sup> (from Digital	i	1		ľ		1	WR. CS = 0V.
Input Change to 90%	i	i		1		Į.	
of final Analog Output)	All	300		250		ns max	OUT1 LOAD = $100\Omega C_{EXT} = 13pF^4$
Digital to Analog Glitch Impulse	All	400	_	250	-	nV sec typ	V <sub>REF</sub> = AGND
AC Feedthrough <sup>5</sup>	1 1111	1 '00	_	250	_	III see typ	KEP
Atiouti	All	5	5	5	5	mV p-p typ	V <sub>REF</sub> = ±10V, 10kHz Sinewave
	<del>                                     </del>	+		<del></del>		11.71	KD ,
REFERENCE INPUT	1	1	_	[	_		
Input Resistance	Ali	7	7	7	7	kΩ min	Input Resistance TC = -300ppm/°C typ
(Pin 19 to GND)		25	25	25	25	kΩ max	Typical Input Resistance = 11kΩ
ANALOG OUTPUTS	i	1		1		1	
Output Capacitance <sup>3</sup>	<b>1</b>					_	DDG DD44 ON 1115 755 ON
COUT1	All	70	70	70	70	pF max	DB0-DB11 = $0V$ , $\overline{WR}$ , $\overline{CS}$ = $0V$
COUT1	All	200	200	200	200	pF max	DB0-DB11 = $V_{DD}$ , $\overline{WR}$ , $\overline{CS}$ = 0V
DIGITAL INPUTS				T			
Input High Voltage	i	ì		I		Į.	
V <sub>IH</sub>	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage	1	1		1			
$V_{IL}$	All	0.8	0.8	1.5	1.5	V max	
Input Current <sup>6</sup>	1	i		1		1	
In	All	±1	±10	±1	±10	μA max	V <sub>IN</sub> = 0 or V <sub>DD</sub>
Input Capacitance <sup>3</sup>	l			1		1	
DB0-DB11	All	5	5	5	5	pF max	$V_{IN} = 0$
WR, CS	All	20	20	20	20	pF max	V <sub>IN</sub> = 0
SWITCHING CHARACTERISTICS <sup>7</sup>							
Chip Select to Write Setup Time	All	280	380	180	200	ns min	See Timing Diagram
	Au	200	270	120	150	ns typ	See Thining Diagram
<sup>t</sup> CS Chip Select to Write Hold Time	1	200	270	120	130	iis typ	
	All	0	0	0	0	ns min	
<sup>t</sup> CH Write Pulse Width	All	1	U	, °	U	115 111111	i
	All	250	400	160	240	ns min	t <sub>CS</sub> ≥t <sub>WR</sub> , t <sub>CH</sub> ≥0
twR	, Am	175	280	100	170	ns typ	-coway cn
	ì	1		1		1	
Data Setup Time	All	140	210	90	120	ns min	
t <sub>DS</sub>	1	100	150	60	80	ns typ	
Data Hold Time	Į.	1		1			
	All	10	10	10	10	ns min	
tDH	+	<del></del>		<del></del>		<del> </del>	
POWER SUPPLY	1	1 .	_	1 .	_	1 .	All Division V
l <sub>DD</sub>	All	2	2	2	2	mA max	All Digital Inputs V <sub>IL</sub> or V <sub>IH</sub>
	1	100	500	100	500	μA max	All Digital Inputs OV or VDD
	1	10	10	10	10	μA ty.p	All Digital Inputs OV or VDD

NOTES

1 Temperature Ranges as follows: J, K, L, GL versions: 0 to +70°C

A, B, C, GC versions: -25°C to +85°C

S, T, U, GU versions: -55°C to +125°C

A, B, C, GC versions: -55°C to +125°C

S, T, U, GU versions: -55°C to +125°C

The debriough can be further reduced by connecting the metal id on the ceramic package (suffix D) to DGND.


1 Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA.

2 Sample tested at +25°C to ensure compliance.

3 Specifications subject to change without notice.

<sup>&</sup>lt;sup>2</sup> This includes the effect of 5ppm max gain TC. <sup>3</sup> Guaranteed but not tested.

### WRITE CYCLE TIMING DIAGRAM



MODE SELECTION				
WRITE MODE:	HOLD MODE:			
	Either CS or WR high, data bus (DB0-DB11) is locked out; DAC holds last data present when WR or CS assumed high state.			

 $V_{DD}$  = +5V;  $t_r$  =  $t_f$  = 20ns  $V_{DD}$  = +15V;  $t_r$  =  $t_f$  = 40ns All input signal rise and fall times measured from 10% to

Timing measurement reference level is Vill + Vii /2.

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to DGND0.3V, +17V
Digital Input Voltage to DGND $-0.3V$ , $V_{DD} + 0.3V$
$V_{RFB}$ , $V_{REF}$ to DGND ±25V
$V_{PIN1}$ to DGND0.3V, $V_{DD}$ +0.3V
AGND to DGND $-0.3V$ , $V_{DD} + 0.3V$
Power Dissipation (Any Package) to +75°C 450mW
Derates above 75°C by

### Operating Temperature

Commercial (J, K, L, GL) Grades .		 	0 to	+70°	ď
Industrial (A, B, C, GC) Grades		 -2	5°C to	+ 85°	Ċ.
Extended (S, T, U, GU) Grades		 - 55	°C to	+1259	'n
Storage Temperature		 -65	°C to	$+150^{\circ}$	Ċ.
Lead Temperature (Soldering, 10secs)		 		+300	'n

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### **TERMINOLOGY**

RELATIVE ACCURACY: The amount by which the D/A converter transfer function differs from the ideal transfer function after the zero and full scale points have been adjusted. This is an end point linearity measurement.

DIFFERENTIAL NONLINEARITY: The difference between the measured change and the ideal change between any two adjacent codes. If a device has a differential nonlinearity of less than 1LSB then it will be monotonic, i.e., the output will always increase for an increase in digital code applied to the D/A converter.

PROPAGATION DELAY: This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reached 90% of its final value.

DIGITAL TO ANALOG GLITCH IMPULSE: This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVsecs and is measured with V<sub>REF</sub> = AGND and an ADLH0032CG as the output op amp, C1 (phase compensation) = 33pF.

### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Maximum Gain Error T <sub>A</sub> =+25°C V <sub>DD</sub> =+5V	Package Option <sup>3</sup>
AD7545JN	0°C to +70°C	±2 LSB	±20 LSB	N-20
AD7545AQ	-25°C to +85°C	±2 LSB	±20 LSB	Q-20
AD7545SQ	-55°C to +125°C	±2 LSB	±20 LSB	Q-20
AD7545KN	0°C to +70°C	±1 LSB	±10 LSB	N-20
AD7545BQ	-25°C to +85°C	±1 LSB	±10 LSB	Q-20
AD7545TQ	-55°C to +125°C	±1 LSB	±10 LSB	Q-20
AD7545LN	0°C to +70°C	±1/2 LSB	±5 LSB	N-20
AD7545CQ	-25°C to +85°C	±1/2 LSB	±5 LSB	Q-20
AD7545UQ	-55℃ to +125℃	±1/2 LSB	±5 LSB	Q-20
AD7545GLN	0°C to +70°C	±1/2 LSB	±1 LSB	N-20
AD7545GCQ	-25°C to +85°C	±1/2 LSB	±1 LSB	Q-20
AD7545GUQ	-55°C to +125°C	±1/2 LSB	±1 LSB	Q-20
AD7545JP	0°C to +70°C	±2 LSB	±20 LSB	P-20A
AD7545SE	-55°C to +125°C	±2 LSB	±20 LSB	E-20A
AD7545KP	0°C to +70°C	±1 LSB	±10 LSB	P-20A
AD7545TE	-55°C to +125°C	±1 LSB	±10 LSB	E-20A
AD7545LP	0°C to +70°C	±1/2 LSB	±5 LSB	P-20A
AD7545UE	-55℃ to +125℃	±1/2 LSB	±5 LSB	E-20A
AD7545GLP	0°C to +70°C	±1/2 LSB	±1 LSB	P-20A
AD7545GUE	−55°C to +125°C	±1/2 LSB	±1 LSB	E-20A

### NOTES

<sup>1</sup>Analog Devices reserves the right to ship ceramic packages (D-20) in lieu of cerdip packages (Q-20).

<sup>2</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military datasheets. For U.S. Standard Military Drawing (SMD) see DESC drawing 5962-87702. <sup>3</sup>D = Ceramic DIP, E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip. For

outline information see Package Information section.

CIRCUIT INFORMATION — D/A CONVERTER SECTION Figure 1 shows a simplified circuit of the D/A converter section of the AD7545 and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically  $11k\Omega$ .




Figure 1. Simplified D/A Circuit of AD7545

The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT1 bus line, C<sub>OUT1</sub>, is code dependent and varies from 70pF (all switches to AGND) to 200pF (all switches to OUT1).

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  ( $R_{LDR}$  is the R/2R ladder characteristic resistance and is equal to value "R"). Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{FR}$  is recommended to define scale factor.)




Figure 2. N-Channel Current Steering Switch

CIRCUIT INFORMATION—DIGITAL SECTION
Figure 3 shows the digital structure for one bit.
The digital signals CONTROL and CONTROL are generated from CS and WR.




Figure 3. Digital Input Structure

The input buffers are simple CMOS inverters designed such that when the AD7545 is operated with  $V_{DD}=5V$ , the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels. When  $V_{\rm IN}$  is in the region of 2.0 volts to 3.5 volts the

input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (V<sub>DD</sub> and DGND) as is practically possible.

The AD7545 may be operated with any supply voltage in the range  $5 \le V_{DD} \le 15$  volts. With  $V_{DD} = +15$ V the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.

### BASIC APPLICATIONS

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545. Resistor R1 is used to trim for full scale. The "G" versions (AD7545GLN, AD7545GQQ, AD7545GUD) have a guaranteed maximum gain error of  $\pm 1 LSB$  at  $+25^{\circ} C$  (V $_{\rm DD}=+5 V$ ) and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the  $V_{\rm REF}$  terminal.

The circuit of Figure 1 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to  $-V_{\rm IN}$  (note the inversion introduced by the op amp) or  $V_{\rm IN}$  can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier).  $V_{\rm IN}$  can be any voltage in the range  $-20{\le}V_{\rm IN}{\le}+20$  volts (provided the op amp can handle such voltages) since  $V_{\rm REF}$  is permitted to exceed  $V_{\rm DD}$ . Table II shows the code relationship for the circuit of Figure 4.




Figure 4. Unipolar Binary Operation

TRIM RESISTOR	J/A/S	K/B/T	L/C/U	GL/GC/GU
R1	500Ω	200Ω	100Ω	20Ω
R2	150Ω	68Ω	33Ω	6.8Ω

Table 1. Recommended Trim Resistor Values vs. Grades for  $V_{DD} = +5V$ 

Binary Number in DAC Register			Analog Output
1111	1111	1111	$-V_{IN} \left\{ \frac{4095}{4096} \right\}$
1000	0000	0000	$-V_{IN} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{IN}$
0000	0000	0001	$-V_{IN} \left\{ \frac{1}{4096} \right\}$
0000	0000	0000	0 Volts

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code and inverter  $U_1$  on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive -OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01% and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 and R4 and R3 causes full scale error.




Figure 5. Bipolar Operation (2's Complement Code)

1	Data Inpu	ıt	Analog Output
0111	1111	1111	$+V_{IN} \cdot \left\{ \frac{2047}{2048} \right\}$
0000	0000	0001	$+V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
0000	0000	0000	0 Volts
1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
1000	0000	0000	$-V_{IN} \cdot \left\{ \frac{2048}{2048} \right\}$

Table III. 2's Complement Code Table for Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error.




Figure 6. 12-Bit Plus Sign Magnitude D/A Converter

Sign Bit	Binary Numbers in DAC Register			Analog Output
0	1111	1111	1111	$+V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$
0	0000	0000	0000	0 Volts
1	0000	0000	0000	0 Volts
1	1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$

Note: Sign bit of "0" connects R3 to GND.

Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

### APPLICATION HINTS

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn causes a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which depends on  $V_{\rm OS}$  where  $V_{\rm OS}$  is the amplifier input offset voltage. To maintain monotonic operation it is recommended that  $V_{\rm OS}$  be no greater than (25  $\times$  10 $^{-6}$ ) (V<sub>REF</sub>) over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50 $\mu$ V) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545 AGND and DGND pins (1N914 or equivalent).

Digital Glitches: When  $\overline{WR}$  and  $\overline{CS}$  are both low the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which  $\overline{WR}$  is low and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse  $\overline{WR}$  so that it only occurs when data is valid.

Another cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545 (Pins 1, 2, 19, 20) from the digital pins by a ground track run between pins 2 and 3 and between pins 18 and 19 of the AD7545. Note how the analog pins are at one end of the package and separated from the digital pins by V<sub>DD</sub> and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7545, particularly in circuits with high cur-

### AD7545

rents and fast rise and fall times. This type of crosstalk is minimized by using  $V_{\rm DD}$  = +5 volts. However, great care should be taken to ensure that the +5V used to power the AD7545 is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630–10–6/81.

### SINGLE SUPPLY OPERATION

The ladder termination resistor of the AD7545 (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT 1 and AGND may be biased at any voltage between DGND and V<sub>DD</sub>. OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545 is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices.)

Figure 7 shows the AD7545 connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the  $V_{REF}$  pin and has a constant output impedance equal to R.  $R_{FB}$  is not used in this circuit.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions.

To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a  $V_{DD}$  of 15 volts. If  $V_{DD}$  is reduced from 15V or the differential voltage between OUT1 and AGND is increased to more than 2.5V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and  $V_{DD}$ . If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing  $V_{DD}$  by the amount of the offset.




Figure 8. Differential Nonlinearity vs. V<sub>DD</sub> for Figure 7 Circuit, Reference Voltage = 2.5 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C and U Grades.




Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit. V<sub>DD</sub> = 15 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C, and U Grades.

The circuits of Figures 4, 5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between  $V_{\rm DD}$  and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2V to +8V about a "pseudo-analog ground" of 5V. This voltage range would allow operation from a single  $V_{\rm DD}$  of +10V to +15V. The AD584 pin-programmable reference fixes AGND at +5V.  $V_{\rm IN}$  is set at +2V by means of the series resistors R1 and R2. There is no need to buffer the  $V_{\rm REF}$  input to the AD7545 with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the D/A reference input resistance is typically -300ppm/°C, applications which experience wide temperature variations may require a buffer amplifier to generate

the +2.0V at the AD7545  $V_{REF}$  pin. Other output voltage ranges can be obtained by changing R4 to shift the zero point and (R1 + R2) to change the slope, or gain of the D/A transfer function.  $V_{DD}$  must be kept at least 5V above OUT1 to ensure that linearity is preserved.




Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

### MICROPROCESSOR INTERFACING OF THE AD7545

The AD7545 can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  control signals.

A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.




Figure 11. 8-Bit Processor to AD7545 Interface

Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16-bit wide address bus such as 6800, 8080, Z80. This technique uses the 12 lower address lines of the processor address bus to supply data to the DAC, thus each AD7545 connected in this way uses 4k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4k block at which the DAC resides.




Figure 12. Connecting the AD7545 to 8-Bit Processors via the Address Bus

### SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

Application Guide to CMOS Multiplying D/A converters available from Analog Devices, Publication Number G479.

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACS — Application Note, Publication Number E630—10—6/81 available from Analog Devices.



# 12-Bit Buffered Multiplying CMOS D/A Converters

# PM-7545/PM-7645

### **FEATURES**

- Preadjusted Full Scale ...... ±1 LSB Maximum Gain Error
- Small 20-Pin 0.3" Wide DIP
- PM-7545 TTL Compatible for V<sub>DD</sub> = 5V
- PM-7645 TTL and 5V CMOS Compatible for V<sub>DD</sub> = 15V
- High ESD Resistance
- · Available in Die Form

### ORDERING INFORMATION †

	PACKAGE: 20-PIN				
MAXIMUM GAIN ERROR T <sub>A</sub> = +25°C	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C		
±1 LSB	PM7545AR	PM7545ER	PM7545GP		
±3 LSB	PM7545BR	PM7545FR	_		
±3 LSB	PM7545BRC/883	PM7545FP	_		
±3 LSB	-	PM7545FPC	-		
±3 LSB	-	PM7545FS	_		
±1 LSB	PM7645AR	PM7645ER	PM7645GP		
±3 LSB	PM7645BR	PM7645FR	_		
±3 LSB	-	PM7645FP	_		
±3 LSB	-	PM7645FPC	_		
±3 LSB	-	PM7645FS	_		

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### **CROSS REFERENCE**


PMI	ADI	TEMPERATURE RANGE
PM7545AR	AD7545GUD	
PM7545BR	AD7545UD	
PM7545BR	AD754TD	MILITARY
PM7545BR	AD7545SD	
PM7545ER	AD7545GCQ	
PM7545FR	AD7545CQ	
PM7545FR	AD7545BQ	INDUSTRIAL
PM7545FR	AD7545AQ	
PM7545GP	AD7545GLN	
PM7545FP	AD7545LN	
PM7545FP	AD7545KN	COMMERCIAL
PM7545FP	AD7545JN	
PM7545FPC	AD7545KP	

### **GENERAL DESCRIPTION**


The PM-7545/PM-7645 are 12-bit CMOS multiplying DACs with internal data latches. Digital data is input in a 12-bit wide data format, while  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  control inputs are active low. During this time the latches are transparent allowing digital inputs direct connection to the DAC. When  $\overline{\text{WR}}$  is returned to logic high, the current data word in the latch is saved.

The PM-7545 operates from 5 to 15 volt power supplies, offering TTL logic compatibility at  $V_{DD}$  of 5V and CMOS logic compatibility at  $V_{DD}$  of 15V. The PM-7645 is specified for operation at  $V_{DD}$  of 15V, offering TTL logic input compatibility.

### PIN CONNECTIONS



### **FUNCTIONAL DIAGRAM**



ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = +25°C, unless otherwise noted.)
V <sub>DD</sub> to DGND
V <sub>DD</sub> to DGND         -0.3, +17V           Digital Input Voltage to DGND         -0.3, V <sub>DD</sub> AGND to DGND         -0.3, V <sub>DD</sub>
AGND to DGND
$\begin{array}{c} V_{RFB}, V_{REF} \text{ to DGND} & \pm 25 \breve{V} \\ V_{PIN}, to DGND & -0.3, V_{DD} \end{array}$
V <sub>PIN 1</sub> to DGND
Operating Temperature Range
Military (AR, BR) Grades55°C to +125°C
Industrial (ER, FR, FP, FPC, FS) Grades40°C to +85°C
Commercial (GP) Grade 0°C to +70°C
Junction Temperature +150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 60 sec) +300°C

PACKAGE TYPE	Θ <sub>jA</sub> (Note 1)	⊖ <sub>jc</sub>	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Contact LCC (RC, TC)	88	33	°C/W
20-Pin SOL (S)	88	25	°C/W
20-Contact PLCC (PC)	73	33	°C/W

### NOTE:

1. Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for SOL and PLCC packages.

### CAUTIO

- Stresses above those listed under "Absolute Maximum Ratings" may cause
  permanent damage to the device. This is a stress rating only and functional
  operation at or above this specification is not implied. Exposure to above
  maximum rating conditions for extended periods may affect device reliability.
- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>——</sub>.
- minal except V<sub>REF</sub>.

  3. The digital inputs are zener protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. Use proper antistatic handling procedures.
- 4. Remove power before inserting or removing units from their sockets.

**ELECTRICAL CHARACTERISTICS** at  $V_{\rm DD}$  = +5V,  $V_{\rm REF}$  = +10V,  $V_{\rm OUT}$  = 0V, AGND = DGND = 0V;  $T_{\rm A}$  = -55°C to +125°C apply for PM-7545AR/BR;  $T_{\rm A}$  = -40°C to +85°C apply for PM-7545ER/FP/FPC/FS;  $T_{\rm A}$  = 0°C to +70°C apply for PM-7545GP, unless otherwise noted. 15V operating characteristics are shown on the following pages.

		PM-7545A/E/G				PI	<i>I</i> I-7545B	/F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
STATIC ACCURACY									
Resolution	N		12		_	12	_	_	Bits
Relative Accuracy	INL	T <sub>A</sub> = Full Temp. Range	_	_	±1/2	_	-	±1/2	LSB
Differential Nonlinearity	DNL	T <sub>A</sub> = Full Temp. Range (Note 1)			±1			±1	LSB
Gain Error (Notes 2, 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	±1 ±2			±3 ±4	LSB
Gain Temperature Coefficient ΔGain/ΔTemperature	TCG <sub>FS</sub>	(Note 4)	_	±2	±5	<u> </u>	±2	±5	ppm/°C
DC Supply Rejection ΔGain/ΔV <sub>DD</sub>	PSS	$T_A = +25$ °C $T_A = \text{Full Temp. Range} (\Delta V_{DD} = \pm 5\%)$	_	_	0.002 0.004			0.002 0.004	%/%
Output Leakage Current at OUT		$T_A = +25$ °C, $\overline{WR} = \overline{CS} = 0V$ , All Digital Inputs = 0V			10	-	_	10	nA
	<sup>I</sup> LKG	T <sub>A</sub> = Full Temp. Range A/B Versions E/F/G/H Versions	_	_	200 50	<u>-</u>	_	200 50	IIA
DYNAMIC PERFORMAN	CE								
Propagation Delay (Notes 4, 5, 6, 7)	t <sub>pD</sub>	$T_A = +25$ °C (OUT Load = 100 $\Omega$ , $C_{EXT} = 13$ pF)	_	_	300	_		300	ns
Current Settling Time	t <sub>s</sub>	T <sub>A</sub> = Full Temp. Range (To 1/2 LSB) (Note 4) I <sub>OUT</sub> Load = 100Ω		_	1	_	-	1	μs
Digital Charge Injection	Q	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range V <sub>REF</sub> = AGND (Note 4)			300 400			300 400	nVs
AC Feedthrough at I <sub>OUT</sub>	FT	$T_A$ = Full Temp. Range $V_{REF}$ = $\pm$ 10V, f = 10kHz All Digital Inputs = 0V	_	5	_		5	_	mV <sub>p-p</sub>

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V,  $V_{REF}$  = +10V,  $V_{OUT}$  = 0V, AGND = DGND = 0V;  $T_A$  = -55°C to +125°C apply for PM-7545AR/BR;  $T_A$  = -40°C to +85°C apply for PM-7545ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7545GP, unless otherwise noted. 15V operating characteristics are shown on the following pages. *Continued* 

MBOL	CONDITIONS	MIN					/F	
		IVITIA	TYP	MAX	MIN	TYP	MAX	UNITS
REF	T <sub>A</sub> = Full Temp. Range Input Resistance	7	11	15	7	11	15	kΩ
DUT	$T_A = Full Temp. Range$ DB0-DB11 = 0V, $\overline{WR} = \overline{CS} = 0V$ DB0-DB11 = $V_{DD}$ , $\overline{WR} = \overline{CS} = 0V$	_	_	70 150	_		70 150	pF
NH NL	T <sub>A</sub> = Full Temp. Range	2.4	_	0.8	2.4 —	_	0.8	V
ı	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	1 10	_	_	1 10	μΑ
N	T <sub>A</sub> = Full Temp. Range V <sub>IN</sub> = 0 (Note 4)	_	_	8	_	_	8	pF
TICS	See Timing Diagram				_			
S	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	280 380	200 270	_	280 380	200 270	_	ns
Н	T <sub>A</sub> = Full Temp. Range	0		_	0	_	_	ns
R	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	250 380	175 270	_	250 380	175 270	_	ns
5	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	140 210	100 150	_	140 210	100 150	_	ns
4	T <sub>A</sub> = Full Temp. Range	10	_		10	_	_	ns
0	T <sub>A</sub> = Full Temp. Range (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )	_	_	2		_	2	mA
)	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range (All Digital Inputs 0V or V <sub>DD</sub> )	_	2 5	100 100	_	2 5	100 100	μА
H R		T <sub>A</sub> = Full Temp. Range  T <sub>A</sub> = Full Temp. Range  T <sub>A</sub> = +25°C  T <sub>A</sub> = Full Temp. Range  T <sub>A</sub> = +25°C  T <sub>A</sub> = Full Temp. Range  T <sub>A</sub> = Full Temp. Range  T <sub>A</sub> = Full Temp. Range  T <sub>A</sub> = Full Temp. Range	T <sub>A</sub> = Full Temp. Range 0  T <sub>A</sub> = Full Temp. Range 0  T <sub>A</sub> = +25°C 250  T <sub>A</sub> = Full Temp. Range 380  T <sub>A</sub> = +25°C 140  T <sub>A</sub> = +25°C 140  T <sub>A</sub> = Full Temp. Range 210  T <sub>A</sub> = Full Temp. Range 10  T <sub>A</sub> = Full Temp. Range 10  T <sub>A</sub> = Full Temp. Range 10	TA = Full Temp. Range       380       270         TA = Full Temp. Range       0       —         TA = +25°C       250       175         TA = Full Temp. Range       380       270         TA = +25°C       140       100         TA = Full Temp. Range       210       150         TA = Full Temp. Range       10       —         TA = Full Temp. Range       —       —         (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )       —       —         TA = +25°C       —       2         TA = Full Temp. Range       —       2         TA = Full Temp. Range       —       2         TA = Full Temp. Range       —       2         TA = Full Temp. Range       —       2         TA = Full Temp. Range       —       2	TA = Full Temp. Range     380     270     —       TA = Full Temp. Range     0     —     —       TA = +25°C     250     175     —       TA = Full Temp. Range     380     270     —       TA = +25°C     140     100     —       TA = Full Temp. Range     210     150     —       TA = Full Temp. Range     10     —     —       (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )     —     2     2       TA = +25°C     —     2     100	TA = Full Temp. Range     380     270     —     380       TA = Full Temp. Range     0     —     —     0       TA = +25°C     250     175     —     250       TA = Full Temp. Range     380     270     —     380       TA = +25°C     140     100     —     140       TA = Full Temp. Range     210     150     —     210       TA = Full Temp. Range     10     —     —     10       TA = Full Temp. Range     —     —     2     —       (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )     —     —     2     —       TA = +25°C     —     2     100     —       TA = Full Temp. Range     —     5     100     —	TA = Full Temp. Range     380     270     —     380     270       TA = Full Temp. Range     0     —     —     0     —       TA = +25°C     250     175     —     250     175       TA = Full Temp. Range     380     270     —     380     270       TA = +25°C     140     100     —     140     100       TA = Full Temp. Range     210     150     —     210     150       TA = Full Temp. Range     10     —     —     2     —       (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )     —     —     2     —     —       TA = +25°C     —     2     100     —     2       TA = Full Temp. Range     —     5     100     —     5	TA = Full Temp. Range       380       270       —       380       270       —         TA = Full Temp. Range       0       —       —       0       —       —         TA = +25°C       250       175       —       250       175       —         TA = Full Temp. Range       380       270       —       380       270       —         TA = +25°C       140       100       —       140       100       —       140       100       —         TA = Full Temp. Range       210       150       —       210       150       —       —       2         TA = Full Temp. Range       —       —       2       —       —       2       100         TA = +25°C       —       2       100       —       2       100         TA = Full Temp. Range       —       5       100       —       5       100

### NOTES:

- 1. 12-bit monotonic over full temperature range.
- 2. Includes the effects of 5ppm max. gain T.C.
- Using internal R<sub>FB</sub>. DAC register loaded with 1111 1111 1111. Gain error is adjustable using the circuits of Figures 4 and 5.
- 4. GUARANTEED and NOT TESTED.
- 5. From digital input change to 90% of final analog output.

- 6. All digital inputs = 0V to V<sub>DD</sub>; or V<sub>DD</sub> to 0V.
- Logic inputs are MOS gates, typical input current (at +25°C) is less than 1nA.
- 8. Sample tested at +25°C to ensure compliance.
- 9. Chip select  $\overline{CS}$  must be coincident or present before and/or after write  $\overline{WR}$ ; that is,  $t_{CS} \ge t_{WR}, t_{CH} \ge 0$ .

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +15V,  $V_{REF}$  = +10V,  $V_{OUT}$  = 0V, AGND = DGND = 0V;  $T_A$  = -55°C to +125°C apply for PM-7545/PM-7645AR/BR;  $T_A$  = -40°C to +85°C apply for PM-7545/PM-7645ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7545/PM-7645GP, unless otherwise noted.

				PM-7545A/E/G PM-7645A/E/G			PM-7545B/F PM-7645B/F		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
STATIC ACCURACY									
Resolution	N		12	_	_	12	_	_	Bits
Relative Accuracy	INL	T <sub>A</sub> = Full Temp. Range	_		±1/2	_	_	±1/2	LSB
Differential Nonlinearity	DNL	T <sub>A</sub> = Full Temp. Range (Note 1)	_	-	±1	_	No.	±1	LSB
Gain Error (Notes 2, 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	±1 ±2	_	_	±3 ±4	LSB
Gain Temperature Coefficient ΔGain/ΔTemperature	TCG <sub>FS</sub>	(Note 4)		±2	±5	_	±2	±5	ppm/°C
DC Supply Rejection ΔGain/ΔV <sub>DD</sub>	PSS	$T_A = +25^{\circ}C$ $T_A = Full Temp. Range (\Delta V_{DD} = \pm 5\%)$	_		0.002 0.004	_	_	0.002 0.004	%/%
Output Leakage		$T_A = +25$ °C, $\overline{WR} = \overline{CS} = 0V$ , All Digital Inputs = $0V$	_		10	_		10	
Current at OUT	ILKG -	T <sub>A</sub> = Full Temp. Range A/B Versions E/F/G/H Versions	_		200 50	_	_	200 50	— nA
DYNAMIC PERFORMAN	CE								
Propagation Delay (Notes 4, 5, 6, 7)	t <sub>pD</sub>	$T_A = +25$ °C (OUT Load = 100 $\Omega$ , $C_{EXT} = 13$ pF)		_	250	_	_	250	ns
Current Settling Time	t <sub>s</sub>	$T_A$ = Full Temp. Range (To 1/2 LSB) (Note 4) $I_{OUT}$ Load = $100\Omega$	_		1	_	_	1	μs
Digital Charge Injection	Q	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range V <sub>REF</sub> = AGND (Note 4)	_	-	250 300	_	_	250 300	nVs
AC Feedthrough at I <sub>OUT</sub>	FT	$T_A =$ Full Temp. Range $V_{REF} = \pm 10V$ , $f = 10kHz$ All Digital Inputs = 0V	_	5		_	5	_	mV <sub>p-f</sub>
REFERENCE INPUT									
Input Resistance (Pin 19 to GND)	R <sub>REF</sub>	T <sub>A</sub> = Full Temp. Range Input Resistance	7	11	15	7	11	15	kΩ
ANALOG OUTPUTS									
Output Capacitance (Note 4) C <sub>OUT</sub>	C <sub>OUT</sub>	$T_A = Full Temp. Range$ DB0-DB11 = 0V, $\overline{WR} = \overline{CS} = 0V$ DB0-DB11 = $V_{DD}$ , $\overline{WR} = \overline{CS} = 0V$	- -	_	60 120	_	_	60 120	pF
DIGITAL INPUTS									
Input High Voltage Input Low Voltage	V <sub>INH</sub> V <sub>INL</sub>	T <sub>A</sub> = Full Temp. Range, PM-7545	13.5	_	_ 1.5	13.5	_	1.5	٧
Input High Voltage Input Low Voltage	V <sub>INH</sub> V <sub>INL</sub>	T <sub>A</sub> = Full Temp. Range, PM-7645	2.4	_	0.8	2.4	_	0.8	٧
Input Current	IIN	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	1 10		_	1 10	μΑ
Input Capacitance DB0—DB11, WR, CS	C <sub>IN</sub>	T <sub>A</sub> = Full Temp. Range V <sub>IN</sub> = 0 (Note 4)			8		_	8	pF

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +15V,  $V_{REF}$  = +10V,  $V_{OUT}$  = 0V, AGND = DGND = 0V;  $T_A$  = -55°C to +125°C apply for PM-7545/PM-7645AR/BR;  $T_A$  = -40°C to +85°C apply for PM-7545/PM-7645ER/FR/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7545/PM-7645GP, unless otherwise noted. *Continued* 


				-7545A/E -7645A/E			M-7545E M-7645E		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY									
	I <sub>DD</sub>	T <sub>A</sub> = Full Temp. Range (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )	_	_	2	_	_	2	mA
Supply Current	I <sub>DD</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range (All Digital Inputs 0V or V <sub>DD</sub> )	_	2 5	100 100		2 5	100 100	μΑ
SWITCHING CHARAC (Notes 4, 8, 9)	TERISTICS	See Timing Diagram	PM	I-7545 A/E	/G	PN	1-7545 B/F	:/H	
Chip Select to Write Setup Time	t <sub>CS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	180 200	120 150	_	180 200	120 150	_	ns
Chip Select to Write Hold Time	<sup>t</sup> cH	T <sub>A</sub> = Full Temp. Range	0	_		0	_	_	ns
Write Pulse Width	t <sub>wa</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	160 240	100 170	_	160 240	100 170	_	ns
Data Setup Time	t <sub>DS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	90 120	60 80	_	90 120	60 80	_	ns
Data Hold Time	t <sub>DH</sub>	T <sub>A</sub> = Full Temp. Range	10	_		10	_	_	ns
SWITCHING CHARAC (Notes 4, 8, 9)	TERISTICS	See Timing Diagram	PN	I-7645 A/E	/G	PN	1-7645 B/F	:/H	
Chip Select to Write Setup Time	t <sub>cs</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	150 210	_		150 210	_	_	ns
Chip Select to Write Hold Time	t <sub>CH</sub>	T <sub>A</sub> = Full Temp. Range	0	_	_	0	_	_	ns
Write Pulse Width	t <sub>wR</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	150 210	_	_	150 210	_	_	ns
Data Setup Time	t <sub>DS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	225 300	_	_	225 300	_	_	ns
Data Hold Time	t <sub>DH</sub>	T <sub>A</sub> = Full Temp. Range	10		_	10			ns

### NOTES:

- 1. 12-bit monotonic over full temperature range.
- 2. Includes the effects of 5ppm max. gain T.C.
- Using internal R<sub>FB</sub>. DAC register loaded with 1111 1111 1111. Gain error is adjustable using the circuits of Figures 4 and 5.
- 4. GUARANTEED and NOT TESTED.
- 5. From digital input change to 90% of final analog output.

- All digital inputs = 0V to V<sub>DD</sub>; or V<sub>DD</sub> to 0V.
- Logic inputs are MOS gates, typical input current (at +25°C) is less than 1nA.
- 8. Sample tested at +25°C to ensure compliance.
- Chip select CS must be coincident or present before and/or after write WR; that is, t<sub>CS</sub> ≥ t<sub>WR</sub>, t<sub>CH</sub> ≥ 0.

### **DICE CHARACTERISTICS**



DIE SIZE  $0.102 \times 0.100$  inch, 10,200 sq. mils (2.59  $\times$  2.54mm, 6.58 sq. mm)

1. OUT	11. DB4
2. AGND	12. DB3
3. DGND	13. DB2
4. DB11 (MSB)	14. DB1
5. DB10	15. DB0 (LSB)
6. DB9	16. CS
7. DB8	17. WR
8. DB7	18. V <sub>DD</sub>
9. DB6	19. V <sub>REF</sub>
10. DB5	20. Rep

### **WAFER TEST LIMITS** at $T_A = 25$ °C, $V_{DD} = +5$ or +15V, $V_{REF} = +10$ V, $V_{OUT} = 0$ V, AGND = DGND = 0V.

			PM-7545G/PM-7645G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Relative Accuracy	INL	Endpoint Linearity Error	±1/2	LSB MAX
Differential Nonlinearity	DNL		±1/2	LSB MAX
Gain Error	G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111 1111	±5	LSB MAX
Output Leakage	I <sub>LKG</sub>	DAC Latches Loaded with 0000 0000 0000 Pad 1	±10	nA MAX
Input Resistance	R <sub>REF</sub>	Pad 19	7/15	κΩ ΜΙΝ/κΩ ΜΑΧ
Digital Input High	V <sub>INH</sub>	$V_{DD} = 5V$ $V_{DD} = 15V$ PM-7545 only	2.4 13.5	V MIN
Digital Input Low	V <sub>INL</sub>	V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V PM-7545 only	0.8 1.5	V MAX
Digital Input High	V <sub>INH</sub>	V <sub>DD</sub> = 15V PM-7645 only	2.4	V MIN
Digital Input Low	V <sub>INL</sub>	V <sub>DD</sub> = 15V PM-7645 only	0.8	V MAX
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μΑ ΜΑΧ
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or V <sub>DD</sub>	2 0.1	mA MAX
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSS	$\Delta V_{DD} = \pm 5\%$	0.002	%/% MAX
(AGaiii, AVDD)				

### NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


**TYPICAL ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  or +15V, AGND = DGND = 0V,  $V_{REF} = +10V$ , OUT = 0V;  $T_A = 25^{\circ}C$ , unless otherwise noted. (Note 1)


			PM-7545G/PM-7645G	
PARAMETER	SYMBOL	CONDITIONS	TYPICAL	UNITS
Digital Input Capacitance	C <sub>IN</sub>		7	pF
	0	DAC Latches Loaded with 0000 0000 0000	50	
Output Capacitance	C <sub>OUT</sub>	DAC Latches Loaded with 1111 1111 1111	110	pF
1.6		V <sub>DD</sub> = 15V V <sub>DD</sub> = 5V PM-7545 only	140 230	ns


### NOTES:


- 1. These characteristics are for design guidance only and are not subject to test.
- 2. From digital input change to 90% of final analog output.
- 3. OUT load =  $100\Omega$ ,  $C_{EXT} = 13pF$ .
- 4.  $\overline{CS} = \overline{WR} = 0$ , DB0 to DB11 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.


### **TYPICAL PERFORMANCE CHARACTERISTICS**











### PARAMETER DEFINITIONS

### RELATIVE ACCURACY

Sometimes referred to as endpoint nonlinearity, and is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. Relative Accuracy is measured after the zero and full-scale points have been adjusted, and is normally expressed in LSB or as a percentage of full scale.

### DIFFERENTIAL NONLINEARITY

This is the difference between the measured change and the ideal change between any two adjacent codes. A differential nonlinearity of  $\pm 1$  LSB maximum over the full operating temperature range will ensure that a device is monotonic (the output will increase for an increase in digital code applied).

### **GAIN ERROR**

Gain or full scale error is the amount of output error between the ideal output and the actual output. The ideal output is  $V_{REF}$  minus 1 LSB. The gain error is adjustable to zero using external resistance.

### **OUTPUT CAPACITANCE**

The capacitance from OUT to AGND.


### PROPAGATION DELAY

This is measured from the digital input change to the analog output current reaching 90% of its final value.

### DIGITAL CHARGE INJECTION


This is a measure of the amount of charge injected to the analog output from the digital inputs, when the digital inputs change states. It is the area of the glitch and is specified in nVsec; it is measured with  $V_{\text{REF}}$  = AGND.

### **BURN-IN CIRCUIT**



### LOGIC INFORMATION

### WRITE CYCLE TIMING DIAGRAM



### D/A CONVERTER SECTION

FIGURE 1: Simplified D/A Circuit of PM-7545




Figure 1 shows a simplified circuit of the D/A Converter section and Figure 2 gives an approximate equivalent switch circuit. R is typically  $11k\Omega$ .


The binary-weighted currents are switched between OUT and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT terminal,  $C_{OUT}$ , is code dependent and varies from 70pF (all switches to AGND) to 150pF (all switches to OUT). One of the current switches is shown in Figure 2.

The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  is the R/2R ladder characteristics resistance and is equal to value "R"). Since the input resistance at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low-temperature-coefficient external  $R_{FB}$  is recommended to define scale factor.)

The internal feedback resistor ( $R_{FB}$ ) has a normally closed switch in series as shown in Figure 1. This switch improves performance over temperature and power supply rejection; however when the circuit is not powered up the switch assumes an open state.


FIGURE 2: N-Channel Current Steering Switch



### **DIGITAL SECTION**

Figure 3 shows the digital structure for one bit. The digital signals CONTROL and CONTROL are generated from CS and WR.

FIGURE 3: Digital Input Structure



The input buffers are simple CMOS inverters designed such that when the PM-7545 is operated with  $V_{DD}$  = 5V, the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels. When the digital input is in the region of 1.0 volts to 6.0 volts, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents, it is recommended that the digital input voltages be as close to the supply rails ( $V_{DD}$  and DGND) as is practically possible. The PM-7545 may be operated with any supply voltage in the range  $5 \leq V_{DD} \leq 15$  volts. With  $V_{DD}$  = +15V, the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V. The PM-7645 operates with  $V_{DD}$  = 15V only; the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels.

### **BASIC APPLICATIONS**

Figures 4 and 5 show simple unipolar and bipolar circuits using the PM-7545/PM-7645. Resistor R1 is used to trim for full scale. The following versions (PM-7545AR, PM-7545ER, PM-7545GP) have a guaranteed maximum gain error of  $\pm 1$  LSB at +25° C and  $V_{DD}$  = +5V, and in many applications the gain trim resistors are

not required. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. The circuits of Figures 4 and 5 have constant input impedance at the  $V_{\mbox{\scriptsize REF}}$  terminal.

The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to –V $_{\rm IN}$  (the inversion is introduced by the op amp); or  $V_{\rm IN}$  can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier).  $V_{\rm IN}$  can be any voltage in the range –20  $\leq$  V $_{\rm IN}$   $\leq$  +20 volts (provided the op amp can handle such voltages) since  $V_{\rm REF}$  is permitted to exceed  $V_{\rm DD}$ . Table 2 shows the code relationship for the circuit of Figure 4.

FIGURE 4: Unipolar Binary Operation




TABLE I: Recommended Trim Resistor Value vs. Grades

TRIM RESISTOR	CR	HP/FR/BR	GP/ER/AR
R1	200Ω	100Ω	20Ω
R2	68Ω	33Ω	6.8Ω

TABLE II: Unipolar Binary Code Table for Circuit of Figure 4

	RY NUME C REGIS		ANALOG OUTPUT
1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$
1000	0000	0000	$-V_{IN} \cdot \left\{ \frac{2048}{4096} \right\} = -1/2V_{IN}$
0000	0000	0001	$-V_{IN} \cdot \left\{ \frac{1}{4096} \right\}$
0000	0000	0000	0 Volts

Figure 5 and Table 3 illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code. The inverter  $U_1$  on the MSB line, converts 2's-complement input code to offset binary code. The inverter  $U_1$  may be omitted if the inversion is done in software.

R3, R4 and R5 must match within 0.01% and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

TABLE III: 2's Complement Code Table for Circuit of Figure 5

			TOTAL TOTAL CONTROL TO THE STATE OF
D	ATA INPI	JT	ANALOG OUTPUT
0111	1111	1111	$+V_{IN} \cdot \left\{ \frac{2047}{2048} \right\}$
0000	0000	0001	$+V_{IN}\cdot\left\{\frac{1}{2048}\right\}$
0000	0000	0000	0 Volts
1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
1000	0000	0000	$-V_{IN} \cdot \left\{ \frac{2048}{2048} \right\}$


### **APPLICATION HINTS**

Output Offset: CMOS D/A converters exhibit a code-dependent output resistance that causes a code-dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is 0.67  $V_{OS}$  where  $V_{OS}$  is the amplifier input-offset voltage. To maintain monotonic operation, it is recommended that  $V_{OS}$  be no greater than 10% of 1 LSB over the temperature range of operation.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the PM-7545/PM-7645. It is recommended that two diodes (1N914 or equivalent) be connected in inverse parallel between AGND and DGND pins in complex systems where AGND and DGND tie on the backplane.

**Digital Glitches:** When  $\overline{WR}$  and  $\overline{CS}$  are both low, the latches are transparent and the D/A converter inputs follow the data inputs. Some bus systems do not always have data valid for the whole period during which  $\overline{WR}$  is low. This will allow invalid data to briefly appear at the DAC inputs during the write cycle. This can cause unwanted glitches at the DAC output. Retiming the write pulse  $\overline{WR}$ , so that it only occurs when data is valid, will eliminate the problem.

FIGURE 5: Bipolar Operation (2's Complement Code)




# INTERFACING THE PM-7545/PM-7645 TO MICROPROCESSORS

The PM-7545 can be directly interfaced to either an 8 or 16-bit microprocessor via its 12-bit wide data latch using the  $\overline{CS}$  and  $\overline{WR}$  control signals.


An 8-bit processor interface configuration is shown in Figure 6. It uses two memory addresses, one for the lower 8-bits and one for the upper 4-bits of data into the DAC via the latch.

FIGURE 6: 8-Bit Processor to PM-7545/7645 Interface



Connection to an 8-bit processor with a full 16-bit wide address bus (such as the 6800, 8080, Z80) is shown in Figure 7. The 12 lower address lines are fed directly to the PM-7545; this allows the PM-7545 to use 4k bytes for its address location. The address field of the instruction is organized so that the lower 12-bits contain the DAC data. Data is written into the DAC using a single write instruction.

FIGURE 7: Connecting the PM-7545/7645 to an 8-Bit Microprocessor via the Address Bus





# CMOS 12-Bit Buffered Multiplying DAC


AD7545A

FEATURES Improved Version of AD7545 Fast Interface Timing All Grades 12-Bit Accurate Small 20-Pin 0.3" DIP Low Cost


### **GENERAL DESCRIPTION**

The AD7545A, a 12-bit CMOS multiplying DAC with internal data latches, is an improved version of the industry standard AD7545. This new design features a  $\overline{WR}$  pulse width of 100 ns which allows interfacing to a much wider range of fast 8-bit and 16-bit microprocessors. It is loaded by a single 12-bit-wide word under the control of the  $\overline{CS}$  and  $\overline{WR}$  inputs; tying these control inputs low makes the input latches transparent allowing unbuffered operation of the DAC.

### FUNCTIONAL BLOCK DIAGRAM



### **PIN CONFIGURATIONS**



# AD7545A — SPECIFICATIONS ( $V_{REF} = \pm 10V$ , $V_{OUT1} = 0V$ , AGND = DGND unless otherwise specified)

,		V	<sub>DD</sub> = +5V	'	$V_{DD} = +15V$		
Paramatan	*****		Limits		Limits	Units	T-10-10-10-10-10-10-10-10-10-10-10-10-10-
Parameter	Version	1 <sub>A</sub> = +	25°C I <sub>min</sub> -I <sub>max</sub>	T <sub>A</sub> = ·	+25°C T <sub>min</sub> -T <sub>max</sub>	Units	Test Conditions/Comments
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	
Relative Accuracy	K, B, T	±1/2	$\pm 1/2$	±1/2	$\pm 1/2$	LSB max	
	L, C, U	±1/2	$\pm 1/2$	±1/2	$\pm 1/2$	LSB max	Endpoint Measurement
Differential Nonlinearity	All	±1	±1	±1	±1	LSB max	All Grades Guaranteed 12-Bit
				ł			Monotonic Over Temperature
Gain Error	K, B, T	±3	±4	±3	±4	LSB max	Measured Using Internal R <sub>FB</sub> .
	L, C, U	±1	±2	±1	±2	LSB max	DAC Register Loaded with All 1s.
Gain Temperature Coefficient <sup>2</sup>	All	±5	±5	±5	±5	ppm/°C max	
$\Delta Gain/\Delta Temperature$	All	±2	±2	±2	±2	ppm/°C typ	
DC Supply Rejection <sup>2</sup>		_					
$\Delta Gain/\Delta V_{DD}$	Ali	0.002	0.004	0.002	0.004	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Leakage Current at OUT1	K, L	10	50	10	50	nA max	$DB0-DB11 = 0V; \overline{WR}, \overline{CS} = 0V$
Output Deakage Garrent at GOT1	B, C	10	50	10	50	nA max	DD0 DD11
	T, U	10	200	10	200	nA max	
	1,0	10		10	200	III IIIax	
DYNAMIC PERFORMANCE				ļ			
Current Settling Time <sup>2</sup>	All	1	1	1	1	μs max	To $1/2$ LSB. OUT1 Load = $100\Omega$ ,
							$C_{EXT} = 13pF$ . DAC output measured
				1		1	from falling edge of $\overline{WR}$ . $\overline{CS} = 0V$ .
Propagation Delay <sup>2</sup> (from Digital)				1			
Input Change to 90%	ŀ					Į.	
of Final Analog Output)	All	200	-	150		ns max	OUT1 Load= $100\Omega$ , $C_{EXT} = 13pF^3$
Digital-to-Analog Glitch Inpulse <sup>2</sup>	All	5		5	-	nV sec typ	$V_{REF} = AGND. OUT1 Load = 100\Omega,$
Digital-10-Maiog Officer Inpuise	****		_		-	nv see typ	$C_{\text{EXT}} = 13 \text{pF. DAC Register}$
						l	Alternately Loaded with All 0s and All 1s
AC Feedthrough <sup>2, 4</sup>	1						Alternately Loaded with All 08 and All 18
		5		-	,		1017 10177 0
At OUT1	All	)	5	5	5	mV p-p typ	$V_{REF} = \pm 10V$ , 10kHz Sinewave
REFERENCE INPUT							
Input Resistance	All	10	10	10	10	kΩ min	Input Resistance $TC = -300ppm/^{\circ}C$ typ
(Pin 19 to GND)		20	20	20	20	kΩ max	Typical Input Resistance = $15k\Omega$
ANALOG OUTPUTS				1		ļ	
Output Capacitance <sup>2</sup>							
$C_{OUT_1}$	All	70	70	70	70	pF max	$DB0-DB11 = 0V, \overline{WR}, \overline{CS} = 0V$
C <sub>OUT1</sub>	All	150	150	150	150	pF max	$DB0-DB11 = V_{DD}, \overline{WR}, \overline{CS} = 0V$
DIGITAL INPUTS					** :		
Input High Voltage	į					Į.	
V <sub>IH</sub>	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage	7311	2.7	2.7	13.5	13.3	V 111111	
	All	0.8	0.8	1.5	1.5	V max	
V <sub>IL</sub>	All	0.8	0.8	1.5	1.5	V max	
Input Current <sup>5</sup>			. 10		. 10		77 0 77
I <sub>IN</sub>	All	±1	±10	±1	±10	μA max	$V_{IN} = 0 \text{ or } V_{DD}$
Input Capacitance <sup>2</sup>	l					_	
DB0–DB11, $\overline{WR}$ , $\overline{CS}$	All	8	8	8	8	pF max	
SWITCHING CHARACTERISTICS <sup>2</sup>							
Chip Select to Write Setup Time	K, B, L, C	100	130	75	85	ns min	See Timing Diagram
t <sub>Cs</sub>	T, U	100	170	75	95	ns min	
Chip Select to Write Hold Time	1,, 0	1.00	170	1,,	,,,		
•	All	0	0	0	0	ns min	
t <sub>СН</sub> Write Pulse Width	K, B, L, C	100	130	75	85	ns min	0
	T, U	100	170	75	95	ns min	$t_{CS} \ge t_{WR}, t_{CH} \ge 0$
t <sub>WR</sub>	1,0	100	1/0	1'3	7.0	no mm	
Data Setup Time	A11	100	150	60	90		
t <sub>DS</sub>	All	100	150	Ιου	80	ns min	
Data Hold Time	l	_	_	_	_	1 .	
$t_{DH}$	All	5	5	5	5	ns min	
POWER SUPPLY						1	
V <sub>DD</sub>	All	5	5	15	15	lv	±5% for Specified Performance
I <sub>DD</sub>	All	2	2	2	2	mA max	All Digital Inputs V <sub>II</sub> , or V <sub>IH</sub>
	14411					I .	
*DD		100	100	1100			
*DD		100	100 10	100	100 10	μA max μA typ	All Digital Inputs 0V or V <sub>DD</sub> All Digital Inputs 0V or V <sub>DD</sub>

NOTES

Temperature Ranges as follows: K, L Versions = 0 to +70°C; B, C Versions = -25°C to +85°C; T, U Versions = -55°C to +125°C.


<sup>&</sup>lt;sup>2</sup>Sample tested to ensure compliance.

 $<sup>^{5}</sup>$ BB0-DB11 = 0V to  $^{7}$ D<sub>D</sub> or  $^{7}$ D<sub>D</sub> to 0V.  $^{4}$ Feedthrough can be further reduced by connecting the metal lid on the ceramic package to DGND.

<sup>&</sup>lt;sup>5</sup>Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA.

Specifications subject to change without notice.

### WRITE CYCLE TIMING DIAGRAM



### MODE SELECTION

WRITE MODE:

HOLD MODE:

 $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  low, DAC responds to data bus (DB0-DB11) inputs.

Either CS or WR high, data bus (DB0-DB11) is locked out; DAC holds last data present when WR or CS assumed high state.

NOTES: V<sub>DD</sub> = +5V; t<sub>r</sub> = t<sub>f</sub> = 20ns

V<sub>DD</sub> = +15V; t<sub>r</sub> = t<sub>f</sub> = 40ns

All input signal rise and fall times measured from 10% to 90% of V<sub>DD</sub>.

Timing measurement reference level is V<sub>H</sub> + V<sub>IL</sub>

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

$V_{DD}$ to DGND0.3V, +17	V
Digital Input Voltage to DGND $-0.3V$ , $V_{DD} + 0.3$	V
$V_{RFB}$ , $V_{REF}$ to DGND	įV
$V_{PIN1}$ to DGND0.3V, $V_{DD}$ +0.3	βV
AGND to DGND $-0.3V$ , $V_{DD} + 0.3$	V
Power Dissipation (Any Package) to 75°C 450m <sup>1</sup>	W
Derates above 75°C by	'n

Operating Temperature

Commercial (KN, LN, KP, LP) Grades 0 to +7	70°C
Industrial (BQ, CQ, BE, CE) Grades25°C to +8	35°C
Extended (TQ, UQ, TE, UE) Grades55°C to +12	25°C
Storage Temperature $\dots \dots -65^{\circ}$ C to $+15^{\circ}$ C	50°C
Lead Temperature (Soldering, 10sec) + 30	)0°С

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### CIRCUIT INFORMATION - D/A CONVERTER SECTION

Figure 1 shows a simplified circuit of the D/A converter section of the AD7545A, and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically  $15k\Omega$ .

The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. Simplified D/A Circuit of AD7545A

The capacitance at the OUT1 bus line, C<sub>OUT1</sub>, is code dependent and varies from 70pF (all switches to AGND) to 150pF (all switches to OUT1).

One of the current switches is shown in Figure 2. The input resistance at  $V_{REF}$  (Figure 1) is always equal to R. Since  $R_{IN}$  at the  $V_{REF}$  pin is constant, the reference terminal can be driven

by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{\rm FB}$  is recommended to define scale factor.)




Figure 2. N-Channel Current Steering Switch

### **CIRCUIT INFORMATION – DIGITAL SECTION**

Figure 3 shows the digital structure for one bit.

The digital signals CONTROL and  $\overline{\text{CONTROL}}$  are generated from  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$ .




Figure 3. Digital Input Structure

### AD7545A

The input buffers are simple CMOS inverters designed such that when the AD7545A is operated with  $V_{\rm DD}=5V$ , the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels. When  $V_{\rm IN}$  is in the region of 2.0 volts to 3.5 volts, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( $V_{\rm DD}$  and DGND) as is practically possible.

The AD7545A may be operated with any supply voltage in the range  $5 \le V_{DD} \le 15$  volts. With  $V_{DD} = +15V$  the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.

### BASIC APPLICATIONS

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545A. Resistor R1 is used to trim for full scale. The L, C, U grades have a guaranteed maximum gain error of  $\pm$  1LSB at  $\pm$  25°C, and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high-speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the  $V_{REF}$  terminal.

The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to  $-V_{IN}$  (note the inversion introduced by the op amp) or  $V_{IN}$  can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier).  $V_{IN}$  can be any voltage in the range  $-20 \le V_{IN} \le +20$  volts (provided the op amp can handle such voltages) since  $V_{REF}$  is permitted to exceed  $V_{DD}$ . Table II shows the code relationship for the circuit of Figure 4.




Figure 4. Unipolar Binary Operation

TRIM RESISTOR	K,B,T	L,C,U
R1	50Ω	20Ω
R2	27Ω	6.8Ω

Table I. Recommended Trim Resistor Values vs. Grades

	ry Numb AC Regis		Analog Output
1111	1111	1111	$-V_{IN} \left\{ \frac{4095}{4096} \right\}$
1000	0000	0000	$-V_{IN} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{IN}$
0000	0000	0001	$-V_{IN}$ $\left\{\frac{1}{4096}\right\}$
0000	0000	0000	0 Volts

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter  $U_1$  on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive — OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01%, and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full-scale error. Mismatch of R5 to R4 and R3 causes full-scale error.




Figure 5. Bipolar Operation (2's Complement Code)

1	Data Inpu	t	Analog Output
0111	1111	1111	$+V_{IN} \cdot \left\{ \frac{2047}{2048} \right\}$
0000	0000	0001	$+V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
0000	0000	0000	0 Volts
1111	1111	1111	$-v_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
1000	0000	0000	$-V_{IN}$ . $\left\{\frac{2048}{2048}\right\}$

Table III. 2's Complement Code Table for Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter. Mismatch between R4 and R5 introduces a gain error. Refer to Reference 1 (supplemental application material) for additional information on these circuits.




Figure 6. 12-Bit Plus Sign Magnitude D/A Converter

Sign Bit		ary Num AC Regi	Analog Output	
0	1111	1111	1111	$+V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$
0	0000	0000	0000	0 Volts
1	0000	0000	0000	0 Volts
1	1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$

Note: Sign bit of "0" connects R3 to GND.

Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

### APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4, 5 and 6 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on VOS, where VOS is the amplifier input offset voltage. To maintain specified accuracy with V<sub>REF</sub> at 10V, it is recommended that V<sub>OS</sub> be no greater than 0.25 mV, or  $(25 \times 10^{-6})$  ( $V_{REF}$ ), over the temperature range of operation. Suitable op amps are AD517 and AD711. The AD517 is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (150µV max for lowest grade) and in most applications will not require an offset trim. The AD711 has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD711 may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545A. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545A AGND and DGND pins (1N914 or equivalent).

Invalid Data: When  $\overline{WR}$  and  $\overline{CS}$  are both low, the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which  $\overline{WR}$  is low, and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted signals or glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse  $\overline{WR}$  so that it only occurs when data is valid.

Digital Glitches: Digital glitches result due to capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545A (Pins 1, 2, 19, 20) from the digital pins by a ground track run between Pins 2 and 3 and between Pins 18 and 19 of the AD7545A.

Note how the analog pins are at one end (DIP) or side (LCC and PLCC) of the package and separated from the digital pins by  $V_{\rm DD}$  and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the ditigal-to-analog sections of the AD7545A, particularly in circuits with high currents and fast rise and fall times. This type of crosstalk is minimized by using  $V_{\rm DD} = +5$  volts. However, great care should be taken to ensure that the +5V used to power the AD7545A is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545A has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 (such as in Figure 4) are used to adjust full-scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient to CMOS Multiplying DACs", Publication Number E630c-5-3/86.

### SINGLE SUPPLY OPERATION

The ladder termination resistor of the AD7545A (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT1 and AGND may be biased at any voltage between DGND and  $V_{\rm DD}.$  OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545A is, however, protected from the SCR latchup phenomenon prevalent in many CMOS devices.)

Figure 7 shows the AD7545A connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the  $V_{\rm REF}$  pin and has a constant output impedance equal to R.  $R_{\rm FB}$  is not used in this circuit and should be tied to OUT1 to minimize stray capacitance effects.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions. To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a  $V_{\rm DD}$  of 15 volts. If  $V_{\rm DD}$  is reduced from 15V or the differential voltage between

### AD7545A

OUT1 and AGND is increased to more than 2.5V, the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and  $V_{\rm DD}$ . If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing  $V_{\rm DD}$  by the amount of the offset.




Figure 8. Differential Nonlinearity vs.  $V_{DD}$  for Figure 7 Circuit. Reference Voltage = 2.5 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for all Grades.




Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit.  $V_{DD}$ = 15 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for all Grades.

The circuits of Figures 4, 5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between  $V_{\rm DD}$  and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2V to +8V about a "pseudo-analog ground" of 5V. This voltage range would allow operation from a single  $V_{\rm DD}$  of +10V to +15V. The AD584 pin-programmable reference fixes AGND at +5V.  $V_{\rm IN}$  is set at +2V by means of the series resistors R1 and R2.

There is no need to buffer the  $V_{REF}$  input to the AD7545A with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the D/A reference input resistance is typically  $-300 \mathrm{ppm}/^{\circ}\mathrm{C}$ , applications which experience wide temperature variations may require a buffer amplifier to generate the  $+2.0\mathrm{V}$  at the AD7545A  $V_{REF}$  pin. Other output voltage ranges can be obtained by changing R4 to shift the zero point and (R1 + R2) to change the slope, or gain of the D/A transfer function.  $V_{DD}$  must be kept at least 5V above OUT1 to ensure that linearity is preserved.




Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

### MICROPROCESSOR INTERFACING OF THE AD7545A

The AD7545A can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  control signals.

A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.




Figure 11. 8-Bit Processor to AD7545 Interface

Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16-bit wide address bus such as 6800, 8080, Z80. This technique uses the 12 lower address lines of the processor address bus to supply data to the DAC, thus each AD7545A connected in this way uses 4k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4k block at which the DAC resides.




Figure 12. Connecting the AD7545A to 8-Bit Processors via the Address Bus

### SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

### Reference 1

CMOS DAC Application Guide available from Analog Devices, Publication Number G872a-15-4/86.

### Reference 2

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs – Application Note, Publication Number E630c-5-3/86.

### Reference 3

Analog-Digital Conversion Handbook (Third Edition) available from Prentice-Hall.

### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy T <sub>min</sub> -T <sub>max</sub>	Gain Error T <sub>min</sub> - T <sub>max</sub>	Package Option <sup>3</sup>
AD7545AKN	0°C to +70°C	±1/2	±4	N-20
AD7545ALN	0°C to +70°C	±1/2	±2	N-20
AD7545AKP	0°C to +70°C	±1/2	±4	P-20A
AD7545ALP	0°C to +70°C	±1/2	±2	P-20A
AD7545ABQ	-25°C to +85°C	±1/2	±4	Q-20
AD7545ACQ	-25°C to +85°C	±1/2	±2	Q-20
AD7545ABE	−25°C to +85°C	±1/2	±4	E-20A
AD7545ACE	−25°C to +85°C	±1/2	±2	E-20A
AD7545ATQ	-55°C to +125°C	±1/2	±4	Q-20
AD7545AUQ	-55°C to +125°C	±1/2	±2	Q-20
AD7545ATE	-55°C to +125°C	±1/2	±4	E-20A
AD7545AUE	-55°C to +125°C	±1/2	±2	E-20A

### NOTES

- <sup>1</sup>Analog Devices reserves the right to ship ceramic packages in lieu of cerdip packages.
- <sup>2</sup>To order MIL-STD-883C, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheet.
- <sup>3</sup>D = Ceramic DIP, E = Leadless Ceramic Chip Carrier (LCCC);
- N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip. For outline information see Package Information section.



# LC<sup>2</sup>MOS Parallel Loading Dual 12-Bit DAC

AD7547

### **FEATURES**

Two 12-Bit DACs in One Package
DAC Ladder Resistance Matching: 0.5%
Space Saving Skinny DIP and Surface
Mount Packages
4-Quadrant Multiplication
Low Gain Error (1LSB max Over Temperature)
Fast Interface Timing

APPLICATIONS
Automatic Test Equipment
Programmable Filters
Audio Applications
Synchro Applications
Process Control


### **GENERAL DESCRIPTION**

The AD7547 contains two 12-bit current output DACs on one monolithic chip. Also on-chip are the level shifters, data registers and control logic for easy microprocessor interfacing. There are 12 data inputs.  $\overline{\text{CSA}}$ ,  $\overline{\text{CSB}}$ ,  $\overline{\text{WR}}$  control DAC selection and loading. Data is latched into the DAC registers on the rising edge of  $\overline{\text{WR}}$ . The device is speed compatible with most microprocessors and accepts TTL, 74HC and 5V CMOS logic level inputs.

The D/A converters provide 4-quadrant multiplication capabilities with separate reference inputs and feedback resistors. Monolithic construction ensures that thermal and gain error tracking is excellent. 12-bit monotonicity is guaranteed for both DACs over the full temperature range.

The AD7547 is manufactured using the Linear Compatible CMOS (LC<sup>2</sup>MOS) process. This allows fast digital logic and precision linear circuitry to be fabricated on the same die.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

- DAC to DAC Matching Since both DACs are fabricated on the same chip, precise matching and tracking is inherent. Many applications which are not practical using two discrete DACs are now possible. Typical matching: 0.5%.
- Small Package Size
   The AD7547 is available in 0.3" wide 24-pin DIPs and SOICs and in 28-terminal surface mount packages.
- 3. Wide Power Supply Tolerance The device operates on a +12V to +15V  $V_{\rm DD}$ , with  $\pm\,10\%$  tolerance on this nominal figure. All specifications are guaranteed over this range.

# $\begin{array}{l} \textbf{AD7547} - \textbf{SPECIFICATIONS}^1 \ \, \stackrel{(V_{DD}\ =\ +12V\ to\ +15V,\ \pm10\%,\ V_{REFA}\ =\ V_{REFB}\ =\ 10V;\ I_{OUTA}\ =\ I_{OUTB}\ =\ AGND \\ =\ 0V.\ All\ specifications\ T_{min}\ to\ T_{max}\ unless\ otherwise\ specified.) \end{array}$

Parameter	J, A Versions	K, B Versions	L, C Versions	S Version	TVersion	UVersion	Units	Test Conditions/Comments
ACCURACY	TOTOLO	T CKGIOIIS	10101010	0 70101011	1 7 7 6 1 6 1 6 1	10 10101011	1	
Resolution	12	12	12	12	12	12	Bits	· · · · · · · · · · · · · · · · · · ·
Relative Accuracy	±1	± 1/2	± 1/2	1 ± 1	± 1/2	± 1/2	LSB max	(
Differential Nonlinearity	±1	±1/2 ±1	±1/2	±1	±1/2	±1/2	LSB max	All grades guaranteed
Differential Nominearity	1 = 1	1 = 1	1 = 1	1 = 1	) <del>- 1</del>	] = 1	Lobinax	monotonic over temperature.
Gain Error	±6	±3	±1	±6	±3	±2	LSB max	Measured using Rena, Rena.
Gain Error	= 0	Ξ3	= 1	Ξ0	1 = 3	= 2	LSD max	Both DAC registers loaded
	l			4			1	with all 1's.
Gain Temperature Coefficient <sup>2</sup> ;	1	l	ĺ	Į.	Į.		1	with all 1 s.
ΔGain/ΔTemperature	1 ± 5	±5	±5	±5	±5	±5	ppm/°C max	Typical value is 1ppm/°C
Output Leakage Current	1 - 7	1 - 7	1 - 7		1 -7		ppin Cinax	Typical value is Tppill C
I <sub>OUTA</sub> (Pin 2)	1	ì	Ì	i			l	
+25°C	10	10	10	10	10	10	nA max	DAC A Register loaded
T <sub>min</sub> to T <sub>max</sub>	150	150	150	250	250	250	nA max	with all 0's.
I <sub>OUTB</sub> (Pin 24)	150	1.50	1.50	1	1 -20	1-20		
+25°C	10	10	10	10	10	10	nA max	DAC B Register loaded
T <sub>min</sub> to T <sub>max</sub>	150	150	150	250	250	250	nA max	with all 0's.
REFERENCE INPUT		<del> </del>	<del> </del>		<del> </del>	<del> </del>	<del> </del>	
Input Resistance (Pin 4, Pin 22)	9	9	9	9	9	9	kΩ min	Typical Input Resistance = 14kΩ
input Resistance (1 in 4, 1 in 22)	20	20	20	20	20	20	kΩmax	1 ypicar input resistance = 14kur
$V_{REFA}, V_{REFR}$	20	120	20	120	20	20	Kazinax	
Input Resistance Match	±3	±3	±1	±3	± 3	±1	% max	Typically ±0.5%
	<del> </del>	<del> </del>	<del>  -:</del>	<del></del>	<del> </del>	<del> </del>	70 111111	Typically = 515 /5
DIGITAL INPUTS	2.4	1	1	2.4	2.4	2.4	Vmin	
V <sub>IH</sub> (Input High Voltage)	2.4 0.8	0.8	0.8	0.8	0.8	0.8	V min V max	
V <sub>IL</sub> (Input Low Voltage) I <sub>IN</sub> (Input Current)	0.8	0.8	0.8	0.8	0.8	0.8	v max	
+ 25°C	±1	±1	±1	±1	) ± 1	±1	uA max	$V_{IN} = V_{DD}$
T <sub>min</sub> to T <sub>max</sub>	±10	±10	± 10	±10	± 10	±10	μA max	VIN — VDD
C <sub>IN</sub> (Input Capacitance) <sup>2</sup>	10	10	10	10	10	10	pF max	
	110	1.0	110	10	10	10	Primax	
POWER SUPPLY <sup>3</sup>							1	
$V_{DD}$	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	10.8/16.5	V min/V max	
$I_{DD}$	2	2	2	2	2	2	mA max	

### **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for Design Guidance only and are not subject to test.

 $(V_{DD} = +12V \text{ to } +15V; V_{REFA} = V_{REFB} = +10V, I_{OUTA} = I_{OUTB} = AGND = 0V.$  Output Amplifiers are AD644 except where stated.)

Parameter	$T_A = +25^{\circ}C$	$T_A = T_{min}, T_{max}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	-	μs max	To $0.01\%$ of full-scale range. $I_{OUT}$ load = $100\Omega$ , $C_{EXT}$ = $13pF$ . DAC output measured from rising edge of $\overline{WR}$ . Typical Value of Settling Time is $0.8\mu$ s.
Digital-to-Analog Glitch Impulse	7	-	nV-s typ	$\label{eq:measured} \begin{aligned} & Measured with \ V_{REFA} = V_{REFB} = 0V. \ I_{OUTA}, I_{OUTB} \\ & load = 100\Omega, C_{EXT} = 13pF. \ DAC \ registers \ alternately \\ & loaded \ with \ all \ 0's \ and \ all \ 1's. \end{aligned}$
AC Feedthrough <sup>4</sup> VREFA to IOUTA  VREFE to IOUTE	70 70	-65 -65	dB max dB max	V <sub>REFA</sub> , V <sub>REFB</sub> = 20Vp-p 10kHz sinewave. DAC registers loaded with all 0's.
	-70	-03	UD Max	registers to adect with all 0 s.
Power Supply Rejection $\Delta Gain/\Delta V_{DD}$	±0.01	±0.02	% per % max	$\Delta V_{DD} = V_{DD} \max - V_{DD} \min$
Output Capacitance COUTA COUTB COUTB COUTB	70 70 140 140	70 70 140 140	pF max pF max pF max pF max	DAC A, DAC B loaded with all 0's. DAC A, DAC B loaded with all 1's.
Channel-to-Channel Isolation $V_{REFA} \ \text{to} \ I_{OUTB}$ $V_{REFB} \ \text{to} \ I_{OUTA}$	- 84 - 84	-	dB typ	V <sub>REFA</sub> = 20V p-p 10kHz sinewave, V <sub>REFB</sub> = 0V. Both DACs loaded with all 1's. V <sub>REFE</sub> = 20V p-p 10kHz sinewave, V <sub>REFA</sub> = 0V. Both DACs loaded with all 1's.
Digital Crosstalk	7	-	nV-s typ	Measured for a Code Transition of all 0's to all 1's. $I_{OUTA}, I_{OUTB}$ Load = $100\Omega, C_{EXT} = 13pF$
Output Noise Voltage Density (10Hz-100kHz)	25	-	nV/√Hz typ	Measured between R <sub>FBA</sub> and I <sub>OUTA</sub> or R <sub>FBB</sub> and I <sub>OUTB</sub> . Frequency of measurement is 10Hz-100kHz.
Total Harmonic Distortion	-82		dB typ	V <sub>IN</sub> = 6V rms, 1kHz. Both DACs loaded with all 1's.

<sup>&</sup>lt;sup>1</sup>Temperature range as follows: J, K, L Versions: -40°C to +85°C. A, B, C Versions: -40°C to +85°C. S, T, U Versions: -55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>Sample tested at 25°C to ensure compliance.

<sup>3</sup>Functional at  $V_{DD}$  = 5V with degraded specifications.

<sup>4</sup>Pin 12 (DGND) on ceramic DIPs is connected to lid. Specifications subject to change without notice.

# TIMING CHARACTERISTICS ( $V_{DD} = 10.8V$ to 16.5V, $V_{REFA} = V_{REFB} = +10V$ , $I_{OUTA} = I_{OUTB} = AGND = 0V$ )

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -40^{\circ}C$ to +85°C	Limit at $T_A = -55^{\circ}C$ to +125°C	Units	Test Conditions/Comments
t <sub>1</sub>	60	80	80	ns min	Data Setup Time
t <sub>2</sub>	25	25	25	ns min	Data Hold Time
t <sub>3</sub>	80	80	100	ns min	Chip Select to Write Setup Time
t <sub>4</sub>	0	0	0	ns min	Chip Select to Write Hold Time
t <sub>5</sub>	80	80	100	ns min	Write Pulse Width

NOTE

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

$V_{DD}$ to DGND0.3V, +17V
$V_{REFA}, V_{REFB}$ to AGND,
$V_{RFBA}, V_{RFBB}$ to AGND,
Digital Input Voltage to DGND $\dots -0.3V, V_{DD} + 0.3V$
$I_{OUTA},I_{OUTB}$ to DGND0.3V, $V_{DD}$ +0.3V
AGND to DGND $-0.3V$ , $V_{\rm DD}$ $+0.3V$
Power Dissipation (Any Package)
To +75°C
Derates above +75°C 6mW/°C
Operating Temperature Range
Commercial (J, K, L Versions)40°C to +85°C
Industrial (A, B, C Versions)40°C to +85°C
Extended (S, T, U Versions)55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10secs) + 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CSA	CSB	WR	FUNCTION
X	x	1	No Data Transfer
1	1	X	No Data Transfer
<b>4</b>	<b>₹</b>	0	A Rising Edge on CSA or CSB Loads
			Data to the Respective DAC from the Data Bus
0	1		DAC A Register Loaded from Data Bus
1	0		DAC B Register Loaded from Data Bus
0	0		DAC A and DAC B Registers Loaded
			from Data Bus

NOTES

X = Don't care

means rising edge triggered

Table I. AD7547 Truth Table



NOTES

- 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V. t, = t, = 20ns. 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{\rm H}+V_{\rm L}}{2}$

Figure 1. Timing Diagram for AD7547

### ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Gain Error	Package Option <sup>3</sup>
AD7547JN	-40°C to +85°C	±1LSB	±6LSB	N-24
AD7547KN	-40°C to +85°C	± 1/2LSB	±3LSB	N-24
AD7547LN	-40°C to +85°C	± 1/2LSB	±1LSB	N-24
AD7547JP	-40°C to +85°C	±1LSB	±6LSB	P-28A
AD7547KP	-40°C to +85°C	± 1/2LSB	±3LSB	P-28A
AD7547LP	-40°C to +85°C	± 1/2LSB	±1LSB	P-28A
AD7547JR	-40°C to +85°C	± 1LSB	±6LSB	R-24
AD7547KR	-40°C to +85°C	± 1/2LSB	± 3LSB	R-24
AD7547LR	-40°C to +85°C	± 1/2LSB	± 1LSB	R-24
AD7547AQ	-40°C to +85°C	± 1LSB	±6LSB	Q-24
AD7547BQ	-40°C to +85°C	± 1/2LSB	± 3LSB	Q-24
AD7547CQ	-40°C to +85°C	± 1/2LSB	± 1LSB	Q-24
AD7547SQ	−55°C to +125°C	±1LSB	±6LSB	Q-24
AD7547TQ	-55°C to +125°C	± 1/2LSB	± 3LSB	Q-24
AD7547UQ	−55°C to +125°C	± 1/2LSB	±2LSB	Q-24
AD7547SE	-55°C to +125°C	± 1LSB	±6LSB	E-28A
AD7547TE	-55°C to +125°C	± 1/2LSB	± 3LSB	E-28A
AD7547UE	−55°C to +125°C	± 1/2LSB	± 2LSB	E-28A

NOTES


- <sup>1</sup>Analog Devices reserves the right to ship ceramic packages (D-24A) in lieu of cerdip packages (Q-24).
- <sup>2</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military data sheets.
- <sup>3</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



### PIN CONFIGURATIONS



### PIN FUNCTION DESCRIPTION (DIP)

	, , , , , , , , , , , , , , , , , , , ,				
PIN	MNEMONIC	DESCRIPTION			
1	AGND	Analog Ground.			
2	$I_{OUTA}$	Current output terminal of DACA.			
3	$R_{FBA}$	Feedback resistor for DACA.			
4	$V_{REFA}$	Reference input to DACA.			
5	CSA	Chip Select Input for DAC A. Active low.			
6-18	DB0-DB11	12 data inputs, DB0 (LSB) - DB11 (MSB).			
12	DGND	Digital Ground.			
19	WR	Write Input. Data transfer occurs on rising edge of WR. See Table I.			
20	CSB	Chip Select Input for DACB. Active low.			
21	$V_{DD}$	Power supply input. Nominally $+ 12V$ to $+ 15V$ with $\pm 10\%$ tolerance.			
22	$V_{REFB}$	Reference input to DACB.			
23	$R_{FBB}$	Feedback resistor of DACB.			
24	$I_{OUTB}$	Current output terminal of DACB.			

### CIRCUIT INFORMATION

### D/A SECTION

The AD7547 contains two identical 12-bit multiplying D/A converters. Each DAC consists of a highly stable R-2R ladder and 12 N-channel current steering switches. Figure 2 shows a simplified D/A circuit for DAC A. In the R-2R ladder, binary weighted currents are steered between  $I_{\rm OUTA}$  and AGND. The current flowing in each ladder leg is constant, irrespective of switch state. The feedback resistor  $R_{\rm FBA}$  is used with an op-amp (see Figures 4 and 5) to convert the current flowing in  $I_{\rm OUTA}$  to a voltage output.




Figure 2. Simplified Circuit Diagram for DACA

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows the equivalent circuit for one of the D/A converters (DAC A) in the AD7547. A similar equivalent circuit can be drawn for DACB. Note that AGND is common to both DAC A and DAC B.




Figure 3. Equivalent Analog Circuit for DACA

 $C_{\rm OUT}$  is the output capacitance due to the N-channel switches and varies from about 50pF to 150pF with digital input code. The current source  $I_{\rm LKG}$  is composed of surface and junction leakages and approximately doubles every  $10^{\circ}{\rm C}$ .  $R_0$  is the equivalent output resistance of the device which varies with input code.

### DIGITAL CIRCUIT INFORMATION

The digital inputs are designed to be both TTL and 5V CMOS compatible. All logic inputs are static-protected MOS gates with typical input currents of less than lnA.

# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 4 is given in Table II.

Operational amplifiers A1 and A2 can be in a single package (AD644, AD712) or separate packages (AD544, AD711, AD OP-27). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high speed op-amps are used.

For zero offset adjustment, the appropriate DAC register is loaded with all 0's and amplifier offset adjusted so that  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$  is 0V. Full-scale trimming is accomplished by loading the DAC register with all 1's and adjusting R1 (R3) so that  $V_{\rm OUTA}$  ( $V_{\rm OUTB}$ ) =  $-V_{\rm IN}$  (4095/4096). For high temperature operation, resistors and potentiometers should have a low Temperature Coefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD7547, Gain Error trimming is not necessary. In fixed reference applications, full-scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.




Figure 4. AD7547 Unipolar Binary Operation

Binary Number in DAC Register MSB LSB	Analog Output, V <sub>OUTA</sub> or V <sub>OUTB</sub>
1111 1111 1111	$-V_{IN}\Big(\frac{4095}{4096}\Big)$
1000 0000 0000	$-V_{IN}\left(\frac{2048}{4096}\right) = -1/2 V_{IN}$
0000 0000 0001	$-\mathbf{V}_{\mathrm{IN}}\left(\frac{1}{4096}\right)$
0000 0000 0000	0V

Table II. Unipolar Binary Code Table for Circuit of Figure 4

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used.

With the appropriate DAC register loaded to 1000 0000 0000, adjust R1 (R3) so that  $V_{\rm OUTA}$  ( $V_{\rm OUTB})=0V.$  Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, R10) varied for  $V_{\rm OUTA}$  ( $V_{\rm OUTB})=0V.$  Full-scale trimming can be accomplished by adjusting the amplitude of  $V_{\rm IN}$  or by varying the value of R5 (R8).

If R1, R2 (R3, R4) are not used, then resistors R5, R6, R7 (R8, R9, R10) should be ratio matched to 0.01% to ensure gain error performance to the data sheet specification. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

The code table for Figure 5 is given in Table III.




Figure 5. Bipolar Operation (Offset Binary Coding)

Binary Number in DAC Register MSB LSB	Analog Output, V <sub>OUTA</sub> or V <sub>OUTB</sub>	
1111 1111 1111	$+V_{IN}\left(\frac{2047}{2048}\right)$	
1000 0000 0001	$+V_{IN}\left(\frac{1}{2048}\right)$	
1000 0000 0000	ov	
0111 1111 1111	$-V_{IN}\left(\frac{1}{2048}\right)$	
0000 0000 0000	$-V_{IN} \left( \frac{2048}{2048} \right) = -V_{IN}$	

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 5.

### **AD7547**— Applications

### PROGRAMMABLE STATE VARIABLE FILTER

The circuit shown in Figure 6 provides three filter outputs: low pass, high pass and bandpass. It is called a State Variable Filter and the particular version shown in Figure 6 uses two AD7547s to control the critical parameters  $f_{\rm o}$ , Q and  $A_{\rm o}$ . Instead of several fixed resistors, the circuit uses the DAC equivalent resistances as circuit elements. Thus, R1 in Figure 6 is controlled by the 12-bit digital word loaded to DAC A of the AD7547. This is also the case with R2, R3 and R4. The fixed resistor R5 is the feedback resistor,  $R_{\rm FBB}$ .

DAC Equivalent Resistance, Req = 
$$\frac{4096 \times R_{LAD}}{N}$$

where R<sub>LAD</sub> = DAC Ladder Resistance

N = DAC Digital Code in Decimal. (0<N<4095)

In the circuit of Figure 6:

C1 = C2, R7 = R8, R3 = R4 (i.e., the same code is in each DAC)

Resonant frequency,  $f_o = \frac{1}{2\pi R3 C1}$ 

Quality Factor, 
$$Q = \frac{R6}{R8} \cdot \frac{R2}{R5}$$

Bandpass Gain, 
$$A_O = \frac{-R2}{R1}$$

Using the values shown in Figure 6 the Q range is 0.3 to 5 and  $f_0$  range is 0 to 12kHz.




Figure 6. Programmable State Variable Filter

### SINGLE SUPPLY APPLICATIONS

DAC A and DAC B of the AD7547 have termination resistors which are tied to the AGND line within the device. This arrangement is ideal for single supply operation because AGND may be biased at any voltage between DGND and  $V_{\rm DD}$ . Figure 7 shows a circuit which provides two  $+5{\rm V}$  to  $+10{\rm V}$  analog

outputs by biasing AGND to +5V with respect to DGND, which in this case is also the system ground. The two DAC reference inputs are also tied to system ground.




Figure 7. AD7547 Single Supply Operation

The transfer function for each channel is:

$$V_{OUT} = 5V \begin{pmatrix} 1 + \frac{R_{FB}}{R_{EQ}} \end{pmatrix}$$

With all 0's loaded to the DAC,  $R_{EQ}=\infty$  and  $V_{OUT}=+5V.$  With all 1's loaded  $R_{EQ}=R_{LADDER}=R_{FB}$  and  $V_{OUT}=+10V.$ 

Figure 8 shows both DACs of the AD7547 connected in the voltage switching mode. For further information on this mode of operation see the CMOS DAC Application Guide from Analog Devices, publication number G872a-15-4/86. To optimize performance when using this circuit,  $V_{\rm IN}$  must be in the range 0 to  $+1.25\rm V$  and the output buffered.  $V_{\rm IN}$  must be driven from a low impedance source (e.g. a buffer amplifier). Figure 9 shows how differential linearity degrades with increasing  $V_{\rm IN}$ 




Figure 8. AD7547 Operated in Single Supply, Voltage Switching Mode




Figure 9. Differential Nonlinearity vs. Reference Voltage for Circuit of Figure 8.  $V_{DD}$ = 15V. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C and U Grades

#### APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on  $V_{\rm OS}$ , where  $V_{\rm OS}$  is the amplifier input offset voltage. To maintain specified operation, it is recommended that  $V_{\rm OS}$  be no greater than  $(25\times 10^{-6})(V_{\rm REF})$  over the temperature range of operation. Suitable op amps are the AD711C and its dual version, the AD712C. These op amps have a wide bandwidth and high slew rate and are recommended for wide bandwidth ac applications. AD711/ AD712 settling time to 0.01% is typically  $1\mu s$ .

Temperature Coefficients: The gain temperature coefficient of the AD7547 has a maximum value of 5ppm/°C and typical value of 1ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.4LSBs respectively over a 100°C temperature range. When trim resistors R1(R3) and R2(R4) are used to adjust full-scale range as in Figure 4, the temperature coefficient of R1(R3) and R2(R4) should also be taken into account. For further information see "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Application Note, Publication Number E630c-5-3/86 available from Analog Devices.

High Frequency Considerations: AD7547 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor. This is shown as C1 and C2 in Figures 4 and 5.

**Feedthrough:** The dynamic performance of the AD7547 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 4 is shown in Figure 10 which minimizes feedthrough from  $V_{REFA}$ ,  $V_{REFB}$  to the output in multiplying applications.




Figure 10. Suggested Layout for Circuit of Figure 4

#### MICROPROCESSOR INTERFACING

The AD7547 is designed for easy interfacing to 16-bit microprocessors. Figures 11 and 12 show the interface circuits for two of the most popular 16-bit microprocessors; the 8086 and the 68000. Note that the amount of external logic needed is minimal.

Since data is loaded into the DAC registers on the rising edge of WR, the possibility of invalid data being loaded temporarily to the DAC is removed. This considerably eases the interface circuit design.




Figure 11. AD7547 - MC68000 Interface




Figure 12. AD7547 - 8086 Interface



# LC<sup>2</sup> MOS 8-Bit μP Compatible 12-Bit DAC

**AD7548** 

#### **FEATURES**

8-Bit Bus Compatible 12-Bit DAC
All Grades 12-Bit Monotonic Over Full
Temperature Ranges
Operation Specified at +5V, +12V
or +15V Power Supply
Low Gain Drift of 5ppm/°C Maximum
Full 4 Quadrant Multiplication
Skinny DIP and Surface Mount Packages

APPLICATIONS 8-Bit Microprocessor Based Control Systems Programmable Amplifiers Function Generation

#### GENERAL DESCRIPTION


Servo Control

The AD7548 is a 12-bit monolithic CMOS D/A converter for use with 8-bit bus microprocessors. Data is loaded in two bytes to input holding registers as shown in the block diagram opposite. The AD7548 can be configured to accept either left- or right-justified data, least significant byte or most significant byte first, using standard TTL compatible control inputs.

A separate load DAC control input allows the user the choice of updating the analog output coincident with loading new data to the DAC input register or at any time after the data loading event. This feature is especially important in multi-DAC systems where simultaneous update of all DACs is required.

The new Linear Compatible CMOS (LC<sup>2</sup>MOS) process used in the manufacture of the AD7548 allows precision thin-film linear circuitry and high-speed low-power CMOS logic to be integrated on the same small chip. The high-speed logic allows direct interfacing to most of the popular 8-bit microprocessors.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- Microprocessor Compatibility
   High speed input control (TTL/5V CMOS compatible)
   allow direct interfacing to most of the popular 8-bit
   microprocessors.
- Guaranteed Monotonicity
   The AD7548 is guaranteed monotonic to 12-bits over the full temperature range for all grades and at all specified supply voltages.
- Selectable Data Input Format
   Left- or right-justified data, least significant or most significant
   byte first. This allows the AD7548 to be interfaced with
   microprocessors using either Motorola or Intel-type data
   formatting.
- Monolithic Construction
   For increased reliability and reduced package size 0.3"
   20-pin DIP and 20-terminal surface mount packages.
- 5. Single Supply Operation See Figure 8.
- 6. Low Gain Error and Gain Error T.C.

# **AD7548** — **SPECIFICATIONS** $(V_{DD} = +5V, V_{REF} = +10V; V_{PIN1} = V_{PIN2} = 0V.$ All specifications $T_{min}$ to $T_{max}$ unless otherwise specified)

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
Resolution	12	12	12	12	Bits	
Relative Accuracy	±1	± 1/2	±1	± 1/2	LSB max	
Differential Nonlinearity	±1	± 1/2	±1	± 1/2	LSB max	All grades guaranteed monotonic to 12-bits
Full Scale Error	±6	±3	±6	±3	LSB max	over temperature.  Measured using internal R <sub>FB</sub> and includes  effects of leakage current and gain TC.  Full Scale Error can be trimmed to zero.
Gain Temperature Coefficient <sup>2</sup> ; ΔGain/ΔTemperature Output Leakage Current	±5	±5	±5	±5	ppm/°C max	Typical value is 2ppm/°C
I <sub>OUT</sub> (Pin 1) + 25°C					nA max	
T <sub>min</sub> to T <sub>max</sub>	± 5 ± 25	±5 ±25	±5 ±150	±5 ±150	nA max nA max	All digital inputs = 0V
	1 - 23		- 150	= 150	III III III III III III III III III II	
REFERENCE INPUT Input Resistance, Pin 19	7 20	7 20	7 20	7 20	kΩ min kΩ max	Typical Input Resistance = $11k\Omega$
DIGITALINPUTS	1					
V <sub>IH</sub> (Input High Voltage) V <sub>IL</sub> (Input Low Voltage) I <sub>IN</sub> (Input Current)	2.4 0.8	2.4 0.8	2.4 0.8	2.4 0.8	V min V max	
+ 25°C	±1	±1	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	± 10	± 10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>2</sup>	7	7	7	7	pF max	
POWER SUPPLY						
V <sub>DD</sub> Range	4.75/5.25	4.75/5.25	4.75/5.25	4.75/5.25	V min/V max	Specifications guaranteed over this range
I <sub>DD</sub>	2	2	2	2	mA max	All digital inputs VIL or VIH
	300	300	300	300	μA max	All digital inputs 0V or V <sub>DD</sub>

# $\textbf{SPECIFICATIONS}^{1} \ \, (\textbf{V}_{\text{DD}} = + 12 \textbf{V} \ \text{to} \ + 15 \textbf{V}, \textbf{V}_{\text{REF}} = + 10 \textbf{V}; \textbf{V}_{\text{PIN1}} = \textbf{V}_{\text{PIN2}} = 0 \textbf{V}. \ \text{All specifications T}_{min} \ \text{to T}_{max} \ \text{unless otherwise specified})$

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY	1					
Resolution	12	12	12	12	Bits	
Relative Accuracy	±1	± 1/2	±1	± 1/2	LSB max	
Differential Nonlinearity	±1	± 1/2	±1	± 1/2	LSB max	All grades guaranteed monotonic to 12-bits over temperature.
Full Scale Error	±6	±3	±6	±3	LSB max	Measured using internal R <sub>FB</sub> and includes effects of leakage current and gain TC. Full Scale Error can be trimmed to zero.
Gain Temperature Coefficient <sup>2</sup> ; ΔGain/ΔTemperature Output Leakage Current	±5	±5	±5	± 5	ppm/°C max	Typical value is 2ppm/°C
I <sub>OUT</sub> (Pin 1)	}		Ĭ	Ì		
+ 25°C	± 5	±5	±5	±5	nA max	All digital inputs = 0V
T <sub>min</sub> to T <sub>max</sub>	± 25	± 25	±150	± 150	nA max	
REFERENCE INPUT						
Input Resistance, Pin 19	7	7	7	7	kΩ min	Typical Input Resistance = $11k\Omega$
	20	20	20	20	kΩ max	
DIGITALINPUTS						
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
VII. (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)		ļ				
+ 25°C	± 1	±1	±1	±1	μA max	$V_{IN} = 0V \text{ or } V_{DD}$
$T_{min}$ to $T_{max}$	± 10	±10	± 10	± 10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>2</sup>	7	7	7	7	pF max	
POWER SUPPLY						
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specifications guaranteed over this range
I <sub>DD</sub>	3	3	3	3	mA max	All digital inputs V <sub>IL</sub> or V <sub>IH</sub>
	1	1	1	1	mA max	All digital inputs 0V or V <sub>DD</sub>

NOTES

Temperature range as follows: J, K Versions: -40°C to +85°C
A, B Versions: -40°C to +85°C
S, T Versions: -55°C to +125°C

Guaranteed by design but not production tested.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS $^1$ ( $v_{\text{DD}} = +5\text{V}$ , $v_{\text{REF}} = +10\text{V}$ , $v_{\text{PM1}} = v_{\text{PM2}} = 0\text{V}$ unless otherwise stated)

Parameter	Limit at T <sub>A</sub> =25°C	Limit <sup>2</sup> at $T_A = -40^{\circ}C$ to +85°C	Limit $^2$ at $T_A = -55^{\circ}C$ to +125°C	Units	Test Conditions/Comments
$t_{DS}$	240	240	290	ns min	Data Valid Setup Time
t <sub>DH</sub>	50	50	70	ns min	Data Valid Hold Time
t <sub>CWS</sub>	30	40	50	ns min	CSMSB or CSLSB to WR Setup Time
t <sub>CWH</sub>	15	20	25	ns min	CSMSB or CSLSB to WR Hold Time
t <sub>LWS</sub>	30	40	50	ns min	LDAC to WR Setup Time
t <sub>LWH</sub>	15	20	25	ns min	LDAC to WR Hold Time
twR	250	280	320	ns min	Write Pulse Width

# TIMING CHARACTERISTICS $^1$ ( $V_{00} = +12$ V to +15V, $V_{REF} = +10$ V, $V_{PIN1} = V_{PIN2} = 0$ V unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = 25°C	Limit <sup>2</sup> at $T_A = -40^{\circ}C$ to +85°C	Limit <sup>2</sup> at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
t <sub>DS</sub>	160	190	230	ns min	Data Valid Setup Time
t <sub>DH</sub>	30	30	50	ns min	Data Valid Hold Time
t <sub>CWS</sub>	30	40	50	ns min	CSMSB or CSLSB to WR Setup Time
t <sub>CWH</sub>	15	20	25	ns min	CSMSB or CSLSB to WR Hold Time
$t_{LWS}$	30	40	50	ns min	LDAC to WR Setup Time
t <sub>LWH</sub>	15	20	25	ns min	LDAC to WR Hold Time
twR	170	200	240	ns min	Write Pulse Width

# AC PERFORMANCE CHARACTERISTICS. These characteristics are included for Design Guidance only and are not subject to test. $(V_{REF} = +10V; V_{PIN1} = V_{PIN2} = 0V, 0$ utput Amplifier is AD544 except where stated)

Parameter	Version		$= +5V$ $T_A = T_{MIN}, T_{MAX}$		$12V to + 15V$ $T_A = T_{MIN}, T_{MAX}$	Units	Test Conditions/Comments
Output Current Settling Time		1.5	-	1	_	μs typ	To 0.01% of full scale range. $I_{OUT}$ load = $100\Omega$ , $C_{EXT}$ = $13pF$ . DAC register alternately loaded with all 1s and all 0s
Digital to Analog Glitch Impulse		400	-	330	-	nV-sec typ	Measured with $V_{REF} = 0V$ , $I_{OUT}$ load = $100\Omega$ , $C_{EXT} = 13pF$ . DAC register alternately loaded with all 1s and all 0s
Multiplying Feedthrough Error <sup>3</sup>		3	5	3	5	mV p-p typ	$V_{REF} = \pm 5V$ , 10kHz sine wave DAC register loaded with all 0s.
Total Harmonic Distortion		- 85	_	- 85	_	dB typ	V <sub>REF</sub> = 6V rms (w 1kHz. DAC register loaded with all 1s.
Power Supply Rejection Δ GAIN/Δ V <sub>DD</sub>		± 0.015	± 0.03	± 0.01	± 0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance I <sub>OUT</sub> (Pin 1)		200 100	200 100	200 100	200 100	pF max pF max	DAC register loaded with all 1s. DAC register loaded with all 0s.
Output Noise Voltage Density (10Hz-100kHz)		15	_	15	_	nV/√ <del>Hz</del> typ	Measured between $R_{FB}$ and $I_{OUT}$

NOTES

Guaranteed by design but not production tested.

Specifications subject to change without notice.

Temperature range as follows: J, K Versions: - 40°C to + 85°C
A, B Versions: - 40°C to + 85°C
S, T Versions: - 55°C to + 125°C

<sup>&</sup>lt;sup>3</sup>Feedthrough can be further reduced by connecting the metal lid on the ceramic package (D-20) to DGND.

### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$					
V <sub>DD</sub> (pin 18) to DGND + 17	V				
$V_{REF}$ (pin 19) to AGND ±25	$\mathbf{v}$				
$V_{RFB}$ (pin 20) to AGND $\pm 25$	V				
Digital Input Voltage					
(pins 4–17) to DGND $\dots -0.3V$ , $V_{DD} + 0.3$	$\mathbf{v}$				
$V_{\text{PIN 1}}$ to DGND0.3V, $V_{\text{DD}}$ + 0.3	3V				
AGND to DGND $\dots \dots \dots \dots \dots \dots -0.3V$ , $V_{DD} + 0.3V$	V				
Power Dissipation (Any Package)					

Operating Temperature Range
Commercial (J, K versions) $-40^{\circ}$ C to $+85^{\circ}$ C
Industrial (A, B versions) $-40^{\circ}$ C to $+85^{\circ}$ C
Extended (S, T versions) $-55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature $-65^{\circ}$ C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10secs) + 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

To +75°C


Derates above +75°C.

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### **PIN CONFIGURATIONS**

450mW



#### ORDERING GUIDE1

	Temperature	Relative	Full-Scale	Package
Model <sup>2</sup>	Range	Accuracy	Error	Option <sup>3</sup>
AD7548JN	-40°C to +85°C	±1LSB	±6LSB	N-20
AD7548KN	-40°C to +85°C	± 1/2LSB	±3LSB	N-20
AD7548JP	-40°C to +85°C	± 1LSB	±6LSB	P-20A
AD7548KP	-40°C to +85°C	± 1/2LSB	±3LSB	P-20A
AD7548JR	-40°C to +85°C	± 1LSB	±6LSB	R-20
AD7548KR	-40°C to +85°C	± 1/2LSB	±3LSB	R-20
AD7548AQ	-40°C to +85°C	±1LSB	±6LSB	Q-20
AD7548BQ	-40°C to +85°C	± 1/2LSB	±3LSB	Q-20
AD7548SQ	-55°C to +125°C	± 1LSB	±6LSB	Q-20
AD7548TQ	−55°C to +125°C	± 1/2LSB	±3LSB	Q-20
AD7548SE	-55°C to +125°C	± 1LSB	±6LSB	E-20A
AD7548TE	−55°C to +125°C	± 1/2LSB	±3LSB	E-20A

#### NOTE

<sup>&</sup>lt;sup>1</sup>Analog Devices reserves the right to ship ceramic (package outline D-20) packages in lieu of cerdip (package outline Q-20) packages.

<sup>&</sup>lt;sup>2</sup>To order MIL-STD-883, Class B processed parts, add/883B to part number.

Contact your local sales office for military data sheet.

<sup>&</sup>lt;sup>3</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

#### PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION							
1	$I_{OUT}$	DAC current OUT bus. Normally terminated at virtual ground of output amplifier.							
2	AGND	Analog Ground.							
3	DGND	Digital Ground.							
4	CSMSB	Chip Select Most Significant (MS) Byte. Active Low Input. Used in combination with WR to load							
		external data into the input register or in combination with WR and LDAC to load external data into both input and DAC registers.							
5	DF/DOR	Data Format/Data Override. When this input is LOW, data in the DAC register is forced to one of							
-	DIADOR	two override codes selected by CTRL. When the override signal is removed, the DAC output							
		returns to reflect the value in the DAC register. With DF/DOR HIGH, CTRL selects either a left							
		or right justified input data format. For normal operation, DF/DOR is held HIGH.							
		DF/DOR CTRL FUNCTION							
		0 DAC register contents overridden by all 0's							
		0 1 DAC register contents overriden by all 1's							
		1 0 Left-justified input data selected							
		1 1 Right-justified input data selected							
6	CTRL	Control Input. See pin 5 description.							
		✓MOST SIGNIFICANT BYTE → ✓LEAST SIGNIFICANT BYTE →							
		MSB LEFT-JUSTIFIED DATA							
		<del>                                     </del>							
		X X X MSB							
		X = Don't care states.							
7	DB7	Data Bit 7. Most Significant Bit (MSB).							
8	DB6	Data Bit 6.							
9	DB5	Data Bit 5.							
10	DB4	Data Bit 4.							
11	DB3	Data Bit 3.							
12	DB2	Data Bit 2.							
13	DB1	Data Bit 1.							
14	DB0	Data Bit 0. Least Significant Bit (LSB).							
15	LDAC	Load DAC Input, active LOW. This signal, in combination with others, is used to load the DAC							
16	CSLSB	register from either the input register or the external data bus.							
10	CSLSB	Chip Select Least Significant (LS) Byte. Active LOW input. Used in combination with WR to load external data into the input register or in combination with WR and LDAC to load external data							
		into both input and DAC registers.							
17	W'R	WRITE Input. This active low signal, in combination with others is used in loading external data							
		into the AD7548 input register and in transferring data from the input register to the DAC register.							
		WR CSMSB CSLSB LDAC FUNCTION							
		0 1 0 1 Load LS Byte to Input Register. 0 1 0 0 Load LS Byte to Input Register and DAC Register.							
		0 1 0 0 Load LS Byte to Input Register and DAC Register. 0 0 1 1 Load MS Byte to Input Register.							
		0 0 1 0 Load MS Byte to Input Register.  Load MS Byte to Input Register and DAC Register.							
		0 1 1 0 Load Input Register to DAC Register.							
		1 X X X No Data Transfer							
18	V								
18	$V_{DD}$ $V_{REF}$	+ 5V to + 15V Supply Input. Reference Voltage Input.							
20	R <sub>FB</sub>	Feedback Resistor. Used for normal D/A conversion.							

#### CONTROL INPUT INFORMATION

Figure 1a shows the data load timing diagram for the AD7548. Figure 1b shows the simplified input control structure of the AD7548.




Figure 1a. AD7548 Timing Diagram

Figure 1b. Simplified AD7548 Input Control Structure

#### GENERAL CIRCUIT INFORMATION

The simplified D/A circuit is shown in Figure 2. An inverted R-2R ladder structure is used, which steers binarily weighted currents between I<sub>OUT</sub> and AGND, thus maintaining a constant current in each ladder leg independent of the switch state.

The input resistance at  $V_{\rm REF}$  is constant and equal to the value "R" in Figure 2. Since the input resistance is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external  $R_{\rm FB}$  is recommended to define scale factor).




Figure 2. AD7548 Simplified Functional Diagram

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows an equivalent circuit for the analog section of the AD7548 D/A converter. The current source  $I_{\rm LEAKAGE}$  is composed of surface and junction leakages. The resistor  $R_{\rm O}$ , denotes the equivalent output resistance of the DAC which varies with input code (excluding all 0's code) from 0.8R to 2R, where R is typically 11kΩ.  $C_{\rm OUT}$  is the capacitance due to the current steering switches and varies from about 50pF to 120pF (typical values) depending upon the digital input.  $g(V_{\rm REF}, N)$  is the Thevenin equivalent voltage generator due to the reference input voltage,  $V_{\rm REF}$ , and the transfer function of R-2R ladder, N

For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479–15–8/78.




Figure 3. AD7548 Equivalent Analog Output Circuit

#### DATA LOADING

The AD7548 accepts incoming data in either left-justified format or right-justified format depending on the control inputs  $\overline{DF}/\overline{DOR}$  and CTRL.

(See pin description of  $DF/\overline{DOR}$  and CTRL on preceding page).

Two operating modes are possible for controlling the transfer of data from the input register to the DAC register, the automatic transfer mode and the strobed transfer mode.

#### **AUTOMATIC TRANSFER MODE**

This is the simplest and fastest method of transferring data to the DAC register. It is facilitated by connecting LDAC to either CSMSB, as shown in Figure 10, or CSLSB.

Figure 4 shows the timing diagram for automatic transfer of 8

+4-bit data to the DAC register. The first write cycle loads the first byte of data to the input register. The second write cycle loads the second byte of data to the input register and automatically transfers both bytes to the DAC register.

Updating a single byte (High or Low) in the DAC register can be achieved in one write cycle using the automatic transfer mode




Figure 4. Automatic Transfer Mode

#### STROBED TRANSFER MODE

Figure 5 shows the timing diagram for the strobed transfer of 8 +4-bit data to the DAC register. Three write cycles are required for this transfer mode. The first two write cycles sequentially load bytes 1 and 2 into the input register. The third write cycle transfers data from the input register to the DAC register.

The strobed transfer mode allows the DAC registers of several AD7548's to be updated simultaneously, as shown in Figure 13, by means of a master strobe signal connected to the LDAC of each device.

A single byte of data (High or Low) can be transferred to the DAC register in two write cycles using the strobed transfer mode.




Figure 5. Strobed Transfer Mode

#### DATA OVERRIDE

The contents of the DAC register can be overridden by pulling DF/\overline{DOR} (pin 5) LOW. The CTRL (pin 6) input then determines whether the DAC register data is overidden by all 0s (CTRL LOW) or all 1s (CTRL HIGH). This feature allows the user to calibrate the AD7548 in circuits such as Figure 6 without calling on the microprocessor to load calibration data.

## **Applying the AD7548**

# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 6 shows the analog circuit connections required for unipolar binary operation. With a dc input voltage or current (positive or negative polarity) applied at pin 19, the circuit is a unipolar D/A converter. With an ac input voltage the circuit provides 2-quadrant multiplication (digitally controlled attenuation).

Table I shows the code relationship for the circuit of Figure 6. For full scale trimming the DAC register is loaded with 1111 1111 1111. This is most easily accomplished by using the data override function. R1 is then adjusted for  $V_{OUT} = -V_{IN}$  (4095/4096). Alternatively full scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps.




Figure 6. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for Circuit of Figure 6

	nary Num DAC Regi		Analog Output, V <sub>OUT</sub>
MSB		LSB	
1111	1111	1111	$-V_{IN}\left(\frac{4095}{4096}\right)$
1 0 0 0	0 0 0 0	0 0 0 0	$-V_{IN}\left(\frac{2048}{4096}\right) = -1/2V_{IN}$
0 0 0 0	0 0 0 0	0 0 0 1	$-V_{IN}\left(\frac{1}{4096}\right)$
0 0 0 0	0 0 0 0	0000	0V

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 7 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The circuit uses offset binary input coding. However, 2's complement coding can be accommodated if the MSB is inverted (done in software) before data is loaded into the DAC.

With the DAC register loaded to 1000 0000 0000, adjust R1 for  $V_{OUT} = 0V$  (alternatively one can omit R1 and R2 and adjust the ratio of R3 and R4 for  $V_{OUT} = 0V$ ). Full scale trimming can be accomplished by adjusting the amplitude of  $V_{IN}$  or by varying the value of R5.

R3, R4 and R5 must be selected to match within 0.01% and they should be the same type of resistor (preferably metal film) so that their temperature coefficients match. Mismatch of R3 to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.




Figure 7. Bipolar Operation (Offset Binary Coding)

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 7

	inary Nu DAC Re	gister	Analog Output, V <sub>OUT</sub>
MSB		LSB	
1111	1 1 1 1	1 1 1 1	$+V_{IN}\left(\frac{2047}{2048}\right)$
1000	0000	0 0 0 1	$+V_{IN}\left(\frac{1}{2048}\right)$
1000	0000	0000	ov
0 1 1 1	1111	1111	$-V_{IN}\Big(\frac{1}{2048}\Big)$
0000	0000	0000	$-V_{IN}\Big(\frac{2048}{2048}\Big)$

#### SINGLE SUPPLY OPERATION

Figure 8 shows the AD7548 connected in a voltage switching mode. The input voltage is connected to  $I_{OUT}.$  The D/A converter output voltage is taken from the  $V_{REF}$  pin and has a constant impedance equal to R.  $R_{FB}$  is not used in this circuit. The input voltage  $V_{IN}$  must always be positive with respect to AGND in order to prevent an internal diode from turning on. To maintain linearity the input voltage should remain within 2.5V of AGND with  $V_{DD}$  from  $\pm 12V$  to  $\pm 15V.$ 

The output voltage V<sub>OUT</sub> of Figure 8 is expressed as

$$V_{OUT} = (V_{IN}) (D) \left( \frac{R_1 + R_2}{R_1} \right)$$

Where D is a fractional representation of the digital input word  $(0 \le D \le 4095/4096)$ .




Figure 8. Single Supply Operation Using Voltage Switching Mode

#### APPLICATION HINTS


Output Offset: CMOS D/A converters in circuits such as Figures 6 and 7 exhibit a code dependent output resistance which in turn cause a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which, depends on  $V_{\rm OS}$  where  $V_{\rm OS}$  is the amplifier input offset voltage. To maintain monotonic operation it is recommended that  $V_{\rm OS}$  be no greater than  $(25\times10^{-6})(V_{\rm REF})$  over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset  $(50\mu V)$  and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7548. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7548 AGND and DGND pins (1N914 or equivalent).

Temperature Coefficients: The gain temperature coefficient of the AD7548 has a maximum value of 5ppm/°C and typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630-10-6/81.

High Frequency Considerations: AD7548 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

Feedthrough: The dynamic performance of the AD7548 will depend upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 6 is shown in Figure 9 which minimizes feedthrough from V<sub>RFF</sub> to the output in multiplying applications.



LAYOUT SHOWS COPPER SIDE (i.e., BOTTOM VIEW)
GAIN TRIM RESISTORS R1 AND R2 OF FIGURE 6 ARE NOT INCLUDED.

Figure 9. Suggested Layout for AD7548 and Op Amp

For additional information on multiplying DACs refer to "Application Guide to CMOS Multiplying D/A Converters", Publication Number G479-15-8/78, available from Analog Devices.

#### MICROPROCESSOR INTERFACING AD7548 – MC6800 INTERFACE

A typical 6800 configuration using the automatic transfer mode of the AD7548 is shown in Figure 10. Table III gives a sample loading routine written in re-entrant form. Data load and store instructions use extended addressing. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY + 1. The data is considered right-justified with the four most significant bits occupying the lower half of XXYY + 1. The AD7548 is assigned a base address of PPQQ. This address selects the low byte register of the AD7548. Address PPQQ + 1 selects both the high byte register and the LDAC control input.




Figure 10. AD7548 – MC6800 Interface (Automatic Transfer Mode)

#### Table III. Sample Routine for AD7548 - MC6800 Interface

wwzz	JSR PSH A TPA	WWZZ	Jump to AD7548 subroutine Push A onto stack
	PSH A		Push CCR onto stack
	LDA A	\$XXYY	
	STA A	\$PPQQ	Load low byte to AD7548
	LDA A	XXYY + 1	
	STA A	\$PPQQ + 1	Load high byte to AD7548 and update analog output
	PULA		
	TAP		Pull CCR from stack
	PUL A		Pull A from stack
	RTS		Return to main program

#### **AD7548 - 8085A INTERFACE**

Figure 11 shows a typical AD7548 to 8085A microprocessor interface configured for automatic transfer of 8 + 4-bit right-justified data. Table IV gives a sample loading routine written in re-entrant form. The 12-bit data to be passed to the subroutine is stored in locations XXYY and XXYY + 1. The four most significant data bits occupy the lower half of XXYY + 1. As before, addresses PPQQ and PPQQ + 1 select the CSLSB and CSMSB/LDAC control inputs respectively. Since only two instructions (LHLD, SHLD) are required to both fetch and load the 12-bit data word to the AD7548, it may be more efficient to insert these instructions as required in the main program rather than use a subroutine such as illustrated here.




Figure 11. AD7548 – 8085A Interface (Automatic Transfer Mode)

Table IV. Sample Routine for AD7548-8085A Interface

	CALL	7548	
7548	PUSH	PSW	Push register contents
			onto stack
	PUSH	Н	
	LHLD	XXYY	Fetch 12-bit data
	SHLD	PPQQ	Load 12-bit data
	POP	H	Pop register contents
			from stack
	POP	PSW	
	RET		Return to main program

#### AD7548 - MC6809 INTERFACE

The AD7548 can be interfaced to the MC6809 microprocessor as shown in Figure 12 for automatic transfer of 8 +4-bit data. Similar to the 8085A instructions LHLD and SHLD, the 6809 has two instructions to fetch and store 12-bit (16-bit) data to the AD7548, LDD and STD. However, in the 6809, the high byte of data is moved first, then the low byte (this is the opposite of the 8085A). This means that if the 12-bit data is assumed to reside at addresses XXYY and XXYY+1 then XXYY must contain the high byte. It also means that the address decoding logic of Figure 11 must be slightly changed so that the even-order

AD7548 address, PPQQ from before, selects the CSMSB input to load the high byte first. In this automatic transfer configuration LDAC is tied to the CSLSB input. The AD7548 analog output can thus be updated using only two instructions as follows:

LDD \$XXYY STD \$PPQQ

The strobed transfer configuration is shown in Figure 13 with a dedicated decoder output assigned to each chip select input. The common  $\overline{LDAC}$  signal allows simultaneous update of both AD7548 DAC registers.




Figure 12. AD7548 – MC6809 Interface (Automatic Transfer Mode)




Figure 13. AD7548 – MC6809 Interface (Strobed Transfer Mode)

#### AD7548 - 6502 INTERFACE

Figure 14 shows a typical AD7548 to 6502 microprocessor interface configured for automatic transfer of right-justified data. As a programming example, Figure 15 shows a flow chart for producing a 12-bit (4095-step-max) voltage ramp under 6502 control. Index registers X and Y of the 6502 form a 12-bit counter with the X-register holding the low byte of data and the Y-register the high byte. Table V shows the program listing. The X-register is compared with FF<sub>H</sub> and the Y-register with 10<sub>H</sub> to determine when the ramp voltage has reached its maximum value (FFF<sub>H</sub>). By changing the comparison data in the program the maximum ramp output voltage can be varied from levels corresponding to FFF<sub>H</sub> down to 000<sub>H</sub>. In the program listing of Table V the AD7548 has been assigned contiguous addresses 0400 (low byte) and 0401 (high byte and DAC register).




Figure 14. AD7548 – 6502 Interface (Automatic Transfer Mode)




Figure 15. Flow Chart for Voltage Ramp Generation

Table V.	Program i	Listing f	for Figure	15
----------	-----------	-----------	------------	----

ADDRESS	OP-CODE	MNEMONIC	OPERAND
0000	A0	LDY	# 00
01	00		
02	A2	LDX	# 00
03	00	l	
04	4C	JMP	0008
05	08		
06	00		
07	E8	INX	
08	8E	STX	0400
09	00		
0A	04	Ì	
0B	8C	STY	0401
0C	01	i	
0D	04	ļ	
0E	E0	CPX	# FF
0F	FF	ĺ	
10	D0	BNE	0007
11	F5	i	
12	C8	INY	
13	C0	CPY	# 10
14	10		
15	D0	BNE	0002
16	EB	1	
17	FO	BEQ	0000
0018	E7		

#### AD7548 - Z80 INTERFACE

Figure 16 shows a typical AD7548 to Z80 microprocessor interface configured for automatic transfer of right-justified data. Similar to the 8085A and 6809 cases, 16-bit load instructions are available in the Z80 which can fetch and load 12-bit data to the AD7548. Since the low byte of data is moved first and assuming the 12-bit data resides at addresses XXYY and XXYY + 1, address XXYY must contain the low byte. As before, addresses PPQQ and PPQQ + 1 select the AD7548 CSLSB and CSMSB/LDAC control inputs respectively. Choosing the Z80 register pair BC to hold the 12-bit data, the two instructions required to update the AD7548 analog output are as follows:

LD BC, (XXYY) LD (PPQQ), BC




Figure 16. AD7548 – Z80 Interface (Automatic Transfer Mode)



# CMOS 8-Bit $\mu$ P Compatible 12-Bit D/A Converter

PM-7548

#### **FEATURES**

- 8-Bit Bus Compatible 12-Bit DAC
- Versatile Microprocessor Interface with Selectable Data Input Format and Data Override
- Faster Interface Timing
- High Accuracy: Low ±1/2 LSB INL Error Over Temperature and ±1 LSB Gain Error
- Superior Power Supply Rejection
  - from +5V to +15V . . . . . . . . . . . . . . 0.001%/% Max
- Low Feedthrough Error and Digital Charge Injection
- Data Inputs Designed with ESD Protective Circuitry
- Narrow (0.3") DIP Packages Suitable for Auto-Insertion
- Superior Direct Replacement for AD7548
- Full Four Quadrant Multiplication
- Available in Die Form

#### **APPLICATIONS**


- Process Control
- Programmable Amplifiers
- Digitally Controlled Power Supplies
- Digitally Controlled Attenuators
- Digitally Controlled Filters

### ORDERING INFORMATION †

		PACKAGE: 20-PIN						
			EXTENDED					
		MILITARY*	INDUSTRIAL	COMMERCIAL				
GAIN	NON-	TEMPERATURE	TEMPERATURE	TEMPERATURE				
ERROR	LINEARITY	-55°C to +125°C	-40°C to +85°C	0°C to +70°C				
±1 LSB	±1/2 LSB	PM7548AR	PM7548ER	PM7548GP				
±2 LSB	±1/2LSB	PM7548BR	PM7548FR					
±2 LSB	±1/2LSB	PM7548BRC/883	PM7548FP	_				
±2 LSB	±1/2LSB	amount.	PM7548FPC					
±2 LSB	±1/2 LSB		PM7548FS					

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7548AR PM7548BR	AD7548TD AD7548SD	MIL
PM7548ER PM7548FR	AD7548BQ AD7548AQ	IND
PM7548GP PM7548FP PM7548FPC	AD7548KN AD7548JN AD7548JP	СОМ

#### GENERAL DESCRIPTION


The PM-7548 is a 12-bit resolution, current output, CMOS D/A converter with a microprocessor interface for 8-bit busses. Its improved accuracy and inputs designed with ESD protection circuitry make it a superior pin-compatible replacement to the industry standard 7548. These performance improvements permit the upgrading of existing designs with greater accuracy and ruggedness. Tighter linearity and gain error specifications may permit a reduced circuit parts count through the elimination of trimming components. The PM-7548 is available in standard plastic and CERDIP packages that are compatible with auto-insertion equipment.

The PM-7548's versatile interface allows data to be loaded into an output register in two bytes. The PM-7548 can accept data right or left justified, least or most significant byte first, under microprocessor control. Faster interface timing minimizes microprocessor wait states.

Analog output updating and the loading of new data into the input registers may be coincident or separated in time by use of the LDAC control input. This allows user control of data update and analog output update timing.

Data override control allows full-scale or zero-scale analog outputs without altering the contents of the DAC registers. This permits the user to perform circuit calibration without the need to load calibration data into the DAC registers.

#### PIN CONNECTIONS



t Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

ABSOLUTE MAXIMUM RATINGS otherwise noted.)	$(T_A = +25^{\circ}C, unless)$
V <sub>DD</sub> (to GND)	+17V
V <sub>DD</sub> (to GND)	±25V
V <sub>BER</sub> (to GND)	±25V
Digital Input Voltage Range Output Voltage (Pin 1, Pin 2)	0.3V to V <sub>DD</sub>
Output Voltage (Pin 1, Pin 2)	0.3 to V
Operating Temperature Range	
AR/BR/BRC Versions	55°C to +125°C
ER/FR/FP/FPC/FS Versions	40°C to +85°C
GP Version	
Junction Temperature	+150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	⊖ <sub>JA</sub> (Note 1)	Θ <sub>JC</sub>	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Contact LCC (RC, TC)	88	33	°C/W
20-Pin SOL (S)	88	25	°C/W
20-Contact PLCC (PC)	73	33	°C/W

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub> (Pin 17) and R<sub>FB</sub> (Pin 18).
   The digital control inputs are zener protected; however, permanent damage
- may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and dice. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V, +12V or +15V;  $V_{REF}$  = +10V;  $V_{OUT}$  =  $V_{AGND}$  =  $V_{DGND}$  = 0V;  $T_A$  = -55°C to +125°C for PM-7548AR/BR/BRC,  $T_A$  = -40°C to +85°C for PM-7548ER/FR/FP/FPC/FS, and  $T_A$  = 0°C to +70°C for PM-7548GP, unless otherwise noted.

			Į.	PM-75	48	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		12			Bits
Integral Nonlinearity (Note 1)	INL		_		1/2	LSB
Differential Nonlinearity (Note 2)	DNL	PM-7548A/E/G PM-7548B/F	_	_	1/2 1	LSB
Gain Error (Note 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C PM-7548A/E/G PM-7548B/F T <sub>A</sub> = Full Temperature Range PM-7548A/E/G PM-7548B/F	- - -	_ _ _	1 2 2 3	LSB
Gain Temperature Coefficient (Note 6)	TCG <sub>FS</sub>		_	± 1	±5	ppm/°C
Power Supply Rejection Ratio	PSRR	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	_ _		±0.001 ±0.002	%/%
Output Leakage Current (Notes 4, 5)	l <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range PM-7548A/B PM-7548E/F/G	- - -	±0.5 ±12	±5 ±100 ±25	nA
Feedthrough Error (Note 6)	FT	$V_{\rm REF} = 20V_{\rm p-p}$ at $f=10{\rm kHz}$ All digital inputs LOW	_	. —	5	mV <sub>p-p</sub>
Zero Scale Error (Notes 12, 13)	I <sub>ZSE</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range PM-7548A/B PM-7548E/F/G		0.002 0.07 0.01		LSB
Input Resistance (Note 9)	R <sub>IN</sub>		7	11	15	kΩ

**ELECTRICAL CHARACTERISTICS** at V<sub>DD</sub> = +5V, +12V or +15V; V<sub>REF</sub> = +10V; V<sub>OUT</sub> = V<sub>AGND</sub> = V<sub>DGND</sub> = 0V; T<sub>A</sub> = -55°C to +125°C for PM-7548AR/BR/BRC, T<sub>A</sub> = -40°C to +85°C for PM-7548ER/FR/FP/FPC/FS, and T<sub>A</sub> = -°C to +70°C for PM-7548GP, unless otherwise noted. *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM-7548 TYP	MAX	UNITS
AC PERFORMANCE						
Output Current Settling Time (Notes 6, 7, 8)	t <sub>s</sub>	T <sub>A</sub> = +25°C	-	-	1	μs
Digital-to-Analog Glitch Energy (Notes 6, 11)	Q	$V_{REF}$ = 0V $I_{OUT}$ Load = 100 $\Omega$ $C_{EXT}$ = 13pF DAC Register Loaded Alternately with All 0s and All 1s	-	-	200	nVs
Total Harmonic Distortion (Note 6)	THD	V <sub>REF</sub> = 6V <sub>rms</sub> @ 1kHz DAC Register Loaded with All 1s	-	-	-90	dB
Output Noise Voltage Density (Notes 6, 14)	e <sub>n</sub>	10Hz to 100kHz Measured Between R <sub>FB</sub> and I <sub>OUT</sub>	-	_	13	nV/√Hz
DIGITAL INPUTS						
Digital Input HIGH	V <sub>IH</sub>		2.4	-	-	٧
Digital Input LOW	V <sub>IL</sub>		-	-	0.8	٧
Input Leakage Current (Note 10)	I <sub>IL</sub>	V <sub>IN</sub> = 0V to +15V	-	_	±1	μА
Input Capacitance (Note 6)	Cin	V <sub>IN</sub> = 0V	~	-	8	pF
ANALOG OUTPUTS						
Output Capacitance (Note 6)	Соит	Digital Inputs = V <sub>IH</sub>	-	_	140	pF
Output Capacitance (Note 6)	Соит	Digital Inputs = V <sub>IL</sub>	_	_	70	pF
TIMING CHARACTERISTICS (Note 6)						
Data Valid Setup Time	t <sub>DS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	160 210	-	-	ns
Data Valid Hold Time	t <sub>DH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	10 10	-	_	ns
CSMSB or CSLSB to WR Setup Time	t <sub>cws</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	0	-	-	ns
CSMSB or CSLSB to WR Hold Time	t <sub>cwH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	0	-	_	ns
LDAC to WR Setup Time	t <sub>LWS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	0	-	-	ns
LDAC to WR Hold Time	t <sub>LWH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	0	=	_	ns
Write Pulse Width	t <sub>wa</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temperature Range	120 120	- -	_	ns

### NOTES:

- 1.  $\pm 1/2$  LSB =  $\pm 0.012\%$  of Full Scale.
- 2. All grades are monotonic to 12-bits over temperature.
- 3. Using internal feedback resistor.
- 4. Applies to I<sub>OUT</sub>; digital inputs = V<sub>IL</sub>.
  5. Specification also applies for AGND with all digital inputs = V<sub>IL</sub>.

- 5. Specification also appears to the state of the state measured first time constant of the final RC decay.
- 9. Absolute temperature coefficient is approximately +50ppm/°C.

- 10. Digital inputs are CMOS gates; I, N is typically 1nA at +25°C.

  11. V<sub>REF</sub> = 0V, all digital inputs = 0V to V<sub>DD</sub> or V<sub>DD</sub> to 0V.

  12. V<sub>REF</sub> = +10V, all digital inputs = 0V.

  13. Calculated from worst case R<sub>REF</sub>: I<sub>ZSE</sub> (in LSBs) = (R<sub>REF</sub> x I<sub>LKG</sub> x 4096)/
- V<sub>REF</sub>.

  14. Calculated from e<sub>N</sub> = √4K TRB
  - where: K = Boltzmann Constant, J/°K T = Resistor Temperature, °K
    - R = Resistance.  $\Omega$
    - B = Bandwidth, Hz.

### PM-7548


**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +12V or +15V;  $V_{REF}$  = +10V;  $V_{OUT}$  =  $V_{AGND}$  = 0V;  $T_A$  = -55°C to +125°C for PM-7548AR/BR/BRC,  $T_A$  = -40°C to +85°C for PM-7548ER/FR/FP/FPC/FS, and  $T_A$  = 0°C to +70°C for PM-7548GP, unless otherwise noted.

			PM-7548			*	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLY							
V <sub>DD</sub> Range	$V_{DD}$		11.4	_	15.75	v	
Supply Current	I <sub>DD</sub>	All digital inputs = $V_{INH}$ or $V_{INL}$ All digital input = 0V or $V_{DD}$	_	_	3 1	mA	


**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT} = V_{AGND} = V_{DGND} = 0V$ ;  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  for PM-7548AR/BR/BRC,  $T_A = -25^{\circ}C$  to  $+85^{\circ}C$  for PM-7548ER/FR, and  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  for PM-7548GP/HP/HPC, unless otherwise noted.

			PM-7548			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
V <sub>DD</sub> Range	$V_{DD}$		4.75	5	5.25	V
Supply Current	1	All digital inputs = V <sub>INH</sub> or V <sub>INL</sub>		_	2	mA.
Supply Current	'DD	All digital input = 0V or V <sub>DD</sub>		120	300	μΑ

#### **BURN-IN CIRCUIT**



#### **DICE CHARACTERISTICS**



DIE SIZE  $0.096 \times 0.130$  inch, 12,480 sq. mils (2.46  $\times$  3.33mm, 8.20 sq. mm)

11. DB3 1. I<sub>OUT</sub> 2. AGND 12. DB2 3. DGND 13. DB1 4. CSMSB 14. DB0 (LSB) 5. DF/DOR 15. LDAC 16. CSLSB 6. CTRL 17. WR 7. DB7 (MSB) 8. DB6 18. V<sub>DD</sub> 9. DB5 19. V<sub>REF</sub> 10. DB4 20. R<sub>FB</sub>

WAFER TEST LIMITS at V<sub>DD</sub> = +5V, V<sub>REF</sub> = +10V, AGND = DGND = 0V, V<sub>QUT</sub> = AGND = 0V, T<sub>A</sub> = +25°C, unless otherwise noted.

		PM-7548GBC	
SYMBOL	CONDITIONS	LIMIT	UNITS
N		12	Bits MIN
INL		±1/2	LSB MAX
DNL		±1/2	LSB MAX
G <sub>FSE</sub>		±1	LSB MAX
PSRR	$\Delta V_{DD} = \pm 5\%$	±0.001	%/% MAX
I <sub>LKG</sub>	V <sub>DD</sub> = +15V Digital Inputs = V <sub>IL</sub>	±5	nA MAX
R <sub>REF</sub>		7/15	kΩ MIN/MAX
	3000		
V <sub>IH</sub>		2.4	V MIN
V <sub>IL</sub>		0.8	V MAX
I <sub>IL</sub>	V <sub>DD</sub> = +15V V <sub>IN</sub> = 0 to 15V	±1	μΑ ΜΑΧ
I <sub>DD</sub>	$V_{DD} = +15V$ Digital Inputs = $V_{IH}$ or $V_{IL}$ Digital Inputs = $0V$ or $V_{DD}$	3 1	mA MAX
	N INL DNL G <sub>FSE</sub> PSRR I <sub>LKG</sub> R <sub>REF</sub> V <sub>IH</sub> V <sub>IL</sub> I <sub>IL</sub>	$\begin{array}{c} N \\ INL \\ DNL \\ G_{FSE} \\ PSRR \qquad \Delta V_{DD} = \pm 5\% \\ I_{LKG} \qquad V_{DD} = +15V \\ Digital \ Inputs = V_{IL} \\ \\ R_{REF} \\ \hline \\ V_{IH} \\ V_{IL} \\ I_{IL} \qquad V_{DD} = +15V \\ V_{IN} = 0 \ to \ 15V \\ \\ I_{DD} \\ \hline \end{array}$	SYMBOL         CONDITIONS         LIMIT           N         12           INL $\pm 1/2$ DNL $\pm 1/2$ GFSE $\pm 1$ PSRR $\Delta V_{DD} = \pm 5\%$ $\pm 0.001$ $I_{LKG}$ $V_{DD} = +15V$ Digital Inputs = $V_{IL}$ $\pm 5$ $R_{REF}$ $7/15$ $V_{IH}$ $2.4$ $V_{IL}$ $0.8$ $I_{IL}$ $V_{DD} = +15V$ $V_{IN} = 0 \text{ to } 15V$ $\pm 1$ $V_{DD} = +15V$ Digital Inputs = $V_{IH}$ or $V_{IL}$ $3$


#### NOTES:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


<sup>1.</sup> Using internal feedback resistor.


### PM-7548


#### TYPICAL PERFORMANCE CHARACTERISTICS

















# SPECIFICATION DEFINITIONS RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where "n" is equal to the number of bits.

#### SETTLING TIME

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e. zero to full scale.

#### GAIN

Ratio of the DAC's external operational amplifier output voltage to the V<sub>REF</sub> input voltage when all digital inputs are HIGH

#### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from  $\mbox{\rm V}_{\mbox{\scriptsize REF}}$  to output with all switches OFF.

#### **OUTPUT CAPACITANCE**

Capacitance from I<sub>OUT</sub> terminal with all digital inputs LOW, or on AGND terminal when all inputs are HIGH.

#### **OUTPUT LEAKAGE CURRENT**


Current appearing at  $I_{OUT}$  when all digital inputs are LOW, or at AGND when all inputs are HIGH.

#### GENERAL CIRCUIT INFORMATION

The PM-7548 is a 12-bit multiplying D/A converter with a very low temperature coefficient, R-2R resistor ladder network, data-steering and control logic, and two data registers.

The digital circuitry forms a versatile interface between the 12-bit DAC and an 8-bit data bus. Several data formats can be accomodated, single or double buffering is available, and a data override function allows calibration data to be loaded into the DAC without altering data stored in the buffer registers.

FIGURE 1: Simplified DAC Circuit



A simplified circuit of the PM-7548 is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thin-film resistors, and twelve pairs of NMOS current-steering switches steer binarily weighted currents into either  $I_{OUT}$  or AGND. Switching current to ground or  $I_{OUT}$  yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at  $V_{REF}$  equal to R (typically 11k $\Omega$ ). The  $V_{REF}$  input may be driven by any reference voltage or current, ac or dc, that is within the limits stated in the Absolute Maximum Ratings chart.

The PM-7548 design incorporates a regulator circuit which assures TTL compatibility at any  $\rm V_{DD}$  from +5V to +15V across the full military temperature range. This regulator also contributes to the DAC's exceptional PSRR performance, and maintains timing performance independent of supply voltage.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It is essential then, that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of 10 ohms, switch 2 for 20 ohms, etc., a constant 5mV drop will then be maintained across each switch.


To further insure accuracy across the full temperature range, permanently "ON" MOS switches are included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit", Figure 1, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R<sub>FEEDBACK</sub> (such as incoming inspection), V<sub>DD</sub> must be present to turn "ON" these series switches.

#### **ESD PROTECTION**

The PM-7548 data inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

FIGURE 2: Digital Input Protection



### PM-7548

These protection diodes are designed to clamp the inputs well below dangerous levels during static discharge conditions.

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show equivalent circuits for the DAC with all bits LOW and HIGH, respectively. The reference current is switched to AGND when all data bits are LOW and to I<sub>OUT</sub> when all bits are HIGH. The I<sub>LEAKAGE</sub> current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain through the ladder's terminating resistor.

Output capacitance is dependent upon the digital input code. This is because the gate capacitance of MOS transistors increases with applied gate voltage. This output capacitance varies between the low and high values.

FIGURE 3: PM-7548 Equivalent Circuit (All Inputs LOW)





FIGURE 4: PM-7548 Equivalent Circuit
(All Digital Inputs HIGH)



#### INPUT CONTROL INFORMATION

FIGURE 5: PM-7548 Data Input and Control Timing Diagram





FIGURE 6: Simplified PM-7548 Input Control Structure



# DYNAMIC PERFORMANCE OUTPUT IMPEDANCE

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $I_{OUT}$  terminal, may be between  $11k\Omega$  (the feedback resistor alone when all digital inputs are low) and  $7.5k\Omega$  (the feedback resistor in parallel with approximately  $30k\Omega$  of the R-2R ladder network resistance when any single bit logic is high). Static accuracy and dynamic performance will be affected by these variations. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the PM-7548. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers' feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (see Figures 9 and 10).
- 2. Power supply decoupling at the device socket and use of proper grounding techniques.

#### INTERFACE INPUT DESCRIPTION

CSMSB (Pin 4) - Chip Select Most Significant Byte. Active Low. Selected either with WR, to load most significant byte data into the input register, or with WR and LDAC to load data into both input and DAC registers.

CSLSB (Pin 16) - Chip Select Least Significant Byte. Active Low. Selected either with WR to load least significant byte data into the input register, or with WR and LDAC to load data into both input and DAC registers.

**DF/DOR** (Pin 5) - Data Format/Data Override. When LOW, DAC is forced to full-scale or zero-scale output as selected by CTRL. Use of Data Override does not affect data held in DAC register. When DF/DOR is HIGH, CTRL selects either right or left data input format. DF/DOR is normally held HIGH.

DF/DOR	CTRL	Function
0	0	DAC forced to zero-scale (all zeros)
0	1	DAC forced to full-scale (all ones)
1	0	Left-justified data format selected
1	1	Right-justified data format selected

LDAC (Pin 15) - Load DAC Input. Active Low. Selected, with other interface inputs, to load DAC register from input register or external data bus.

WR (Pin 17) - Write Input. Active Low. Selected, with other interface input, to load data into input register and to transfer data from input register to DAC register.

Selected, with other interface input, to load data into input register and to transfer data from input register to DAC register.

WR	CSMSB	CSLSB	LDAC	Function
0	1	0	1	Load LSByte to Input Register
0	1	0	0	Load LSByte to Input and DAC Registers
0	0	1	1	Load MSByte to Input Register
0	0	1	0	Load MSByte to Input and DAC Registers
0	1	1	0	Load Input Register to DAC Register
1	Х	Х	Х	No Data Transfer

# DATA LOADING AND TRANSFER DATA INPUT AND TRANSFER

Data may be loaded into the input register in either a left- or right-justified format. The data format is selected through the  $DF/\overline{DOR}$  and CTRL inputs (refer to Interface Input Description).

Data transfer, from the input register to the DAC register, can be automatic upon loading of the second data byte into the input register or can occur at a later time through a strobed transfer.

#### STROBED DATA TRANSFER MODE

Strobed data transfer allows the full 12-bit digital word to be loaded into the input register and transferred to the DAC register at some later time. This transfer mode requires three write cycles: two to load the new digital word, and a third to

#### CTRL (Pin 6) - Control Input (Refer also to DF/DOR)




FIGURE 7: Strobed Data Transfer Mode





FIGURE 8: Automatic Data Transfer Mode



transfer data to the DAC register. The timing diagram for strobed data transfer is shown in Figure 7.

Strobed data transfer has two primary uses. By separating data loading and transfer operations, the timing of DAC output updating may be more precisely controlled. Simultaneous updating of multiple PM-7548s can also be accomplished by the use of a master strobe signal applied to the LDAC pins of the DACs.

A single data byte can be updated in two write cycles with the strobed transfer mode.

#### **DATA OVERRIDE**

System calibration typically requires full-scale and zeroscale DAC outputs (digital words all 1s and 0s respectively). The PM-7548's data override ability allows full-scale and zero-scale outputs without altering the contents of the DAC and input registers, or requiring the controlling microprocessor to load calibration data.

Data override is accessed by setting the DF/DOR pin LOW. The CTRL pin then selects the override code: CTRL LOW yields all 0s, CRTL HIGH yields all 1s.

#### **AUTOMATIC DATA TRANSFER MODE**

Data may be transferred automatically from the input register to the DAC register while loading the second (High or Low) byte. This is the simplest and fastest transfer mode, requiring only two write cycles to load and transfer a complete new digital word. This operation can be simplified by connecting LDAC directly to either CSMSB or CSLSB so that the write cycle which loads the second data byte also initiates data word transfer.

The timing diagram for automatic transfer is shown in Figure 8. The first write cycle loads the first data byte into the input register. The second write cycle loads the second data byte and simultaneously transfers the full data word to the DAC register.

Automatic transfer allows updating of a single byte in one write cycle.

# APPLICATIONS INFORMATION APPLICATION TIPS

In most applications, linearity depends upon the potential of  $I_{OUT}$  and AGND (pins 1 and 2) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground, (see Figures 9 and 10). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200 \mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a common ground point, avoiding ground loops. The  $V_{\mbox{\scriptsize DD}}$  power supply should have a low noise level with no transients greater than  $+17\mbox{\scriptsize V}$ .

Unused digital inputs must always be grounded or taken to  $V_{DD}$ ; this will prevent noise from triggering the high impedance digital input resulting in output errors. It is also recommended that the used digital inputs be taken to ground

or  $V_{DD}$  via a high value (1M $\Omega$ ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital inputs pass through the transition voltage. The supply current decreases as the input voltage approaches the supply rails ( $V_{DD}$  or DGND), i.e. rapidly slewing logic signals that settle very near the supply rails will minimize supply current.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**

When using high speed op amps, a small feedback capacitor (typically 15pF) should be used across the amplifier to minimize overshoot and ringing. For low speed or static applications, AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input-terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.

FIGURE 9: Unipolar Binary Operation with High Accuracy Op Amp (2-Quadrant)





FIGURE 10: Unipolar Binary Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)



### PM-7548

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 11 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$

where Ro is a function of the digital code, and:

 $R_O = 10k\Omega$  for more than 4-bits of logic 1

 $R_{\Omega} = 30k\Omega$  for any single bit logic 1

Therefore, the offset gain varies as follows:

At code 0011 1111 1111,


$$V_{ERROR} = V_{OS} \left( 1 + \frac{10k\Omega}{10k\Omega} \right) = 2V_{OS}$$

At code 0100 0000 0000,

$$V_{ERROR} = V_{OS} \left( 1 + \frac{10k\Omega}{30k\Omega} \right) = 4/3V_{OS}$$

The error difference is 2/3 VOS.

FIGURE 11: Simplified Circuit



Since one LSB has a weight (for  $V_{REF} = +10V$ ) of 2.4mV for the PM-7548, it is clearly important that  $V_{OS}$  be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include PMI's OP-77, OP-07, OP-27, and OP-42.

#### **UNIPOLAR BINARY OPERATION (2-QUADRANT)**

The circuit shown in Figures 9 and 10 may be used with an AC or DC reference voltage. The circuit's output will range between 0V and approximately  ${}^{-}V_{REF}$  (4095/4096) depending upon the digital input code. The relationship between the

digital input code. The relationship between the digital input and the analog output is shown in Table 1. The limiting parameters for the  $V_{REF}$  range are the maximum input voltage range for the op amp or  $\pm 25V$ , whichever is lowest.

Gain error may be trimmed by adjusting R1 as shown in Figure 10. The DAC register must first be loaded with all 1s. This is most easily accomplished by asserting Data Override HIGH (DF/ $\overline{DOR}$  LOW and CTRL HIGH). R1 may then be adjusted until  $V_{OUT} = -V_{REF}$  (4095/4096). In the case of an adjustable  $V_{REF}$ . R1 and  $R_{FEEDBACK}$  may be omitted, with  $V_{REF}$  adjusted to yield the desired full-scale output.

In many applications the PM-7548's negligible zero scale error and very low gain error permit the elimination of the trimming components (R1 and the external R<sub>FEEDBACK</sub>) without adverse effects on circuit performance.

TABLE 1: Unipolar Binary Code Table

DIG MSB	ITAL INP		NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figures 9 and 10)
1111	1111	1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000	0000	0001	$-V_{REF}\left(\frac{2049}{4096}\right)$
1,000	0000	0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0111	1111	1111	$-V_{REF}\left(\frac{2047}{4096}\right)$
0000	0000	0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000	0000	0000	$-V_{REF}\left(\frac{0}{4096}\right)=0$

#### NOTES:

- 1. Nominal full scale for the circuits of Figures 9 and 10 is given by  $FS = V_{REF} \left( \frac{4095}{4096} \right).$
- 2. Nominal LSB magnitude for the circuits of Figures 9 and 10 is given by LSB =  $V_{REF} \left( \frac{1}{4 \log h} \right)$  or  $V_{REF} (2^{-n})$ .

#### **BIPOLAR BINARY OPERATION (4-QUADRANT)**

Figure 12 details a suggested circuit for bipolar, or offset binary operation. Table 2 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

TABLE 2: Bipolar (Offset Binary) Code Table

DIGITA	L INPUT		
MSB		LSB	NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 12)
1111	1111	1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000	0000	0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000	0000	0000	0
1111	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000	0000	0001	$-V_{REF}\left(\frac{2047}{2048}\right)$
0000	0000	0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

#### NOTES:

- 1. Nominal full scale for the circuit of Figure 7 is given by  $FS = V_{REF} \left( \frac{2047}{2048} \right).$
- 2. Nominal LSB magnitude for the circuit of Figure 7 is given by  $LSB = V_{REF} \left( \frac{1}{2048} \right).$


Resistors R3, R4, and R5 must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between R3 and R4 causes offset and full scale errors while an R5 to R4 and R3 mismatch will result in full scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting R1 until V $_{OUT}$ = 0V. R1 and R2 may be omitted, adjusting the ratio of R3 to R4 to yield V $_{OUT}$ = 0V. Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and either adjusting the amplitude of V $_{REF}$  or the value of R5 until the desired V $_{OUT}$  is achieved.

SINGLE SUPPLY OPERATION


Voltage Switching Mode: Figure 13 shows the PM-7548 in a single supply voltage switching mode. This circuit uses the micropower OP-90 to minimize supply current requirements. This op amp allows the circuit output to swing to ground provided that the op amp sees a resistance to ground of less than  $1M\Omega$ .

FIGURE 13: Ultra Low Power Single Supply Operation (Voltage Switching Mode)



As shown, a reference voltage is applied to  $I_{OUT}$  and the buffer op amp is tied, in a noninverting orientation, to the  $V_{REF}$  pin. The DAC's R-2R ladder acts as a voltage divider, its output voltage at the  $V_{REF}$  pin having an impedance of R (typically 11k $\Omega$ ).

FIGURE 12: Bipolar Operation (4-Quadrant)



The applied reference voltage must always be positive with respect to AGND. This will avoid the forward biasing of an internal diode found between I  $_{\rm OUT}$  and AGND. The reference voltage must also be maintained within +2.5V of AGND (with V  $_{\rm DD}$  between +12V and +15V) to maintain linearity.

The output voltage of this circuit can be described as:

$$V_{OUT} = V_{REF} (n/4096) \left( \frac{R_1 + R_2}{R_1} \right)$$

where n is the decimal equivalent of the digital input word. The ratio of R, and R, may be varied to give the desired output range.


**False Ground Mode:** Single supply operation can be implemented in a current steering mode as shown in Figure 14. In this circuit, analog ground is offset to a false ground, typically +5V.  $V_{OUT}$  ranges between +5V and +10V depending on the digital code and the  $V_{OFFSET}$ .  $V_{OUT}$  is described by:

$$V_{OUT} = V_{OFFSET} + (n/4096) (V_{OFFSET})$$

where n is the decimal equivalent of the digital input word.

This configuration allows the use of an op amp which cannot operate down to 0V, or "true" ground. For best linearity,  $V_{DD}$  should be at least 10V above the false ground.

FIGURE 14: Single Supply Operation
(False Ground, Current Steering Mode)




#### **ANALOG/DIGITAL DIVISION**

The transfer function for the PM-7548 connected in the multiplying mode as shown in Figure 15 is:

$$V_O = -V_{IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}} \right)$$

where A<sub>X</sub> assume a value of 1 for an "ON" bit and 0 for an "OFF" bit.

FIGURE 15: Analog/Digital Divider



The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 15. It is now:

$$V_{O} = \left(\frac{-V_{IN}}{\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} \cdots + \frac{A_{12}}{2^{12}}}\right)$$

The above transfer function is the division of an analog voltage ( $V_{REF}$ ) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON", the gain is 1 ( $\pm$ 1 LSB). The gain becomes 4096 with the LSB, bit 12, "ON".

#### MICROPROCESSOR INTERFACE

The PM-7548 can be directly interfaced to an 8-bit micro-processor's bus. Two such interfaces are shown in Figures 16 and 17

Figure 16 shows an automatic transfer interface with an MC6809 microprocessor. The PM-7548 is assigned an address, through use of the decoder, that does not use  $A_{\rm O}$ . The 8-bit high byte may then be loaded using an even (X) address. Next, the 4-bit low byte is loaded to an odd address (X + 1),  $A_{\rm O}$  selecting both the low byte data loading and the 12-bit data transfer.

Figure 17 shows a multiple DAC, strobed transfer interface configuration, also using the MC6809. Decoding allows independent loading of data with simultaneous updating of both DACs This technique can be extended to accommodate an unlimited number of DACs with the use of additional decoding.

FIGURE 16: PM-7548/MC6809 Interface Automatic Transfer Mode





FIGURE 17: PM-7548/MC6809 Interface Multiple DAC, Strobed Transfer Mode





# $\begin{array}{c} \text{LC}^2\text{MOS} \\ \text{Dual 12-Bit } \mu\text{P-Compatible DAC} \end{array}$

AD7549

#### **FEATURES**

Two Doubled Buffered 12-Bit DACs
4-Quadrant Multiplication
Low Gain Error (3LSBs max)
DAC Ladder Resistance Matching: 1%
Space Saving Skinny DIP and Surface Mount Packages
Latch-Up Proof
Extended Temperature Range Operation

APPLICATIONS
Programmable Filters
Automatic Test Equipment
Microcomputer Based Process Control
Audio Systems
Programmable Power Supplies
Synchro Applications


#### GENERAL DESCRIPTION

The AD7549 is a monolithic dual, 12-bit, current output D/A converter. It is packaged in both 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages. Both DACs provide four quadrant multiplication capabilities with a separate reference input and feedback resistor for each DAC. The monolithic construction ensures excellent thermal tracking and gain error tracking between the two DACs.

The DACs in the AD7549 are each loaded in three 4-bit nibbles. The control logic is designed for easy processor interfacing. Input and DAC register loading is accomplished using address lines A0, A1, A2 and  $\overline{\text{CS}}$ ,  $\overline{\text{WR}}$  lines. A logic high level on the CLR input clears all registers. Both DACs may be simultaneously updated using the  $\overline{\text{UPD}}$  input.

The AD7549 is manufactured using the Linear Compatible CMOS(LC<sup>2</sup>MOS) process. It is speed compatible with most microprocessors and accepts TTL, 74HC or 5V CMOS logic level inputs.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PRODUCT HIGHLIGHTS

- Small package size: the loading structure adopted for the AD7549 enables two 12-Bit DACs to be packaged in either a small 20-pin 0.3" DIP or in 20-terminal surface mount packages.
- DAC to DAC matching: since both DACs are fabricated on the same chip, precise matching and tracking is inherent.
   This opens up applications which otherwise would not be considered, i.e., Programmable Filters, Audio Systems, etc.

#### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Relative Accuracy	Full Scale Error	Package Option <sup>2</sup>
AD7549JN	-40°C to +85°C	± 1LSB	±6LSB	N-20
AD7549KN	-40°C to +85°C	± 1/2LSB	±3LSB	N-20
AD7549JP	-40°C to +85°C	±1LSB	± 6LSB	P-20A
AD7549KP	-40°C to +85°C	± 1/2LSB	± 3LSB	P-20A
AD7549AQ	-40°C to +85°C	± 1LSB	±6LSB	Q-20
AD7549BQ	-40°C to +85°C	± 1/2LSB	± 3LSB	Q-20
AD7549SQ	−55°C to +125°C	±1LSB	±6LSB	Q-20
AD7549TQ	−55°C to +125°C	± 1/2LSB	± 3LSB	Q-20
AD7549SE	−55°C to +125°C	± 1LSB	±6LSB	E-20A
AD7549TE	-55°C to +125°C	± 1/2LSB	± 3LSB	E-20A

NOTES

<sup>1</sup>To order MIL-STD-883, Class B process parts, add /883B to part number. Contact your local sales office for military data sheet.

<sup>&</sup>lt;sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier;

Q = Cerdip. For outline information see Package Information section.

# 

Parameter	J, A Versions	K, B Versions	S Version	T Version	Units	Test Conditions/Comments	
ACCURACY	1 - 2						
Resolution	12	12	12	12	Bits		
Relative Accuracy	±1	± 1/2	±1	± 1/2	LSB max	· ·	
Differential Nonlinearity	±1	±1	±1	±1	LSB max	All grades guaranteed monotonic over	
				ļ		temperature.	
Full Scale Error	±6	±3	±6	±3	LSB max	Measured using internal R <sub>FB</sub> and includes	
v .			1			effects of leakage current and gain TC.	
Gain Temperature Coefficient <sup>3</sup> ;		١.					
ΔGain/ΔTemperature	±5	±5	±5	±5	ppm/°C max	Typical value is 1ppm/°C	
Output Leakage Current			İ	ĺ			
I <sub>OUTA</sub> (Pin 17)		1	1	1	1 .	1	
+ 25°C	20	20	20	20	nA max	DAC A Register loaded with all 0's	
T <sub>min</sub> to T <sub>max</sub>	150	150	250	250	nA max	4	
I <sub>OUTB</sub> (Pin 15)		20	20	20	nA max	DACED COLL 1-1-1-10	
+25°C	20 150	150	250	250		DAC B Register loaded with all 0's	
T <sub>min</sub> to T <sub>max</sub>	150	130	230	230	nA max		
REFERENCE INPUT	1		1			1	
Input Resistance (Pin 19, Pin 13)	7	7	7	7	kΩ min	Typical Input Resistance = $11k\Omega$	
	18	18	18	18	kΩ max		
V <sub>REFA</sub> /V <sub>REFB</sub>							
Input Resistance Match	±3	±2	±3	±2	% max	Typically ± 1%	
DIGITAL INPUTS		l					
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min		
V <sub>IL</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	V max		
I <sub>IN</sub> (Input Current)		İ	1			1	
+ 25°C	±1	±1	±1	±1	μA max	$V_{IN} = V_{DD}$	
T <sub>min</sub> to T <sub>max</sub>	± 10	± 10	±10	±10	μA max		
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	7	7	7	pF max		
POWER SUPPLY						1	
$I_{DD}$	5	5	5	5	mA max		

### **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for Design Guidance only and are not subject to test. ( $V_{DD} = +15V$ ;  $V_{REFA} = V_{REFB} = +10V$ ,  $I_{OUTA} = I_{OUTB} = AGND = 0V$ , Output Amplifiers are AD644 except where stated.)

Parameter	$T_A = +25$ °C	$T_A = T_{MIN}, T_{MAX}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5	-	μs max	To 0.01% of full scale range. $I_{OUT}$ load = $100\Omega$ , $C_{EXT} = 13 pF$ , DAC output measured from falling edge of $\overline{WR}$ . Typical value of Settling Time is $0.8 \mu s$ .
Digital-to-Analog Glitch Impulse	10	_	nV-sec typ	Measured with $V_{REFA} = V_{RFB} = 0V$ . $I_{OUTA}$ , $I_{OUTB}$ load = $100\Omega$ , $C_{EXT} = 13pF$ . DAC registers alternately loaded with all 0's and all 1's.
AC Feedthrough <sup>4</sup> V <sub>REFA</sub> to I <sub>OUTA</sub> V <sub>REFB</sub> to I <sub>OUTB</sub>	- 70 - 70	-65 -65	dB max dB max	V <sub>REFA</sub> , V <sub>REFB</sub> = 20V p-p 10kHz sine wave. DAC registers loaded with all 0s.
Power Supply Rejection $\Delta Gain/\Delta V_{DD}$	±0.01	± 0.02	% per % max	$\Delta V_{\mathrm{DD}} = \pm 5\%$
Output Capacitance COUTA COUTB COUTB	80 80 160 160	80 80 160 160	pF max pF max pF max pF max	DAC A, DAC B loaded with all 0's. DAC A, DAC B loaded with all 1's.
Channel-to-Channel Isolation $V_{REFA}$ to $I_{OUTB}$ $V_{REFB}$ to $I_{OUTA}$	-62 -62	-	dB typ dB typ	V <sub>REFA</sub> = 20V p-p 100kHz sine wave, V <sub>REFB</sub> = 0V V <sub>REFB</sub> = 20V p-p 100kHz sine wave, V <sub>REFA</sub> = 0V
Digital Crosstalk	10	-	nV-sec typ	Measured for a Code Transition of all 0's to all 1's
Output Noise Voltage Density (10Hz-100kHz)	15	_	nV/√Hz typ	Measured between $R_{FBA}$ and $I_{OUTA}$ or $R_{FBB}$ and $I_{OUTB}$
Harmonic Distortion	-90	-	dB typ	$V_{IN} = 6V \text{ rms } 1kHz$

NOTES

"Temperature range as follows: J, K, Versions: – 40°C to + 85°C

A, B, Versions: – 40°C to + 85°C

AV 100 – 5V, the device is fire 1, 10°C to + 12°C

AV 100 – 5V, the device is fire 1, 10°C to + 12°C

"Cuaranced by Product Assurance testing."

"Feedthrough an ber further reduced by connecting the metal lid on the ceramic package to DGND.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS (V<sub>nn</sub> = +15V V.

250

250

LIMOTIO	$V_{DD} = + 13V$ , $V_{REFA} = V_{RFB} = + 10V$ , $I_{OUTA} = I_{OUTB} = AGNU = UV$ , unless otherwise stated)							
Limit at $T_A = -40^{\circ}C$ to +85°C	Limit at $T_A = -55^{\circ}C$ to +125°C	Units	Test Conditions/Comments					
80	110	ns min	Address Valid to Write Setup Time					
0	0	ns min	Address Valid to Write Hold Time					
200	240	ns min	Data Setup Time					
0	0	ns min	Data Hold Time					
20	20	ns min	Chip Select or Update to Write Setup Time					
0	0	ns min	Chip Select or Update to Write Hold Time					

Write Pulse Width

Clear Pulse Width

170 Specifications subject to change without notice.

Limit at  $T_A = 25^{\circ}C$ 

50

0

0

20

0

170

200

200

180

**Parameter** 

t<sub>1</sub>

 $t_2$ 

t3


t<sub>4</sub>

t5

t<sub>6</sub>

t<sub>7</sub>

t<sub>8</sub>



ns min

ns min

NOTES 1. All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $t_r = t_f = 20 ns$ .

2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{iit} + V_{iit}}{2}$ 

#### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ (Pin 20) to DGND0.3V, +17V
$V_{REFA}$ , $V_{REFB}$ (Pins 19, 13) to AGND ±25V
$V_{RFBA}$ , $V_{RFBB}$ (Pins 18, 14) to AGND $\pm 25V$
Digital Input Voltage (Pins 1-11)
to DGND $-0.3V$ , $V_{DD} + 0.3V$
$V_{PIN15},V_{PIN17},$ to DGND $-0.3V,V_{DD}$ $+0.3V$
AGND to DGND $-0.3V$ , $V_{DD} + 0.3V$
Power Dissipation (Any Package)
To +75°C
Derates above +75°C 6mW/°C

Operating Temperature Range Commercial (J, K Versions) .... -40°C to +85°C Industrial (A, B Versions) .... -40°C to +85°C Extended (S, T Versions) . . . . . . . . -55°C to +125°C Storage Temperature  $\dots \dots -65^{\circ}C$  to  $+150^{\circ}C$ Lead Temperature (Soldering, 10secs) .... + 300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### **TERMINOLOGY**

#### RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full scale error and is normally expressed in Least Significant Bits or as a percentage of full scale reading.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of 1LSB max over the operating temperature range ensures montonicity.

#### FULL-SCALE ERROR

Full scale error or gain error is a measure of the output error between an ideal DAC and the actual device output. Full scale error is adjustable to zero.

#### **OUTPUT CAPACITANCE**

This is the capacitance from I<sub>OUTA</sub> or I<sub>OUTB</sub> to AGND.

#### DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pAsecs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Digital charge injection is measured with V<sub>REFA</sub> and V<sub>REFA</sub> equal to AGND.

#### **OUTPUT LEAKAGE CURRENT**

Output Leakage Current is current which appears at  $I_{\rm OUTA}$  or  $I_{\rm OUTB}$  with the DAC registers loaded to all zeros.

#### MULTIPLYING FEEDTHROUGH ERROR

This is the error due to capacitive feedthrough from  $V_{REFA}$  to  $I_{OUTA}$  or  $V_{REFB}$  to  $I_{OUTB}$  with the DAC registers loaded to all zeros.


#### **CHANNEL-TO-CHANNEL ISOLATION**

Channel-to-Channel Isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

#### DIGITAL CROSSTALK

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as Digital Crosstalk and is specified in nV-secs.

#### PIN CONFIGURATIONS



PIN	FUNCTION	DESCRIPTION
1	DB3	Data Bit 3, Data Bit 7 or Data Bit 11 (MSB)
2	DB2	Data Bit 2, Data Bit 6 or Data Bit 10.
3	DB1	Data Bit 1, Data Bit 5 or Data Bit 9.
4	DB0	Data Bit 0, Data Bit 4 or Data Bit 8.
5	<u>UPD</u>	Updates DAC Registers from 4-bit input registers. DAC A and DAC B both updated simultaneously.
6	A2	Address line 2.
7	A1	Address line 1.
8	A0	Address line 0.
9	<del>CS</del>	Chip Select Input. Active low.
10	WR	Write Input. Active low.
11	CLR	Clear Input. Active High. Clears all registers.
12	DGND	Digital Ground.
13	$V_{REFB}$	Voltage reference input to DAC B.
14	$R_{FBB}$	Feedback resistor of DACB.
15	I <sub>OUTB</sub>	Current output terminal of DAC B.
16	AGND	Analog ground.
17	I <sub>OUTA</sub>	Current output terminal of DAC A.
18	R <sub>FBA</sub>	Feedback resistor of DACA.
19	$V_{REFA}$	Voltage reference input to DAC A.
20	$V_{DD}$	+ 15V supply input.

CLR	UPD	CS	WR	A2	A1	A0	FUNCTION
0	X	X	1	X	Х	Х	No data transfer.
0	1	1	X	X	X	X	No data transfer.
1	X	X	X	X	X	X	All registers cleared.
0	1	0	J	0	0	0	DAC A LOW NIBBLE REGISTER
							loaded from Data Bus.
0	1	0	J	0	0	1	DAC A MID NIBBLE REGISTER
							loaded from Data Bus.
0	1	0	Ţ	0	1	0	DAC A HIGH NIBBLE REGISTER
							loaded from Data Bus.
0	1	0	T	0	1	1	DAC A Register loaded from
							Input Registers.
0	1	0	ľ	1	0	0	DAC B LOW NIBBLE REGISTER loaded
							from Data Bus.
0	1	0	Ţ	1	0	1	DACB MID NIBBLE REGISTER loaded
							from Data Bus.
0	1	0	Ţ	1	1	0	DACB HIGH NIBBLE REGISTER loaded
							from Data Bus.
0	1	0	Ъ	1	1	1	DACB Register loaded from
							Input Registers.
0	0	1	ᇺ	X	X	X	DACA, DACB Registers updated
							simultaneously from Input Registers.

NOTE: X = Don't Care

Table I. AD7549 Truth Table

# UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 2 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2-quadrant multiplication. The code table for Figure 2 is given in Table II.

Operational amplifiers A1 and A2 can be in a single package (i.e. AD644) or separate packages (AD544). Capacitors C1 and C2 provide phase compensation to help prevent overshoot and ringing when high speed op-amps are used.

For zero offset adjustment, the appropriate DAC register is loaded with all O's and amplifier offset adjusted so that  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$  is at a minimum (i.e.  $\leqslant 120\mu V$ ). Full scale trimming is accomplished by loading the DAC register with all 1's and adjusting R1 (R3) so that  $V_{\rm OUTA}$  ( $V_{\rm OUTB}$ )  $=-V_{\rm IN}$  (4095/4096). In fixed reference applications, full scale can also be adjusted by omitting R1, R2, R3, R4 and trimming the reference voltage magnitude.




Figure 2. AD7549 Unipolar Binary Operation

E	Binary Nu		Analog Output, V <sub>OUTA</sub> or V <sub>OUTB</sub>
MSB		LSB	
1111	1111	1111	$-V_{IN}\left(\frac{4095}{4096}\right)$
1000	0000	0000	$-V_{IN}\left(\frac{2048}{4096}\right) = -1/2V_{IN}$
0000	0000	0001	$-\mathbf{V_{IN}}\left(\frac{1}{4096}\right)$
0000	0000	0000	ov

Table II. Unipolar Binary Code Table for Circuit of Figure 2

# BIPOLAR OPERATION (4-OUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 3. Offset binary coding is used.

With the appropriate DAC register loaded to 1000 0000 0000, adjust R1 (R3) so that  $V_{\rm OUTA}$  ( $V_{\rm OUTB}$ ) = 0V. Alternatively, R1, R2 (R3, R4) may be omitted and the ratios of R6, R7 (R9, 10) varied for  $V_{\rm OUTA}$  ( $V_{\rm OUTB}$ ) = 0V. Full scale trimming can be accomplished by adjusting the amplitude of  $V_{\rm IN}$  or by varying the value of R5 (R8).

Resistors R5, R6, R7 (R8, R9, R10) must be ratio matched to 0.01%. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

The code table for Figure 3 is given in Table III.




Figure 3. Bipolar Operation (Offset Binary Coding)

Binary Number in DAC Register			Analog Output, V <sub>OUTA</sub> or V <sub>OUTB</sub>
MSB		LSB	
1111	1111	1111	$+V_{IN}\left(\frac{2047}{2048}\right)$
1000	0000	0001	$+V_{IN}\left(\frac{1}{2048}\right)$
1000	0000	0000	ov
0 1 1 1	1111	1111	$-V_{IN}\left(\frac{1}{2048}\right)$
0000	0000	0000	$-V_{IN}\left(\frac{2048}{2048}\right)$

Table III. Bipolar Code Table for Offset Binary Circuit of Figure 3

#### APPLICATION HINTS

Output Offset: CMOS D/A converters in circuits such as Figures 2 and 3 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, depends on VOS where VOS is the amplifier input offset voltage. To maintain monotonic operation, it is recommended that VOS be no greater than  $(25 \times 10^{-6})$  (V<sub>REF</sub>) over the temperature range of operation. Suitable op amps are AD644L, AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50 µV) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

Temperature Coefficients: The gain temperature coefficient of the AD7549 has a maximum value of 5ppm/°C and typical value of 1ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.4LSBs respectively over a 100°C temperature range. When trim resistors R1(R3) and R2(R4) are used to adjust full scale range, the temperature coefficient of R1(R3) and R2(R4) should also be taken into account.

High Frequency Considerations: AD7549 output capacitance works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

Feedthrough: The dynamic performance of the AD7549 depends upon the gain and phase stability of the output amplifier, together with the optimum choice of PC board layout and decoupling components. A suggested printed circuit layout for Figure 2 is shown in Figure 4 which minimizes feedthrough from V<sub>REFA</sub>, V<sub>REFB</sub> to the output in multiplying applications.




Figure 4. Suggested Layout for AD7549 with AD644 (Dual Op Amp)

#### AD7549 - 8085A INTERFACE

A typical interface circuit for the AD7549 and the 8085A microprocessor is given in Figure 5. Only the bottom 4 bits of the microprocessor data bus are used. The address decoder provides both the CS and UPD signals for the DAC. Address lines A0, A1, A2 select one of six DAC Input Registers for accepting data. In applications where simultaneous loading of the DACs is required then the UPD pin must be used to strobe both DAC registers. Otherwise, UPD may be tied high and address lines A0-A2, in conjunction with  $\overline{CS}$  and  $\overline{WR}$  signals, will select each DAC register separately (see Pin Function Description).




Figure 5. AD7549-8085A Interface

#### AD7549 – Z80 INTERFACE

Figure 6 shows the AD7549 connected to the Z80 microprocessor. The interface structure is similar to that for the 8085A.





Figure 6. AD7549-Z80 Interface

#### **AD7549 - 8048 INTERFACE**

The AD7549 can be interfaced to the 8048 single component microcomputer using the circuit of Figure 7. A minimum number of I/O lines are needed. The system is easily expanded by using extra port lines to provide Chip Selects for more AD7549's. The advantage of this interface lies in its simplicity. In either single or multiple DAC applications both the software and chip select decoding are simplified over what would be required if the devices were memory mapped in a conventional manner.



\*LINEAR CIRCUITRY OMITTED FOR CLARITY

Figure 7. AD7549-8048 Interface

The combination of 8048 system and AD7549 is particularly suitable for dedicated control applications. By adding reference and output circuitry a complete control system can be configured with a minimum number of components.

#### AD7549 - MC6809 INTERFACE

Figure 8 is the interface circuit for the popular MC6809 8-bit microprocessor.  $\overline{CS}$  and  $\overline{UPD}$  signals are decoded from the address for the simultaneous update facility while the  $\overline{WR}$  pulse is provided by inverting the microprocessor clock, E.




Figure 8. AD7549-MC6809 Interface



# LC<sup>2</sup>MOS Quad 12-Bit DAC

AD7564

**FEATURES** 

Four 12-Bit DACs in One Package 4-Quadrant Multiplication Separate References Single +5 V Supply Low Power Versatile Serial Interface Simultaneous Update Capability Reset Function 28-Pin SOIC


APPLICATIONS
Process Control
Portable Instrumentation
General Purpose Test Equipment

#### GENERAL DESCRIPTION

The AD7564 contains four 12-bit DACs in one monolithic device. The DACs are standard current out ut with separate  $V_{\rm REF}$ ,  $I_{\rm OUT}$  and  $R_{\rm FB}$  terminals. The  $I_{\rm OUT2}$  terminals of DAC A and DAC B are pinned out separately, whereas  $I_{\rm OUT2}$  of DAC C and DAC D are tied together at AGND.

The AD7564 is a serial input device. When it is selected by bringing  $\overline{CS}$  low, data is loaded using  $\overline{FSIN}$ , CLKIN and SDIN. Two address pins, A0 and A1, set up a device address and this feature may be used to simplify device loading in a multi-DAC environment. Alternatively, A0 and A1 can be ignored and the serial out capability used to configure a daisy chained system.

#### FUNCTIONAL BLOCK DIAGRAM



All DACs can be simultaneously updated using the asynchronous LDAC input and they can be cleared by asserting the asynchronous CLR input.

The device is packaged in a 28-pin SOIC package.

# 

Parameter	AD7564B	Units	Test Conditions/Comments
ACCURACY			
Resolution	12	Bits	$1 \text{ LSB} = V_{REE}/2^{12} = 1.22 \text{ mV when } V_{REE} = 5 \text{ V}$
Relative Accuracy	±0.5	LSB max	
Differential Nonlinearity	±0.9	LSB max	All Grades Guaranteed Monotonic over Temperatur
Gain Error			
+25°C	±4	LSB	
$T_{MIN}$ to $T_{MAX}$	±5	LSB	
Gain Temperature Coefficient	2	ppm FSR/°C typ	
	5	ppm FSR/°C max	
Output Leakage Current			
I <sub>OUT1</sub>			
@ +25°C	10	nA max	
$T_{MIN}$ to $T_{MAX}$	200	nA max	·
REFERENCE INPUT			
Input Resistance	5	kΩ min	Typical Input Resistance = $7 \text{ k}\Omega$
·	9	kΩ max	
Ladder Resistance Mismatch	2	% max	Typically 0.6%
DIGITAL INPUTS			
V <sub>INH</sub> , Input High Voltage	2.4	V min	
V <sub>INL</sub> , Input Low Voltage	0.8	V max	
I <sub>INH</sub> , Input Current	±1	μA max	
C <sub>IN</sub> , Input Capacitance	10	pF max	
POWER REQUIREMENTS			
$V_{DD}$ Range	4.75/5.25	V min/V max	
Power Supply Rejection	A 8%		
$\Delta Gain/\Delta V_{DD}$	-75	dB min	
$I_{DD}$	300	μA max	$V_{INH} = 4.0 \text{ V min}, V_{INL} = 0.4 \text{ V max}$
	3.5	mA max	$V_{INH} = 2.4 \text{ V min}, V_{INL} = 0.8 \text{ V max}$

Specifications subject to change without notice.

# AC PERFORMANCE CHARACTERISTICS (These characteristics are included for design guidance and are not subject to test. DAC output op amp is AD843.)

Parameter	AD7564B	Units	Test Conditions/Comments		
DYNAMIC PERFORMANCE					
Output Voltage Settling Time	500	ns typ	To 0.01% of Full-Scale Range. DAC Latch		
			Alternately Loaded with All 0s and All 1s.		
Digital-to-Analog Glitch Impulse	40	nV-s typ	Measured with $V_{REF} = 0$ V. DAC Register		
			Alternately Loaded with All 0s and All 1s.		
Multiplying Feedthrough Error	-66	dB max	V <sub>REF</sub> = 20 V pk-pk, 10 kHz Sine Wave. DAC Latch		
			Loaded with all 0s.		
Channel-to-Channel Isolation	-76	dB typ	Feedthrough from Any One Reference to the Others		
			with 20 V pk-pk, 10 kHz Sine Wave Applied.		
Digital Crosstalk	40	nV-s typ	Effect of all 0s to All 1s Code Transition on		
			Nonselected DACs.		
Digital Feedthrough	40	nV-s typ	Feedthrough to Any DAC Output with $\overline{\text{CS}}$ High for		
			All 0s to All 1s Code Transition on the Data Bus.		
Total Harmonic Distortion	-83	dB typ	$V_{REF} = 6 \text{ V rms}, 1 \text{ kHz Sine Wave}.$		
Output Noise Spectral Density			All 1s loaded to the DAC. $V_{REF} = 0 \text{ V}$ ,		
@ 1 kHz	20	nV/√Hz	Output Op Amp is AD OP-07.		

#### NOTES

<sup>&</sup>lt;sup>1</sup>Temperature range as follows: B Version -40°C to +85°C.

Specifications subject to change without notice.

# TIMING SPECIFICATIONS $^1$ ( $V_{DD}=+5~V~\pm~5\%;~I_{OUT1}=I_{OUT2}=0~V;~T_A=T_{MIN}~to~T_{MAX},~unless~otherwise~stated)$

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>1</sub>	100	100	ns min	CLKIN Cycle Time
t <sub>2</sub>	40	40	ns min	CLKIN Low Time
t <sub>3</sub>	40	40	ns min	CLKIN High Time
t <sub>4</sub>	30	30	ns min	FSIN Setup Time
t <sub>5</sub>	30	30	ns min	Data Setup Time
t <sub>6</sub>	5	5	ns min	Data Hold Time
t <sub>7</sub>	90	90	ns min	FSIN Hold Time
t <sub>8</sub> <sup>2</sup> t <sub>9</sub> <sup>2</sup> t <sub>10</sub> <sup>2</sup> t <sub>11</sub> <sup>2</sup>	50	50	ns max	Delay between CLKIN Rising Edge and CLKOUT Rising Edge
t <sub>9</sub> <sup>2</sup>	40	40	ns min	FSOUT Valid After CLKOUT Rising Edge
t <sub>10</sub> 2	70	70	ns max	SDOUT Valid After CLKOUT Rising Edge
t <sub>11</sub> 2	10	10	ns max	FSOUT High After CLKOUT Rising Edge
t <sub>12</sub>	40	40	ns min	LDAC, CLR Pulse Width
t <sub>13</sub>	0	0	ns min	CS to FSIN Setup Time
t <sub>14</sub>	0	0	ns min	CS to FSIN Hold Time

#### NOTES

<sup>&</sup>lt;sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  $^{2}t_{8}$ ,  $t_{9}$ ,  $t_{10}$ ,  $t_{11}$  are measured with the load circuit of Figure 3 and defined as the time required for the output to cross 0.8 V or 2.4 V.




Figure 1. Mode 1 Timing Diagram




Figure 2. Mode 2 Timing Diagram




Figure 3. Output Load Circuit

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless } C$	otherwise	noted)
---	-----------	--------

$V_{DD}$ to DGND0.3 V to +6 V
$I_{OUT1}$ to DGND
$I_{OUT2}$ to DGND
AGND to DGND $\dots -0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Digital Input Voltage to DGND $\dots -0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
$V_{RFB}$ , $V_{REF}$ to DGND
Input Current to Any Pin Except Supplies <sup>2</sup> ±10 mA
Operating Temperature Range
Commercial Plastic (B Version)40°C to +85°C

Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 250 mW
Derates Above +75°C by

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 
<sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### **TERMINOLOGY**

#### Relative Accuracy

Relative Accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

#### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

#### Gain Error

Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

#### **Output Leakage Current**

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the  $\rm I_{OUT1}$  terminal, it can be measured by loading all 0s to the DAC and measuring the  $\rm I_{OUT1}$  current. Minimum current will flow in the  $\rm I_{OUT2}$  line when the DAC is loaded with all 1s. This is a combination of the switch leakage current and the ladder termination resistor current. The  $\rm I_{OUT2}$  leakage current is typically equal to that in  $\rm I_{OUT1}$ .

#### **Output Capacitance**

This is the capacitance from the I<sub>OUT1</sub> pin to AGND.

#### **Output Voltage Settling Time**

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For the AD7568, it is specified with the AD843 as the output op amp.

#### Digital-to-Analog Glitch Impulse

This is the amount of charge injected into the analog output when the inputs change state. It is normally specified as the area of the glitch in either pA-secs or nV-secs, depending upon whether the glitch is measure as a current or voltage signal. It is measured with the reference input connected to AGND and the digital inputs toggled between all 1s and all 0s.

#### AC Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC I<sub>OUT</sub> terminal, when all 0s are loaded in the DAC.

#### Channel-to-Channel Isolation

Channel-to-channel isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of any other DAC in the device and is expressed in dBs.

#### **Digital Crosstalk**

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the digital crosstalk and is specified in nV-secs.

#### Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the  $I_{\rm OUT}$  pin and subsequently on the op amp output. This noise is digital feedthrough.

#### PIN DESCRIPTION

Pin	Description
$\overline{V_{DD}}$	Positive Power Supply. This is $+5 \text{ V} \pm 5\%$ .
DGND	Digital Ground.
$V_{REF}A-V_{REF}D$	DAC Reference Inputs.
$R_{FB}A-R_{FB}D$	DAC Feedback Resistor Pins.
$I_{OUT1}A-I_{OUT1}D$	DAC I <sub>OUT1</sub> Terminals.
$I_{OUT2}A-I_{OUT2}B$	${\rm DAC~I_{OUT2}}$ Terminals for DAC A and DAC B. These should normally connected to the signal ground of the system.
AGND	This is the common point to which the $I_{OUT2}$ terminals for DAC C and DAC D are connected. It should be connected to the signal ground of the system.
CLKIN	Clock Input. Data is clocked into the input shift register on the falling edges of CLKIN.
FSIN	Level-triggered control input (active low). This is the frame synchronization signal for the input data. When $\overline{\text{FSIN}}$ goes low, it enables the input shift register, and data is transferred on the falling edges of CLKIN. If the address bits are valid, the 12-bit DAC data is transferred to the appropriate input latch on the sixteenth falling edge after $\overline{\text{FSIN}}$ goes low.
SDIN	Serial Data Input. The device accepts a 16-bit word. The first two bits are device address bits and these are followed by two DAC select bits. The remaining 12 bits are data.
CLKOUT	Clock Output; this is used to latch the serial data output.
FSOUT	This is the frame synchronization output signal for the serial data output.
SDOUT	This shift register output allows multiple devices to be connected in a daisy chain configuration.
CS	Active Low Chip Select Input.
A0, A1	Device Address Pins. These inputs give the device an address. If the first two bits of the serial input stream do not correspond to this address, the data which follows is ignored and not loaded to any input latch. However, it will appear at SDOUT irrespective of this.
LDAC	Asynchronous LDAC Input. When this input is taken low, all DAC latches are simultaneously updated with the contents of the input latches.
CLR	Asynchronous CLR Input. When this input is taken low, all DAC latches are loaded with all 0s.

Table I. AD7564 Loading Sequence

DB1	5														DB0
A1	A0	DS1	DS0	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Table II. DAC Selection

DS1	DS0	Function			
0	0	DAC A Selected			
0	1	DAC B Selected			
1	0	DAC C Selected			
1	1	DAC D Selected			




Figure 4. Differential Nonlinearity Error vs. V<sub>REF</sub>




Figure 5. Integral Nonlinearity Error vs.  $V_{REF}$ 




Figure 6. Typical DAC-to-DAC Linearity Matching




Figure 7. Digital-to-Analog Glitch Impulse




Figure 8. Channel-to-Channel Isolation (1 DAC to 1 DAC)




Figure 9. Channel-to-Channel Isolation (1 DAC to All Other DACs)




Figure 10. Total Harmonic Distortion vs. Frequency




Figure 11. Multiplying Frequency Response vs. Digital Code

#### D/A SECTION

The AD7564 contains four 12-bit current output D/A converters. A simplified circuit diagram for one of the D/A converters is shown in Figure 12.




Figure 12. Simplified D/A Circuit Diagram

A segmented scheme is used whereby the 2 MSBs of the 12-bit data word are decoded to drive the three switches A, B and C. The remaining 10 bits of the data word drive the switches S0 to S9 in a standard R-2R ladder configuration.

Each of the switches A to C steers 1/4 of the total reference current with the remaining current passing through the R-2R section.

DAC A and DAC B have separate  $V_{REF}$ ,  $I_{OUT1}$ ,  $I_{OUT2}$  and  $R_{FB}$  pins. DAC C and DAC D have their  $I_{OUT2}$  pins connected to the device AGND pin.

When an output amplifier is connected in the standard configuration of Figure 14, the output voltage is given by:

$$V_{OUT} = -D \cdot V_{REF}$$

where D is the fractional representation of the digital word loaded to the DAC. Thus, in the AD7568, D can be set from 0 to 4095/4096.

#### INTERFACE SECTION

The AD7564 is a serial input device. Three input signals control the serial interface. These are  $\overline{FSIN}$ , CLKIN and SDIN. The timing diagram is shown in Figure 1.

When the FSIN input goes low, data appearing on the SDIN line is clocked into the input shift register on each falling edge of CLKIN. When sixteen bits have been received, the register loading is automatically disabled until the next falling edge of FSIN is detected. Also, there are three output signals which allow several AD7564s to be easily connected together. These are FSOUT, CLKOUT and SDOUT. The operation of these is shown in the timing diagram of Figure 1.

When the sixteen bits have been received in the input shift register, DB15 and DB14 (A1 and A0) are checked to see if they correspond to the state of pin A1 and A0. If they do, then the word is accepted. Otherwise, it is disregarded. This allows the user to address one of four AD7564s in a very simple fashion. DB13 and DB12 of the 16-bit word determine which of the four DAC input latches is to be loaded. When the  $\overline{\text{LDAC}}$  line goes low, all four DAC latches in the device are simultaneously loaded with the contents of their respective input latches and the outputs change accordingly.

Bringing the  $\overline{\text{CLR}}$  line low resets the DAC latches to all 0s. The input latches are not affected, so that the user can revert to the previous analog output, if desired.





Figure 13. Input Logic

#### UNIPOLAR BINARY OPERATION

#### (2-Quadrant Multiplication)

Figure 14 shows the standard unipolar binary connection diagram for one of the DACs in the AD7568. When  $V_{\rm IN}$  is an ac signal, the circuit performs 2-quadrant multiplication. Resistors R1 and R2 allow the user to adjust the DAC gain error. Offset can be removed by adjusting the output amplifier offset voltage.



- 1. ONLY ONE DAC IS SHOWN FOR CLARITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 14. Unipolar Binary Operation

Al should be chosen to suit the application. For example, the ADOP-07 is ideal for very low bandwidth applications while the AD843 and AD845 offer very fast settling time in wide bandwidth applications. Appropriate multiple versions of these amplifiers can be used with the AD7564 to reduce board space requirements.

The code table for Figure 14 is shown in Table III.

Table III. Unipolar Binary Code Table

Digital Input MSB LSB		Analog Output (V <sub>OUT</sub> as Shown in Figure 14)		
1111 111	1 1111	-V <sub>REF</sub> (4095/4096)		
1000 000	0 0001	-V <sub>REF</sub> (2049/4096)		
1000 000	0000	-V <sub>REF</sub> (2048/4096)		
0111 111	1 1111	-V <sub>REF</sub> (2047/4096)		
0000 0000	0 0001	$-V_{REF}$ (1/4096)		
0000 0000	0000	$-V_{REF}(0/4096) = 0$		


NOTE

Nominal LSB size for the circuit of Figure 14 is given by:  $V_{\rm REF}$  (1/4096).

#### BIPOLAR OPERATION

#### (4-Quadrant Multiplication)

Figure 15 shows the standard connection diagram for bipolar operation of any one of the DACs in the AD7564. The coding is offset binary as shown in Table IV. When  $\rm V_{IN}$  is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R3, R4 and R5 should be ratio matched to 0.01%.



- 1. ONLY ONE DAC IS SHOWN FOR CLARITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 15. Bipolar Operation (4-Quadrant Multiplication)

Table IV. Bipolar (Offset Binary) Code Table

Digital I MSB	nput LSB	Analog Output (V <sub>OUT</sub> as Shown in Figure 15)				
1111 111	1 1111	+V <sub>REF</sub> (2047/2048)				
1000 000	0 0001	$+V_{REF}(1/2048)$				
1000 000	0000	$+V_{REF}(0/2048)=0$				
0111 111	1 1111	$-V_{REF}$ (1/2048)				
0000 000	0 0001	-V <sub>REF</sub> (2047/2048)				
0000 000	0000	$-V_{REF}$ (2048/2048) = $-V_{REF}$				

#### NOTE

Nominal LSB size for the circuit of Figure 15 is given by:  $V_{\rm REF} \, (1/2048)$ 

#### SINGLE SUPPLY CIRCUITS


The AD7564 operates from a single +5 V supply and this makes it ideal for single supply systems. When operating in such a system, it is not possible to use the standard circuits of Figures 14 and 15 since these invert the analog input,  $V_{\rm IN}.$  There are two alternatives. One of these continues to operate the DAC as a current mode device while the other uses the voltage switching mode.

#### **Current Mode Circuit**

In the current mode circuit of Figure 16,  $I_{OUT2}$ , and hence  $I_{OUT1}$ , is biased positive by an amount  $V_{BIAS}$ . For the circuit to operate correctly, the DAC ladder termination resistor must be connected internally to  $I_{OUT2}$ . This is the case with the AD7564. The output voltage is given by:

$$V_{OUT} = \left(D \cdot \frac{R_{FB}}{R_{DAC}} \cdot (V_{BIAS} - V_{IN})\right) + V_{BIAS}$$

As D varies from 0 to 4095/4096, the output voltage varies from  $V_{\rm OUT} = V_{\rm BIAS}$  to  $V_{\rm OUT} = 2~V_{\rm BIAS} - V_{\rm IN}$ .  $V_{\rm BIAS}$  should be a low impedance source capable of sinking and sourcing all possible variations in current at the  $I_{\rm OUT2}$  terminal without any problems.



- 1. ONLY ONE DAC IS SHOWN FOR CLARITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED. 3. C1 PHASE COMPENSATION (5-15pF) MAY BE
- REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 16. Single Supply Current-Mode Operation



# LC<sup>2</sup>MOS Octal 12-Bit DAC

AD7568

#### **FEATURES**

8 12-Bit DACs in One Package 4-Quadrant Multiplication Separate References Single +5 V Supply Low Power: 1 mW Versatile Serial Interface Simultaneous Update Capability Reset Function 44-Pin PQFP

APPLICATIONS
Process Control
Automatic Test Equipment
General Purpose Instrumentation

#### GENERAL DESCRIPTION


The AD7568 contains eight 12-bit DACs in one monolithic device. The DACs are standard current output with separate  $V_{\rm REF},\,I_{\rm OUT1},\,I_{\rm OUT2}$  and  $R_{\rm FB}$  terminals.

The AD7568 is a serial input device. Data is loaded using FSIN, CLKIN and SDIN. One address pin, A0, sets up a device address, and this feature may be used to simplify device loading in a multi-DAC environment.

All DACs can be simultaneously updated using the asynchronous  $\overline{LDAC}$  input and they can be cleared by asserting the asynchronous  $\overline{CLR}$  input.

The AD7568 is housed in a space-saving 44-pin Plastic Quad Flat Pack.

#### FUNCTIONAL BLOCK DIAGRAM



# $\textbf{AD7568} \textbf{---SPECIFICATIONS}^{1} \begin{subarray}{c} (V_{DD} = +4.75 \text{ V to } +5.25 \text{ V; } I_{OUT1} = I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0 \text{ V; } V_{REF} = +5 \text{ V; } I_{OUT2} = 0$

Parameter	AD7568B <sup>2</sup>	Units	Test Conditions/Comments			
ACCURACY						
Resolution	12	Bits	$1 \text{ LSB} = V_{REF}/2^{12} = 1.22 \text{ mV when } V_{REF} = 5 \text{ V}$			
Relative Accuracy	±0.5	LSB max				
Differential Nonlinearity	±0.9	LSB max	All Grades Guaranteed Monotonic over Temperature			
Gain Error						
+25°C	±4	LSBs max				
$T_{MIN}$ to $T_{MAX}$	±5	LSBs max				
Gain Temperature Coefficient	2	ppm FSR/°C typ				
	5	ppm FSR/°C max	•			
Output Leakage Current						
$I_{OUT1}$						
@ +25°C	10	nA max	See Terminology Section			
$T_{MIN}$ to $T_{MAX}$	200	nA max				
REFERENCE INPUT						
Input Resistance	5	kΩ min	Typical Input Resistance = $7 \text{ k}\Omega$			
_	9	kΩ max				
Ladder Resistance Mismatch	2	% max	Typically 0.6%			
DIGITAL INPUTS						
V <sub>INH</sub> , Input High Voltage	2.4	V min				
V <sub>INL</sub> , Input Low Voltage	0.8	V max				
I <sub>INH</sub> , Input Current	±1	μA max				
C <sub>IN</sub> , Input Capacitance	10	pF max				
POWER REQUIREMENTS						
V <sub>DD</sub> Range	4.75/5.25	V min/V max				
Power Supply Sensitivity						
$\Delta Gain/\Delta V_{DD}$	-75	dB typ				
$I_{\mathrm{DD}}$	300	μA max	$V_{INH} = 4.0 \text{ V min}, V_{INI} = 0.4 \text{ V max}$			
	3.5	mA max	$V_{INH} = 2.4 \text{ V min}, V_{INI} = 0.8 \text{ V max}$			

# AC PERFORMANCE CHARACTERISTICS (These characteristics are included for Design Guidance and are not subject to test. DAC output op amp is AD843.)

Parameter	AD7568B <sup>2</sup>	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Output Voltage Settling Time	500	ns typ	To 0.01% of Full-Scale Range. DAC Latch Alternately Loaded with All 0s and All 1s.
Digital to Analog Glitch Impulse	40	nV-s typ	Measured with $V_{REF} = 0$ V. DAC Register Alternately Loaded with All 0s and All 1s.
Multiplying Feedthrough Error	-66	dB max	V <sub>REF</sub> = 20 V pk-pk, 10 kHz Sine Wave. DAC Latch Loaded with All 0s.
Output Capacitance	60	pF max	All 1s Loaded to DAC.
-	30	pF max	All 0s Loaded to DAC.
Channel-to-Channel Isolation	-76	dB typ	Feedthrough from Any One Reference to the Others with 20 V pk-pk, 10 kHz Sine Wave Applied.
Digital Crosstalk	40	nV-s typ	Effect of all 0s to all 1s Code Transition on Nonselected DACs.
Digital Feedthrough	40	nV-s typ	Feedthrough to Any DAC Output with FSIN High and Square Wave Applied to SDIN and SCLK.
Total Harmonic Distortion Output Noise Spectral Density	-83	dB typ	V <sub>REF</sub> = 6 V rms, 1 kHz Sine Wave.
@ 1 kHz	20	nV/√ <del>Hz</del>	All Is Loaded to the DAC. V <sub>REF</sub> = 0 V. Output Op Amp is AD OP-07.

Temperature range as follows: B Version:  $-40^{\circ}$ C to  $+85^{\circ}$ C.

All specifications also apply for  $V_{REF} = +10$  V, except relative accuracy which degrades to  $\pm 1$  LSB.

Specifications subject to change without notice.

# TIMING SPECIFICATIONS ( $V_{DD}=+5~V~\pm~5\%;~I_{OUT1}=I_{OUT2}=0~V;~T_A=T_{MIN}~to~T_{MAX},~unless~otherwise~stated$ )

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	Units	Description
$\overline{t_1}$	100	100	ns min	CLKIN Cycle Time
$t_2$	40	40	ns min	CLKIN High Time
t <sub>3</sub>	40	40	ns min	CLKIN Low Time
t <sub>4</sub>	30	30	ns min	FSIN Setup Time
t <sub>5</sub>	30	30	ns min	Data Setup Time
t <sub>6</sub>	5	5	ns min	Data Hold Time
t <sub>7</sub>	90	90	ns min	FSIN Hold Time
t <sub>8</sub> <sup>2</sup>	70	70	ns max	SDOUT Valid After CLKIN Falling Edge
t <sub>9</sub>	40	40	ns min	LDAC, CLR Pulse Width

#### NOTES

<sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  $^2t_8$  is measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V.




Figure 1. Timing Diagram




Figure 2. Load Circuit for Digital Output Timing Specifications

#### **ORDERING GUIDE**

Model	Temperature	Linearity	Package
	Range	Error (LSBs)	Option*
AD7568BS	-40°C to +85°C	±0.5	S-44

<sup>\*</sup>S = Plastic Quad Flat Pack (PQFP). For outline information see Package Information section.


#### ABSOLUTE MAXIMUM RATINGS1

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to DGND
$I_{OUT1}$ to DGND
$I_{OUT2}$ to DGND
Digital Input Voltage to DGND $\dots$ -0.3 V to $V_{\rm DD}$ + 0.3 V
$V_{RFB}$ , $V_{REF}$ to DGND
Input Current to Any Pin Except Supplies <sup>2</sup> ±10 mA
Operating Temperature Range
Commercial Plastic (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 250 mW

NOTES

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PIN CONFIGURATIONS



NC = NO CONNECT

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### PIN DESCRIPTION

Pin	Description
$\overline{V_{DD}}$	Positive power supply. This is $+5 \text{ V} \pm 5\%$ .
DGND	Digital Ground.
AGND	Analog Ground.
$V_{REF}A - V_{REF}H$	DAC reference inputs.
$R_{FB}A - R_{FB}H$	DAC feedback resistor pins.
$I_{OUT}A - I_{OUT}H$	DAC current output terminals.
AGND	This pin connects to the back gates of the current steering switches. It should be connected to the signal ground of the system.
CLKIN	Clock Input. Data is clocked into the input shift register on the falling edges of CLKIN.
FSIN	Level-triggered control input (active low). This is the frame synchronization signal for the input data. When FSIN goes low, it enables the input shift register, and data is transferred on the falling edges of CLKIN. If the address bit is valid, the 12-bit DAC data is transferred to the appropriate input latch on the sixteenth falling edge after FSIN goes low.
SDIN	Serial data input. The device accepts a 16-bit word. The first bit (DB15) is the DAC MSB, with the remaining bits following. Next comes the device address bit, A0. If this does not correspond to the logic level on pin A0, the data is ignored. Finally come the three DAC select bits. These determine which DAC in the device is selected for loading.
SDOUT	This shift register output allows multiple devices to be connected in a daisy chain configuration.
A0	Device address pin. This input gives the device an address. If DB3 of the serial input stream does not correspond to this, the data which follows is ignored and not loaded to any input latch. However it will appear at SDOUT irrespective of this.
LDAC	Asynchronous LDAC input. When this input is taken low, all DAC latches are simultaneously updated with the contents of the input latches.
CLR	Asynchronous CLR input. When this input is taken low, all DAC latch outputs go to zero.

<sup>&</sup>lt;sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

DDA

#### TERMINOLOGY

#### Relative Accuracy

Relative Accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage or full-scale reading.

#### Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

#### Gain Error

Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in Least Significant Bits. Gain error is adjustable to zero with an external potentiometer.

#### **Output Leakage Current**

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the  $I_{\rm OUT1}$  terminal, it can be measured by loading all 0s to the DAC and measuring the  $I_{\rm OUT1}$  current. Minimum current will flow in the  $I_{\rm OUT2}$  line when the DAC is loaded with all 1s. This is a combination of the switch leakage current and the ladder termination resistor current. The  $I_{\rm OUT2}$  leakage current is typically equal to that in  $I_{\rm OUT1}$ .

#### **Output Capacitance**

DD15

This is the capacitance from the I<sub>OUT1</sub> pin to AGND.

#### **Output Voltage Settling Time**

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For the AD7568, it is specified with the AD843 as the output op amp.

#### Digital to Analog Glitch Impulse

This is the amount of charge injected into the analog output when the inputs change state. It is normally specified as the area of the glitch in either pA-secs or nV-secs, depending upon whether the glitch is measured as a current or voltage signal. It is measured with the reference input connected to AGND and the digital inputs toggled between all 1s and all 0s.

#### AC Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC I<sub>OUT</sub> terminal, when all 0s are loaded in the DAC.

#### Channel-to-Channel Isolation

Channel-to-channel isolation refers to the proportion of input signal from one DAC's reference input which appears at the output of any other DAC in the device and is expressed in dBs.

#### Digital Crosstalk

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the Digital Crosstalk and is specified in nV-secs.

#### Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the  $I_{\rm OUT}$  pin and subsequently on the op amp output. This noise is digital feedthrough.

Table I. AD7568 Loading Sequence

כופט														DBU
DB11 DE	10 DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	A0	DS2	DS1	DS0

Table II. DAC Selection

DS2	DS1	DS0	Function
0	0	0	DAC A Selected
0	0	1	DAC B Selected
0	1	0	DAC C Selected
0	1	1	DAC D Selected
1	0	0	DAC E Selected
1	0	1	DAC F Selected
1	1	0	DAC G Selected
1	1	1	DAC H Selected

# **AD7568**—Typical Performance Curves




Figure 3. Supply Current vs. Logic Input Voltage




Figure 4. Supply Current vs. Temperature




Figure 5. Differential Nonlinearity Error vs.  $V_{RFF}$ 




Figure 6. Integral Nonlinearity Error vs.  $V_{REF}$ 




Figure 7. Typical DAC to DAC Linearity Matching




Figure 8. Total Harmonic Distortion vs. Frequency




Figure 9. Digital-to-Analog Glitch Impulse




Figure 10. Channel-to-Channel Isolation (1 DAC to 1 DAC)




Figure 11. Channel-to-Channel Isolation (1 DAC to All Other DACs)




Figure 12. Multiplying Frequency Response vs. Digital Code

#### GENERAL DESCRIPTION

#### D/A Section

The AD7568 contains eight 12-bit current-output D/A converters. A simplified circuit diagram for one of the D/A converters is shown in Figure 13.

A segmented scheme is used whereby the 2 MSBs of the 12-bit data word are decoded to drive the three switches A, B and C. The remaining 10 bits of the data word drive the switches S0 to S9 in a standard R-2R ladder configuration.

Each of the switches A to C steers 1/4 of the total reference current with the remaining current passing through the R-2R section.

Each DAC in the device has separate  $V_{REF}$ ,  $I_{OUT1}$ ,  $I_{OUT2}$  and  $R_{FB}$  pins. This makes the device extremely versatile and allows DACs in the same device to be configured differently.

When an output amplifier is connected in the standard configuration of Figure 15, the output voltage is given by:

$$V_{OUT} = -D \cdot V_{REF}$$

where D is the fractional representation of the digital word loaded to the DAC. Thus, in the AD7568, D can be set from 0 to 4095/4096.




Figure 13. Simplified D/A Circuit Diagram

#### Interface Section

The AD7568 is a serial input device. Three lines control the serial interface,  $\overline{\text{FSIN}}$ , CLKIN and SDIN. The timing diagram is shown in Figure 1.

When the  $\overline{FSIN}$  input goes low, data appearing on the SDIN line is clocked into the input shift register on each falling edge of CLKIN. When sixteen bits have been received, the register loading is automatically disabled until the next falling edge of  $\overline{FSIN}$  detected. Also, the received data is clocked out on the next rising edge of CLKIN and appears on the SDOUT pin. This feature allows several devices to be connected together in a daisy chain fashion.

When the sixteen bits have been received in the input shift register, DB3 (A0) is checked to see if it corresponds to the state of pin A0. If it does, then the word is accepted. Otherwise, it is disregarded. This allows the user to address one of two AD7568s in a very simple fashion. DB0 to DB2 of the 16-bit word determine which of the eight DAC input latches is to be loaded. When the  $\overline{\text{LDAC}}$  line goes low, all eight DAC latches in the device are simultaneously loaded with the contents of their respective input latches, and the outputs change accordingly.

Bringing the  $\overline{\text{CLR}}$  line low resets the DAC latches to all 0s. The input latches are not affected, so that the user can revert to the previous analog output if desired.



Figure 14. Input Logic


#### UNIPOLAR BINARY OPERATION

#### (2-Quadrant Multiplication)

Figure 15 shows the standard unipolar binary connection diagram for one of the DACs in the AD7568. When V<sub>IN</sub> is an ac signal, the circuit performs 2-quadrant multiplication. Resistors R1 and R2 allow the user to adjust the DAC gain error. Offset can be removed by adjusting the output amplifier offset voltage.

A1 should be chosen to suit the application. For example, the ADOP-07 or OP-177 are ideal for very low bandwidth applications while the AD843 and AD845 offer very fast settling time in wide bandwidth applications. Appropriate multiple versions of these amplifiers can be used with the AD7568 to reduce board space requirements.

The code table for Figure 15 is shown in Table III.



- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 15. Unipolar Binary Operation

Table III. Unipolar Binary Code Table

Digital Input MSB LSB	Analog Output (V <sub>OUT</sub> As Shown in Figure 15)
1111 1111 1111	-V <sub>REF</sub> (4095/4096)
1000 0000 0001	-V <sub>REF</sub> (2049/4096)
1000 0000 0000	-V <sub>REF</sub> (2048/4096)
0111 1111 1111	-V <sub>REF</sub> (2047/4096)
0000 0000 0001	$-V_{REF}$ (1/4096)
0000 0000 0000	$-V_{REF} (1/4096) -V_{REF} (0/4096) = 0$


#### NOTE

Nominal LSB size for the circuit of Figure 15 is given by: V<sub>REF</sub> (1/4096).

#### BIPOLAR OPERATION

#### (4-Quadrant Multiplication)

Figure 16 shows the standard connection diagram for bipolar operation of any one of the DACs in the AD7568. The coding is offset binary as shown in Table IV. When  $V_{\rm IN}$  is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R3, R4 and R5 should be ratio matched to 0.01%.



- 1. ONLY ONE DAC IS SHOWN FOR CLARITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 16. Bipolar Operation (4-Quadrant Multiplication)

Table IV. Bipolar (Offset Binary) Code Table


Digital Input MSB LSB	Analog Output (V <sub>OUT</sub> As Shown in Figure 16)
1111 1111 1111	+V <sub>REF</sub> (2047/2048)
1000 0000 0001	$+V_{REF}$ (1/2048)
1000 0000 0000	$+V_{REF}(0/2048)=0$
0111 1111 1111	-V <sub>REF</sub> (1/2048)
0000 0000 0001	$-V_{REF}$ (2047/2048)
0000 0000 0000	$-V_{REF}(2048/2048) = -V_{REF}$

#### NOTE

Nominal LSB size for the circuit of Figure 16 is given by: V<sub>REF</sub> (1/2048).

#### SINGLE SUPPLY CIRCUITS

The AD7568 operates from a single +5 V supply, and this makes it ideal for single supply systems. When operating in such a system, it is not possible to use the standard circuits of Figures 15 and 16 since these invert the analog input,  $V_{\rm IN}.$  There are two alternatives. One of these continues to operate the DAC as a current-mode device, while the other uses the voltage switching mode.



- 1. ONLY ONE DAC IS SHOWN FOR CLARITY.
- 2. DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3. C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 17. Single Supply Current-Mode Operation

#### **Current Mode Circuit**

In the current mode circuit of Figure 17,  $I_{\rm OUT2}$ , and hence  $I_{\rm OUT1}$ , is biased positive by an amount  $V_{\rm BIAS}$ . For the circuit to operate correctly, the DAC ladder termination resistor must be connected internally to  $I_{\rm OUT2}$ . This is the case with the AD7568. The output voltage is given by:


$$V_{OUT} = \left\{ D \frac{R_{FB}}{R_{DAC}} \left( V_{BIAS} - V_{IN} \right) \right\} + V_{BIAS}$$

As D varies from 0 to 4095/4096, the output voltage varies from  $V_{\rm OUT} = V_{\rm BIAS}$  to  $V_{\rm OUT} = 2~V_{\rm BIAS} - V_{\rm IN}.~V_{\rm BIAS}$  should be a low impedance source capable of sinking and sourcing all possible variations in current at the  $I_{\rm OUT2}$  terminal without any problems.

#### Voltage Mode Circuit

Figure 18 shows DAC A of the AD7568 operating in the voltage-switching mode. The reference voltage,  $\rm V_{IN}$  is applied to the  $\rm I_{OUT1}$  pin,  $\rm I_{OUT2}$  is connected to AGND and the output voltage is available at the  $\rm V_{REF}$  terminal. In this configuration, a positive reference voltage results in a positive output voltage making single supply operation possible. The output from the DAC is a voltage at a constant impedance (the DAC ladder resistance). Thus, an op amp is necessary to buffer the output voltage. The reference voltage input no longer sees a constant input impedance, but one which varies with code. So, the voltage input should be driven from a low impedance source.

It is important to note that  $V_{\rm IN}$  is limited to low voltages because the switches in the DAC no longer have the same sourcedrain voltage. As a result, their on-resistance differs and this degrades the integral linearity of the DAC. Also,  $V_{\rm IN}$  must not go negative by more than 0.3 volts or an internal diode will turn on, causing possible damage to the device. This means that the full-range multiplying capability of the DAC is lost.



- 1) ONLY ONE DAC IS SHOWN FOR CLARITY
- 2) DIGITAL INPUT CONNECTIONS ARE OMITTED.
- 3) C1 PHASE COMPENSATION (5-15pF) MAY BE REQUIRED WHEN USING HIGH SPEED AMPLIFIER, A1.

Figure 18. Single Supply Voltage Switching Mode Operation

#### APPLICATIONS

#### Programmable State Variable Filter

The AD7568 with its multiplying capability and fast settling time is ideal for many types of signal conditioning applications. The circuit of Figure 19 shows its use in a state variable filter design. This type of filter has three outputs: low pass, high pass and bandpass. The particular version shown in Figure 19 uses one half of an AD7568 to control the critical parameters  $f_0$ , Q and  $A_0$ . Instead of several fixed resistors, the circuit uses the DAC equivalent resistances as circuit elements. Thus, R1 in Figure 19 is controlled by the 12-bit digital word loaded to DAC A of the AD7568. This is also the case with R2, R3 and R4. The fixed resistor R5 is the feedback resistor,  $R_{\rm FB}B$ .

DAC Equivalent Resistance,  $R_{EQ} = (R_{LADDER} \times 4096)/N$ where:

R<sub>I ADDER</sub> is the DAC ladder resistance.

N is the DAC Digital Code in Decimal (0 < N < 4096).




Figure 19. Programmable 2nd Order State Variable Filter

In the circuit of Figure 19:

C1 = C2, R7 = R8, R3 = R4 (i.e., the same code is loaded to each DAC).

Resonant frequency,  $f_0 = 1/(2\pi R3C1)$ .

Quality Factor,  $Q = (R6/R8) \cdot (R2/R5)$ .

Bandpass Gain, A0 = -R2/R1.

Using the values shown in Figure 19, the Q range is 0.3 to 5, and the  $f_0$  range is 0 to 12 kHz.

#### APPLICATION HINTS

#### **Output Offset**

CMOS D/A converters in circuits such as Figures 15, 16 and 17 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on  $V_{\rm OS}$ , where  $V_{\rm OS}$  is the amplifier input offset voltage. For the AD7568 to maintain specified accuracy with  $V_{\rm REF}$  at 10 V, it is recommended that  $V_{\rm OS}$  be no greater than 500  $\mu V$ , or  $(50 \times 10^{-6}) \cdot (V_{\rm REF})$ , over the temperature range of operation. Suitable amplifiers include the AD OP-07, AD OP-27, OP-177, AD711, AD845 or multiple versions of these.

#### **Temperature Coefficients**

The gain temperature coefficient of the AD7568 has a maximum value of 5 ppm/°C and a typical value of 2 ppm/°C. This corresponds to gain shifts of 2 LSBs and 0.8 LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full-scale in Figures 15 and 16, their temperature coefficients should be taken into account. For further information see "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs," Application Note, Publication Number E630c–5–3/86, available from Analog Devices.

#### **High Frequency Considerations**


The output capacitances of the AD7568 DACs work in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor. This is shown as C1 in Figures 15, 16 and 17.

## MICROPROCESSOR INTERFACING

#### AD7568-80C51 Interface

A serial interface between the AD7568 and the 80C51 microcontroller is shown in Figure 20. TXD of the 80C51 drives SCLK of the AD7568 while RXD drives the serial data line of the part. The  $\overline{\text{FSIN}}$  signal is derived from the port line P3.3.

The 80C51 provides the LSB of its SBUF register as the first bit in the serial data stream. Therefore, the user will have to ensure that the data in the SBUF register is arranged correctly so that the data word transmitted to the AD7568 corresponds to the loading sequence shown in Table I. When data is to be transmitted to the part, P3.3 is taken low. Data on RXD is valid on the falling edge of TXD. The 80C51 transmits its serial data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7568, P3.3 is left low after the first eight bits are transferred, and a second byte of data is then transferred serially to the AD7568. When the second serial transfer is complete, the P3.3 line is taken high. Note that the 80C51 outputs the serial data byte in a format which has the LSB first. The AD7568 expects the MSB first. The 80C51 transmit routine should take this into account.



ADDITIONAL PINS OMITTED FOR CLARITY


Figure 20. AD7568 to 80C51 Interface

LDAC and CLR on the AD7568 are also controlled by 80C51 port outputs. The user can bring LDAC low after every two bytes have been transmitted to update the DAC which has been programmed. Alternatively, it is possible to wait until all the input registers have been loaded (sixteen byte transmits) and then update the DAC outputs.

#### AD7568-68HC11 Interface

Figure 21 shows a serial interface between the AD7568 and the 68HC11 microcontroller. SCK of the 68HC11 drives SCLK of the AD7568, while the MOSI output drives the serial data line of the AD7568. The FSIN signal is derived from a port line (PC7 shown).

For correct operation of this interface, the 68HC11 should be configured such that its CPOL bit is a 0 and its CPHA bit is a 1. When data is to be transmitted to the part, PC7 is taken low. When the 68HC11 is configured like this, data on MOSI is valid on the falling edge of SCK. The 68HC11 transmits its serial data in 8-bit bytes (MSB first), with only eight falling clock edges occurring in the transmit cycle. To load data to the AD7568, PC7 is left low after the first eight bits are transferred, and a second byte of data is then transferred serially to the AD7568. When the second serial transfer is complete, the PC7 line is taken high.




\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 21. AD7568 to 68HC11 Interface

In Figure 21,  $\overline{\text{LDAC}}$  and  $\overline{\text{CLR}}$  are controlled by the PC6 and PC5 port outputs. As with the 80C51, each DAC of the AD7568 can be updated after each two-byte transfer, or else all DACs can be simultaneously updated.

#### AD7568-ADSP-2101 Interface

Figure 22 shows a serial interface between the AD7568 and the ADSP-2101 digital signal processor. The ADSP-2101 may be set up to operate in the SPORT Transmit Normal Internal Framing Mode. The following ADSP-2101 conditions are recommended: Internal SCLK; Active High Framing Signal; 16-bit word length. Transmission is initiated by writing a word to the TX register after the SPORT has been enabled. The data is then clocked out on every rising edge of SCLK after TFS goes low. TFS stays low until the next data transfer.




\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 22. AD7568 to ADSP-2101 Interface

#### AD7568-TMS320C25 Interface

Figure 23 shows an interface circuit for the TMS320C25 digital signal processor. The data on the DX pin is clocked out of the processor's Transmit Shift Register by the CLKX signal. 16-bit transmit format should be chosen by setting the FO bit in the ST1 register to 0. The transmit operation begins when data is written into the data transmit register of the TMS320C25. This data will be transmitted when the FSX line goes low while




\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 23. AD7568 to TMS320C25 Interface

CLKX is high or going high. The data, starting with the MSB, is then shifted out to the DX pin on the rising edge of CLKX. When all bits have been transmitted, the user can update the DAC outputs by bringing the XF output flag low.

#### **Multiple DAC Systems**

If there are only two AD7568s in a system, there is a simple way of programming each. This is shown in Figure 24. If the user wishes to program one of the DACs in the first AD7568, then DB3 of the serial bit stream should be set to 0, to correspond to the state of the A0 pin on that device. If the user wishes to program a DAC in the second AD7568, then DB3 should be set to 1, to correspond to A0 on that device.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 24. Interfacing ADSP-2101 to Two AD7568s

For systems which contain larger numbers of AD7568s and where the user also wishes to read back the DAC contents for diagnostic purposes, the SDOUT pin may be used to daisy chain several devices together and provide the necessary serial readback. An example with the 68HC11 is shown in Figure 25. The routine below shows how four AD7568s would be programmed in such a system. Data is transmitted at the MOSI pin of the 68HC11. It flows through the input shift registers of the AD7568s and finally appears at the SDOUT pin of DAC N. So, the readback routine can be invoked any time after the first four words have been transmitted (the four input shift registers in the chain will now be filled up and further activity on the CLKIN pin will result in data being read back to the microcomputer through the MISO pin). System connectivity can be verified in this manner. For a four-device system (32 DACs) a twoline to four-line decoder is necessary.

Note that to program the 32 DACs, 35 transmit operations are needed. In the routine, three words must be retransmitted. The first word for DACs #3, #2 and #1 must be transmitted twice in order to synchronize their arrival at the SDIN pin with A0 going low.

# Table V. Routine for Loading 4 AD7568s Connected As in Figure 25

Bring PC7 (FSIN) low to allow writing to the AD7568s. Enable AD7568 #4 (Bring A0 low). Disable the others. Transmit 1st 16-bit word: Data for DAC H, #4

Transmit 9th 16-bit word: Data for DAC H, #3
Transmit 9th 16-bit word again: Data for DAC H, #3
Transmit 10th 16-bit word: Data for DAC G, #3
Transmit 11th 16-bit word: Data for DAC F, #3
Enable AD7568 #3, Disable the others.

Transmit 12th 16-bit word: Data for DAC E, #3

Transmit 17th 16-bit word: Data for DAC H, #2
Transmit 17th 16-bit word again: Data for DAC H, #2
Transmit 18th 16-bit word: Data for DAC G, #2


Transmit 19th 16-bit word: Data for DAC F, #2

Enable AD7568 #2, Disable the others.

Transmit 25th word: Data for DAC H, #1
Enable AD7568 #1, Disable the others.
Transmit 25th word again: Data for DAC H, #1

Transmit 25th word again: Data for DAC H, #1
Transmit 26th word: Data for DAC G, #1
. . . . .

Transmit 32nd word: Data for DAC A, #1 Bring PC7 (FSIN) high to disable writing to the AD7568s.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 25. Multi-DAC System



# CMOS Dual 8-Bit Buffered Multiplying DAC

**AD7628** 

#### **FEATURES**

On-Chip Latches for Both DACs +12V to +15V Operation DACs Matched to 1% Four Quadrant Multiplication TTL/CMOS Compatible from +12V to +15V Latch Free (Protection Schottkys not Required)

APPLICATIONS
Disk Drives
Programmable Filters
X-Y Graphics
Gain/Attenuation

#### GENERAL DESCRIPTION

The AD7628 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in small 0.3"-wide 20-pin DIPs and in 20-terminal surface mount packages.


Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7628's load cycle is similar to the write cycle of a random access memory, and the device is bus compatible with most 8-bit microprocessors, including 6502, 6809, 8085, Z80.

The device operates from a +12V to +15V power supply and is TTL-compatible over this range. Power dissipation is a low 20mW.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- DAC to DAC matching: since both of the AD7628 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7628's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/ DAC B select line has allowed the AD7628 to be packaged in a small 20-pin 0.3" wide DIP, 20-pin SOIC, 20-terminal PLCC and 20-terminal LCC.
- 3. TTL-Compatibility: All digital inputs are TTL-compatible over a +12V to +15V power supply range.

# AD7628 — SPECIFICATIONS $V_{DD} = +10.8V$ to +15.75V, $(V_{REF} A = V_{REF} B = +10V)$ ; OUT A = 0UT B = 0V unless otherwise specified)

Parameter	$T_A = +25^{\circ}C^1$	T <sub>A</sub> = −40°C to +85°C	T <sub>A</sub> = -55°C to +125°C <sup>1</sup>	Units	Test Conditions/Comments
STATIC PERFORMANCE <sup>2</sup>					
Resolution	8	8	8	Bits	
Relative Accuracy	± 1/2	± 1/2	± 1/2	LSB max	This is an Endpoint Linearity Specification
Differential Nonlinearity	±1	±1	±1	LSB max	All Grades Guaranteed Monotonic Over
Discrenda Nomica ity	-1	-1	-1	LODIMAX	Full Operating Temperature Range
Gain Error	±2	±3	± 3	LSB max	Measured Using Internal RFB A and RFB B.
1.4					Both DAC Latches Loaded with 11111111.
					Gain Error is Adjustable Using Circuits of Figures 4 and 5.
Gain Temperature Coefficient <sup>3</sup>					
ΔGain/ΔTemperature		±0.0035	±0.0035	%°C max	
Output Leakage Current					
OUTA(Pin 2)	± 50	± 200	± 200	nA max	DAC Latches Loaded with 00000000
OUT B (Pin 20)	±50	± 200	± 200	nA max	DITO DATE DO DOLLA MILLIONO DO DE LA CONTRACTOR DE LA CON
Input Resistance (VREF A, VREF B)	8	8	8	kΩ min	Input Resistance TC = -300ppm/°C, Typical
The state of the s	15	15	15	kΩ max	Input Resistance is 11kΩ
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance Match	±1	±1	±1	% max	
DIGITAL INPUTS <sup>4</sup>					
Input High Voltage					
V <sub>IH</sub>	2.4	2.4	2.4	V min	
Input Low Voltage					
V <sub>IL</sub>	0.8	0.8	0.8	V max	
Input Current					
I <sub>IN</sub>	±1	± 10	± 10	μA max	$V_{DN} = 0 \text{ or } V_{DD}$
Input Capacitance					
DB0-DB7	10	10	10	pF max	
WR, CS, DACA/DACB	15	15	15	pF max	
SWITCHING CHARACTERISTICS3	<del></del>				
See Timing Diagram					
Chip Select to Write Set Up Time					
t <sub>CS</sub>	160	160	210	ns min	
Chip Select to Write Hold Time		5			
t <sub>CH</sub>	10	10	10	ns min	
DAC Select to Write Set Up Time					
tas	160	160	210	ns min	
DAC Select to Write Hold Time					·
t <sub>AH</sub>	10	10	10	ns min	
Data Valid to Write Set Up Time					
t <sub>DS</sub>	160	160	210	ns min	
Data Valid to Write Hold Time					
t <sub>DH</sub>	10	10	10	ns min	
Write Pulse Width					
tw <sub>R</sub>	150	170	210	ns min	
POWER SUPPLY					See Figure 3
IDD, K Grade	2	. 2		mA	All Digital Inputs VII. or VIH
B, T Grades	2	2.5	2.5	mA	All Digital Inputs V <sub>II</sub> , or V <sub>IH</sub>

Specifications subject to change without notice.

# **AC PERFORMANCE CHARACTERISTICS**

These characteristics are included for Design Guidance only and are not subject to test. V<sub>DD</sub> = +10.8V to +15.75V. (Measured Using Recommended P.C. Board Layout (Figure 7) and AD644 as Output Amplifiers)

Parameter	$T_A = +25^{\circ}C^1$	$T_A = -40^{\circ}C$ to +85°C <sup>1</sup>	T <sub>A</sub> = -55°C to +125°C <sup>1</sup>	Units	Test Conditions/Comments
DC SUPPLY REJECTION (ΔGAIN/ΔV <sub>DD</sub> )	0.01	0.02	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
CURRENT SETTLING TIME	350	400	400	ns max	TO 1/2LSB. Out A/Out B load = 1000.  WR = CS = 0V.  DB0-DB7 = 0V to V <sub>DD</sub> or V <sub>DD</sub> to 0V
DIGITAL-TO-ANALOG GLITCH IMPULSE	330	_	_	nV sec typ	For Code Transition 00000000 to 11111111
OUTPUT CAPACITANCE COUT A COUT B	25 25	25 25	25 25	pF max	DAC Latches Loaded with 0000000
C <sub>OUT</sub> A C <sub>OUT</sub> B	60 60	60 60	60 60	pF max pF max	DAC Latches Loaded with 11111111
AC FEEDTHROUGH V <sub>REF</sub> A to OUT A V <sub>REF</sub> B to OUT B	- 70 - 70	65 65	- 65 - 65	dB max dB max	V <sub>REF</sub> A, V <sub>REF</sub> B = 20V p-p Sine Wave @ 10kHz
CHANNEL-TO-CHANNEL ISOLATIO V <sub>REF</sub> A to OUT B	N - 80	-	_	dB typ	Both DAC Latches Loaded with 11111111.  Vage A = 20V pp- Sine Wave @ 10kHz Vawe B = 0V see Figure 6.
V <sub>REF</sub> B to OUT A	- 80	-	-	dB typ	V <sub>REF</sub> B = 20V p-p Sine Wave @ 10kHz V <sub>REF</sub> A = 0V see Figure 6.
DIGITAL CROSSTALK	60	_	-	nV sec typ	Measured for Code Transition 00000000 to 11111111
HARMONIC DISTORTION	- 85	-	_	dB typ	V <sub>IN</sub> = 6V rms @ 1kHz

NOTES
'Temperature Ranges are K Version; - 40°C to + 85°C
B Version; - 40°C to + 85°C
T Version; - 55°C to + 125°C
'Specification applies to both DACs in AD7628.
'Guaranteed by design but not production tested.
'Logic inputs are MOS Gates. Typical input current(+ 25°C) is less than InA.

#### ABSOLUTE MAXIMUM RATINGS

Lead Temperature (Soldering, 10sec)

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to AGND
$V_{DD}$ to DGND
AGND to DGND $V_{DD}$ +0.3V
DGND to AGND $V_{\rm DD}$ +0.3V
Digital Input Voltage to DGND $\dots -0.3V, V_{DD} +0.3V$
$V_{PIN2},V_{PIN20}$ to AGND0.3V, $V_{DD}$ +0.3V
$V_{REF}$ A, $V_{REF}$ B to AGND
$V_{RFB}$ A, $V_{RFB}$ B to AGND ±25V
Power Dissipation (Any Package) to +75°C 450mW
Derates above +75°C by 6mW/°C
Operating Temperature Range
Commercial (K) Grades $-40^{\circ}$ C to $+85^{\circ}$ C
Industrial (B) Grades $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Extended (T) Grades $\dots \dots \dots -55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature $-65^{\circ}$ C to $+150^{\circ}$ C

#### CAUTION:

- ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- 2. Do not insert this device into powered sockets. Remove power before insertion or removal.

ORDERING GUIDE							
Model <sup>1</sup>	Temperature	Relative	Gain	Package			
	Range	Accuracy	Error	Option <sup>2</sup>			
AD7628KN	-40°C to +85°C	± 1/2LSB	± 2LSB	N-20			
AD7628KP	-40°C to +85°C	± 1/2LSB	± 2LSB	P-20A			
AD7628KR	-40°C to +85°C	± 1/2LSB	± 2LSB	R-20			
AD7628BQ	-40°C to +85°C	± 1/2LSB	± 2LSB	Q-20			
AD7628TQ	-55°C to +125°C	± 1/2LSB	± 2LSB	Q-20			
AD7628TE	-55°C to +125°C	± 1/2LSB	± 2LSB	E-20A			

#### NOTES

Contact your local sales office for military data sheet.

#### TERMINOLOGY

#### Relative Accuracy:

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full-scale and is normally expressed in LSBs or as a percentage of full-scale reading.

#### Differential Nonlinearity:

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm$  1LSB max over the operating temperature range ensures monotonicity.

#### Gain Error:

+ 300°C

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC latches after offset error has been adjusted out. Gain error of both DACs is adjustable to zero with external resistance.

#### Output Capacitance:

Capacitance from OUT A or OUT B to AGND.

#### Digital-to-Analog Glitch Impulse:

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with  $V_{REF}$  A,  $V_{REF}$  B = AGND.


#### Channel-to-Channel Isolation:

The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

#### Digital Crosstalk:

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.

#### PIN CONFIGURATIONS



<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B process parts, add /883B to part number.

<sup>&</sup>lt;sup>2</sup>E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

# INTERFACE LOGIC INFORMATION

#### **DAC Selection:**

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

#### Mode Selection:

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

#### Write Mode:

When  $\overline{CS}$  and  $\overline{WR}$  are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0–DB7.

#### Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to  $\overline{CS}$  or  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DAC A/ DAC B	CS	WR	DACA	DACB
L	L	L	WRITE	HOLD
Н	L	L	HOLD	WRITE
X	Н	X	HOLD	HOLD
X	X	Н	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

#### WRITE CYCLE TIMING DIAGRAM



NOTES: 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $V_{DD}=+10.8V$  TO +15.75V,  $t_R=t_F=20ns$ 

#### **CIRCUIT INFORMATION - D/A SECTION**

The AD7628 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted R-2R ladder structure is used, that is, binary




Figure 1. Simplified Functional Circuit for DAC A

weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows an approximate equivalent circuit for one of the AD7628's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source  $I_{LEAKAGE}$  is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every  $10^{\circ}C$ . The resistor  $R_{O}$  as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from 0.8R to 2R. R is typically  $11k\Omega$ .  $C_{OUT}$  is the capacitance due to the N-channel switches and varies from about 50pF to 120pF depending upon the digital input.  $g(V_{REF} A, N)$  is the Thevenin equivalent voltage generator due to the reference input voltage  $V_{REF} A$  and the transfer function of the R-2R ladder.

For further information on CMOS multiplying D/A converters refer to "CMOS DAC Application Guide, 2<sup>ND</sup> Edition" available from Analog Devices, Publication Number G872a-15-4/86.




Figure 2. Equivalent Analog Output Circuit of DAC A

#### **CIRCUIT INFORMATION - DIGITAL SECTION**

The input buffers are simple CMOS level-shifters designed such that when the AD7628 is operated with  $V_{\rm DD}$  from 10.8V to 15.75V, the buffer converts TTL input levels (2.4V and 0.8V) into CMOS logic levels. When  $V_{\rm IN}$  is in the region of 1.0 volt to 2.0 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ( $V_{\rm DD}$  and DGND) as is practically possible.

The AD7628 may be operated with any supply voltage in the range  $10.8 \le V_{\rm DD} \le 15.75$  volts.






Figure 3. Typical Plot of Supply Current,  $I_{DD}$  vs. Logic Input Voltage  $V_{IN}$  for  $V_{DD} = +15V$ .

<sup>2.</sup> TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH} + V_{IL}}{2}$ 



NOTES:
"11, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED
SEE TABLE 3 FOR RECOMMENDED VALUES.
"20, C2 PHASE COMPENSATION (10p-15pF) IS REQUIRED WHEN
USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR
OSCILLATION.

Figure 4. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.



"11. TR. AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 5 FOR RECOMMENDED VALUES.

BE TABLE 5 FOR RECOMMENDED VALUES.

ADJUST R1 FOR V<sub>GUT</sub> A = 0V WITH CODE 10000000 IN DAC & LATCH-VALUE AND TRACKING AND TRACKING SESSENTIAL FOR RESISTOR PARES Rs, R7 AND RS, R10.

"C1, C2, PHASE COMMENSATION (10pf-15pf) MAY BY REQUIRED IF A1NA."

Figure 5. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.

DAC Latch Contents MSB LSB	Analog Output (DAC A or DAC B)	DAC Latch Contents MSB LSB	Analog Output (DAC A or DAC B)
1111111	$-V_{IN}\left(\frac{255}{256}\right)$	11111111	$+V_{IN}\left(\frac{127}{128}\right)$
1000001	$-\mathbf{V_{IN}}\left(\frac{129}{256}\right)$	1000001	$+V_{IN}\left(\frac{1}{128}\right)$
1000000	$-V_{IN}\left(\frac{128}{256}\right) = -\frac{V_{IN}}{2}$	1000000	0
0111111	$-V_{IN}\left(\frac{127}{256}\right)$	0111111	$-V_{IN}\left(\frac{1}{128}\right)$
0000001	$-V_{IN}\left(\frac{1}{256}\right)$	0000001	$-V_{IN}\left(\frac{127}{128}\right)$
0000000	$-V_{IN}\left(\frac{0}{256}\right)=0$	0000000	$-V_{IN}\left(\frac{128}{128}\right)$

Note:  $1LSB = (2^{-8})(V_{IN}) = \frac{1}{256}(V_{IN})$ 

Table I. Unipolar Binary Code Table

Note:  $1LSB = (2^{-7})(V_{IN}) = \frac{1}{128}(V_{IN})$ 

Table II. Bipolar (Offset Binary) Code Table

Trim Resistor	K/B/T
R1; R3	500
R2; R4	150

Table III. Recommended Trim Resistor Values

# APPLICATIONS INFORMATION Application Hints

To ensure system performance consistent with AD7628 specifications, careful attention must be given to the following points:

- GENERAL GROUND MANAGEMENT: AC or transient voltages between the AD7628 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7628. In more complex systems where the AGND-DGND intertie is on the back-plane, it is recommended that diodes be connected in inverse parallel between the AD7628 AGND and DGND pins (1N914 or equivalent).
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output which depends on V<sub>OS</sub> (V<sub>OS</sub> is amplifier input offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier V<sub>OS</sub> be no greater than 10% of 1LSB over the temperature range of interest.
- 3. HIGH FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open loop response. This can cause ringing or oscillation. Stability can be restored by adding a phase compensation capacitor in parallel with the feedback resistor.

#### DYNAMIC PERFORMANCE

The dynamic performance of the two DACs in the AD7628 will depend upon the gain and phase characteristics of the output amplifiers together with the optimum choice of the PC board layout and decoupling components. Figure 6 shows the relationship between input frequency and channel to channel isolation. Figure




Figure 6. Channel-to-Channel Isolation




Figure 7. Suggested P.C. Board Layout for AD7628 with AD644 Dual Op-Amp

7 shows a printed circuit layout for the AD7628 and the AD644 dual op-amp which minimizes feedthrough and crosstalk.

#### SINGLE SUPPLY APPLICATIONS

The AD7628 DAC R-2R ladder termination resistors are connected to AGND within the device. This arrangement is particularly convenient for single supply operation because AGND may be biased at any voltage between DGND and V<sub>DD</sub>. Figure 8 shows a circuit which provides two +5V to +8V analog outputs by biasing AGND +5V up from DGND. The two DAC reference inputs are tied together and a reference input voltage is obtained without a buffer amplifier by making use of the constant and matched impedances of the DAC A and DAC B reference inputs. Current flows through the two DAC R-2R ladders into R1 and R1 is adjusted until the V<sub>REF</sub> A and V<sub>REF</sub> B inputs are at +2V. The two analog output voltages range from +5V to +8V for DAC codes 00000000 to 111111111.




Figure 8. AD7628 Single Supply Operation

Figure 9 shows DAC A of the AD7628 connected in a positive reference, voltage switching mode. This configuration is useful in that  $V_{\rm OUT}$  is the same polarity as  $V_{\rm IN}$  allowing single supply operation. However, to retain specified linearity,  $V_{\rm IN}$  must be in the range 0 to +2.5V and the output buffered or loaded with a high impedance, see Figure 10. Note that the input voltage is connected to the DAC OUT A and the output voltage is taken from the DAC  $V_{\rm RBF}$  A pin.




Figure 9. AD7628 Single Supply, Voltage Switching Mode




Figure 10. Typical AD7628 Performance in Single Supply Voltage Switching Mode

#### MICROPROCESSOR INTERFACE




Figure 11. AD7628 Dual DAC to 6800 CPU Interface

#### PROGRAMMABLE WINDOW COMPARATOR




Figure 13. Digitally Programmable Window Comparator (Upper and Lower Limit Detector)

# ADDRESS BUS ADDRESS BUS ADDRESS BUS ADDRESS BUS DAC A DAC B DECODE LOGIC A+1\*\* AD7628\* WR DB0 DAC A DB7 ADDR/DATA BUS \*ANALOG CIRCUITRY HAS BEEN OMITTED FOR CLARITY. \*\*A = DECODED 7528 ADDR DAC A A + 1 = DECODED 7528 ADDR DAC B

NOTE:
8085 INSTRUCTION SHLD (STORE H & L DIRECT) CAN UPDATE
BOTH DACS WITH DATA FROM H AND L REGISTERS

Figure 12. AD7628 Dual DAC to 8085 CPU Interface

programmable window comparator. DACS A and B are loaded with the required upper and lower voltage limits for the test, respectively. If the test input is not within the programmed limits, the pass/fail output will indicate a fail (logic zero).

In the circuit of Figure 13 the AD7628 is used to implement a

#### PROGRAMMABLE STATE VARIABLE FILTER




Figure 14. Digitally Controlled State Variable Filter

In this state variable or universal filter configuration (Figure 14) DACs A1 and B1 control the gain and Q of the filter characteristic while DACs A2 and B2 control the cut-off frequency, fc. DACs A2 and B2 must track accurately for the simple expression for fc to hold. This is readily accomplished by the AD7628. Op amps are 2 × AD644. C3 compensates for the effects of op amp gain-bandwidth limitations.

# CIRCUIT EQUATIONS

$$\begin{split} &C_1 = \, C_2, \; R_1 = \, R_2, \; R_4 = \, R_5 \\ &f_C = \frac{1}{2\pi \; R_1 \; C_1} \\ &Q = \frac{R_3}{R_4} \cdot \frac{R_F}{R_{FBB1}} \\ &A_O = \, - \, \frac{R_F}{R_S} \end{split}$$

Note:

DAC equivalent resistance equals 256 × (DAC Ladder resistance)

DAC Digital Code

\_ --- ---

and is ideally suited for applications where microprocessor control of filter parameters is required, e.g., equalizer, tone controls, etc.

The filter provides low pass, high pass and band pass outputs

Programmable range for component values shown is fc = 0 to 15kHz and Q = 0.3 to 4.5.

# DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR

In this configuration the AD7628 functions as a 2-channel digitally controlled attenuator. Ideal for stereo audio and telephone signal level control applications. Table IV gives input codes vs. attenuation for a 0 to 15.5dB range.

Input Code = 
$$256 \times 10 \exp \left(-\frac{\text{Attenuation, dB}}{20}\right)$$




Figure 15. Digitally Controlled Dual Telephone Attenuator

Attn. dB	DAC Input Code	Code In Decimal	Attn. dB	DAC Input Code	Code In Decimal
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	1100000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

Table IV. Attenuation vs. DAC A, DAC B Code for the Circuit of Figure 15



# Dual 8-Bit Buffered Multiplying CMOS D/A Converter

PM-7628

#### **FEATURES**

- On-Chip Latches for Both DACs
- +5V to +15V Single Supply Operation
- DACs Matched to 1%
- Four-Quadrant Multiplication
- TTL/CMOS Compatible from +5V To +15V
- 8-Bit Endpoint Linearity (±1/2 LSB)
- Full Temperature Operation
- Low Power Consumption
- Microprocessor Compatible (60ns Write Time)
- Improved ESD and Latch-Up Resistance
- Automatically Insertable CerDIP and Plastic Packages
- Available in Surface Mount SO, PLCC, and LCC Packages
- Improved AD7628
- Available in Die Form

#### **APPLICATIONS**

- Disk Drives
- Digital Gain/Attenuation Control
- Digitally-Controlled Filter Parameters
- Digitally-Controlled Audio Circuits
- X-Y Graphics
- Digital/Synchro Conversion
- Robotics
- Ideal for Battery-Operated Equipment

#### ORDERING INFORMATION <sup>†</sup>

		PACKAGE: 20-Pin DIP			
RELATIVE ACCURACY	GAIN ERROR T <sub>A</sub> = +25°C	MILITARY* TEMPERATURE -55°C TO +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C TO +85°C		
±1/2LSB	±2LSB	PM7628AR	PM7628ER		
±1/2LSB	±2LSB	PM7628ARC/883	PM7628FP		
±1/2LSB	±2LSB		PM-7628FPC <sup>††</sup>		
±1/2LSB	±2LSB	_	PM7628FS <sup>††</sup>		

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- 11 For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### **GENERAL DESCRIPTION**

The PM-7628 is an improved version of the AD7628 offering TTL compatibility from +5 to +15 volts and faster AC timing. It contains two 8-bit multiplying CMOS digital-to-analog converters that are fabricated in a single chip. This monolithic construction offers excellent DAC-to-DAC matching and tracking over temperature.

The PM-7628 consists of two thin-film R-2R resistor-ladder networks, two tracking span resistors, two data latches, one input buffer, and control logic circuitry.

The PM-7628's digital inputs are bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80. Data loading is similar to that of a RAM's write cycle. Digital


input data is directed into one of the DAC data latches determined by the DAC selection control line DAC A/DAC B.

Operating from a single +5V to +15V power supply, the PM-7628 dissipates only 12mW of power in a space saving 20-pin 0.3" DIP, and 20-terminal surface mount packages. The PM-7628 features circuitry designed to protect against damage from electrostatic discharges.


#### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7628AR	AD7628TQ	MIL
PM7628ARC/883	AD7628TE	WIL
PM7628ER	AD7628BQ	IND
PM7628FP	AD7628KN	СОМ
PM7628FPC	AD7628KP	COM

#### PIN CONNECTIONS



#### **FUNCTIONAL DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

$(T_A = +25^{\circ}C, \text{ unless othe})$ $V_{DD}$ to AGND	rwise noted.)		
V <sub>DD</sub> to AGND			. 0V, +17V
V <sub>DD</sub> to DGND		(	0V to +17V
AĞND to DGND		0V, '	$V_{DD} + 0.3V$
Digital Input Voltage to D	GND	0.3V, \	V <sub>DD</sub> + 0.3V
V <sub>PIN2</sub> , V <sub>PIN20</sub> to AGND			-0.3V, V <sub>DD</sub>
V <sub>REF</sub> A, V <sub>REF</sub> B to AGND			±25V
V <sub>BEB</sub> A, V <sub>BEB</sub> B to AGND			
Operating Temperature I			
AR, ARC Versions		55°C	to +125°C
ER, FP, FPC, FS Version	ons	40°	C to +85°C
Junction Temperature			
Storage Temperature			
Lead Temperature (Sold	ering, 60 sec)		+300°C
PACKAGE TYPE	Θ <sub>IA</sub> (Note 1)	Θ <sub>iC</sub>	UNITS

PACKAGE TYPE	Θ <sub>jA</sub> (Note 1)	Θ <sub>JC</sub>	UNITS
20-Pin Hermetic DIP (R)	80	15	°C/W
20-Pin Plastic DIP (P)	74	32	°C/W
20-Contact LCC (RC)	89	27	°C/W
20-Contact PLCC (PC)	76	36	°C/W

#### NOTE:

#### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>DD</sub>.
- minal except V<sub>REF</sub>.

  2. The digital control inputs are zener-protected; however, permanent damagmay occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready for use.
- Do not insert this device into powered sockets; remove power before insertion or removal.
- 4. Use proper antistatic handling procedures.
- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS:** at  $V_{DD} = +5V \pm 5\%$ ;  $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A = I_{OUT}B = 0V$ ;  $T_A = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM -762 TYP	8 MAX	U	INITS
STATIC ACCURACY (Note 1)							
Resolution	N		8	-	_		Bits
Relative Accuracy (Note 2)	INL		. –	_	±1/2		LSB
Differential Nonlinearity (Note 3)	DNL		-	_	±1	<u> </u>	LSB
Full-Scale Gain Error (Note 4)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	. – -	±0.5 ±1.0	±2 ±3		LSB
Gain Temperature Coefficient (Δ Gain / Δ Temperature) (Notes 4, 10)	TCG <sub>FS</sub>		<del>-</del>		±0.007	. 9	%/°C
Output Leakage Current I <sub>OUT</sub> A (Pin 2) I <sub>OUT</sub> B (Pin 20) (Note 5)	I <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	- -	±5 _	±50 ±200		пA
Input Resistance							
(V <sub>REF</sub> A, V <sub>REF</sub> B) (Note 6)	R <sub>IN</sub>		8	-,	15		kΩ
Input Resistance Match (V <sub>REF</sub> A/V <sub>REF</sub> B)	ΔR <sub>IN</sub> R <sub>IN</sub>		· -	±0.1	±1		%

Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for PLCC packages.

**ELECTRICAL CHARACTERISTICS:** at  $V_{DD} = +5V \pm 5\%$ ;  $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A = I_{OUT}B = 0V$ ;  $T_A = Full$  Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM -7628 TYP	MAX	UNITS
DIGITAL INPUTS (Note 9)						3,500,500,500,500,500,500,500,500,500,50
Digital Input High (Note 8)	V <sub>INH</sub>		2.4	-	~	V
Digital Input Low (Note 8)	V <sub>INL</sub>		-	_	0.8	V
Input Current (Note 7)	I <sub>IN</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-	±.001	±1 ±10	μА
Input Capacitance (Note 10)	C <sub>IN</sub>	DB0-DB7 WR, CS, DAC A /DAC B		-	10 15	pF
SWITCHING CHARACTER (Notes 10, 11)	RISITCS					
Chip Select to Write Set-Up Time	t <sub>cs</sub>		100	_	-	ns
Chip Select to Write Hold Time	t <sub>CH</sub>		10	~	_	ns
DAC Select to Write Set-Up Time	t <sub>AS</sub>		100	_	-	ns
DAC Select to Write Hold Time	t <sub>AH</sub>	,	10	_	~	ns
Data Valid to Write Set-Up Time	t <sub>DS</sub>		100	-	~	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		10	-	_	ns
Write Pulse Width	t <sub>wr</sub>		90	-	_	ns
POWER SUPPLY						
		All Digital Input = V <sub>INH</sub> or V <sub>INL</sub>	_	-	1	mA
Supply Current	I <sub>DD</sub>	All Digital Input = 0V or $V_{DD}$ $T_A = +25^{\circ}C$ $T_A = Full Temp. Range$	- -	-	0.5 1.0	mA

# PM-7628

**ELECTRICAL CHARACTERISTICS:** at  $V_{DD} = +5V \pm 5\%$ ;  $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A = I_{OUT}B = 0V$ ;  $T_A = Full$  Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	PM-7628 TYP	MAX	UNITS
AC PERFORMANCE CHARA (Note 12)	ACTERISTIC					
DC Supply Rejection Ratio (Δ Gain / Δ V <sub>DD</sub> ) (Note 13)	PSRR	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	<u>-</u>	<u>-</u> -	0.02 0.04	%/%
Current Settling Time (Notes 10, 15, 16, 20)	t <sub>S</sub>	T <sub>A</sub> = Full Temp. Range	-	_	300	ns
Digital Charge Injection (Note 17)	Q	T <sub>A</sub> = +25°C	-	100	-	nVs
	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 0000 0000	-	-	25 25	
Output Capacitance	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 1111 1111	-		60 60	pF
AC Feedthrough	FT <sub>A</sub>	V <sub>REF</sub> A to I <sub>OUT</sub> A: T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-		-70 -65	dB
(Note 18)	FTB	V <sub>REF</sub> B to I <sub>OUT</sub> B: T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-	-	-70 -65	u.
Channel-to-Channel	CCIBA	$V_{REF}A$ to $I_{OUT}B$ : $V_{REF}A = 20V_{p-p}$ Sinewave @ f = 10kHz $V_{REF}B = 0V$ ; $T_A = +25^{\circ}C$	-	-80	_	dB
Isolation (Note 19)	CCI <sub>AB</sub>	$V_{REF}B$ to $I_{OUT}A$ ; $V_{REF}B = 20V_{p-p}$ Sinewave @ f = 10kHz $V_{REF}A = 0V$ ; $T_A = +25^{\circ}C$	-	-80	_	αв
Digital Crosstalk	Q	For Code Transition from 0000 0000 to 1111 1111 T <sub>A</sub> = +25°C	_	30	_	nVs
Harmonic Distortion	THD	V <sub>IN</sub> = 6Vrms @ f = 1kHz T <sub>A</sub> = +25°C	-	-85	_	dB

**ELECTRICAL CHARACTERISTICS:** at  $V_{DD} = +10.8V$  and +15.75V;  $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A = I_{OUT}B = 0V$ ;  $T_{A} = Full$  Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	PM-76	28 MAX	UNITS
STATIC ACCURACY (Note 1)						
Resolution	N		8	-	-	Bits
Relative Accuracy (Note 2)	INL			-	±1/2	LSB
Differential Nonlinearity (Note 3)	DNL		_	-	±1	LSB
Full Scale Gain Error (Note 4)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	<u>-</u>	±0.5 ±1	±2 ±3	LSB
Gain Temperature Coefficient (Δ Gain / Δ Temperature) (Notes 4, 10)	TCG <sub>FS</sub>		_	-	±0.0035	%/°C
Output Leakage Current I <sub>OUT</sub> A (Pin 2) I <sub>OUT</sub> B (Pin 20) (Note 5)	l <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-	±5 -	±50 ±200	nA
Input Resistance (V <sub>REF</sub> A, V <sub>REF</sub> B) (Note 6)	R <sub>IN</sub>		8	_	15	kΩ
Input Resistance Match (V <sub>REF</sub> A/V <sub>REF</sub> B)	$\frac{\Delta R_{IN}}{R_{IN}}$		-	±0.1	±1	%
DIGITAL INPUTS (Note 9)						
Digital Input High (Note 8)	V <sub>INH</sub>		2.4	_	_	٧
Digital Input Low (Note 8)	V <sub>INL</sub>		-	_	0.8	V
Input Current (Note 7)	I <sub>IN</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	- -	±.001	±1 ±10	μА
Input Capacitance (Note 10)	C <sub>IN</sub>	DB0-DB7 WR, CS, DAC A /DAC B	_ _ _	-	10 15	pF

## PM-7628

**ELECTRICAL CHARACTERISTICS:** at  $V_{DD} = +10.8V$  and +15.75V;  $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A = I_{OUT}B = 0V$ ;  $T_{A} = Full$  Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 

				PM-7628		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERIS	ITCS					
Chip Select to Write Set-Up Time	t <sub>cs</sub>		60	_	-	ns
Chip Select to Write Hold Time	t <sub>CH</sub>		10	_		ns
DAC Select to Write Set-Up Time	t <sub>AS</sub>		60	_	_	ns
DAC Select to Write Hold Time	t <sub>AH</sub>		10	_	_	ns
Data Valid to Write Set-Up Time	t <sub>DS</sub>		70	_	-	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		10	_	-	ns
Write Pulse Width	twR		60	_	-	ns
POWER SUPPLY						
Supply Current	I <sub>DD</sub>	All Digital Input = V <sub>INH</sub> or V <sub>INL</sub> T <sub>A</sub> = +25°C  T <sub>A</sub> = Full Temp. Range	-	_	2 2.5	mA
		All Digital Input = 0V or +5V to V <sub>DD</sub> T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-	-	0.5 1.0	mA
AC PERFORMANCE CHARA (Note 12)	ACTERISTIC					
DC Supply Rejection Ratio (Δ Gain / Δ V <sub>DD</sub> ) (Note 13)	PSRR	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	<u>-</u> -	-	0.01 0.02	%/%
Current Settling Time (Notes 10, 15, 16, 20)	t <sub>S</sub>	T <sub>A</sub> = Full Temp. Range	_	-	200	ns
Digital Charge Injection (Note 17)	Q	T <sub>A</sub> = +25°C	-	160	_	nVs
Output Capacitance	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 0000 0000	-		25 25	pF
	C <sub>OUT</sub> A C <sub>OUT</sub> B	DAC Latches Loaded with 1111 1111	_	_	60 60	

**ELECTRICAL CHARACTERISTICS:** at  $V_{DD} = +10.8V$  and +15.75V;  $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A = I_{OUT}B = 0V$ ;  $T_A = Full$  Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 


PARAMETER	SYMBOL	CONDITIONS	MIN	PM-7628 TYP	MAX	UNITS	
AC Feedthrough	FT <sub>A</sub>	V <sub>REF</sub> A to I <sub>QUT</sub> A: T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		_	-70 -65	4D	
(Note 18)	FT <sub>B</sub>	V <sub>REF</sub> B to I <sub>QUT</sub> B: T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-		70 65	dB	
Channel-to-Channel Isolation (Note 19)	CCIBA	$V_{REF}A$ to $I_{OUT}B$ : $V_{REF}A = 20V_{p-p}$ Sinewave @ f = 10kHz $V_{REF}B = 0V$ ; $T_A = +25^{\circ}C$	_	-80	-	dB	
	CCIAB	$V_{REF}B$ to $I_{OUT}A$ ; $V_{REF}B = 20V_{p-p}$ Sinewave @ f = 10kHz $V_{REF}A = 0V$ : $T_A = +25^{\circ}C$		-80	_	dв	
Digital Crosstalk	Q	For Code Transition from 0000 0000 to 1111 1111 $T_A = +25^{\circ}C$	-	50	-	nVs	
Harmonic Distortion	THD	V <sub>IN</sub> = 6Vrms @ f = 1kHz T <sub>A</sub> = +25°C	-	-85	_	dB	

#### NOTES:


- Specifications apply to both DAC A and DAC B. 1.
- This is an endpoint linearity specification.
- 3. All grades guaranteed to be monotonic over the full operating temperature range.
- Measured using internal RERA and RERB. Both DAC latches loaded with 1111 1111.
- DAC loaded with 0000 0000.
- Input resistance TC = 300 ppm/°C.
- $V_{1N} = 0V \text{ or } V_{DD}$ 7.
- For all data bits DB0-DB7, WR, CS, DAC A /DAC B.
- Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA.
- 10. Guaranteed and not tested.

- 11. See timing diagram.
- These characteristics are for design guidance only and are not subject to test.
- 13.  $\Delta V_{DD} = \pm 5\%$ .
- From digital input to 90% of final analog-output current. 14.
- $V_{REF}A = V_{REF}B = +10V$ ;  $I_{OUT}A$ ,  $I_{OUT}B$  load =  $100\Omega$ ,  $C_{EXT} = 13pF$ .
- $\overline{WR}$ ,  $\overline{CS}$  = 0V, DB0-DB7 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. For code transition 0000 0000 to 1111 1111.
- 17.
- $V_{REF}A$ ,  $V_{REF}B = 20V_{p-p}$  Sinewave @ f = 10kHz. 18.
- Both DAC latches loaded with 1111 1111. 19.
- Extrapolated:  $t_S$  (1/2 LSB) =  $t_{PD}$  + 6.2 $\tau$ , where  $\tau$  = the measured first time constant of the final RC decay.

#### WRITE CYCLE TIMING DIAGRAM



#### **DICE CHARACTERISTICS**



DIE SIZE 0.082 x 0.078 inch, 6,396 sq. mils (2.08 x 1.98 mm, 4.126 sq. mm)

- 1. ANALOG GROUND (AGND)
- **OUTPUT A (OUT A)**
- DAC A FEEDBACK RESISTOR (R<sub>FB</sub>A) 4. DAC A REFERENCE INPUT (VREFA)
- 5. DIGITAL GROUND (DGND)
- DIGITAL SELECTION (DAC A/DAC B)
- 7. DIGITAL INPUT DB<sub>7</sub> (MSB)
- DIGITAL INPUT DB
- DIGITAL INPUT DB
- 10. DIGITAL INPUT DB

Substrate (die Backside) is internally connected to  $\mathbf{V}_{\mathrm{DD.}}$ 

- 11. DIGITAL INPUT DB<sub>3</sub>
- 12.. DIGITAL INPUT DB<sub>2</sub>
  13. DIGITAL INPUT DB<sub>1</sub>
- 14. DIGITAL INPUT DB (LSB)
- 15. CHIP SELECT (CS)
- 16. WRITE (WR)

- 17. POSITIVE POWER SUPPLY (V<sub>DD</sub>)

  18. DAC B REFERENCE INPUT (V<sub>REF</sub>B)


  19. DAC B FEEDBACK RESISTOR (R<sub>FB</sub>B)
- 20. OUTPUT B (OUT B)


**WAFER TEST LIMITS** at  $V_{DD} = +5V$ , +10.8V or +15.75V,  $V_{REF}A = V_{REF}B = +10V$ , OUT A = OUT B = 0V;  $T_{A} = 25^{\circ}C$ , unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	PM-7628G LIMIT	UNITS
Relative Accuracy	INL	Endpoint Linearity Error	±1/2	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111	±2	LSB MAX
Output Leakage	I <sub>LKG</sub>	DAC Latches Loaded with 0000 0000 Pad 2 and 20	±50	nA MAX
Input Resistance	R <sub>IN</sub>	Pad 4 and 18	8/15	kΩ MIN/ kΩ MAX
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance Match	ΔV <sub>REF</sub> A, B		±1	% MAX
Digital Input High	V <sub>IH</sub>		2.4	V MIN
Digital Input Low	V <sub>IL</sub>		0.8	V MAX
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μА МАХ
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or +5V to V <sub>DD</sub>	2 0.5	mA MAX
DC Supply Rejection (Δ Gain / ΔV <sub>D D</sub> )	PSRR	V <sub>DD</sub> = ±5%	0.01	%/% MAX


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


#### TYPICAL PERFORMANCE CHARACTERISTICS
























#### TYPICAL PERFORMANCE CHARACTERISTICS Continued












#### **VOLTAGE SWITCHING MODE CHARACTERISTICS**







#### PARAMETER DEFINITIONS

#### RELATIVE ACCURACY OR INTEGRAL NONLINEARITY (INL)

This is the single most important DAC specification. PMI measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs.

Refer to PMI 1988 Data Book, Section 11, for additional digital-to-analog converter definitions.

# INTERFACE LOGIC INFORMATION DAC SELECTION

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

#### **MODE SELECTION**

The inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

#### WRITE MODE

When CS and WR are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to the data on the data bit line DB0-DB7.

#### HOLD MODE

The selected DAC latch retains the data which was present on the data lines just prior to  $\overline{CS}$  or  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

#### **MODE SELECTION TABLE**

DAC A/DAC B	ĊŚ	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
н	L	L	HOLD	WRITE
Х	Н	Х	HOLD	HOLD
Х	Х	Н	HOLD	HOLD
L = Low State	H = High	State	X = Don't Ca	re

# CIRCUIT INFORMATION D/A SECTION

There is a normally closed switch in series with the internal feedback resistor ( $R_{\rm FB}$ ) as shown in Figure 1. This switch improves linearity performance over temperature and power supply rejection; however, when the circuit is not powered up, the switch assumes an open state.

See the PM-7528 data sheet for additional circuit information and applications.




FIGURE 1: Simplified Functional Circuit for DAC A or DAC B

#### **DIGITAL SECTION**

The digital inputs are CMOS inverters. They were designed such that TTL input levels are converted into internal CMOS logic levels; they are used to drive the internal circuitry. A simple 5V regulator is used to ensure TTL compatibility at  $V_{DD} = 12V$  to 15V (see Figure 2).

The PM-7628's digital inputs are TTL compatible between the  $V_{\rm DD}$  range of +5V to +16.5V. The digital inputs affect the amount of quiescent supply current as shown in Figure 3. Peak supply current occurs as the digital input ( $V_{\rm IN}$ ) passes through the transition region. Maintaining the digital input voltages as close as possible to the supplies ( $V_{\rm DD}$  and DGND) minimizes supply current consumption.




FIGURE 2: Simplified Schematic of Digital Inputs

## PM-7628

There are several fast logic families that are used to buffer the DAC's digital inputs. These buffers, if not properly terminated, will cause reflections that can exhibit 1.5 to 3V of negative overshoot. This overshoot, when applied to the digital inputs, will cause an internal diode to become forward biased as shown in Figure 4. If sufficient current is generated, most CMOS devices will latchup resulting in a catastrophic failure. The PM-7628 features circuitry designed to reduce the susceptibility of electrostatic discharges and latchup (see Figure 5). As shown, a series resistor has been incorporated into each digital input so that the input appears resistive to a negative voltage and prevents latchup (see Figure 6).

The PM-7628's rugged construction also resists latchup during power supply sequencing; the digital inputs can be powered up before  $V_{DD}$  without the device latching up.




FIGURE 3: Digital Inputs vs. IDD




FIGURE 4: Digital Input Characteristic




FIGURE 5: Digital Input Protection





FIGURE 6: PM-7628 Digital Input Characteristic

#### **BURN-IN CIRCUIT**



#### APPLICATIONS INFORMATION

The most common application of the PM-7628 is in the voltage output mode. Unipolar output operation provides a 0 to 10 volt output swing when connected, as shown in Figure 7. The maximum output voltage polarity is the inverse of the input reference voltage, since the op amp inverts the input currents. The transfer equation for unipolar operation is  $V_{OUT} = -V_{IN} \times D/256$ , where D is the decimal value of the data bit inputs DB $_0$  thru DB $_7$  and  $V_{IN}$  is the reference input voltage. The transfer equation highlights another popular application of CMOS DAC's, multiplication. The output voltage is the product of the reference voltage and the digital input code. The reference input voltage can be any value in the range of  $\pm 25$  volts for both

DC or AC signals. The circuit in Figure 7 performs twoquadrant multiplication. Table 1 provides example analog outputs for the given digital input codes.

For bipolar output operation, connect the PM-7628 as shown in Figure 8. This circuit configuration provides an offset current, derived from the reference, to enable the output op amp to swing in both polarities. The digital input coding becomes offset binary. Table 2 provides some example analog outputs for various digital inputs (D). The transfer equation for bipolar operation is  $V_{\text{OUT}} = V_{\text{IN}} \times (D/128 - 1)$ , where D is the decimal value of the data bit inputs DB $_0$ thru DB $_7$  This circuit provides full four-quadrant multiplication, able to accept  $\pm$  polarities on both inputs as well as the circuit output.




FIGURE 7: Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table 1.

TABLE 1: Unipolar Binary Code Table, See Figure 7.

DAC LATCH CONTENTS MSB LSB	ANALOG OUTPUT (DAC A or DAC B)
1111 1111	$-V_{IN}(\frac{255}{256})$
1000 0001	$-V_{IN}(\frac{129}{256})$
1000 0000	$-V_{IN}\left(\frac{128}{256}\right) = -\frac{V_{IN}}{2}$
0111 1111	$-V_{IN}(\frac{127}{256})$
0000 0001	$-V_{IN}(\frac{1}{256})$
0000 0000	$-V_{IN}\left(\frac{0}{256}\right)=0$

**NOTE:** 1 LSB =  $(2^{-8})$   $(V_{IN}) = \frac{1}{256} (V_{IN})$ 

TABLE 2: Bipolar (Offset Binary) Code Table. See Figure 8.

ANALOG OUTPUT (DAC A or DAC B)
$+V_{IN}(\frac{127}{128})$
$+V_{IN}(\frac{1}{128})$
0
$-V_{IN}\left(\frac{1}{128}\right)$
$-V_{IN}(\frac{127}{128})$
$-V_{IN}(\frac{128}{128})$

**NOTE:** 1 LSB =  $(2^{-7})$   $(V_{IN}) = \frac{1}{128} (V_{IN})$ 




FIGURE 8: Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table 2.

#### **APPLICATION HINTS**

To ensure system performance consistent with PM-7628 specifications, careful attention must be given to the following points:

- 1. GENERAL GROUND MANAGEMENT: AC or transient voltages between the PM-7628 AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal, is to tie AGND and DGND together at the PM-7628. In more complex systems where the AGND-DGND connection is on the back-plane, it is recommended that Schottky diodes (HP5082-2835 or equivalent) be connected in inverse parallel between the PM-7628 AGND and DGND pins.
- 2. OUTPUT AMPLIFIER OFFSET: CMOS DACs exhibit a code-dependent output resistance which in turn causes a code-dependent amplifier noise gain. The effect is a code-dependent differential nonlinearity term at the amplifier output with a maximum magnitude of 0.67 V<sub>OS</sub> (V<sub>OS</sub> is amplifier input-offset voltage). This differential nonlinearity term adds to the R/2R differential nonlinearity. To maintain monotonic operation, it is recommended that amplifier V<sub>OS</sub> be no greater than 10% of 1 LSB over the temperature range of interest.

- 3. HIGH-FREQUENCY CONSIDERATIONS: The output capacitance of a CMOS DAC works in conjunction with the amplifier feedback resistance to add a pole to the open-loop response; this can cause ringing or oscillation. Stability can be restored by adding a small phase-compensation capacitor in parallel with the feedback resistor.
- 4. DYNAMIC PERFORMANCE: The dynamic performance of the two DACs in the PM-7628 will depend upon the gain and phase characteristics of the output amplifiers, together with the optimum choice of the PC board layout and decoupling components.
- 5. CIRCUIT LAYOUT SUGGESTIONS: Analog and digital ground traces should be routed between package pins to isolate the digital inputs from the analog circuitry. Analog ground traces should also be placed between pins 17-18, 18-19, 3-4, 4-5 to minimize reference feedthrough to the output in multiplying applications. A power supply bypass capacitor (0.1 μF in parallel with a 1 μF or 10 μF) is recommended across V<sub>DD</sub> to DGND.

#### SINGLE SUPPLY OPERATION, VOLTAGE SWITCHING

With the PM-7628 connected in the voltage switching mode of operation (Figure 9) only one power supply is necessary. There is no voltage inversion between the reference input polarity and the output in the voltage switching mode.

Two characteristic curves in the typical performance characteristics section were generated using this voltage switching mode of operation. The first graph, relative accuracy versus input reference voltage, shows that to maintain a  $\pm 1/2$  LSB maximum linearity error,  $V_{\rm REF}$  should be less than 1.5 volts for  $V_{\rm DD}=5$  volts or less than 6 volts for  $V_{\rm DD}=15$  volts. The gain-phase response graph shows dominant pole response for single supply applications where the reference input is an AC signal. In this application the reference input should remain between 1.5 volts and ground when  $V_{\rm DD}=5$  volts. Additionally, settling time measures 400 to 500 nanoseconds for a digital input change of 255 to 0 when  $V_{\rm DD}=5$ V.

The output terminal in the voltage switching mode has a constant output resistance ( $\sim$ 11k $\Omega$ ) independent of the digital input code. The output should be buffered with a voltage follower when driving low impedance loads.




FIGURE 9: PM-7628 in Single Supply, Voltage-Switching Mode

#### SINGLE SUPPLY, CURRENT SWITCHING

An alternate single-supply operating mode for the PM-7628 results when offsetting the analog ground. Figure 10 shows the circuit. The advantage of this configuration is the ability to set the output voltage level in the center of the supply voltage. This allows use of lower cost op amps that would not work in single-supply voltage-switching applications.

The transfer equation in this mode of operation is:

$$V_{OUT}(D) = D/256 (AGND - V_{REE}) + AGND;$$

where D is the whole number binary input.

A popular connection in the current-steering single-supply mode consists of a 2.5 volt reference connected to AGND, the  $V_{\rm REF}$  input grounded,  $V_{\rm DD}$  connected to +12 volts, and the external (V+) op amp tied to +12 volts. This hookup results in the following transfer equation:

$$V_{OUT}(D) = 2.5 (1 + D/256);$$

where 
$$V_{OUT}(255) = 2.5 (1 + 255/256) = 5V$$
  
 $V_{OUT}(0) = 2.5V$ .

To maintain best linearity keep AGND equal to or less than 7 volts when  $V_{\rm DD}$  is +12 volts.




FIGURE 10: PM-7628 in Single Supply, Current-Steering Mode



# LC<sup>2</sup>MOS Complete, Dual 12-Bit MDACs

# AD7837/AD7847

#### **FEATURES**

Two 12-Bit MDACS with Output Amplifiers 4-Quadrant Multiplication Space-Saving 0.3", 24-Pin DIP and 24-Terminal SOIC Package

Parallel Loading Structure: AD7847 (8 + 4) Loading Structure: AD7837

#### **APPLICATIONS**

Automatic Test Equipment Function Generation Waveform Reconstruction Programmable Power Supplies Synchro Applications

#### **GENERAL DESCRIPTION**

The AD7837/AD7847 is a complete, dual, 12-bit multiplying digital-to-analog converter with output amplifiers on a monolithic CMOS chip. No external user trims are required to achieve full specified performance.

Both parts are microprocessor compatible, with high speed data latches and interface logic. The AD7847 accepts 12-bit parallel data which is loaded into the respective DAC latch using the  $\overline{WR}$  input and a separate Chip Select input for each DAC. The AD7837 has a double-buffered 8-bit bus interface structure with data loaded to the respective input latch in two write operations. An asynchronous  $\overline{\text{LDAC}}$  signal on the AD7837 updates the DAC latches and analog outputs.


The output amplifiers are capable of developing  $\pm 10$  V across a 2 k $\Omega$  load. They are internally compensated with low input offset voltage due to laser trimming at wafer level.


The amplifier feedback resistors are internally connected to  $V_{\rm OUT}$  on the AD7847.

The AD7837/AD7847 is fabricated in Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic.

A novel low leakage configuration (U.S. Patent No. 4,590,456) ensures low offset errors over the specified temperature range.

#### FUNCTIONAL BLOCK DIAGRAMS





#### PRODUCT HIGHLIGHTS

- The AD7837/AD7847 is a dual, 12-bit, voltage-out MDAC on a single chip. This single chip design offers considerable space saving and increased reliability over multichip designs.
- 2. The AD7837 and the AD7847 provide a fast versatile interace to 8-bit or 16-bit data bus structures.

# $\begin{array}{l} \textbf{AD7837/AD7847} - \textbf{SPECIFICATIONS}^1 \ \, \stackrel{(V_{DD}\ =\ +15\ V\ \pm\ 5\%,\ V_{SS}\ =\ -15\ V\ \pm\ 5\%,\ \text{AGNDA}\ =\ \text{AGNDB} \\ =\ DGND\ =\ 0\ V.\ V_{REFA}\ =\ V_{REFB}\ =\ +10\ V,\ R_L\ =\ 2\ k\Omega, \\ C_L\ =\ 100\ pF\ [V_{OUT}\ connected\ to\ R_{FB}\ AD7837].\ \, \text{All\ specifications}\ T_{min}\ to\ T_{max}\ unless\ otherwise\ noted.)} \\ \end{array}$

Parameter	A Version	B Version	S Version	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution	12	12	12	Bits	
Relative Accuracy <sup>2</sup>	±1	±1/2	±1	LSB max	
Differential Nonlinearity <sup>2</sup>	±1	±1	±1	LSB max	Guaranteed Monotonic
Zero Code Offset Error <sup>2</sup>					
@ +25°C	±2	±2	±2	mV max	DAC Latch Loaded with All 0s
T <sub>min</sub> to T <sub>max</sub>	±4	±3	±5	mV max	Temperature Coefficient = $\pm 5 \mu V/^{\circ}C$ typ
Gain Error <sup>2</sup>					
@ +25℃	±5	±2	±5	LSB max	DAC Latch Loaded with All 1s
T <sub>min</sub> to T <sub>max</sub>	±7	±4	±7	LSB max	Temperature Coefficient $= \pm 2$ ppm of
					FSR/℃ typ
REFERENCE INPUTS					
V <sub>REF</sub> Input Resistance	8/13	8/13	8/13	kΩ min/max	Typical Input Resistance = 10 kΩ
V <sub>REFA</sub> , V <sub>REFB</sub> Resistance Matching	±3	±3	±3	% max	Typically ±0.5%
DIGITAL INPUTS		<u> </u>	<u> </u>		-JF
	2.4	24	2.4	V min	
Input High Voltage, V <sub>INH</sub>	2.4	2.4			
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	0.8	V max	D'-1-17
Input Current	±1	±1	±1	μA max	Digital Inputs at 0 V and V <sub>DD</sub>
Input Capacitance <sup>3</sup>	8	8	8	pF max	
ANALOG OUTPUTS					
DC Output Impedance	0.2	0.2	0.2	Ω typ	
Short Circuit Current	15	15	15	mA typ	V <sub>OUT</sub> Connected to AGND
POWER REQUIREMENTS <sup>4</sup>					
V <sub>DD</sub> Range	14.25/15.75	14.25/15.75	14.25/15.75	V min/max	
			i	1	
V <sub>SS</sub> Range	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	V min/max	•
Power Supply Rejection					
ΔGain/ΔV <sub>DD</sub>	±0.1	±0.1	±0.1	%per %max	$V_{DD} = 15 \text{ V} \pm 5\%, V_{REF} = -10 \text{ V}$
ΔGain/ΔV <sub>SS</sub>	±0.1	±0.1	±0.1	%per %max	$V_{SS} = -15 \text{ V} \pm 5\%, V_{REF} = +10 \text{ V}$
I <sub>DD</sub>	10	10	10	mA max	Output Unloaded. Typically 5 mA
I <sub>SS</sub>	6	6	6	mA max	Output Unloaded. Typically 4 mA
AC CHARACTERISTICS <sup>2, 3</sup>					
Voltage Output Settling Time	4	4	4	μs typ	Settling Time to Within ±1/2 LSB of Final
					Value. DAC Latch Alternately Loaded
					with All 0s and All 1s
Slew Rate	7	7	7	V/μs typ	
Digital-to-Analog Glitch Impulse	175	175	175	nV secs typ	DAC Latch Alternately Loaded with
					01 11 and 10 00
Channel-to-Channel Isolation					
V <sub>REFA</sub> to V <sub>OUTB</sub>	-95	-95	-95	dB typ	$V_{REFA} = 20 \text{ V p-p}, 10 \text{ kHz Sine Wave}.$
1					DAC Latches Loaded with All 0s
V <sub>REFB</sub> to V <sub>OUTA</sub>	-95	-95	-95	dB typ	$V_{REFB} = 20 \text{ V p-p}, 10 \text{ kHz Sine Wave}.$
				-	DAC Latches Loaded with All 0s
Multiplying Feedthrough Error	-90	-90	-90	dB typ	V <sub>REF</sub> = 20 V p-p, 10 kHz Sine Wave.
			,		DAC Latch Loaded with All 0s
Unity Gain Small Signal BW	600	600	600	kHz typ	V <sub>REF</sub> = 100 mV p-p Sine Wave. DAC
				, , ,	Latch Loaded with All 1s
	110	110	90	kHz typ	V <sub>REF</sub> = 20 V p-p Sine Wave. DAC
Full Power BW					Latch Loaded with All 1s
Full Power BW			Į.	l .	
Full Power BW  Total Harmonic Distortion	-88	-88	-88	dB typ	
		-88	-88	dB typ	V <sub>REF</sub> = 6 V rms, 1 kHz. DAC Latch
		-88 10	-88 10	-	
Total Harmonic Distortion	-88			dB typ nV secs typ	V <sub>REF</sub> = 6 V rms, 1 kHz. DAC Latch Loaded with All 1s

#### NOTES

<sup>&</sup>lt;sup>1</sup>Temperature Ranges are as follows: A, B Versions, −40°C to +85°C; S Version, −55°C to +125°C.

<sup>&</sup>lt;sup>2</sup>See Terminology.

<sup>&</sup>lt;sup>3</sup>Sample tested @+25°C to ensure compliance.

<sup>&</sup>lt;sup>4</sup>The Devices are functional with  $V_{DD}/V_{SS} = \pm 12$  V (See typical performance graphs.)

Specifications subject to change without notice.

# TIMING CHARACTERISTICS $^{1,~2}$ ( $v_{dd}=+15~v~\pm~5\%,~v_{ss}=-15~v~\pm~5\%,~agnda=agndb=dgnd=0~v$ )

Parameter	Limit at T <sub>min</sub> , T <sub>max</sub> (A, B Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (S Version)	Units	Conditions/Comments
t <sub>1</sub>	0	0	ns min	CS to WR Setup Time
t <sub>2</sub>	0	0	ns min	CS to WR Hold Time
t <sub>3</sub>	80	100	ns min	WR Pulse Width
t <sub>4</sub>	80	80	ns min	Data Valid to WR Setup Time
t <sub>5</sub>	10	10	ns min	Data Valid to WR Hold Time
t <sub>6</sub> <sup>3</sup>	15	15	ns min	Address to WR Setup Time
t <sub>7</sub> <sup>3</sup>	15	15	ns min	Address to WR Hold Time
t <sub>8</sub> <sup>3</sup>	80	100	ns min	LDAC Pulse Width

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS\*

ABSOLUTE MAXIMUM RATINGS*
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{\rm DD}$ to DGND, AGNDA, AGNDB $-0.3~{\rm V}$ to $+17~{\rm V}$
$V_{SS}^{-1}$ to DGND, AGNDA, AGNDB +0.3 V to -17 V
$V_{REFA}$ , $V_{REFB}$ to AGNDA, AGNDB
$V_{SS} = 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
AGNDA, AGNDB to DGND $-0.3 \text{ V}$ to $V_{DD}$ +0.3 V
V <sub>OUTA</sub> <sup>2</sup> , V <sub>OUTB</sub> <sup>2</sup> to AGNDA, AGNDB
R <sub>FRA</sub> <sup>3</sup> , R <sub>FRB</sub> <sup>3</sup> to AGNDA, AGNDB
$V_{SS} = 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs to DGND $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Operating Temperature Range
Commercial/Industrial (A, B Versions)40°C to +85°C
Extended (S Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 1000 mW
Derates above +75°C by
•

#### NOTES

 $^{1}\mathrm{If}\ V_{SS}$  is open circuited with  $V_{\mathrm{DD}}$  and either AGND applied, the  $V_{SS}$  pin will float positive, exceeding the Absolute Maximum Ratings. If this possibility exists, a Schottky diode connected between  $V_{SS}$  and AGND (cathode to AGND) ensures the Maximum Ratings will be observed.

<sup>2</sup>The outputs may be shorted to voltages in this range provided the power dissipation of the package is not exceeded.

<sup>3</sup>AD7837 only.

maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute

CAUTION .

# ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

#### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Relative Accuracy	Package Option <sup>2</sup>
AD7837AN	-40°C to +85°C	±1 LSB	N-24
AD7837BN	-40°C to +85°C	±1/2 LSB	N-24
AD7837AR	-40°C to +85°C	±1 LSB	R-24
AD7837BR	-40°C to +85°C	±1/2 LSB	R-24
AD7837AQ	-40°C to +85°C	±1 LSB	Q-24
AD7837BQ	-40°C to +85°C	±1/2 LSB	Q-24
AD7837SQ	−55°C to +125°C	±1 LSB	Q-24
AD7847AN	-40°C to +85°C	±1 LSB	N-24
AD7847BN	-40°C to +85°C	±1/2 LSB	N-24
AD7847AR	-40°C to +85°C	±1 LSB	R-24
AD7847BR	-40°C to +85°C	±1/2 LSB	R-24
AD7847AQ	-40°C to +85°C	±1 LSB	Q-24
AD7847BQ	-40°C to +85°C	±1/2 LSB	Q-24
AD7847SQ	−55°C to +125°C	±1 LSB	Q-24

#### NOTES



<sup>&</sup>lt;sup>1</sup>Sample tested @ +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>2</sup>See Figures 3 and 5.

<sup>3</sup>AD7837 only.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part

 $<sup>^{2}</sup>N$  = Plastic DIP; Q = Cerdip; R = SOIC. For outline information see Package Information section.

## AD7837/AD7847

#### TERMINOLOGY

#### Relative Accuray (Linearity)

Relative accuracy, or endpoint linearity, is a measure of the maximum deviation of the DAC transfer function from a straight line passing through the endpoints. It is measured after allowing for zero and full-scale errors and is expressed in LSBs or as a percentage of full-scale reading.

#### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB or less over the operating temperature range ensures monotonicity.

#### Zero Code Offset Error

Zero code offset error is the error in output voltage from  $V_{\rm OUTA}$  or  $V_{\rm OUTB}$  with all 0s loaded into the DAC latches. It is due to a combination of the DAC leakage current and offset errors in the output amplifier.

#### Gain Error

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded. It does not include offset error.

#### **Total Harmonic Distortion**

This is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental, expressed in dBs.

#### Multiplying Feedthrough Error

This is an ac error due to capacitive feedthrough from the  $V_{\rm REF}$  input to  $V_{\rm OUT}$  of the same DAC when the DAC latch is loaded with all 0s.

#### Channel-to-Channel Isolation

This is an ac error due to capacitive feedthrough from the  $V_{\rm REF}$  input on one DAC to  $V_{\rm OUT}$  on the other DAC. It is measured with the DAC latches loaded with all 0s.

#### Digital Feedthrough

Digital feedthrough is the glitch impulse injected from the digital inputs to the analog output when the data inputs change state, but the data in the DAC latches is not changed.

For the AD7837, it is measured with  $\overline{\text{LDAC}}$  held high. For the AD7847, it is measured with  $\overline{\text{CSA}}$  and  $\overline{\text{CSB}}$  held high.

#### Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one converter due to a change in digital code on the DAC latch of the other converter. It is specified in nV secs.

#### Digital-to-Analog Glitch Impulse

This is the voltage spike that appears at the output of the DAC when the digital code changes, before the output settles to its final value. The energy in the glitch is specified in nV secs and is measured for a 1 LSB change around the major carry transition (0111 1111 1111 to 1000 0000 0000).

#### Unity Gain Small Signal Bandwidth

This is the frequency at which the small signal voltage output from the output amplifier is 3 dB below its dc level. It is measured with the DAC latch loaded with all 1s.

#### Full Power Bandwidth

This is the maximum frequency for which a sinusoidal input signal will produce full output at rated load with a distortion less than 3%. It is measured with the DAC latch loaded with all 1s.

#### AD7837 PIN FUNCTION DESCRIPTION (DIP & SOIC PIN NUMBERS)


Pin	Mnemonic	Description
1	CS	Chip Select. Active low logic input. The device is selected when this input is active.
2	$R_{FBA}$	Amplifier Feedback Resistor for DAC A.
3	$V_{REFA}$	Reference Input Voltage for DAC A. This may be an ac or dc signal.
4	$V_{OUTA}$	Analog Output Voltage from DAC A.
5	AGNDA	Analog Ground for DAC A.
6	$V_{DD}$	Positive Power Supply.
7	$V_{ss}$	Negative Power Supply.
8	AGNDB	Analog Ground for DAC B.
9	$V_{OUTB}$	Analog Output Voltage from DAC B.
10	$V_{REFB}$	Reference Input Voltage for DAC B. This may be an ac or dc signal.
11	DGND	Digital Ground. Ground reference for digital circuitry.
12	$R_{FBB}$	Amplifier Feedback Resistor for DAC B.
13	WR	Write Input. $\overline{WR}$ is an active low logic input which is used in conjunction with $\overline{CS}$ , A0 and A1 to write data to the input latches.
14	LDAC	DAC Update Logic Input. Data is transferred from the input latches to the DAC latches when $\overline{\text{LDAC}}$ is taken low.
15	: A1	Address Input. Most significant address input for input latches (see Table II).
16	A0	Address Input. Least significant address input for input latches (see Table II).
17-20	DB7-DB4	Data Bit 7 to Data Bit 4.
21-24	DB3-DB0	Data Bit 3 to Data Bit 0 (LSB) or Data Bit 11 (MSB) to Data Bit 8.

#### AD7847 PIN FUNCTION DESCRIPTION (DIP & SOIC PIN NUMBERS)

Pin	Mnemonic	Description
1	CSA	Chip Select Input for DAC A. Active low logic input. DAC A is selected when this input is low.
2	CSB	Chip Select Input for DAC B. Active low logic input. DAC B is selected when this input is low.
3	$V_{REFA}$	Reference Input Voltage for DAC A. This may be an ac or dc signal.
4	$V_{OUTA}$	Analog Output Voltage from DAC A.
5	AGNDA	Analog Ground for DAC A.
6	$V_{DD}$	Positive Power Supply.
7	$V_{ss}$	Negative Power Supply.
8	AGNDB	Analog Ground for DAC B.
9	$V_{OUTB}$	Analog Output Voltage from DAC B.
10	$V_{REFB}$	Reference Input Voltage for DAC B. This may be an ac or dc signal.
11	DGND	Digital Ground.
12	DB11	Data Bit 11 (MSB).
13	WR	Write Input. $\overline{WR}$ is a positive edge triggered input which is used in conjunction with $\overline{CSA}$ and $\overline{CSB}$ to write data to the DAC latches.
14-24	DB10-DB0	Data Bit 10 to Data Bit 0 (LSB).

#### **AD7837 PIN CONFIGURATION**


#### **DIP & SOIC**



#### **AD7847 PIN CONFIGURATION**

#### **DIP & SOIC**

# **AD7837/AD7847**—Typical Performance Graphs



Multipling Feedthrough Error vs. Frequency

Large Signal Pulse Response

Small Signal Pulse Response

FREQUENCY - kHz

100

## CIRCUIT INFORMATION

#### D/A Section

A simplified circuit diagram for one of the D/A converters and output amplifier is shown in Figure 1.

A segmented scheme is used whereby the 2 MSBs of the 12-bit data word are decoded to drive the three switches A-C. The remaining 10 bits drive the switches (S0-S9) in a standard R-2R ladder configuration.

Each of the switches A-C steers 1/4 of the total reference current with the remaining 1/4 passing through the R-2R section.

The output amplifier and feedback resistor perform the current to voltage conversion giving

$$V_{OUT} = -D \cdot V_{REF}$$

where D is the fractional representation of the digital word. (D can be set from 0 to 4095/4096.)

The output amplifier can maintain  $\pm 10~V$  across a 2  $k\Omega$  load. It is internally compensated and settles to 0.01% FSR (1/2 LSB) in less than 5  $\mu s.$  Note that on the AD7837,  $V_{OUT}$  must be connected externally to  $R_{\rm FB}.$ 




Figure 1. D/A Simplified Circuit Diagram

#### INTERFACE LOGIC INFORMATION - AD7847

The input control logic for the AD7847 is shown in Figure 2. The part contains a 12-bit latch for each DAC. It can be treated as two independent DACs, each with its own  $\overline{CS}$  input and a common  $\overline{WR}$  input.  $\overline{CSA}$  and  $\overline{WR}$  control the loading of data to the DAC A latch, while  $\overline{CSB}$  and  $\overline{WR}$  control the loading of the DAC B latch. The latches are edge triggered so that input data is latched to the respective latch on the rising edge of  $\overline{WR}$ . If  $\overline{CSA}$  and  $\overline{CSB}$  are both low and  $\overline{WR}$  is taken high, the same data will be latched to both DAC latches. The control logic truth table is shown in Table I, while the write cycle timing diagram for the part is shown in Figure 3.




Figure 2. AD7847 Input Control Logic

Table I. AD7847 Truth Table

CSA	<b>CSB</b>	$\overline{\mathbf{W}}\overline{\mathbf{R}}$	Function
X	X	1	No Data Transfer
1	1	X	No Data Transfer
0	1	₹	Data Latched to DAC A
1	0	<b>.</b>	Data Latched to DAC B
0	0	<b>-</b>	Data Latched to Both DACs
<b>-</b>	1	0	Data Latched to DAC A
1	<b>.</b>	0	Data Latched to DAC B
<u> </u>	<u> </u>	0	Data Latched to Both DACs

X = Don't Care.  $\[ \mathbf{A} = \mathbf{R} \text{ ising Edge Triggered.} \]$ 




Figure 3. AD7847 Write Cycle Timing Diagram

#### **INTERFACE LOGIC INFORMATION - AD7837**

The input loading structure on the AD7837 is configured for interfacing to microprocessors with an 8-bit-wide data bus. The part contains two 12-bit latches per DAC — an input latch and a DAC latch. Each input latch is further subdivided into a least-significant 8-bit latch and a most-significant 4-bit latch. Only the data held in the DAC latches determines the outputs from the part. The input control logic for the AD7837 is shown in Figure 4, while the write cycle timing diagram is shown in Figure 5.




Figure 4. AD7837 Input Control Logic

## AD7837/AD7847




Figure 5. AD7837 Write Cycle Timing Diagram

 $\overline{\text{CS}}$ ,  $\overline{\text{WR}}$ , A0 and A1 control the loading of data to the input latches. The eight data inputs accept right-justified data. Data can be loaded to the input latches in any sequence. Provided that  $\overline{\text{LDAC}}$  is held high, there is no analog output change as a result of loading data to the input latches. Address lines A0 and A1 determine which latch data is loaded to when  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are low. The control logic truth table for the part is shown in Table II.

Table II. AD7837 Truth Table

$\overline{\text{CS}}$	$\overline{\boldsymbol{W}\boldsymbol{R}}$	A1	A0	<b>LDAC</b>	Function
1	X	X	X	1	No Data Transfer
X	1	X	$\mathbf{X}$	1	No Data Transfer
0	0.	0	0	1 ,	DAC A LS Input Latch Transparent
0	0	0	1	1	DAC A MS Input Latch Transparent
0	0	1	0	1	DAC B LS Input Latch Transparent
0	0	1	1	1	DAC B MS Input Latch Transparent
1	1	X	X	0	DAC A and DAC B DAC Latches
					Updated Simultaneously from the
					Respective Input Latches

X = Don't Care.

The  $\overline{LDAC}$  input controls the transfer of 12-bit data from the input latches to the DAC latches. When  $\overline{LDAC}$  is taken low, both DAC latches, and hence both analog outputs, are updated at the same time. The data in the DAC latches is held on the rising edge of  $\overline{LDAC}$ . The  $\overline{LDAC}$  input is asynchronous and independent of  $\overline{WR}$ . This is useful in many applications especially in the simultaneous updating of multiple AD7837s. However, care must be taken while exercising  $\overline{LDAC}$  during a write cycle. If an  $\overline{LDAC}$  operation overlaps a  $\overline{CS}$  and  $\overline{WR}$  operation, there is a possibility of invalid data being latched to the output. To avoid this,  $\overline{LDAC}$  must remain low after  $\overline{CS}$  or  $\overline{WR}$  return high for a period equal to or greater than  $t_8$ , the minimum  $\overline{LDAC}$  pulse width.

#### UNIPOLAR BINARY OPERATION

Figure 6 shows DAC A on the AD7837/AD7847 connected for unipolar binary operation. Similar connections apply for DAC B. When  $V_{\rm IN}$  is an ac signal, the circuit performs 2-quadrant multiplication. The code table for this circuit is shown in Table III. Note that on the AD7847 the feedback resistor  $R_{\rm FB}$  is internally connected to  $V_{\rm OUT}$ .




Figure 6. Unipolar Binary Operation

Table III. Unipolar Code Table

DAC Latch Contents MSB LSB	Analog Output, V <sub>OUT</sub>
1111 1111 1111	$-V_{IN} \cdot \left(\frac{4095}{4096}\right)$
1000 0000 0000	$-V_{IN} \cdot \left(\frac{2048}{4096}\right) = -1/2 \ V_{IN}$
0000 0000 0001	$ \begin{vmatrix} -V_{IN} \cdot \left(\frac{1}{4096}\right) \\ 0 \ V \end{vmatrix} $
0000 0000 0000	0 V (40,0)

Note 1 LSB = 
$$\frac{V_{IN}}{4096}$$

#### **BIPOLAR OPERATION** (4-QUADRANT MULTIPLICATION)

Figure 7 shows the AD7837/AD7847 connected for bipolar operation. The coding is offset binary as shown in Table IV. When V<sub>IN</sub> is an ac signal, the circuit performs 4-quadrant multiplication. To maintain the gain error specifications, resistors R1, R2 and R3 should be ratio matched to 0.01%. Note that on the AD7847 the feedback resistor R<sub>FB</sub> is internally connected to V<sub>OUT</sub>.




Figure 7. Bipolar Offset Binary Operation

Table IV. Bipolar Code Table

DAC La MSB	tch Contents LSB	Analog Output, V <sub>OUT</sub>
1111 111	1 1111	$+V_{IN} \cdot \left(\frac{2047}{2048}\right)$
1000 000	0 0001	$+V_{IN} \cdot \left(\frac{1}{2048}\right)$
1000 000	0 0000	0 V
0111 111	1 1111	$-V_{IN} \cdot \left(\frac{1}{2048}\right)$
0000 0000	0 0000	$-V_{IN} \cdot \left(\frac{2048}{2048}\right) = -V_{IN}$

Note 1 LSB =  $\frac{V_{IN}}{2048}$ 

#### **APPLICATIONS**

#### PROGRAMMABLE GAIN AMPLIFIER (PGA)

The dual DAC/amplifier combination along with access to RFB make the AD7837 ideal as a programmable gain amplifier. In this application, the DAC functions as a programmable resistor in the amplifier feedback loop. This type of configuration is shown in Figure 8 and is suitable for ac gain control. The circuit consists of two PGAs in series. Use of a dual configuration provides greater accuracy over a wider dynamic range than a single PGA solution. The overall system gain is the product of the individual gain stages. The effective gains for each stage are controlled by the DAC codes. As the code decreases, the effective DAC resistance increases, and so the gain also increases.




Figure 8. Dual PGA Circuit

The transfer function is given by

$$\frac{V_{OUT}}{V_{IN}} = \frac{R_{EQA}}{R_{FBA}} \cdot \frac{R_{EQB}}{R_{FBB}} \quad . \tag{1}$$

where  $R_{EQA}$ ,  $R_{EQB}$  are the effective DAC resistances controlled by the digital input code:  $R_{EQ} = \frac{2^{12} R_{IN}}{N} \dots (2$ 

where  $R_{\rm IN}$  is the DAC input resistance and is equal to  $R_{\rm FB}$ and N= DAC input code in decimal.

The transfer function in (1) thus simplifies to

$$\frac{V_{OUT}}{V_{IN}} = \frac{2^{12}}{N_A} \cdot \frac{2^{12}}{N_B} \dots (3)$$

where  $N_A = DAC A$  input code in decimal

and  $N_B = DAC B$  input code in decimal.

N<sub>A</sub>, N<sub>B</sub> may be programmed between 1 and (2<sup>12</sup>-1). The zero code is not allowed as it results in an open loop amplifier response. To minimize errors, the digital codes N<sub>A</sub> and N<sub>B</sub> should be chosen to be equal to or as close as possible to each other to achieve the required gain.

## AD7837/AD7847

#### ANALOG PANNING CIRCUIT

In audio applications it is often necessary to digitally "pan" or split a single signal source into a two-channel signal while maintaining the total power delivered to both channels constant. This may be done very simply by feeding the signal into the  $V_{\rm REF}$  input of both DACs . The digital codes are chosen such that the code applied to DAC B is the 2s complement of that applied to DAC A. In this way the signal may be panned between both channels as the digital code is changed. The total power variation with this arrangement is 3 dB.

For applications which require more precise power control the circuit shown in Figure 9 may be used. This circuit requires the AD7837/AD7847, an AD712 dual op amp and 8 equal value resistors.

Again both channels are driven with 2s complementary data. The maximum power variation using this circuit is only 0.5 dBs.




Figure 9. Analog Panning Circuit

The voltage output expressions for the two channels are as follows:

$$V_{OUTA} = -V_{IN} \left( \frac{N_A}{2^{12} + N_A} \right)$$

$$V_{OUTB} = -V_{IN} \left( \frac{N_B}{2^{12} + N_B} \right)$$

where  $N_A$  = DAC A input code in decimal ( $1 \le N_A \le 4095$ ) and  $N_B$  = DAC B input code in decimal ( $1 \le N_B \le 4095$ ) with  $N_B$ = 2s complement of  $N_A$ .

The 2s complement relationship between  $N_A$  and  $N_B$  causes  $N_B$  to increase as  $N_A$  decreases and vice versa.

Hence 
$$N_A + N_B = 4096$$
.

With  $N_A = 2048$ , then  $N_B = 2048$  also; this gives the balanced condition where the power is split equally between both channels. The total power variation as the signal is fully panned from channel B to channel A is shown in Figure 10.




Figure 10. Power Variation for Circuit in Figure 9

#### APPLYING THE AD7837/AD7847

#### General Ground Management

AC or transient voltages between the analog and digital grounds i.e., between AGNDA/AGNDB and DGND can cause noise injection into the analog output. The best method of ensuring that both AGNDs and DGND are equal is to connect them together at the AD7837/AD7847 on the circuit board. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AGND and DGND pins (1N914 or equivalent).

#### **Power Supply Decoupling**

In order to minimize noise it is recommended that the  $V_{DD}$  and the  $V_{SS}$  lines on the AD7837/AD7847 be decoupled to DGND using a 10  $\mu$ F in parallel with a 0.1  $\mu$ F ceramic capacitor.

#### Operation with Reduced Power Supply Voltages

The AD7837/AD7847 is specified for operation with  $V_{\rm DD}/V_{\rm SS}$  =  $\pm 15~\rm V~\pm 5\%$ . The part may be operated down to  $V_{\rm DD}/V_{\rm SS}$  =  $\pm 10~\rm V$  without significant linearity degradation. See typical performance graphs. The output amplifier however requires approximately 3 V of headroom so the  $V_{\rm REF}$  input should not approach within 3 V of either power supply voltages in order to maintain accuracy.

#### MICROPROCESSOR INTERFACING-AD7847

Figures 11 to 13 show interfaces between the AD7847 and three popular 16-bit microprocessor systems, the 8086, MC68000 and the TMS320C10. In all interfaces, the AD7847 is memorymapped with a separate memory address for each DAC latch.

#### AD7847-8086 Interface

Figure 11 shows an interface between the AD7847 and the 8086 microprocessor. A single MOV instruction loads the 12-bit word into the selected DAC latch and the output responds on the rising edge of  $\overline{WR}$ .




Figure 11. AD7847 to 8086 Interface

#### AD7847-MC68000 Interface

Figure 12 shows an interface between the AD7847 and the MC68000. Once again a single MOVE instruction loads the 12-bit word into the selected DAC latch. CSA and CSB are AND-gated to provide a DTACK signal when either DAC latch is selected.




Figure 12. AD7847 to MC68000 Interface

#### AD7847-TMS320C10 Interface

Figure 13 shows an interface between the AD7847 and the TMS320C10 DSP processor. A single OUT instruction loads the 12-bit word into the selected DAC latch.




Figure 13. AD7847 to TMS320C10 Interface

#### MICROPROCESSOR INTERFACING-AD7837

Figures 14 to 16 show the AD7837 configured for interfacing to microprocessors with 8-bit data bus systems. In all cases, data is right-justified and the AD7837 is memory-mapped with the two lowest address lines of the microprocessor address bus driving the A0 and A1 inputs of the AD7837. Five separate memory addresses are required, one for the each MS latch and one for each LS latch and one for the common  $\overline{\text{LDAC}}$  input. Data is written to the respective input latch in two write operations. Either high byte or low byte data can be be written first to the input latch. A write to the AD7837  $\overline{\text{LDAC}}$  address transfers the data from the input latches to the respective DAC latches and updates both analog outputs. Alternatively, the  $\overline{\text{LDAC}}$  input can be asynchronous and can be common to a several AD7837s for simultaneous updating of a number of voltage channels.

#### AD7837-8051/8088 Interface

Figure 14 shows the connection diagram for interfacing the AD7837 to both the 8051 and the 8088. On the 8051, the signal  $\overline{\text{PSEN}}$  is used to enable the address decoder while  $\overline{\text{DEN}}$  is used on the 8088.




Figure 14. AD7837 to 8051/8088 Interface

#### AD7837-68008 Interface

An interface between the AD7837 and the MC68008 is shown in Figure 15. In the diagram shown, the LDAC signal is derived from an asynchronous timer but this can be derived from the address decoder as in the previous interface diagram.




Figure 15. AD7837 to 68008 Interface

#### AD7837-6502/6809 Interface

Figure 16 shows an interface between the AD7837 and the 6502 or 6809 microprocessor. For the 6502 microprocessor, the  $\phi 2$  clock is used to generate the  $\overline{WR}$ , while for the 6809 the E signal is used.




Figure 16. AD7837 to 6502/6809 Interface



# LC<sup>2</sup>MOS Complete 14-Bit DAC

AD7840

#### **FEATURES**

Complete 14-Bit Voltage Output DAC Parallel and Serial Interface Capability 80dB Signal-to-Noise Ratio Interfaces to High Speed DSP Processors e.g., ADSP-2100, TMS32010, TMS32020 45ns min WR Pulse Width Low Power – 70mW typ.
Operates from ±5V Supplies

#### GENERAL DESCRIPTION


The AD7840 is a fast, complete 14-bit voltage output D/A converter. It consists of a 14-bit DAC, 3V buried Zener reference, DAC output amplifier and high speed control logic.

The part features double-buffered interface logic with a 14-bit input latch and 14-bit DAC latch. Data is loaded to the input latch in either of two modes, parallel or serial. This data is then transferred to the DAC latch under control of an asynchronous  $\overline{LDAC}$  signal. A fast data setup time of 21ns allows direct parallel interfacing to digital signal processors and high speed 16-bit microprocessors. In the serial mode, the maximum serial data clock rate can be as high as 6MHz.

The analog output from the AD7840 provides a bipolar output range of  $\pm 3V$ . The AD7840 is fully specified for dynamic performance parameters such as signal-to-noise ratio and harmonic distortion as well as for traditional dc specifications. Full power output signals up to 20kHz can be created.

The AD7840 is fabricated in linear compatible CMOS (LC2MOS), an advanced, mixed technology process that combines precision bipolar circuits with low power CMOS logic. The part is available in a 24-pin plastic and hermetic dual-in-line package (DIP) and is also packaged in a 28-terminal plastic leaded chip carrier (PLCC).

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- Complete 14-Bit D/A Function
   The AD7840 provides the complete function for creating ac signals and dc voltages to 14-bit accuracy. The part features an on-chip reference, an output buffer amplifier and 14-bit D/A converter.
- Dynamic Specifications for DSP Users
   In addition to traditional dc specifications, the AD7840 is specified for ac parameters including signal-to-noise ratio and harmonic distortion. These parameters along with important timing parameters are tested on every device.
- 3. Fast, Versatile Microprocessor Interface The AD7840 is capable of 14-bit parallel and serial interfacing. In the parallel mode, data setup times of 21ns and write pulse widths of 45ns make the AD7840 compatible with modern 16-bit microprocessors and digital signal processors. In the serial mode, the part features a high data transfer rate of 6MHz.

# $\begin{array}{l} \textbf{AD7840} - \textbf{SPECIFICATIONS} \stackrel{(V_{DD}\ =\ +5V\ \pm5\%,\ V_{SS}\ =\ -5V\ \pm5\%,\ AGND\ =\ DGND\ =\ 0V,\ REF\ IN\ =\ +3V,\ R_L \\ =\ 2k\Omega,\ C_L\ =\ 100pF.\ All\ specifications\ T_{min}\ to\ T_{max}\ unless\ otherwise\ noted.) \end{array}$

Parameter	J, A <sup>1</sup>	K, B <sup>1</sup>	S <sup>1</sup>	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE <sup>2</sup>	· ·				Maria Cara Cara Cara Cara Cara Cara Cara
Signal to Noise Ratio <sup>3</sup> (SNR)	76	78	76	dB min	V <sub>OUT</sub> =1kHz Sine Wave, f <sub>SAMPLE</sub> =100kHz
					Typically 82dB at +25°C for 0 <v<sub>OUT&lt;20kHz<sup>4</sup></v<sub>
Total Harmonic Distortion (THD)	-78	-80	-78	dB max	V <sub>OUT</sub> =1kHz Sine Wave, f <sub>SAMPLE</sub> = 100kHz
Peak Harmonic or Spurious Noise	-78	-80	-78	dB max	Typically $-84dB$ at $+25^{\circ}C$ for $0 < V_{OUT} < 20kHz^4$ $V_{OUT} = 1kHz$ Sine Wave, $f_{SAMPLE} = 100kHz$
Team Tailmoine of Sparious Troise	, ,		/ /	uz man	Typically -84dB at +25°C for 0 <v<sub>OUT&lt;20kHz<sup>4</sup></v<sub>
DC ACCURACY					
Resolution	14	14	14	Bits	,
Integral Nonlinearity	±2	±1	±2	LSB max	
Differential Nonlinearity	±0.9	±0.9	±0.9	LSB max	Guaranteed Monotonic
Bipolar Zero Error	±10	±10	±10	LSB max	
Positive Full Scale Error <sup>5</sup>	±10	±10	±10	LSB max	
Negative Full Scale Error <sup>5</sup>	±10	±10	. ±10	LSB max	·
REFERENCE OUTPUT <sup>6</sup>					
REF OUT @ +25℃	2.99	2.99	2.99	V min	
	3.01	3.01	3.01	V max	
REF OUT TC	±60	±60	±60	ppm/°C max	
Reference Load Change	١.	١.	١.		
(ΔREF OUT vs. ΔI)	-1	-1	-1	mV max	Reference Load Current Change (0-500μA)
REFERENCE INPUT	2.05	2.05	2.05		277 . 504
Reference Input Range	2.85	2.85	2.85	V min	3V ±5%
Input Current	3.15 50	3.15 50	3.15 50	V max μA max	
LOGIC INPUTS	30		30	pri max	
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	V min	$V_{DD}$ =5V ±5%
Input Low Voltage, V <sub>INI</sub>	0.8	0.8	0.8	V max	$V_{DD} = 5V \pm 5\%$
Input Current, I <sub>IN</sub>	±10	±10	±10	μA max	$V_{\text{IN}} = 0V \text{ to } V_{\text{DD}}$
Input Current (CS Input Only)	±10	±10	±10	μA max	$V_{IN} = V_{SS}$ to $V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>7</sup>	10	10	10	pF max	VIN VSS 10 VDD
ANALOG OUTPUT	-	-	-	-	
Output Voltage Range	±3	±3	±3	V Nom	
dc Output Impedance	0.1	0.1	0.1	Ω typ	,
Short-Circuit Current	20	20	20	mA typ	
AC CHARACTERISTICS <sup>7</sup>					
Voltage Output Settling Time		}	1		Settling Time to within $\pm 1/2$ LSB of Final Value
Positive Full-Scale Change	4	4	4	μs max	Typically 2µs
Negative Full-Scale Change	4	4	4	μs max	Typically 2.5µs
Digital-to-Analog Glitch Impulse	10	10	10	nV secs typ	
Digital Feedthrough	2	2	2	nV secs typ	
POWER REQUIREMENTS					
$V_{DD}$	+5	+5	+5	V nom	±5% for Specified Performance
$V_{ss}$	-5	-5	-5	V nom	±5% for Specified Performance
$I_{DD}$	14	14	15	mA max	Output Unloaded, SCLK=+5V. Typically 10mA
I <sub>ss</sub>	6	6	7	mA max	Output Unloaded, SCLK=+5V. Typically 4mA
Power Dissipation	100	100	110	mW max	Typically 70mW

#### NOTES

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: J, K Versions, 0 to +70°C; A, B Versions, -25°C to +85°C; S Version, -55°C to +125°C.

 $<sup>^{2}</sup>V_{OUT}$  (pk-pk)= $\pm 3V$ .  $^{3}SNR$  calculation includes distortion and noise components. <sup>4</sup>Using external sample-and-hold (see Testing the AD7840).

<sup>&</sup>lt;sup>5</sup>Measured with respect to REF IN and includes bipolar offset error.

<sup>&</sup>lt;sup>6</sup>For capacitive loads greater than 50pF, a series resistor is required (see Internal Reference section).

<sup>&</sup>lt;sup>7</sup>Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS<sup>1, 2</sup>( $v_{DD} = +5V \pm 5\%$ , $v_{SS} = -5V \pm 5\%$ , agnd = dgnd = ov.)

Parameter	Limit at T <sub>min</sub> , T <sub>max</sub> (J, K, A, B Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (S Version)	Units	Conditions/Comments
t <sub>1</sub>	0	0	ns min	CS to WR Setup Time
t <sub>2</sub>	0	0	ns min	CS to WR Hold Time
t <sub>3</sub>	45	50	ns min	WR Pulse Width
t <sub>4</sub>	21	28	ns min	Data Valid to WR Setup Time
t <sub>5</sub>	10	15	ns min	Data Valid to WR Hold Time
t <sub>6</sub>	40	40	ns min	LDAC Pulse Width
t <sub>7</sub>	50	50	ns min	SYNC to SCLK Falling Edge
t <sub>8</sub> <sup>3</sup>	150	200	ns min	SCLK Cycle Time
t <sub>9</sub>	30	40	ns min	Data Valid to SCLK Setup Time
t <sub>10</sub>	75	100	ns min	Data Valid to SCLK Hold Time
t <sub>11</sub>	75	100	ns min	SYNC to SCLK Hold Time

#### NOTE

#### ABSOLUTE MAXIMUM RATINGS\*

$V_{DD}$ to AGND0.3V to +7V
V <sub>SS</sub> to AGND
AGND to DGND $-0.3V$ to $V_{\rm DD}$ +0.3V
$V_{OUT}$ to AGND $V_{SS}$ to $V_{DD}$
REF OUT to AGND
REF IN to AGND $-0.3V$ to $V_{\rm DD}$ $+0.3V$
Digital Inputs to DGND $-0.3V$ to $V_{\rm DD}$ $+0.3V$
Operating Temperature Range
Commercial (J, K Versions) 0 to +70°C
Industrial (A, B Versions)25°C to +85°C
Extended (S Version)

Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10sec)	+300°C
Power Dissipation (Any Package) to +75°C.	450mW
Derates above +75°C by	10mW/°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	SNR (dB)	Integral Nonlinearity (LSB)	Package Option <sup>2</sup>
AD7840JN	0 to +70°C	78 min	±2 max	N-24
AD7840KN	0 to +70°C	80 min	±1 max	N-24
AD7840JP	0 to +70°C	78 min	±2 max	P-28A
AD7840KP	0 to +70°C	80 min	±1 max	P-28A
AD7840AQ	−25°C to +85°C	78 min	±2 max	Q-24
AD7840BQ	-25°C to +85°C	80 min	±1 max	Q-24
AD7840SQ <sup>3</sup>	−55°C to +125°C	78 min	±2 max	Q-24

#### NOTES

Contact your local sales office for military data sheet and availability.

<sup>&</sup>lt;sup>1</sup>Timing specifications in **bold print** are 100% production tested. All other times are sample tested at +25°C to ensure compliance. All input signals are specified with tr= tf= 5ns (10% to 90% of 5V) and timed from a voltage level of 1.6V.

<sup>&</sup>lt;sup>2</sup>See Figures 6 and 8.

<sup>&</sup>lt;sup>3</sup>SCLK mark/space ratio is 40/60 to 60/40. Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number.


<sup>&</sup>lt;sup>2</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

<sup>&</sup>lt;sup>3</sup>This grade will be available to /883B processing only.

# AD7840

### PIN FUNCTION DESCRIPTION

DIP		
Pin No.	Pin Mnemonic	Function
1	CS/SERIAL	Chip Select/Serial Input. When driven with normal logic levels, it is an active low logic input which is used in conjunction with $\overline{WR}$ to load parallel data to the input latch. For applications where $\overline{CS}$ is permanently low, an R, C is required for correct power-up (see $\overline{LDAC}$ input). If this input is tied to $V_{SS}$ , it defines the AD7840 for serial mode operation.
2	WR/SYNC	Write/Frame Synchronization Input. In the parallel data mode, it is used in conjunction with $\overline{CS}$ to load parallel data. In the serial mode of operation, this pin functions as a Frame Synchronization pulse with serial data expected after the falling edge of this signal.
3	D13/SDATA	Data Bit 13(MSB)/Serial Data. When parallel data is selected, this pin is the D13 input. In serial mode, SDATA is the serial data input which is used in conjunction with SYNC and SCLK to transfer serial data to the AD7840 input latch.
4	D12/SCLK	Data Bit 12/Serial Clock. When parallel data is selected, this pin is the D12 input. In the serial mode, it is the serial clock input. Serial data bits are latched on the falling edge of SCLK when SYNC is low.
5	D11/FORMAT	Data Bit 11/Data Format. When parallel data is selected, this pin is the D11 input. In serial mode, a logic 1 on this input indicates that the MSB is the first valid bit in the serial data stream. A logic 0 indicates that the LSB is the first valid bit (see Table I).
6	D10/JUSTIFY	Data Bit 10/Data Justification. When parallel data is selected, this pin is the D10 input. In serial mode, this input controls the serial data justification (see Table I).
7–11	D9-D5	Data Bit. 9 to Data Bit 5. Parallel data inputs.
12	DGND	Digital Ground. Ground reference for digital circuitry.
13-16	D4-D1	Data Bit 4 to Data Bit 1. Parallel data inputs.
17	D0	Data Bit 0 (LSB). Parallel data input.
18	$V_{DD}$	Positive Supply, +5V± 5%.
19	AGND	Analog Ground. Ground reference for DAC, reference and output buffer amplifier.
20	$V_{OUT}$	Analog Output Voltage. This is the buffer amplifier output voltage. Bipolar output range ( $\pm 3V$ with REF IN = $+3V$ ).
21	$V_{ss}$	Negative Supply Voltage, -5V ±5%.
22	REF OUT	Voltage Reference Output. The internal 3V analog reference is provided at this pin. To operate the AD7840 with internal reference, REF OUT should be connected to REF IN. The external load capability of the reference is $500\mu A$ .
23	REF IN	Voltage Reference Input. The reference voltage for the DAC is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7840 is 3V.
24	LDAC	Load DAC. Logic input. A new word is loaded into the DAC latch from the input latch on the falling edge of this signal (see Interface Logic Information section). The AD7840 should be powered-up with $\overline{LDAC}$ high. For applications where $\overline{LDAC}$ is permanently low, an R, C is required for correct power-up (see Figure 19).



20111

Table I. Serial Data Modes

#### DIP 24 LDAC WR/SYNC 23 REF IN REF. OUT D13/SDATA 21 D12/SCLK D11/FORMAT 20 D10/JUSTIFY AD7840 19 18 D9 7 17 16 15 14 D3

#### PIN CONFIGURATIONS PLCC CS/SERIA EF IN 4 3 2 1 28 27 26 D12/SCLK 5 25 Vss D11/FORMAT 24 Vout D10/JUSTIES 23 AGND AD7840 22 NC 21 20 DO 19 DI 12 13 14 15 16 17 18 = NO CONNECT

#### D/A SECTION

The AD7840 contains a 14-bit voltage mode D/A converter consisting of highly stable thin film resistors and high speed NMOS single-pole, double-throw switches. The simplified circuit diagram for the DAC section is shown in Figure 1. The three MSBs of the data word are decoded to drive the seven switches A—G. The 11LSBs switch an 11-bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converter and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3V reference and the device is tested with 3V applied to REF IN. Operating the AD7840 at reference voltages outside the ± 5% tolerance range may result in degraded performance from the part.




Figure 1. DAC Ladder Structure

#### INTERNAL REFERENCE

The AD7840 has an on-chip temperature compensated buried Zener reference (see Figure 2) which is factory trimmed to 3V  $\pm$  10mV. The reference voltage is provided at the REF OUT pin. This reference can be used to provide both the reference voltage for the D/A converter and the bipolar bias circuitry. This is achieved by connecting the REF OUT pin to the REF IN pin of the device.

The reference voltage can also be used as a reference for other components and is capable of providing up to 500  $\mu$ A to an external load. The maximum recommended capacitance on REF OUT for normal operation is 50 pF. If the reference is required

for external use, it should be decoupled to AGND with a  $200\Omega$  resistor in series with a parallel combination of a  $10\mu F$  tantalum capacitor and a  $0.1\mu F$  ceramic capacitor.




Figure 2. Internal Reference

#### **EXTERNAL REFERENCE**

In some applications, the user may require a system reference or some other external reference to drive the AD7840 reference input. Figure 3 shows how the AD586 5V reference can be conditioned to provide the 3V reference required by the AD7840 REF IN. An alternate source of reference voltage for the AD7840 in systems which use both a DAC and an ADC is to use the REF OUT voltage of ADCs such as the AD7870 and AD7871. A circuit showing this arrangement is shown in Figure 20.




Figure 3. AD586 Driving AD7840 REF IN

## AD7840

#### OP AMP SECTION

The output from the voltage mode DAC is buffered by a non-inverting amplifier. Internal scaling resistors on the AD7840 configure an output voltage range of  $\pm 3V$  for an input reference voltage of  $\pm 3V$ . The arrangement of these resistors around the output op amp is as shown in Figure 1. The buffer amplifier is capable of developing  $\pm 3V$  across a  $2k\Omega$  and 100pF load to ground and can produce 6V peak-to-peak sine wave signals to a frequency of 20kHz. The output is updated on the falling edge of the  $\overline{LDAC}$  input. The amplifier settles to within 1/2LSB of its final value in typically less than  $2.5\mu s$ .

The small signal (200mV p-p) bandwidth of the output buffer amplifier is typically 1MHz. The output noise from the amplifier is low with a figure of  $30\text{nV}/\sqrt{\text{Hz}}$  at a frequency of 1kHz. The broadband noise from the amplifier exhibits a typical peak-to-peak figure of  $150\mu\text{V}$  for a 1MHz output bandwidth. Figure 4 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for the on-chip reference.




Figure 4. Noise Spectral Density vs. Frequency

#### TRANSFER FUNCTION

The basic circuit configuration for the AD7840 is shown in Figure 5. Table II shows the ideal input code to output voltage relationship for this configuration. Input coding to the DAC is 2s complement with  $1LSB = FS/16.384 = 6V/16.384 = 366\mu V$ .




Figure 5. AD7840 Basic Connection Diagram

DAC Latch Contents MSB LSB	Analog Output, V <sub>OUT</sub> *
011111111111111	+2.999634V
01111111111110	+2.999268V
000000000000001	+0.000366V
000000000000000	0V
111111111111111	-0.000366V
100000000000001	-2.999634V
100000000000000	-3V

<sup>\*</sup>Assuming REF IN = +3V.

Table II. Ideal Input/Output Code Table

The output voltage can be expressed in terms of the input code, N, using the following expression:

$$V_{OUT} - \frac{2 \times N \times REFIN}{16384} - 8192 \le N \le +8191$$

#### INTERFACE LOGIC INFORMATION

The AD7840 contains two 14-bit latches, an input latch and a DAC latch. Data can be loaded to the input latch in one of two basic interface formats. The first is a parallel 14-bit wide data word; the second is a serial interface where 16 bits of data are serially clocked into the input latch. In the parallel mode,  $\overline{CS}$  and  $\overline{WR}$  control the loading of data. When the serial data format is selected, data is loaded using the SCLK,  $\overline{SYNC}$  and SDATA serial inputs. Data is transferred from the input latch to the DAC latch under control of the  $\overline{LDAC}$  signal. Only the data in the DAC latch determines the analog output of the AD7840.

#### Parallel Data Format

Table III shows the truth table for AD7840 parallel mode operation. The AD7840 normally operates with a parallel input data format. In this case, all 14 bits of data (appearing on data inputs D13 (MSB) through D0 (LSB)) are loaded to the AD7840 input latch at the same time.  $\overline{CS}$  and  $\overline{WR}$  control the loading of this data. These control signals are level-triggered; therefore, the input latch can be made transparent by holding both signals at a logic low level. Input data is latched into the input latch on the rising edge of  $\overline{CS}$  or  $\overline{WR}$ .

The DAC latch is also level triggered. The DAC output is normally updated on the falling edge of the  $\overline{LDAC}$  signal. However, both latches cannot become transparent at the same time. Therefore, if  $\overline{LDAC}$  is hardwired low, the part operates as follows; with  $\overline{LDAC}$  low and  $\overline{CS}$  and  $\overline{WR}$  high, the DAC latch is transparent. When  $\overline{CS}$  and  $\overline{WR}$  go low (with  $\overline{LDAC}$  still low), the input latch becomes transparent but the DAC latch is disabled. When  $\overline{CS}$  or  $\overline{WR}$  return high, the input latch is locked out and the DAC latch becomes transparent again and the DAC output is updated. The write cycle timing diagram for parallel data is shown in Figure 6. Figure 7 shows the simplified parallel input control logic for the AD7840.

CS	WR	LDAC	Function
Н	X	Н	Both Latches Latched
X	H	H	]
L	L	Н	Input Latch Transparent
H	Н	L	Input Latch Latched
H	X	L	DAC Latch Transparent
X	H	L	Analog Output Updated
₹.	Ŧ	L	Input Latch Transparent DAC Latch Data Transfer Inhibited
L •	<u>.</u> L	L L	Input Latch Is Latched DAC Latch Data Transfer Occurs
	-	~	) Dire Euten Duta Transfer ettare

X = Don't Care

Table III. Parallel Mode Truth Table




Figure 6. Parallel Mode Timing Diagram




Figure 7. AD7840 Simplified Parallel Input Control Logic

#### Serial Data Format

The serial data format is selected for the AD7840 by connecting the  $\overline{\text{CS}}/\text{SERIAL}$  line to -5V. In this case, the  $\overline{\text{WR}/\text{SYNC}}$ , D13/SDATA, D12/SCLK, D11/FORMAT and D10/JUSTIFY pins all assume their serial functions. The unused parallel inputs should not be left unconnected to avoid noise pickup. Serial data is loaded to the input latch under control of SCLK,  $\overline{\text{SYNC}}$  and SDATA. The AD7840 expects a 16-bit stream of serial data on its SDATA input. Serial data must be valid on the falling edge of SCLK. The  $\overline{\text{SYNC}}$  input provides the frame synchronization signal which tells the AD7840 that valid serial data will be available for the next 16 falling edges of SCLK. Figure 8 shows the timing diagram for serial data format.

Although 16 bits of data are clocked into the AD7840, only 14 bits go into the input latch. Therefore, two bits in the stream are don't cares since their value does not affect the input latch data. The order and position in which the AD7840 accepts the 14 bits of input data depends upon the FORMAT and JUSTIFY inputs. There are four different input data modes which can be chosen (see Table I in the Pin Function Description section).

The first mode (M1) assumes that the first two bits of the input data stream are don't cares, the third bit is the LSB and the last (or 16th bit) is the MSB. This mode is chosen by tying both the FORMAT and JUSTIFY pins to a logic 0. The second mode (M2; FORMAT=0, JUSTIFY=1) assumes that the first bit in the data stream is the LSB, the fourteenth bit is the MSB and the last two bits are don't cares. The third mode (M3; FORMAT=1, JUSTIFY=0) assumes that the first two bits in the stream are again don't cares, the third bit is now the MSB and the sixteenth bit is the LSB. The final mode (M4; FORMAT=1, JUSTIFY=1) assumes that the first bit is the MSB, the fourteenth bit is the LSB and the last two bits of the stream are don't cares.

As in the parallel mode, the \overline{LDAC} signal controls the loading of data to the DAC latch. Normally, data is loaded to the DAC latch on the falling edge of \overline{LDAC}. However, if \overline{LDAC} is held low, then serial data is loaded to the DAC latch on the sixteenth falling edge of SCLK. If \overline{LDAC} goes low during the transfer of serial data to the input latch, no DAC latch update takes place on the falling edge of \overline{LDAC}. If \overline{LDAC} stays low until the serial transfer is completed, then the update takes place on the sixteenth falling edge of SCLK. If \overline{LDAC} returns high before the serial data transfer is completed, no DAC latch update takes place. Figure 9 shows the simplified serial input control logic for the AD7840.

# AD7840




Figure 8. Serial Mode Timing Diagram




Figure 9. AD7840 Simplified Serial Input Control Logic

#### AD7840 DYNAMIC SPECIFICATIONS

The AD7840 is specified and 100% tested for dynamic performance specifications as well as traditional dc specifications such as integral and differential nonlinearity. These ac specifications are required for the signal processing applications such as speech synthesis, servo control and high speed modems. These applications require information on the DAC's effect on the spectral content of the signal it is creating. Hence, the parameters for which the AD7840 is specified include signal-to-noise ratio, harmonic distortion and peak harmonics. These terms are discussed in more detail in the following sections.

#### Signal-to-Noise Ratio (SNR)

SNR is the measured signal-to-noise ratio at the output of the DAC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency (fs/2) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave output is given by

$$SNR = (6.02N + 1.76)dB (1)$$

where N is the number of bits. Thus for an ideal 14-bit converter, SNR = 86dB.

Figure 10 shows a typical 2048 point Fast Fourier Transform (FFT) plot of the AD7840KN with an output frequency of lkHz and an update rate of 100kHz. The SNR obtained from this graph is 81.8dB. It should be noted that the harmonics are taken into account when calculating the SNR.




Figure 10. AD7840 FFT Plot

#### Effective Number of Bits

The formula given in (1) relates the SNR to the number of bits. Rewriting the formula, as in (2), it is possible to get a measure of performance expressed in effective number of bits (N).

$$N = \frac{SNR - 1.76}{6.02} \tag{2}$$

The effective number of bits for a device can be calculated directly from its measured SNR.

#### Harmonic Distortion

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. For the AD7840, total harmonic distortion (THD) is defined as

$$THD = 20 log \frac{\sqrt{{V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2 + {V_6}^2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the 2048-point FFT plot.

#### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the DAC output spectrum (up to fs/2 and excluding dc) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor the peak will be a noise peak.

#### Testing the AD7840

A simplified diagram of the method used to test the dynamic performance specifications is outlined in Figure 11. Data is loaded to the AD7840 under control of the microcontroller and associated logic at a 100kHz update rate. The output of the AD7840 is applied to a ninth order, 50kHz, low-pass filter. The output of the filter is in turn applied to a 16-bit accurate digitizer. This digitizes the signal and the microcontroller generates an FFT plot from which the dynamic performance of the AD7840 can be evaluated.




Figure 11. AD7840 Dynamic Performance Test Circuit

The digitizer sampling is synchronized with the AD7840 update rate to ease FFT calculations. The digitizer samples the AD7840 after the output has settled to its new value. Therefore, if the digitizer was to sample the output directly it would effectively be sampling a dc value each time. As a result, the dynamic performance of the AD7840 would not be measured correctly. Using the digitizer directly on the AD7840 output would give better results than the actual performance of the AD7840. Using a filter between the DAC and the digitizer means that the digitizer samples a continuously moving signal and the true dynamic performance of the AD7840 is measured.

Some applications will require improved performance versus frequency from the AD7840. In these applications, a simple sample-and-hold circuit such as that outlined in Figure 12 will extend the very good performance of the AD7840 to 20kHz.




Figure 12. Sample-and-Hold Circuit

Other applications will already have an inherent sample-and-hold function following the AD7840. An example of this type of application is driving a switched-capacitor filter where the updating of the DAC is synchronized with the switched-capacitor filter. This inherent sample-and-hold function also extends the frequency range performance of the AD7840.

#### Performance versus Frequency

The typical performance plots of Figures 13 and 14 show the AD7840's performance over a wide range of input frequencies at an update rate of 100kHz. The plot of Figure 13 is without a sample-and-hold on the AD7840 output while the plot of Figure 14 is generated with the sample-and-hold circuit of Figure 12 on the output.




Figure 13. Performance vs. Frequency (No Sample-and-Hold)




Figure 14. Performance vs. Frequency (with Sample-and-Hold)

## AD7840

#### MICROPROCESSOR INTERFACING

The AD7840 logic architecture allows two interfacing options for interfacing the part to microprocessor systems. It offers a 14-bit wide parallel format and a serial format. Fast pulse widths and data setup times allow the AD7840 to interface directly to most microprocessors including the DSP processors. Suitable interfaces to various microprocessors are shown in Figures 15 to 23.

#### **Parallel Interfacing**

Figures 15 to 17 show interfaces to the DSP processors, the ADSP-2100, the TMS32010 and TMS32020. An external timer controls the updating of the AD7840. Data is loaded to the AD7840 input latch using the following instructions:

ADSP-2100: DM(DAC) = MR0 TMS32010: OUT DAC,D TMS32020: OUT DAC,D MR0 = ADSP-2100 MR0 Register D = Data Memory Address DAC = AD7840 Address




Figure 15 AD7840 - ADSP-2100 Parallel Interface




Figure 16. AD7840 - TM32010 Parallel Interface




Figure 17. AD7840 - TMS32020 Parallel Interface

Some applications may require that the updating of the AD7840 DAC latch be controlled by the microprocessor rather than the external timer. One option (for double-buffered interfacing) is to decode the AD7840  $\overline{\text{LDAC}}$  from the address bus so that a write operation to the DAC latch (at a separate address than the input latch) updates the output. An example of this is shown in the 8086 interface of Figure 18. Note that connecting the  $\overline{\text{LDAC}}$  input to the  $\overline{\text{CS}}$  input will not load the DAC latch correctly since both latches cannot be transparent at the same time.

#### AD7840 - 8086 Interface

Figure 18 shows an interface between the AD7840 and the 8086 microprocessor. For this interface, the  $\overline{\text{LDAC}}$  input is derived from a decoded address. If the least significant address line, A0, is decoded then the input latch and the DAC latch can reside at consecutive addresses. A move instruction loads the input latch while a second move instruction updates the DAC latch and the AD7840 output. The move instruction to load a data word WXYZ to the input latch is as follows:

MOV DAC,#YZWX DAC = AD7840 Address




Figure 18. AD7840 - 8086 Parallel Interface

#### AD7840 - 68000 Interface

An interface between the AD7840 and the 68000 microprocessor is shown in Figure 19. In this interface example, the  $\overline{LDAC}$  input is hardwired low. As a result the DAC latch and analog output are updated on the rising edge of  $\overline{WR}$ . A single move instruction, therefore, loads the input latch and updates the output.

MOVE.W D0,\$DAC D0 = 68000 D0 Register DAC = AD7840 Address




Figure 19. AD7840 - MC68000 Parallel Interface

#### Serial Interfacing

Figures 20 to 23 show the AD7840 configured for serial interfacing with the  $\overline{\text{CS}}$  input hardwired to -5V. The parallel bus is not activated during serial communication with the AD7840.

AD7840 – ADSP-2101/ADSP-2102 Serial Interface
Figure 20 shows a serial interface between the AD7840 and the
ADSP-2101/ADSP-2102 DSP processor. Also included in the
interface is the AD7870, a 12-bit A/D converter. An interface
such as this is suitable for modem and other applications which
have a DAC and an ADC in serial communication with a
microprocessor.

The interface uses just one of the two serial ports of the ADSP-2101/ADSP-2102. Conversion is initiated on the AD7870 at a fixed sample rate (e.g., 9.6kHz) which is provided by a timer or clock recovery circuitry. While communication takes place between the ADC and the ADSP-2101/ADSP-2102, the AD7870 STRB line is low. This STRB line is used to provide a frame synchronization pulse for the AD7840 SYNC and ADSP-2101/ADSP-2102 TFS lines. This means that communication between the processor and the AD7840 can only take place while the AD7870 is communicating with the processor. This arrangement is desirable in systems such as modems where the DAC and ADC communication should be synchronous.

The use of the AD7870 SCLK for the AD7840 SCLK and ADSP-2101/ADSP-2102 SCLK means that only one serial port of the processor is used. The serial clock for the AD7870 must be set for continuous clock for correct operation of this interface.

Data from the ADSP-2101/ADSP-2102 is valid on the falling edge of SCLK. The  $\overline{\text{LDAC}}$  input of the AD7840 is permanently low so the update of the DAC latch and analog output takes place on the sixteenth falling edge of SCLK (with  $\overline{\text{SYNC}}$  low). The FORMAT pin of the AD7840 must be tied to +5V and the JUSTIFY pin tied to DGND for this interface to operate correctly.




Figure 20. Complete DAC/ADC Serial Interface

#### AD7840 - DSP56000 Serial Interface

A serial interface between the AD7840 and the DSP56000 is shown in Figure 21. The DSP56000 is configured for normal mode synchronous operation with gated clock. It is also set up for a 16-bit word with SCK and SC2 as outputs and the FSL control bit set to a 0. SCK is internally generated on the DSP56000 and applied to the AD7840 SCLK input. Data from the DSP56000 is valid on the falling edge of SCK. The SC2 output provides the framing pulse for valid data. This line must be inverted before being applied to the \$\overline{\text{SYNC}}\$ input of the AD7840.

The LDAC input of the AD7840 is connected to DGND so the update of the DAC latch takes place on the sixteenth falling edge of SCLK. As with the previous interface, the FORMAT pin of the AD7840 must be tied to +5V and the JUSTIFY pin tied to DGND.




Figure 21. AD7840 - DSP56000 Serial Interface

## AD7840

AD7840 - TMS32020 Serial Interface

Figure 22 shows a serial interface between the AD7840 and the TMS32020 DSP processor. In this interface, the CLKX and FSX pin of the TMS32020 are generated from the clock/timer circuitry. The same clock/timer circuitry generates the  $\overline{\text{LDAC}}$  signal of the AD7840 to synchronize the update of the output with the serial transmission. The FSX pin of the TMS32020 must be configured as an input.

Data from the TMS32020 is valid on the falling edge of CLKX. Once again, the FORMAT pin of the AD7840 must be tied to +5V while the IUSTIFY pin must be tied to DGND.





Figure 22. AD7840 - TMS32020 Serial Interface

#### AD7840 - NEC7720 Serial Interface

A serial interface between the AD7840 and the NEC7720 is shown in Figure 23. The serial clock must be inverted before being applied to the AD7840 SCLK input because data from the processor is valid on the rising edge of SCK.

The NEC7720 is programmed for the LSB to be the first bit in the serial data stream. Therefore, the AD7840 is set up with the FORMAT pin tied to DGND and the JUSTIFY pin tied to +5V.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 23. AD7840 - NEC7720 Serial Interface

#### APPLYING THE AD7840

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7840 works on an LSB size of 366µV. Therefore, the designer must be conscious of minimizing noise in both the converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feed through to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any high performance converter, and a proper PCB layout which minimizes these effects is essential for best performance.

#### LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7840 as shown in Figure 24. Connect all analog grounds to this star ground and also connect the AD7840 DGND pin to this ground. Do not connect any other digital grounds to this analog ground point.

Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise. The circuit layouts of Figures 27 and 28 have both analog and digital ground planes which are kept separated and only joined at the star ground close to the AD7840.

#### NOISE

Keep the signal leads on the  $V_{\rm OUT}$  signal and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC output and its destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.




Figure 24. Power Supply Grounding Practice

#### DATA ACQUISITION BOARD

Figure 25 shows the AD7840 in a data acquisition circuit. The corresponding printed circuit board (PCB) layout and silkscreen are shown in Figures 26 to 28. The board layout has three interface ports: one serial and two parallel. One of the parallel ports is directly compatible with the ADSP-2100 evaluation board expansion connector.

Some systems will require the addition of a re-construction filter on the output of the AD7840 to complete the data acquisition system. There is a component grid provided near the analog output on the PCB which may be used for such a filter or any other output conditioning circuitry. To facilitate this option, there is a shorting plug (labeled LK1 on the PCB) on the analog output track. If this shorting plug is used, the analog output connects to the output of the AD7840; otherwise this shorting plug can be omitted and a wire link used to connect the analog output to the PCB component grid.

The board also contains a simple sample-and-hold circuit which can be used on the output of the AD7840 to extend the very good performance of the AD7840 over a wider frequency range. A second wire link (labelled LK2 on the PCB) connects  $V_{\rm OUT}$  (SKT1) to either the output of this sample-and-hold circuit or directly to the output of the AD7840.

#### INTERFACE CONNECTIONS

There are two parallel connectors, labeled SKT4 and SKT6, and one serial connector, labeled SKT5. A shorting plug option (LK8 in Figure 25) on the AD7840  $\overline{CS}$ /SERIAL input configures the DAC for the appropriate interface (see Pin Function Description).

SKT6 is a 96-contact (3-row) Eurocard connector which is directly compatible with the ADSP-2100 Evaluation Board Prototype Expansion Connector. The expansion connector on the ADSP-2100 has eight decoded chip enable outputs labeled \$\overline{ECE1}\$ to \$\overline{ECE8}\$. \$\overline{ECE6}\$ is used to drive the AD7840 \$\overline{CS}\$ input on the data acquisition board. To avoid selecting on-board sockets at the same time, LK6 on the ADSP-2100 board must be removed. The AD7840 and ADSP-2100 data lines are aligned for left justified data transfer.

SKT4 is a 26-way (2-row) IDC connector. This connector contains the same signal contacts as SKT6 and in addition contains decoded  $R/\overline{W}$  and  $\overline{STRB}$  inputs which are necessary for TMS32020 interfacing. This decoded  $\overline{WR}$  can be selected via LK4. The pinout for this connector is shown in Figure 29.

SKT5 is a nine-way D-type connector which is meant for serial interfacing only. The evaluation board has the facility to invert SYNC line via LK7. This is necessary for serial interfacing between the AD7840 and DSP processors such as the DSP56000. The SKT5 pinout is shown in Figure 30.

SKT1, SKT2 and SKT3 are three BNC connectors which provide connections for the analog output, the  $\overline{\text{LDAC}}$  input and an external reference input. The use of an external reference is optional; the shorting plug (LK3) connects the REF IN pin to either this external reference or to the AD7840's own internal reference.

Wire links LK5 and LK6 connect the D11 and D10 inputs to the data lines for parallel operation. In the serial mode, these links allow the user to select the required format and justification for serial data (see Table I).

#### POWER SUPPLY CONNECTIONS

The PCB requires two analog power supplies and one 5V digital supply. Connections to the analog supplies are made directly to the PCB as shown on the silkscreen in Figure 26. The connections are labelled V+ and V- and the range for both of these supplies is 12V to 15V. Connection to the 5V digital supply is made through any of the connectors (SKT4 to SKT6). The -5V analog supply required by the AD7840 is generated from a voltage regulator on the V- power supply input (IC5 in Figure 25).

#### SHORTING PLUG OPTIONS

There are eight shorting plug options which must be set before using the board. These are outlined below:

- LK1 Connects the analog output to SKT1. The analog output may also be connected to a component grid for signal conditioning.
- LK2 Selects either the AD7840  $V_{\rm OUT}$  or the sample-and-hold output.
- LK3 Selects either the internal or external reference.
- LK4 Selects the decoded R/W and STRB inputs for TMS32020 interfacing.
- LK5 Configures the D11/FORMAT input.
- LK6 Configures the D10/JUSTIFY input.
- LK7 Selects either the inverted or noninverted SYNC.
- LK8 Selects either parallel or serial interfacing.

#### COMPONENT LIST

IC1	AD7840 Digital-to-Analog Converter
IC2	AD711 Op Amp
IC3	ADG201HS High Speed Switch
IC4	74HC221 Monostable
IC5	79L05 Voltage Regulator
IC6	74HC02
C1, C3, C5, C7, C11, C13, C15, C17	10μF Capacitors
C2, C4, C6, C8, C12, C14, C16, C18	0.1μF Capacitors
C9	330pF Capacitor
C10	68pF Capacitor
R1, R2	2.2kΩ Resistors
R3	15kΩ Resistor
RP1, RP2	100kΩ Resistor Packs
LK1, LK2, LK3, LK4, LK5, LK6,	Charles Marie
LK7, LK8	Shorting Plugs
SKT1, SKT2, SKT3	BNC Sockets
SKT4	26-Contact (2-Row) IDC Connector
SKT5	9-Contact D-Type Connector
SKT6	96-Contact (3-Row) Eurocard Connector




Figure 25. Data Acquisition Circuit Using the AD7840






Figure 26. PCB Silkscreen for Figure 25



COMPONENT SIDE

Figure 27. PCB Component Side Layout for Figure 25



SOLDER SIDE

Figure 28. PCB Solder Side Layout for Figure 25




Figure 29. SKT4, IDC Connector Pinout




Figure 30. SKT5, D-Type Connector Pinout



# LC<sup>2</sup>MOS Complete 12-Bit Multiplying DAC

AD7845

## **FEATURES**

12-Bit CMOS MDAC with Output Amplifier 4-Quadrant Multiplication Guaranteed Monotonic (T<sub>MIN</sub> to T<sub>MAX</sub>) Space-Saving 0.3" DIPs and 24- or 28-Terminal Surface Mount Packages Application Resistors On Chip for Gain Ranging, etc. Low Power LC<sup>2</sup>MOS

APPLICATIONS
Automatic Test Equipment
Digital Attenuators
Programmable Power Supplies
Programmable Gain Amplifiers
Digital-to-4-20 mA Converters


# GENERAL DESCRIPTION

The AD7845 is the industry's first 4-quadrant multiplying D/A converter with an on-chip amplifier. It is fabricated on the LC<sup>2</sup>MOS process, which allows precision linear components and digital circuitry to be implemented on the same chip.

The 12 data inputs drive latches which are controlled by standard  $\overline{CS}$  and  $\overline{WR}$  signals, making microprocessor interfacing simple. For stand-alone operation, the  $\overline{CS}$  and  $\overline{WR}$  inputs can be tied to ground, making all latches transparent. All digital inputs are TTL and 5 V CMOS compatible.

The output amplifier can supply  $\pm 10~V$  into a 2  $k\Omega$  load. It is internally compensated, and its input offset voltage is low due to laser trimming at wafer level. For normal operation,  $R_{FB}$  is tied to  $V_{\rm OUT}$ , but the user may alternatively choose  $R_A$ ,  $R_B$  or  $R_C$  to scale the output voltage range.

## FUNCTIONAL BLOCK DIAGRAM



# PRODUCT HIGHLIGHTS

- Voltage Output Multiplying DAC
   The AD7845 is the first DAC which has a full 4-quadrant multiplying capability and an output amplifier on chip. All specifications include amplifier performance.
- Matched Application Resistors
   Three application resistors provide an easy facility for gain ranging, voltage offsetting, etc.
- 3. Space Saving The AD7845 saves space in two ways. The integration of the output amplifier on chip means that chip count is reduced. The part is housed in skinny 24-pin, 0.3" DIP, 28-terminal LCC and PLCC and 24-terminal SOIC packages.

 $\begin{array}{l} \text{AD7845} - \text{SPECIFICATIONS}^{1} \\ \text{($V_{DD}$ = +15 V, \pm 5\%, $V_{SS}$ = -15 V, \pm 5\%, $V_{REF}$ = +10 V,} \\ \text{AGND} = \text{DGND} = 0 \text{ V, $V_{OUT}$ connected to $R_{FB}$. $V_{OUT}$ load = 2 k$\Omega$, 100 pF. All specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise stated.)} \\ \end{array}$ 

Parameter	J Version	K Version	A Version	B Version	S Version	T Version	Units	Test Conditions/Comments
ACCURACY								
Resolution	12	12	12	12	12	12	Bits	$1 \text{ LSB} = \frac{V_{REF}}{2^{12}} = 2.4 \text{ mV}$
Relative Accuracy	ļ							
at +25°C	±1	±1/2	±1	±1/2	±1	±1/2	LSB max	All Grades Are Guaranteed
T <sub>MIN</sub> to T <sub>MAX</sub>	±1	±3/4	±3/2	±1	±2	±1	LSB max	Monotonic over Temperature
Differential Nonlinearity	±1	±1	±1	±1	±1	±1	LSB max	DAC Register Loaded with
Zero Code Offset Error								All 0s.
at +25°C	±2	±1	±2	±1	±2	±1	mV max	
T <sub>MIN</sub> to T <sub>MAX</sub>	±4	±3	±4	±3	±5	±4	mV max	
Offset Temperature Coefficient;								
$(\Delta Offset/\Delta Temperature)^2$	±5	±5	±5	±5	±5	±5	μV/°C typ	
Gain Error	±6	±3	±6	±3	±6	±3	LSB max	RFB, VOUT Connected
	±9	±6	±9	±6	±9	±6	LSB max	$R_C$ , $V_{OUT}$ Connected, $V_{REF} = +5 \text{ V}$
	±9	±6	±9	±6	±9	±6	LSB max	$R_B, V_{OUT}$ Connected, $V_{REF} = +5 \text{ V}$
	±10	±8	±10	±8	±10	±8	LSB max	$R_A$ , $V_{OUT}$ Connected, $V_{REF} = +2.5$
Gain Temperature Coefficient;	Į.	l				1		
(ΔGain/ΔTemperature) <sup>2</sup>	±2	±2	±2	±2	±2	±2	ppm of FSR/°C	R <sub>FB</sub> , V <sub>OUT</sub> Connected
							typ	
REFERENCE INPUT								
Input Resistance, Pin 17	8	8	8	8	8	8	kΩ min	Typical Input Resistance = 12 kΩ
	16	16	16	16	16	16	kΩ max	- Jypioni input in incident
APPLICATION RESISTOR								
RATIO MATCHING	0.5	0.5	0.5	0.5	0.5	0.5	% max	Matching Between R <sub>A</sub> , R <sub>B</sub> , R <sub>C</sub>
	0.5	0.5	0.5	0.5	0.5	0.5	70 IIIIA	Matching Detween RA, RB, RC
DIGITAL INPUTS	1	1		2.4	2.4		V min	
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	2.4	2.4	V min V max	
V <sub>IL</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	0.8 ±1	0.8 ±1		D
I <sub>IN</sub> (Input Current)	±1	±1	±1	±1 7	7	±1	μA max	Digital Inputs at 0 V and V <sub>DD</sub>
C <sub>IN</sub> (Input Capacitance) <sup>2</sup>	/	/	/	/	/	/	pF max	
POWER SUPPLY <sup>4</sup>			ļ					
V <sub>DD</sub> Range	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	V min/V max	
V <sub>SS</sub> Range	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	-14.25/-15.75	V min/V max	
Power Supply Rejection				į		Į.	ľ	
$\Delta Gain/\Delta V_{DD}$	±0.2	±0.2	±0.2	±0.2	±0.2	±0.2	% per % max	$V_{DD} = +15 \text{ V} \pm 5\%, V_{REF} = -10 \text{ V}$
ΔGain/ΔV <sub>SS</sub>	±0.2	±0.2	±0.2	±0.2	±0.2	±0.2	% per % max	$V_{SS} = -15 \text{ V} \pm 5\%.$
I <sub>DD</sub>	10	10	10	10	10	10	mA max	V <sub>OUT</sub> Unloaded
I <sub>SS</sub>	4	4	4	4	4	4	mA max	V <sub>OUT</sub> Unloaded

# AC PERFORMANCE CHARACTERISTICS These characteristics are included for Design Guidance and are not subject to test.

DYNAMIC PERFORMANCE Output Voltage Settling Time	5	5	5	5	5	5	μs max	To 0.01% of Full-Scale Range.
Culput Votage Cetting Time	1	ا ً	ا ً	ا ً	*	ļ	po ma	$V_{OUT}$ Load = 2 k $\Omega$ , 100 pF.
								DAC Register Alternately Loaded
								with All 0s and All 1s. Typically
								2.5 µs at 25℃.
Slew Rate	7	7	7	7	7	7	V/μs typ	$V_{OUT}$ Load = 2 k $\Omega$ , 100 pF.
Digital-to-Analog	450	450	450	450	450	450	nV-s typ	Measured with $V_{REF} = 0 \text{ V}$ .
Glitch Impulse		1	1					DAC Register Alternately Loaded
					İ			with All 0s and All 1s.
Multiplying Feedthrough	5	5	5	5	5	5	mV p-p typ	$V_{REF} = \pm 10 \text{ V}, 10 \text{ kHz Sine Wave}$
Error <sup>3</sup>								DAC Register Loaded with All 0s.
Unity Gain Small Signal		1	Ì	1	1		1	
Bandwidth	600	600	600	600	600	600	kHz typ	V <sub>OUT</sub> , R <sub>FB</sub> Connected. DAC Loaded
								with All 1s. V <sub>REF</sub> = 100 mV p-p Sine Wave.
Full Power Bandwidth	250	250	250	250	250	250	kHz typ	V <sub>OUT</sub> , R <sub>FR</sub> Connected. DAC Loaded
Full Fower Balldwidth	230	230	230	230	230	230	Kriz typ	with All 1s. V <sub>REF</sub> = 20 V p-p
							•	Sine Wave. $R_{L} = 2 k\Omega$ .
Total Harmonic Distortion	-90	-90	-90	-90	-90	-90	dB typ	$V_{REF} = 6 \text{ V rms}, 1 \text{ kHz Sine Wave}.$
OUTPUT CHARACTERISTICS	5							
Open Loop Gain	85	85	85	85	85	85	dB min	V <sub>OUT</sub> , R <sub>FB</sub> Not Connected
open moop omn	"	1		"		**		$V_{OUT} = \pm 10 \text{ V}, R_{I} = 2 \text{ k}\Omega$
Output Voltage Swing	±10	±10	±10	±10	±10	±10	V min	$R_T = 2 k\Omega$ , $C_T = 100 pF$
Output Resistance	0.2	0.2	0.2	0.2	0.2	0.2	Ω typ	RFB, VOUT Connected,
Short Circuit Current @ +25℃	15	15	15	15	15	15	mA typ	V <sub>OUT</sub> Shorted to AGND
Output Noise Voltage								Includes Noise Due to Output
(0.1Hz to 10Hz) @ +25℃	2	2	2	2	2	2	μV rms typ	Amplifier and Johnson Noise
f = 10 Hz	250	250	250	250	250	250	nV√Hz typ	of R <sub>FB</sub>
f = 100  Hz	100	100	100	100	100	100	nV√Hz typ	
f = 1  kHz	50	50	50	50	50	50	nV√Hz typ	
f = 10 kHz	50	50	50	50	50	50	nV√Hz typ	
f = 100  kHz	50	50	50	50	20	טכן	nV√Hz typ	

NOTES

Temperature Ranges are as follows: J, K Versions: 0 to +70°C; A, B Versions: -25°C to +85°C; S, T Versions: -55°C to +125°C.

The metal lid on the ceramic D-24A package is connected to Pin 12 (DGND).

The device is functional with a power supply of ±12 V.

Minimum specified load resistance is 2 kfl.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS ( $V_{DD} = +15 \text{ V}, \pm 5\%. V_{SS} = -15 \text{ V}, \pm 5\%. V_{REF} = +10 \text{ V}. \text{ AGND} = \text{DGND} = 0 \text{ V}.$ )

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = 0 \text{ to } +70^{\circ}\text{C}$ $T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}$	Limit at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
t <sub>CS</sub>	100	135	140	ns min	Chip Select to Write Setup Time
t <sub>CH</sub>	0	0	0	ns min	Chip Select to Write Hold Time
$t_{WR}$	100	135	140	ns min	Write Pulse Width
$t_{DS}$	100	100	120	ns min	Data Setup Time
t <sub>DH</sub>	20	20	20	ns min	Data Hold Time

Specifications subject to change without notice.

# ABSOLUTE MAXIMUM RATINGS\*

T.	=	+25°C	unless	otherwise	stated)

$V_{DD}$ to DGND
$V_{SS}$ to DGND +0.3 V to -17 V
$V_{REF}$ to AGND
$V_{RFB}$ to AGND
$V_{RA}$ to AGND
$V_{RB}$ to AGND
V <sub>RC</sub> to AGND
$V_{OUT}$ to AGND <sup>1</sup> $V_{DD}$ +0.3 V, $V_{SS}$ -0.3 V
AGND to DGND
Digital Input Voltage to DGND $\dots$ -0.3 V to $V_{DD}$ + 0.3 V
Power Dissipation (Any Package)
To +75°C
Derates above +75°C

# Operating Temperature Range

Commercial (J, K Versions) 0 to -	+70°C
Industrial (A, B Versions)25°C to -	+85°C
Extended (S, T Versions)55°C to +	125°C
Storage Temperature Range65°C to +	150°C
Lead Temperature (Soldering; 10 sec) +	300°C

### OTE

 $^1\mathrm{V}_\mathrm{OUT}$  may be shorted to AGND provided that the power dissipation of the package is not exceeded.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

# CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




# ORDERING GUIDE<sup>1</sup>

Model <sup>2</sup>	Temperature Range	Relative Accuracy	Package Option <sup>3</sup>
AD7845JN	0°C to +70°C	±1 LSB	N-24
AD7845KN	0°C to +70°C	±1/2 LSB	N-24
AD7845JP	0°C to +70°C	±1 LSB	P-24A
AD7845KP	0°C to +70°C	±1/2 LSB	P-24A
AD7845JR	0°C to +70°C	±1 LSB	R-24
AD7845KR	0°C to +70°C	±1/2 LSB	R-24
AD7845AQ	−25°C to +85°C	±1 LSB	Q-24
AD7845BQ	−25°C to +85°C	±1/2 LSB	Q-24
AD7845SQ/883B	−55°C to ±125°C	±1 LSB	Q-24
AD7845TQ/883B	−55°C to +125°C	±1/2 LSB	Q-24
AD7845SE/883B	-55°C to +125°C	±1 LSB	E-28A

# NOTES

- <sup>1</sup>Analog Devices reserves the right to ship either ceramic (D-24A) or cerdip (Q-24) hermetic packages.
- <sup>2</sup>To order MIL-STD-883, Class B processed parts, add /883B to part number.
- $^3$ E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.





NOTES


- All INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% to 90% of +5V.  $t_R\!=\!t_F\!=\!20ns$ .
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{iH} + V_{iL}}{2}$

Figure 1. AD7845 Timing Diagram

### PIN CONFIGURATIONS







# TERMINOLOGY

# LEAST SIGNIFICANT BIT

This is the analog weighting of 1 bit of the digital word in a DAC. For the AD7845, 1LSB =  $\frac{V_{REF}}{2^{12}}$ .

# RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., offset and gain error are adjusted out) and is normally expressed in least significant bits or as a percentage of full-scale range.

# DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of +1 LSB max over the operating temperature range ensures monotonicity.

# GAIN ERROR

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer. See Figure 13.

# ZERO CODE OFFSET ERROR

This is the error present at the device output with all 0s loaded in the DAC. It is due to the op amp input offset voltage and bias current and the DAC leakage current.

# TOTAL HARMONIC DISTORTION

This is the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental, expressed in dBs.

# **OUTPUT NOISE**

This is the noise due to the white noise of the DAC and the input noise of the amplifier.

## DIGITAL-TO-ANALOG GLITCH IMPULSE

This is the amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. The measurement takes place with  $V_{\rm REF} = A {\rm GND}$ .

# DIGITAL FEEDTHROUGH

When the DAC is not selected (i.e.,  $\overline{CS}$  is high) high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the  $V_{OUT}$  pin. This noise is digital feedthrough.

# MULTIPLYING FEEDTHROUGH ERROR

This is ac error due to capacitive feedthrough from the  $V_{\rm REF}$  terminal to  $V_{\rm OUT}$  when the DAC is loaded with all 0s.

# **OPEN-LOOP GAIN**

Open-loop gain is defined as the ratio of a change of output voltage to the voltage applied at the  $V_{\rm REF}$  pin with all 1s loaded in the DAC. It is specified at dc.

# UNITY GAIN SMALL SIGNAL BANDWIDTH

This is the frequency at which the magnitude of the small signal voltage gain of the output amplifier is 3 dB below unity. The device is operated as a closed-loop unity gain inverter (i.e., DAC is loaded with all 1s).

# **OUTPUT RESISTANCE**

This is the effective output source resistance.

# **FULL POWER BANDWIDTH**

Full power bandwidth is specified as the maximum frequency, at unity closed-loop gain, for which a sinusoidal input signal will produce full output at rated load without exceeding a distortion level of 3%.

# Typical Performance Curves—AD7845




Figure 2. Frequency Response, G = -1

Figure 3. Output Voltage Swing vs. Resistive Load

Figure 4. Noise Spectral Density




Figure 5. THD vs. Frequency




Figure 6. Typical AD7845 Linearity vs. Power Supply




Figure 7. Multiplying Feedthrough Error vs. Frequency




Figure 8. Unity Gain Inverter Pulse Response (Large Signal)




Figure 9. Unity Gain Inverter Pulse Response (Small Signal)




Figure 10. Digital-to-Analog Glitch Impulse (All 1s to All 0s Transition)

# PIN FUNCTION DESCRIPTION (DIP)

Pin	Mnemonic	Description
1	V <sub>OUT</sub>	Voltage Output Terminal
2-11	DB11-DB2	Data Bit 11(MSB) to Data Bit 2
12	DGND	Digital Ground. The metal lid on the ceramic package is connected to this pin
13-14	DB1-DB0	Data Bit 1 to Data Bit 0 (LSB)
15	WR	Write Input. Active low
16	CS	Chip Select Input. Active low
17	$V_{REF}$	Reference Input Voltage which can be an ac or dc signal
18	AGND	Analog Ground. This is the reference point for external analog circuitry
19	$V_{ss}$	Negative power supply for the output amplifier (nominal $-12$ V to $+15$ V)
20	$V_{DD}$	Positive power supply (nominal +12 V to +15 V)
21	$R_A$	Application resistor. $R_A = 4 R_{FB}$
22	$R_B$	Application resistor. $R_B = 2 R_{FB}$
23	$R_{\rm C}$	Application resistor. $R_C = 2 R_{FB}$
24	$R_{FB}$	Feedback resistor in the DAC. For normal operation this is connected to $V_{\rm OUT}$

# CIRCUIT INFORMATION

# **Digital Section**

Figure 11 is a simplified circuit diagram of the AD7845 input control logic. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the DAC latch is loaded with the data on the data inputs. All the digital inputs are TTL, HCMOS and +5 V CMOS compatible, facilitating easy microprocessor interfacing. All digital inputs incorporate standard protection circuitry.




Figure 11. AD7845 Input Control Logic

# D/A Section

Figure 12 shows a simplified circuit diagram for the AD7845 D/A section and output amplifier. The D/A converter is a standard R-2R ladder. Binarily weighted currents are switched between AGND and the inverting terminal of the on-chip output amplifier. The output amplifier and feedback resistor  $R_{\rm FB}$  perform the current-to-voltage conversion. When connected in the standard configuration (i.e.,  $R_{\rm FB}$  connected to  $V_{\rm OUT}$ ),

$$V_{OUT} = -D \cdot V_{REF},$$

where D is the fractional representation of the digital input code. D can vary from 0 to 4095/4096.

The amplifier can maintain  $\pm 10~V$  across a 2  $k\Omega$  load. It is internally compensated and settles to 0.01% FSR (1/2 LSB) in less than 5  $\mu s$ . The input offset voltage is laser trimmed at wafer level. The amplifier slew rate is typically 7 V/ $\mu s$ , and the unity gain small signal bandwidth is 600 kHz. There are three extra on-chip resistors ( $R_A$ ,  $R_B$ ,  $R_C$ ) connected to the amplifier inverting terminal. These are useful in a number of applications including offset adjustment and gain ranging.




Figure 12. Simplified Circuit Diagram for the AD7845 D/A Section and Output Amplifier

# UNIPOLAR BINARY OPERATION

Figure 13 shows the AD7845 connected for unipolar binary operation. When  $V_{\rm IN}$  is an ac signal, the circuit performs 2-quadrant multiplication. The code table for Figure 13 is given in Table I.




Figure 13. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for AD7845

Binary Number In DAC Register			Analog Output, V <sub>OUT</sub>
MSB 1111	1111	LSB 1111	$-V_{\rm IN}\left(\frac{4095}{4096}\right)$
1000	0000	0000	$-V_{IN}\left(\frac{2048}{4096}\right) = -1/2V_{IN}$
0000	0000	0001	$-V_{IN}\left(\frac{1}{4096}\right)$
0000	0000	0000	0 V

# **OFFSET AND GAIN ADJUSTMENT FOR FIGURE 13**

# Zero Offset Adjustment

- 1. Load DAC with all 0s.
- 2. Trim R3 until  $V_{OUT} = 0 V$ .

# Gain Adjustment

- 1. Load DAC with all 1s.
- 2. Trim R1 so that  $V_{OUT} = -V_{IN} \frac{4095}{4096}$

In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude. For high temperature applications, resistors and potentiometers should have a low temperature coefficient.

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit for bipolar operation is shown in Figure 14. Offset binary coding is used.

The offset specification of this circuit is determined by the matching of internal resistors  $R_{\rm B}$  and  $R_{\rm C}$  and by the zero code offset error of the device. Gain error may be adjusted by varying the ratio of R1 and R2.

To use this circuit without trimming and keep within the gain error specifications, resistors R1 and R2 should be ratio matched to 0.01%.

The code table for Figure 14 is given in Table II.




Figure 14. Bipolar Offset Binary Operation

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 14

Binary N DAC Re	lumber In gister	Analog Output, V <sub>OUT</sub>	
MSB 1111	1111	LSB 1111	$+V_{IN}\left(\frac{2047}{2048}\right)$
1000	0000	0001	$+V_{IN}\left(\frac{1}{2048}\right)$
1000 0111	0000	0000 1111	$-V_{IN}\left(\frac{1}{2048}\right)$
0000	0000	0000	$-V_{IN}\left(\frac{2048}{2048}\right) = -V_{IN}$

# APPLICATIONS CIRCUITS

# PROGRAMMABLE GAIN AMPLIFIER (PGA)

The AD7845 performs a PGA function when connected as in Figure 15. In this configuration, the R-2R ladder is connected in the amplifier feedback loop.  $R_{\rm FB}$  is the amplifier input resistor. As the code decreases, the R-2R ladder resistance increases and so the gain increases.

$$V_{OUT} = -V_{IN} \cdot \frac{R_{DAC}}{D} \cdot \frac{1}{R_{FB}}$$
,  $\left(D = 0 \text{ to } \frac{4095}{4096}\right)$   
=  $-V_{IN} \cdot \frac{R_{DAC}}{D} \cdot \frac{1}{R_{DAC}} = \frac{-V_{IN}}{D}$ , since  $R_{FB} = R_{DAC}$ 




Figure 15. AD7845 Connected as PGA

As the programmed gain increases, the error and noise also increase. For this reason, the maximum gain should be limited to 256. Table III shows gain versus code.

Note that instead of using  $R_{\rm FB}$  as the input resistor, it is also possible to use combinations of the other application resistors,  $R_{\rm A}$ ,  $R_{\rm B}$  and  $R_{\rm C}$ . For instance, if  $R_{\rm B}$  is used instead of  $R_{\rm FB}$ , the gain range for the same codes of Table II now goes from 1/2 to 128.

Table III. Gain and Error vs. Input Code for Figure 15

Digital	Inputs		Gain	Error (%)
1111	1111	1111	4096/4095 ≈ 1	0.04
1000	0000	0000	2	0.07
0100	0000	0000	4	0.13
0010	0000	0000	8	0.26
0001	0000	0000	16	0.51
0000	1000	0000	32	1.02
0000	0100	0000	64	2.0
0000	0010	0000	128	4.0
0000	0001	0000	256	8.0

# PROGRAMMABLE CURRENT SOURCES

The AD7845 is ideal for designing programmable current sources using a minimum of external components. Figures 16 and 17 are examples. The circuit of Figure 16 drives a programmable current  $I_L$  into a load referenced to a negative supply. Figure 17 shows the circuit for sinking a programmable current,  $I_L$ . The same set of circuit equations apply for both diagrams.

$$\begin{split} I_L &= I_3 = I_2 + I_I \\ I_1 &= \frac{D \cdot |V_{IN}|}{R_{DAC}} \,, \left(D = 0 \text{ to } \frac{4095}{4096}\right) \\ I_2 &= \frac{1}{R1} \left(\frac{D \cdot |V_{IN}|}{R_{DAC}}\right) R_{FB} = \frac{D \cdot |V_{IN}|}{R1}, \text{ since } R_{FB} = R_{DAC} \\ I_L &= \frac{D \cdot |V_{IN}|}{R_1} + = \frac{D \cdot |V_{IN}|}{R_{DAC}} \\ &= \frac{D \cdot |V_{IN}|}{R1} \cdot \left(1 + \frac{R1}{R_{DAC}}\right) \end{split}$$

Note that by making R1 much smaller than  $R_{\mathrm{DAC}}$ , the circuit becomes insensitive to both the absolute value of  $R_{\mathrm{DAC}}$  and its temperature variations. Now, the only resistor determining load current  $I_{\mathrm{I}}$  is the sense resistor R1.

If  $R1 = 100 \Omega$ , then the programming range is 0 to 100 mA, and the resolution is 0.024 mA.




Figure 16. Programmable Current Source




Figure 17. Programmable Current Sink

# 4-20 mA CURRENT LOOP

The AD7845 provides an excellent way of making a 4-20 mA current loop circuit. This is basically a variation of the circuits in Figures 16 and 17 and is shown in Figure 18. The application resistor R<sub>A</sub> (Value 4R) produces the effective 4 mA offset.

$$I_L = I_3 = I_2 + I_1$$
  
Since  $I_2 > I_1$ .

$$I_L = -\frac{V_X}{156} = \left(\frac{2.5}{4R} \times R_{FB} + \frac{2.5}{R_{DAC}} \times D \times R_{FB}\right) \times \frac{1}{156}$$

and since  $R_{DAC} = R_{FB} = R$ 

$$I_L = \left(\frac{2.5}{4} + D \times 2.5\right) \times \frac{1000}{156} \ mA$$

=  $[4 + (16 \times D)]mA$ , where D goes from 0 to 1 with Digital Code

When 
$$D = 0$$
 (Code of all 0s):  
 $I_{L} = 4 \text{ mA}$ 

When 
$$D = 1$$
 (Code of all 1s):  
 $I_{L} = 20 \text{ mA}$ 

The above circuit succeeds in significantly reducing the circuit component count. Both the on-chip output amplifier and the application resistor  $R_A$  contribute to this.




Figure 18. 4-20 mA Current Loop

# APPLICATION HINTS

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7845. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7845 AGND and DGND pins (IN914 or equivalent).

Digital Glitches: When a new digital word is written into the DAC, it results in a change of voltage applied to some of the DAC switch gates. This voltage change is coupled across the switch stray capacitance and appears as an impulse on the current output bus of the DAC. In the AD7845, impulses on this bus are converted to a voltage by  $R_{\rm FB}$  and the output amplifier. The output voltage glitch energy is specified as the area of the resulting spike in nV-seconds. It is measured with  $V_{\rm REF}$  connected to analog ground and for a zero to full-scale input code transition. Since mircoprocessor based systems generally have noisy grounds which couple into the power supplies, the AD7845  $V_{\rm DD}$  and  $V_{\rm SS}$  terminals should be decoupled to signal ground.

Temperature Coefficients: The gain temperature coefficient of the AD7845 has a maximum value of 5 ppm/°C. This corresponds to wrost case gain shift of 2 LSBs over a 100°C temperature range. When trim resistors R1 and R2 in Figure 13 are used to adjust full-scale range, the temperature coefficient of R1 and R2 must be taken into account. The offset temperature coefficient is 5 ppm of FSR/°C maximum. This correponds to a worst case offset shift of 2 LSBs over a 100°C temperature range.

The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACS," Publication Number E630C-5-3/86.

# MICROPROCESSOR INTERFACING 16-BIT MICROPROCESSOR SYSTEMS

Figures 19, 20 and 21 show how the AD7845 interfaces to three popular 16-bit microprocessor systems. These are the MC68000, 8086 and the TM32010. The AD7845 is treated as a memory-mapped peripheral to the processors. In each case, a write instruction loads the AD7845 with the appropriate data. The particular instructions used are as follows:

MC68000: 8086:

8086: MOV TMS32010: OUT

MOVE




Figure 19. AD7845 to MC68000 Interface




Figure 20. AD7845 to 8086 Interface




Figure 21. TMS32010

# 8-BIT MICROPROCESSOR SYSTEMS

Figure 22 shows an interface circuit for the AD7845 to the 8085A 8-bit microprocessor. The software routine to load data to the device is given in Table IV. Note that the transfer of the 12 bits of data requires two write operations. The first of these loads the 4 MSBs into the 7475 latch. The second write operation loads the 8 LSBs plus the 4 MSBs (which are held by the latch) into the DAC.




Figure 22. 8085A Interface

Table IV. Subroutine Listing for Figure 22

2000	LOAD DAC :	LXI	H,#3000	The H,L register pair are loaded with latch address 3000.
		MVI	A,#"MS"	Load the 4 MSBs of data into accumulator.
		MOV	M,A	Transfer data from accumulator to latch.
		INR	L	Increment H,L pair to AD7845 address.
		MVI	A,#"LS"	Load the 8 LSBs of data into accumulator.
		MOV	M,A	Transfer data from accumulator to DAC.
		RET		End of routine.

Figure 23 and 24 are the interface circuits for the Z80 and MC6809 microprocessors. Again, these use the same basic format as the 8085A interface.




Figure 23. AD7845 to Z80 Interface




Figure 24. MC6809 Interface

# DIGITAL FEEDTHROUGH

In the preceding interface configurations, most digital inputs to the AD7845 are directly connected to the microprocess bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this digital feedthrough isolate the DAC from the noise source. Figure 25 shows an interface circuit which uses this technique. All data inputs are latched from the busy by the  $\overline{\text{CS}}$  signal. One may also use other means, such as peripheral interface devices, to reduce the digital feedthrough.




Figure 25. AD7845 Interface Circuit Using Latches to Minimize Digital Feedthrough



# LC<sup>2</sup>MOS 16-Bit Voltage Output DAC

**AD7846** 

# **FEATURES**

16-Bit Monotonicity over Temperature ±2LSBs Integral Linearity Error Microprocessor Compatible with Readback Capability Unipolar or Bipolar Output Multiplying Capability Low Power (100mW typical)

### GENERAL DESCRIPTION


The AD7846 is a 16-bit DAC constructed with Analog Devices'  $LC^2MOS$  process. It has  $V_{REF+}$  and  $V_{REF-}$  reference inputs and an on-chip output amplifier. These can be configured to give a unipolar output range (0 to +5V, 0 to +10V) or bipolar output ranges ( $\pm$ 5V,  $\pm$ 10V).

The DAC uses a segmented architecture. The 4MSBs in the DAC latch select one of the segments in a 16-resistor string. Both taps of the segment are buffered by amplifiers and fed to a 12-bit DAC, which provides a further 12 bits of resolution. This architecture ensures 16-bit monotonicity. Excellent integral linearity results from tight matching between the input offset voltages of the two buffer amplifiers.

In addition to the excellent accuracy specifications, the AD7846 also offers a comprehensive microprocessor interface. There are 16 data I/O pins, plus control lines ( $\overline{CS}$ ,  $R/\overline{W}$ ,  $\overline{LDAC}$  and  $\overline{CLR}$ ).  $R/\overline{W}$  and  $\overline{CS}$  allow writing to and reading from the I/O latch. This is the readback function which is useful in ATE applications.  $\overline{LDAC}$  allows simultaneous updating of DACs in a multi-DAC system and the  $\overline{CLR}$  line will reset the contents the DAC latch to  $00 \dots 000$  or  $10 \dots 000$  depending on the state of  $R/\overline{W}$ . This means that the DAC output can be reset to 0V in both the unipolar and bipolar configurations.

The AD7846 is available in 28-pin plastic, ceramic, LCCC and PLCC packages.

# FUNCTIONAL BLOCK DIAGRAM



# PRODUCT HIGHLIGHTS

1. 16-Bit Monotonicity

The guaranteed 16-bit monotonicity over temperature makes the AD7846 ideal for closed-loop applications.

2. Readback

The ability to read back the DAC register contents minimizes software routines when the AD7846 is used in ATE systems.

3. Power Dissipation

Power dissipation of 100mW makes the AD7846 the lowest power, high accuracy DAC on the market.

Parameter	J, A Versions	K, B Versions	S Version <sup>2</sup>	Units	Test Conditions/Comments
Resolution	16	16	16	Bits	
UNIPOLAR OUTPUT	<del> </del>				V <sub>REF</sub> =0V, V <sub>OUT</sub> =0V to +10V
Relative Accuracy @ 25°C	±12	±4	±12	LSB typ	1LSB=153µV
T <sub>min</sub> to T <sub>max</sub>	±16	±8	±16	LSB max	
Differential Nonlinearity Error	±1	±0.5	±1	LSB max	All Grades Guaranteed Monotonic
Gain Error @ 25°C	±12	±6	±12	LSB typ	V <sub>OUT</sub> Load=10MΩ
T <sub>min</sub> to T <sub>max</sub>	±16	±16	±24	LSB max	
Offset Error @ 25°C	±12	±6	±12	LSB typ	
T <sub>min</sub> to T <sub>max</sub>	±16	±16	±24	LSB max	
Gain TC <sup>3</sup>	±2	±2	±2	ppm FSR/°C typ	
Offset TC <sup>3</sup>	±2	±2	±2	ppm FSR/°C typ	
BIPOLAR OUTPUT	1				$V_{REF-} = -5V$ , $V_{OUT} = -10V$ to $+10^{\circ}$
Relative Accuracy @ 25°C	±6	±2	±6	LSB typ	1LSB=305µV
T <sub>min</sub> to T <sub>max</sub>	±8	±4	±8	LSB max	
Differential Nonlinearity Error	±1	±0.5	±1	LSB max	All Grades Guaranteed Monotonic
Gain Error @ 25°C	±6	±4	±6	LSB typ	V <sub>OUT</sub> Load=10MΩ
T <sub>min</sub> to T <sub>max</sub>	±12	±8	±16	LSB max	V001 2002 101125
Offset Error @ 25°C	±6	±4	±6	LSB typ	V <sub>OUT</sub> Load=10MΩ
T <sub>min</sub> to T <sub>max</sub>	±12	±8	±16	LSB max	1001 2000 101125
Bipolar Zero Error @ 25°C	±6	±4	±6	LSB typ	
T <sub>min</sub> to T <sub>max</sub>	±12	±8	±16	LSB max	
Gain TC <sup>3</sup>	±2	±2	±2	ppm FSR/°C typ	
Offset TC <sup>3</sup>	±2	±2	±2	ppm FSR/°C typ	
Bipolar Zero TC <sup>3</sup>	±2	±2	±2	ppm FSR/°C typ	*
REFERENCE INPUT				77	
Input Resistance	20	20	20	kΩ min	Resistance from V <sub>REF</sub> to V <sub>REF</sub>
input Resistance	40	40	40	kΩ max	Typically $30k\Omega$
V Dames	1			Volts	1 ypicany 50K12
V <sub>REF+</sub> Range	$V_{SS}+6$ to $V_{DD}-6$	$V_{SS}+6$ to $V_{DD}-6$	$V_{SS}+6$ to $V_{DD}-6$	Voits	
V <sub>REF</sub> _ Range	V <sub>es</sub> +6 to		V <sub>ss</sub> +6 to	Volts	
KEI-	$V_{SS}+6$ to $V_{DD}-6$	$V_{SS}+6$ to $V_{DD}-6$	V <sub>DD</sub> -6		
OUTPUT CHARACTERISTICS					
Output Voltage Swing	Ves+4 to	V <sub>ss</sub> +4 to	V <sub>ss</sub> +4 to	V max	
	$V_{SS}+4$ to $V_{DD}-3$	V <sub>DD</sub> -3	V <sub>DD</sub> −3		
Resistive Load	2	2	3	kΩ min	To 0V
Capacitive Load	1000	1000	1000	pF max	To 0V
Output Resistance	0.3	0.3	0.3	Ω typ	, ,
Short Circuit Current	±25	±25	±25	mA typ	To 0V or Any Power Supply
DIGITAL INPUTS	<del> </del>				
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	V min	
V <sub>II.</sub> (Input Low Voltage)	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)	±10	±10	±10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	10	10	10	pF max	
DIGITAL OUTPUTS	<del> </del>				
V <sub>OL</sub> (Output Low Voltage)	0.4	0.4	0.4	Volts max	I <sub>SINK</sub> =1.6mA
V <sub>OH</sub> (Output High Voltage)	4.0	4.0	4.0	Volts min	I <sub>SOURCE</sub> =400μA
Floating State Leakage Current	±10	±10	±10	μA max	DB0-DB15=0 to V <sub>CC</sub>
Floating State Output Capacitance <sup>3</sup>	10	10	10	pF max	220 2215 0 10 10
POWER REQUIREMENTS <sup>4</sup>	+	<del> </del>		F	
	111 4/ 15 75	111 4/115 75	+11 4/+15 75	Vania (Vanon	
V <sub>DD</sub>	+11.4/+15.75	+11.4/+15.75	+11.4/+15.75	Vmin/Vmax	
V <sub>ss</sub>	-11.4/-15.75	-11.4/-15.75	-11.4/-15.75	Vmin/Vmax	
V <sub>cc</sub>	+4.75/+5.25	+4.75/+5.25	+4.75/+5.25	Vmin/Vmax	V Thereday
I <sub>DD</sub>	5	5	5	mA max	V <sub>OUT</sub> Unloaded
I <sub>ss</sub>	5	5	5	mA max	V <sub>OUT</sub> Unloaded
I <sub>CC</sub>	1	1	1	mA max	
Power Supply Sensitivity <sup>5</sup>	1.5	1.5	2	LSB/V max	77 77-13-3
Power Dissipation	100	100	100	mW typ	V <sub>OUT</sub> Unloaded

Temperature Ranges as follows: J, K Versions: 0 to +70°C; A, B Versions: -25°C to +85°C; S Version: -55°C to +125°C. Minimum load for S version is 3kΩ.

<sup>&</sup>lt;sup>3</sup>Sample tested to ensure compliance.

<sup>&</sup>lt;sup>4</sup>AD7846 is functional with power supplies of ±12V. See Typical Performance Curves.

 $<sup>^5</sup> Sensitivity$  of Gain Error, Offset Error and Bipolar Zero Error to  $V_{\rm DD},\,V_{SS}$ variations.

Specifications subject to change without notice.

# These characteristics are included for design guidance only and are not subject to test. ( $V_{REF+}$ = +5V, $V_{DD}$ = +14.25V to +15.75V, $V_{SS}$ = -14.25V to -15.75V, $V_{CC}$ = +4.75V to +5.25V, $R_{IM}$ connected to 0V.)


Parameter	T <sub>A</sub> = 25°C	T <sub>A</sub> = T <sub>min</sub> to T <sub>max</sub>	Units	Test Conditions/Comments
Output Settling Time	7	7	μs max	To 0.006% FSR. V <sub>OUT</sub> loaded. V <sub>REF</sub> =0V.
	9	9	μs max	To 0.003% FSR. $V_{OUT}$ loaded. $V_{REF} = -5V$ .
Digital-to-Analog Glitch	400	400	nV-secs typ	DAC alternately loaded with 10 0000 and 01 1111.
Impulse				V <sub>OUT</sub> unloaded.
AC Feedthrough	0.5	0.5	mV pk-pk typ	$V_{REF-}=0V$ , $V_{REF+}=1V$ rms, $10kHz$ sine wave.
				DAC loaded with all 0s.
Digital Feedthrough	10	10	nV-secs typ	DAC alternately loaded with all 1s and all 0s. CS High.
Output Noise Voltage	50	50	nV/√Hz typ	Measured at V <sub>OUT</sub> . DAC loaded with 0111011 11.
Density (1kHz-100kHz)				$V_{REF+} = V_{REF-} = 0V.$

# TIMING CHARACTERISTICS ( $v_{00}$ =+14.25V to +15.75V, $v_{ss}$ =-14.25V to -15.75V, $v_{cc}$ =+4.75V to +5.25V.)

Parameter	Limit at T <sub>A</sub> =25°C	Limit at T <sub>A</sub> =0 to +70°C T <sub>A</sub> =-25°C to +85°C	Limit at T <sub>A</sub> =-55°C to +125°C	Units	Test Conditions/Comments
t <sub>1</sub>	40	40	50	ns min	R/W to CS Setup Time
t <sub>2</sub>	150	160	190	ns min	CS Pulse Width (Write Cycle)
t,	40	40	50	ns min	R/W to CS Hold Time
t <sub>4</sub>	110	110	120	ns min	Data Setup Time
t,	0	0	0	ns min	Data Hold Time
ť,	230	270	320	ns max	Data Access Time
ť	10	10	10	ns min	Bus Relinquish Time
,	80	90	90	ns max	
t <sub>R</sub>	20	20	20	ns min	CLR Setup Time
t	150	150	150	ns min	CLR Pulse Width
t <sub>10</sub>	0	0	0	ns min	CLR Hold Time
t <sub>n</sub>	80	100	100	ns min	LDAC Pulse Width
t <sub>12</sub>	240	280	330	ns min	CS Pulse Width (Read Cycle)


# NOTES

Specifications subject to change without notice.



a. High Z to  $V_{OH}$  b. High Z to  $V_{OL}$ 

Figure 1. Load Circuits for Access Time (t<sub>6</sub>)



а. V<sub>он</sub> to High Z

b.  $V_{OL}$  to High Z

Figure 2. Load Circuits for Bus Relinquish Time (t<sub>7</sub>)




Figure 3. AD7846 Timing Diagram

<sup>&</sup>lt;sup>1</sup>Timing specifications are sample tested at 25°C to ensure compliance. All input control signals are specified with  $t_R = t_F = 5$  ns (10% to 90% of +5V) and timed from a voltage level of 1.6V.

 $<sup>^{2}</sup>$ t<sub>6</sub> is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V or 2.4V.

<sup>3</sup>t<sub>7</sub> is defined as the time required for an output to change 0.5V when loaded with the circuits of Figure 2.

# 

Digital Output Voltage to DGND $-0.3V$ to $V_{CC}$ +0.3V
Power Dissipation (Any Package)
To +75°C
Derates above +75°C

## ORDERING GUIDE

Model	Temperature Range	Relative Accuracy	Package Option*
AD7846JN	0°C to +70°C	±16 LSB	N-28
AD7846KN	0°C to +70°C	±8 LSB	N-28
AD7846JP	0°C to +70°C	±16 LSB	P-28A
AD7846KP	0°C to +70°C	±8 LSB	P-28A
AD7846AD	−25°C to +85°C	±16 LSB	D-28
AD7846BD	−25°C to +85°C	±8 LSB	D-28
AD7846SD/883B	−55°C to +125°C	±16 LSB	D-28
AD7846SE/883B	−55°C to +125°C	±16 LSB	E-28A


<sup>\*</sup>D = Ceramic DIP; E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

# Operating Temperature Range

J, K Versions	0 to +70°C
A, B Versions	−25°C to +85°C
S Version	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering)	+300°C
NOTES	

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

 $^2V_{\rm CC}$  must not exceed  $V_{\rm DD}$  by more than 0.3V. If it is possible for this to happen during power supply sequencing, the following diode protection scheme will ensure protection.



 $^3V_{\rm OUT}$  may be shorted to DGND,  $V_{\rm DD},\,V_{SS},\,V_{\rm CC}$  provided that the power dissipation of the package is not exceeded.

# CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



# **TERMINOLOGY**

## Least Significant Bit

This is the analog weighting of 1 bit of the digital word in a DAC. For the AD7846,  $1LSB = (V_{REF+} - V_{REF-})/2^{16}$ .

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the end points of the DAC transfer function. It is measured after adjusting for both endpoints (i.e., offset and gain errors are adjusted out) and is normally expressed in least significant bits or as a percentage of full scale range.

# Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1LSB$  max over the operating temperature range ensures monotonicity.

## Gain Error

Gain error is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out. Gain error is adjustable to zero with an external potentiometer.

# Offset Error

This is the error present at the device output with all 0s loaded in the DAC. It is due to op amp input offset voltage and bias current and the DAC leakage current.

## Bipolar Zero Error

When the AD7846 is connected for bipolar output and 10 . . . 000 is loaded to the DAC, the deviation of the analog output from the ideal midscale of 0V is called the bipolar zero error.

# Digital-to-Analog Glitch Impulse

This is the amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or a voltage.

# Multiplying Feedthrough Error

This is an ac error due to capacitive feedthrough from either of the  $V_{REF}$  terminals to  $V_{OUT}$  when the DAC is loaded with all  $\Omega_{R}$ 


# Digital Feedthrough

When the DAC is not selected (i.e.,  $\overline{CS}$  is held high), high frequency logic activity on the digital inputs in capacitively coupled through the device to show up as noise on the  $V_{\rm OUT}$  pin. This noise is digital feedthrough.


# PIN CONFIGURATIONS

### DIP DB2 1 28 DB3 DB1 2 27 DB4 26 DB5 25 LDAC DB0 3 V<sub>DD</sub> 4 V<sub>out</sub> 5 24 CLR R<sub>IN</sub> 6 23 CS V<sub>REF</sub>. 7 AD7846 22 R/W TOP VIEW (Not to Scale) VREF- 8 21 V<sub>cc</sub> V<sub>ss</sub> 9 20 DGND 19 DB6 DB15 10 18 DB7 DB14 11 17 DB8 DB13 12 16 DB9 DB12 13 DB11 14 15 DB10

# LCCC



# **PLCC**



# PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1-3	DB2-DB0	Data I/O pins. DB0 is LSB.
4	$V_{DD}$	Positive supply for analog circuitry. This is $+15V$ nominal.
5	$V_{OUT}$	DAC output voltage pin.
6	$R_{IN}$	Input to summing resistor of DAC output amplifier. This is used to select output voltage ranges. See Table I.
7	$V_{\mathtt{REF}+}$	$V_{REF+}$ input. The DAC is specified for $V_{REF+} = +5V$ .
8	$ m V_{REF-}$	V <sub>REF</sub> input. For unipolar operation connect V <sub>REF</sub> to 0V and for bipolar operation connect it to -5V. The device is specified for both conditions.
9	$V_{ss}$	Negative supply for analog circuitry. This is $-15V$ nominal.
10–19	DB15-DB6	Data I/O pins. DB15 is MSB.
20	DGND	Ground pin for digital circuitry.
21	$V_{CC}$	Positive supply for digital circuitry. This is +5V nominal.
22	R∕₩	R/W input. This can be used to load data to the DAC or to read back the DAC latch contents.
23	<del>CS</del>	Chip select input. This selects the device.
24	CL D	Clear input. The DAC can be cleared to 000 000 or
24	CLR	100 000. See Table II.
25	LDAC	Asynchronous load input to DAC.
26–28	DB5-DB3	Data I/O pins.

Output Range	V <sub>REF+</sub>	V <sub>REF</sub> _	R <sub>IN</sub>
0V to +5V	+5V	0V	Vout
0V to $+10V$	+5V	0V	0V
+5V to $-5V$	+5V	-5V	Vout
+5V to $-5V$	+5V	0V	+5V
+10V to $-10V$	+5V	-5V	0V

Table I. AD7846 Output Voltage Ranges

# **AD7846**—Typical Performance Curves




Figure 4. AC Feedthrough.  $V_{REF+} = 1V$  rms, 10kHz Sine Wave.




Figure 5. AC Feedthrough vs. Frequency




Figure 6. Large Signal Frequency Response




Figure 7. Noise Spectral Density




Figure 8. Digital-to-Analog Glitch Impulse without Internal Deglitcher (10 . . . 000 to 011 . . . 111 Transition)




Figure 9. Digital-to-Analog Glitch Impulse with Internal Deglitcher (10 . . . 000 to 011 . . . 111 Transition)




Figure 10. Pulse Response (Large Signal)




Figure 11. Pulse Response (Small Signal)




Figure 12. Spectral Response of Digitally Constructed Sine Wave




Figure 13. Typical Linearity vs.  $V_{DD}/V_{SS}$ 




Figure 14. Typical Monotonicity vs.  $V_{DD}/V_{SS}$ 

# CIRCUIT DESCRIPTION

### **Digital Section**

Figure 15 shows the digital control logic and on-chip data latches in the AD7846. Table II is the associated truth table. The D/A converter had two latches which are controlled by four signals:  $\overline{\text{CS}}$ ,  $R/\overline{W}$ ,  $\overline{\text{LDAC}}$  and  $\overline{\text{CLR}}$ . The input latch is connected to the data bus (DB15–DB0). A word is written to the input latch by bringing  $\overline{\text{CS}}$  low and  $R/\overline{W}$  low. The contents of the input latch may be read back by bringing  $\overline{\text{CS}}$  low and  $R/\overline{W}$  high. This feature is called "readback" and is used in system diagnostic and calibration routines.




Figure 15. AD7846 Input Control Logic

	CS	R/W	LDAC	CLR	Function
_	1	X	X	X	3-State DAC I/O Latch in High Z State
	0	0	X	Х	DAC I/O Latch Loaded with DB15-DB0
	0	1	X	Х	Contents of DAC I/O Latch Available on DB15–DB0
	X	X	0	1	Contents of DAC I/O Latch Transferred to DAC Latch
	X	0	x	0	DAC Latch Loaded with 000 000
	X	1	X	0	DAC Latch Loaded with 100 000

Table II. AD7846 Control Logic Truth Table

Data is transferred from the input latch to the DAC latch with the  $\overline{LDAC}$  strobe. The equivalent analog value of the DAC latch contents appears at the DAC output. The  $\overline{CLR}$  pin resets the DAC latch contents to  $000\ldots000$  or  $100\ldots000$ , depending on the state of  $R/\overline{W}.$  Writing a  $\overline{CLR}$  loads  $000\ldots000$  and reading a  $\overline{CLR}$  loads  $100\ldots000$ . To reset a DAC to 0V in a unipolar system the user should exercise  $\overline{CLR}$  while  $R/\overline{W}$  is low; to reset to 0V in a bipolar system exercise the  $\overline{CLR}$  while  $R/\overline{W}$  is high.

# D/A Conversion

Figure 16 shows the D/A section of the AD7846. There are three DACs, each of which have their own buffer amplifiers. DAC1 and DAC2 are 4-bit DACs. They share a 16-resistor string but have their own analog multiplexers. The voltage reference is applied to the resistor string. DAC3 is a 12-bit voltage mode DAC with its own output stage.

The 4MSBs of the 16-bit digital code drive DAC1 and DAC2 while the 12LSBs control DAC3. Using DAC1 and DAC2, the MSBs select a pair of adjacent nodes on the resistor string and present that voltage to the positive and negative inputs of DAC3. This DAC interpolates between these two voltages to produce the analog output voltage.




Figure 16. AD7846 D/A Conversion

To prevent non-monotonicity in the DAC due to amplifier offset voltages, DAC1 and DAC2 "leap-frog" along the resistor string. For example, when switching from Segment 1 to Segment 2, DAC1 switches from the bottom of Segment 1 to the top of Segment 2 while DAC2 stays connected to the top of Segment 1. The code driving DAC3 is automatically complemented to compensate for the inversion of its inputs. This means that any linearity effects due to amplifier offset voltages remain unchanged when switching from one segment to the next and 16-bit monotonicity is ensured if DAC3 is monotonic. So, 12-bit resistor matching in DAC3 guarantees overall 16-bit monotonicity. This is much more acheivable than the 16-bit matching which a conventional R-2R structure would have needed.

## **Output Stage**

The output stage of the AD7846 is shown in Figure 17. It is capable of driving a  $2k\Omega/1000pF$  load. It also has a resistor feedback network which allows the user to configure it for gains of one or two. Table I shows the different output ranges that are possible.

An additional feature is that the output buffer is configured as a track-and-hold amplifier. Although normally tracking its input, this amplifier is placed in a hold mode for approximately  $1\mu s$  after the leading edge of  $\overline{LDAC}$ . This short state keeps the DAC output at its previous voltage while the AD7846 is internally changing to its new value. So, any glitches that occur in the transition are not seen at the output. In systems where the  $\overline{LDAC}$  is tied permanently low, the deglitching will not be in operation. Figures 8 and 9 show the outputs of the AD7846 with and without the deglitcher.




Figure 17. AD7846 Output Stage

# UNIPOLAR BINARY OPERATION

Figure 18 shows the AD7846 in the unipolar binary circuit configuration. The DAC is driven by the AD586, +5V reference. Since  $R_{\rm IN}$  is tied to 0V, the output amplifier has a gain of 2 and the output range is 0 to +10V. If a 0 to +5V range is required,  $R_{\rm IN}$  should be tied to  $V_{\rm OUT}$ , configuring the output stage for a gain of 1. Table III gives the code table for the circuit of Figure 18




Figure 18. Unipolar Binary Operation

Binary Number in DAC Latch	Analog Output (V <sub>OUT</sub> )
MSB LSB	
1111 1111 1111 1111	+10 (65535/65536) V
1000 0000 0000 0000	+10 (32768/65536) V
0000 0000 0000 0001	+10 (1/65536) V
0000 0000 0000 0000	0V

IOTE

 $1LSB = 10V/2^{16} = 10V/65536 = 152\mu V$ .

Table III. Code Table for Figure 18

Offset and gain may be adjusted in Figure 18 as follows: To adjust offset, disconnect the  $V_{\rm REF}$  input from 0V, load the DAC with all 0s and adjust the  $V_{\rm REF}$  voltage until  $V_{\rm OUT}=0$ V. For gain adjustment, the AD7846 should be loaded with all 1s and R1 adjusted until  $V_{\rm OUT}=10(65535)/(65536)=9.999847$ V. If a simple resistor divider is used to vary the  $V_{\rm REF}$  voltage, it is important that the temperature coefficients of these resistors match that of the DAC input resistance (-300ppm/°C). Otherwise, extra offset errors will be introduced over temperature. Many circuits will not require these offset and gain adjustments. In these circuits, R1, can be omitted. Pin 5 of the AD7846 may be left open circuit and Pin 8 ( $V_{\rm REF}$ ) of the AD7846 tied to 0V.




Figure 19. Bipolar ±10V Operation

# **BIPOLAR OPERATION**

Figure 19 shows the AD7846 set up for  $\pm 10V$  bipolar operation. The AD588 provides precision  $\pm 5V$  tracking outputs which are fed to the  $V_{REF+}$  and  $V_{REF}$  inputs of the AD7846. The code table for Figure 19 is shown in Table IV.

Binary Number in DAC Latch	Analog Output $(V_{OUT})$
MSB LSB 1111 1111 1111 1111 1000 0000 0000 000	+10 (32767/32768) V +10 (1/32768) V 0V -10 (1/32768) V -10 (32768/32768) V

NOTE  $1LSB = 10V/2^{15} = 10V/32768 = 305 \mu V.$ 

Table IV. Offset Binary Code Table for Figure 19

Full scale and bipolar zero adjustment are provided by varying the gain and balance on the AD588. R2 varies the gain on the AD588 while R3 adjusts the +5V and -5V outputs together with respect to ground.

For bipolar zero adjustment on the AD7846, load the DAC with  $100\ldots000$  and adjust R3 until  $V_{\rm OUT}=0V$ . Full scale is adjusted by loading the DAC with all 1s and adjusting R2 until  $V_{\rm OUT}=9.999694V$ .

When bipolar zero and full scale adjustment are not needed, R2 and R3 can be omitted, Pin 12 on the AD588 should be connected to Pin 11 and Pin 5 should be left floating. If a user wants a  $\pm 5V$  output range, there are two choices. By tying Pin 6  $(R_{IN})$  of the AD7846 to  $V_{\rm OUT}$  (Pin 5), the output stage gain is reduced to unity and the output range is  $\pm 5V$ . If only a positive  $\pm 5V$  reference is available, bipolar  $\pm 5V$  operation is still possible. Tie  $V_{\rm REF}$ . to 0V and connect  $R_{\rm IN}$  to  $V_{\rm REF}$ . This will also give a  $\pm 5V$  output range. However, the linearity, gain, and offset error specifications will be the same as the unipolar 0 to  $\pm 5V$  range.

# Other Output Voltage Ranges

In some cases, users may require output voltage ranges other than those already mentioned. One example is systems which need the output voltage to be a whole number of millivolts (i.e.  $1mV,\,2mV,\,etc.$ ). If the AD689 (8.192V reference) is used with the AD7846 as in Figure 20, then the LSB size is  $125\mu V.$  This makes it possible to program whole millivolt values at the output. Table V shows the code table for Figure 20.




Figure 20. Unipolar Output with AD689

Binary Number in DAC Latch	Analog Output (V <sub>OUT</sub> )
MSB LSB	
1111 1111 1111 1111	8.192V (65535/65536) = 8.1919V
1000 0000 0000 0000	8.192V (32768/65536) = 4.096V
0000 0000 0000 1000	8.192V (8/65536) = 0.001V
0000 0000 0000 0100	8.192V (4/65536) = 0.0005V
0000 0000 0000 0010	8.192V (2/65536) = 0.00025V
0000 0000 0000 0001	8.192V (1/65536) = 0.000125V

NOTE  $1LSB = 8.192V/2^{16} = 125\mu V.$ 

Table V. Code Table for Figure 20

# Multiplying Operation

The AD7846 is a full multiplying DAC. To get four-quadrant multiplication, tie  $V_{\rm REF}$  to 0V, apply the ac input to  $V_{\rm REF}$ . and tie  $R_{\rm IN}$  to  $V_{\rm REF-}$ . Figure 6 shows the Large Signal Frequency Response when the DAC is used in this fashion.

### TEST APPLICATION

Figure 21 shows the AD7846 in an Automatic Test Equipment application. The readback feature of the AD7846 is very useful in these systems. It allows the designer to eliminate phantom memory used for storing DAC contents and increases system reliability since the phantom memory is now effectively on chip with the DAC. The readback feature is used in the following manner to control a data transfer. First, write the desired 16-bit word to the DAC input latch using the  $\overline{CS}$  and  $R/\overline{W}$  inputs. Verify that correct data has been received by reading back the latch contents. Now, the data transfer can be completed by bringing the asynchronous  $\overline{LDAC}$  control line low. The analog equivalent of the digital word now appears at the DAC output.

In Figure 21, each pin on the Device Under Test can be an input or output. The AD345 is the pin driver for the digital inputs, and the AD9687 is the receiver for the digital outputs. The digital control circuitry determines the signal timing and format.

DACs 1 and 2 set the pin driver voltage levels ( $V_H$  and  $V_L$ ), and DACs 3 and 4 set the receiver voltage levels. The pin drivers used in ATE systems normally have a nonlinearity between input and output. The 16-bit resolution of the AD7846 allows compensation for these input/output nonlinearities. The dc parametrics shown in Figure 21 measure the voltage at the device pin and feed this back to the system processor. The pin voltage can thus be fine-tuned by incrementing or decrementing DACs 1 and 2 under system processor control.




Figure 21. Digital Test System with 16-Bit Performance

# POSITION MEASUREMENT APPLICATION

Figure 22 shows the AD7846 in a position measurement application using an LVDT (Linear Variable Displacement Transducer), an AD630 synchronous demodulator and a comparator to make a 16-bit LVDT-to-Digital Convertor. The LVDT is excited with a fixed frequency and fixed amplitude sine wave (usually 2.5kHz, 2V pk-pk). The outputs of the secondary coil are in anti-phase and their relative amplitudes depend on the position of the core in the LVDT. The AD7846 output interpolates between these two inputs in response to the DAC input code. The AD630 is set up so that it rectifies the DAC output signal. Thus, if the output of the DAC is in phase with the V<sub>REF+</sub> input, the inverting input to the comparator will be positive, and if it is in phase with V<sub>REF</sub>-, the output will be negative. By turning on each bit of the DAC in succession starting with the MSB, and deciding to leave it on or turn it off based on the comparator output, a 16-bit measurement of the core position is obtained.




Figure 22. AD7846 in Position Measurement Application

# MICROPROCESSOR INTERFACING

### AD7846-8086 Interface

Figure 23 shows the 8086 16-bit processor interfacing to the AD7846. The double buffering feature of the DAC is not used in this circuit since  $\overline{LDAC}$  is permanently tied to 0V. AD0-AD15 (the 16-bit data bus) are connected to the DAC data bus (DB0-DB15). The 16-bit word is written to the DAC in one MOV instruction and the analog output responds immediately. In this example, the DAC address is D000H.




Figure 23. AD7846 to 8086 Interface Circuit

In a multiple DAC system, the double buffering of the AD7846 allows the user to simultaneously update all DACs. In Figure 24, a 16-bit word is loaded to the input latches of each of the DACs in sequence. Then, with one instruction to the appropriate address,  $\overline{CS4}$  (i.e.,  $\overline{LDAC}$ ) is brought low, updating all the DACs simultaneously.




Figure 24. AD7846 to 8086 Interface: Multiple DAC System

# AD7846 to MC68000 Interface

Interfacing between the AD7846 and MC68000 is accomplished using the circuit of Figure 25. The following routine writes data to the DAC latches and then outputs the data via the DAC latch.

1000 MOVE.W #W, D0 The desired DAC data, W, is loaded into Data Register 0. W may be any value between 0 and 65535 (decimal) or 0 and FFFF (hexadecimal). The data, W, is transferred MOVE.W D0, \$E000 between D0 and the DAC register. MOVE.W #228, D7 Control is returned to the System Monitor using these TRAP #14 two instructions.




Figure 25. AD7846 to MC68000 Interface

# DIGITAL FEEDTHROUGH

In the preceding interface configurations, most digital inputs to the AD7846 are directly connected to the microprocessor bus. Even when the device is not selected, these inputs will be constantly changing. The high frequency logic activity on the bus




Figure 26. AD7846 Interface Circuit Using Latches to Minimize Digital Feedthrough

noise on the analog output. To minimize this Digital Feedthrough isolate the DAC from the noise source. Figure 26 shows an interface circuit which isolates the DAC from the bus. Note that to make use of the AD7846 readback feature using the isolation technique of Figure 26, the latch needs to be bidirectional.

# APPLICATION HINTS

### Noise

In high resolution systems, noise is often the limiting factor. With a 10 volt span, a 16-bit LSB is  $152\mu V$  (-96dB). Thus, the noise floor must stay below -96dB in the frequency range of interest. Figure 7 shows the noise spectral density for the AD7846.

# Grounding

As well as noise, the other prime consideration in high resolution DAC systems is grounding. With an LSB size of  $152\mu V$  and a load current of 5mA, 1LSB of error can be introduced by series resistance of only  $0.03\Omega$ .

Figure 27 below shows recommended grounding for the AD7846 in a typical application.




Figure 27. AD7846 Grounding

R1 to R5 represent lead and track resistances on the printed circuit board. R1 is the resistance between the Analog Power Supply ground and the Signal Ground. Since current flowing in R1 is very low (bias current of AD588 sense amplifier), the effect of R1 is negligible. R2 and R3 represent track resistance between the AD588 outputs and the AD7846 reference inputs. Because of the Force and Sense outputs on the AD588, these resistances will also have a negligible effect on accuracy.

R4 is the resistance between the DAC output and the load. If  $R_{\rm L}$  is constant, then R4 will introduce a gain error only which can be trimmed out in the calibration cycle. R5 is the resistance between the load and the analog common. If the output voltage is sensed across the load, R5 will introduce a further gain error which can be trimmed out. If, on the other hand, the output voltage is sensed at the analog supply common, R5 appears as part of the load and therefore introduces no errors.

# Printed Circuit Board Layout

Figure 28 shows the AD7846 in a typical application with the AD588 reference, producing an output analog voltage in the  $\pm 10$  volts range. Full scale and bipolar zero adjustment are provided by potentiometers R2 and R3. Latches (2×74LS245) isolate the DAC digital inputs from the active microprocessor bus and minimize digital feedthrough.

The printed circuit board layout for Figure 28 is shown in Figures 29 and 30. Figure 29 is the component side layout while Figure 30 is the solder side layout. The component overlay is shown in Figure 31.

In the layout, the general grounding guidelines given in Figure 27 are followed. The AD588 and AD7846 are as close as possible, and the decoupling capacitors for these are also kept as close to the device pins as possible.




Figure 28. Schematic for AD7846 Board




Figure 29. PCB Component Side Layout for Figure 28




Figure 30. PCB Solder Side Layout for Figure 28




Figure 31. Component Overlay for Circuit of Figure 28



# LC<sup>2</sup>MOS Complete 12-Bit DAC with DSP Interface

**AD7848** 

## **FEATURES**

Complete DAC with DSP Interface, Comprising:

- 12-Bit Voltage Mode DAC
- 3 V Zener Reference
- Output Buffer Amplifier with 4 us Settling Time
- 8 Word FIFO and Interface Logic

72 dB Signal-to-Noise Ratio
Interfaces to High Speed DSP Processors,
e.g., ADSP-2100, TMS320C25, TMS32010
42 ns min WR Pulse Width
Low Power -60 mW typ

APPLICATIONS
Digital Signal Processing
Speech Synthesis
High Speed Modems
DSP Servo Control When Used with AD7878

# GENERAL DESCRIPTION

The AD7848 is a fast, complete, 12-bit, voltage output D/A converter with a versatile DSP interface consisting of an 8-word, first-in, first-out (FIFO) memory and associated control logic.


The FIFO memory allows up to eight samples to be loaded to the AD7848 at full microprocessor speed. The samples are then loaded to the DAC register under control of an asynchronous  $\overline{LDAC}$  signal. A fast data setup time of 20 ns allows direct interfacing to DSP processors and high speed 16-bit microprocessors.

An on-chip status/control register allows the user to program the effective length of the FIFO and contains FIFO empty, FIFO full and FIFO word count information.

The analog output from the AD7848 provides a bipolar output range of  $\pm 3$  V. Full power output signals up to 20 kHz can be created and the AD7848 is fully specified for dynamic performance parameters such as signal-to-noise ratio and harmonic distortion.

The AD7848 is fabricated in Linear Compatible CMOS (LC<sup>2</sup>MOS), an advanced, mixed technology, process that combines precision bipolar circuits with low power CMOS logic. The part is available in a 28-pin plastic and hermetic dual-in-line package (DIP) and in a 28-terminal plastic leaded chip carrier (PLCC).

# FUNCTIONAL BLOCK DIAGRAM



# PRODUCT HIGHLIGHTS

- Complete D/A Function with DSP Interface
   The AD7848 provides the complete function for creating ac
   signals to 12-bit accuracy. The part features an on-chip refer ence, an output buffer amplifier and 12-bit D/A converter.
   The additional feature of an 8-word FIFO reduces the high
   software overheads associated with servicing peripherals in
   DSP processors.
- Dynamic Specifications for DSP Users The AD7848 is fully specified and tested for ac parameters, including signal-to-noise ratio and harmonic distortion.
- 3. Fast Microprocessor Interface Data setup times of 20 ns and write pulse widths of 42 ns make the AD7848 compatible with all modern 16-bit microprocessors and digital signal processors. Key digital timing parameters are also tested and specified over the full operating temperature range.

# 

Parameter	J, A Versions <sup>1</sup>	K, B Versions	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE <sup>2</sup>		<b>†</b>	<b> </b>	
Signal to Noise Ratio <sup>3</sup> (SNR) @ +25°C	70	72	dB min	$f_{OUT} = 1 \text{ kHz Sine Wave, } f_{SAMPLE} = 100 \text{ kHz}$
T <sub>min</sub> to T <sub>max</sub>	70	70	dB min	Typically 72 dB at +25°C for 0 <f<sub>OUT&lt;20 kHz<sup>4</sup></f<sub>
Total Harmonic Distortion (THD)	-80	-80	dB typ	f <sub>OUT</sub> = 1 kHz Sine Wave, f <sub>SAMPLE</sub> = 100 kHz
Total Harmonic Distortion (1115)		""	ab typ	Typically -80 dB at +25°C for 0 <f<sub>OUT&lt;20 kHz<sup>4</sup></f<sub>
Peak Harmonic or Spurious Noise	-80	-80	dB typ	f <sub>OUT</sub> = 1 kHz Sine Wave, f <sub>SAMPLE</sub> = 100 kHz Typically -80 dB at +25°C for 0 <f<sub>OUT&lt;20 kHz<sup>4</sup></f<sub>
DC ACCURACY				
Resolution	12	12	Bits	
Relative Accuracy	±1	±1/2	LSB typ	
Differential Nonlinearity	±1/2	±1/2	LSB typ	Guaranteed Monotonic
Bipolar Zero Error	±4	±4	LSB max	
Positive Full-Scale Error 5	±4	±4	LSB max	}
Negative Full-Scale Error <sup>5</sup>	±4	±4	LSB max	
	<u> </u>	-7	LOD Max	
REFERENCE OUTPUT <sup>6</sup>		,	ļ	
REF OUT	3	3	V nom	
REF OUT Error @ +25°C	±10	±10	mV max	
T <sub>min</sub> to T <sub>max</sub>	±15	±15	mV max	
Reference Load Sensitivity	-	İ		
(ΔREF OUT/ΔI)	-1	-1	mV max	Reference Load Current Change (0-500 μA)
REFERENCE INPUT	+			
REF IN	2.85	2.85	V min	
KEI IN	3.15	3.15	V max	
Input Current	±1	±1	μA max	}
-	Ξ1	Ξ1	рл пах	
LOGIC INPUTS	1			
Input High Voltage, V <sub>INH</sub>	2.4	2.4	V min	$V_{DD} = 5 V \pm 5\%$
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	$V_{DD} = 5 V \pm 5\%$
Input Current, I <sub>IN</sub>	±10	±10	μA max	$V_{IN} = 0 \text{ V to } V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>7</sup>	10	10	pF max	1 22
Input Coding	2s Co	mplement	-	
LOGIC OUTPUTS	-	<del>  -</del>		
	2.7	2.7	X7	T 40 Å
Output High Voltage, V <sub>OH</sub>		2.7	V min	$I_{SOURCE} = 40 \mu\text{A}$
Output Low Voltage, V <sub>OL</sub>	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$
DB11-DB0				
Floating State Leakage Current	10	10	μA max	
Floating State Output Capacitance <sup>7</sup>	15	15	pF max	
ANALOG OUTPUT				
Output Voltage Range	±3	±3	V nom	
DC Output Impedance	0.2	0.2	Ωtyp	<b>\</b>
Short Circuit Current	25	25	mA typ	
	1			
AC CHARACTERISTICS <sup>7</sup>		ļ		
Voltage Output Settling Time <sup>8</sup>				Settling Time to Within $\pm 1/2$ LSB of Final Value
Positive Full-Scale Change	4	4	μs max	
Negative Full-Scale Change	4	4	μs max	
Digital-to-Analog Glitch Impulse <sup>8</sup>	10	10	nV secs typ	DAC Code Change All 1s to All 0s
Digital Feedthrough <sup>8</sup>	2	2	nV secs typ	1
CLK IN Feedthrough	2	2	mV typ	
POWER REQUIREMENTS		<del>                                     </del>	<u> </u>	
V <sub>DD</sub>	+5	+5	V nom	±5% for Specified Performance
$\stackrel{ extsf{v}}{ ext{DD}} V_{ ext{SS}}$	-5	-5	V nom	±5% for Specified Performance
	13	13	mA max	$\frac{\pm 3\%}{\text{CS}} = \frac{\text{DMWR}}{\text{DMWR}} = \frac{\text{DMRD}}{\text{DMRD}} = \text{Data Inputs} = 5 \text{ V};$
$I_{DD}$	13	13	IIIV IIIX	Output Unloaded
T	4			$\frac{\text{Output Onloaded}}{\text{CS} = \text{DMWR} = \text{DMRD}} = \text{Data Inputs} = 5 \text{ V};$
$I_{SS}$	6	6	mA max	Output Unloaded
Power Dissipation	95	95	mW max	Typically 60 mW
LOMET DISSIDATION	1 73	1 70	i iiiw iiiax	I VDICARY OU III W

NOTES

NOTES

Temperature ranges are as follows: J, K Versions, 0 to +70°C; A, B Versions, -25°C to +85°C.

Vout = ±3 V.

SNR includes distortion and noise components.

Using external sample-and-hold (see Testing the AD7848).

Measured with respect to REF IN and includes bipolar offset error.

For capacitive loads greater than 50 pF a series resistor is required (see INTERNAL REFERENCE section).

Sample tested @ +25°C to ensure compliance.

Measured with CLK IN stopped.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS<sup>1</sup> ( $v_{DD} = +5 \text{ V} \pm 5\%$ , $v_{SS} = -5 \text{ V} \pm 5\%$ , agnd=dgnd=0 v)

Parameter	Limit at T <sub>min</sub> , T <sub>max</sub> (J, A, Versions)	Limit at T <sub>min</sub> , T <sub>max</sub> (K, B Versions)	Units	Conditions/Comments
t <sub>1</sub>	42	42	ns min	INTERNAL WRITE Pulse Width
t <sub>2</sub>	5	5	ns min	ADD0 to INTERNAL WRITE Setup Time
t <sub>3</sub>	0	0	ns min	ADD0 to INTERNAL WRITE Hold Time
t <sub>4</sub>	t <sub>1</sub> -12 or 50 <sup>2</sup>	t <sub>1</sub> -22 or 50 <sup>2</sup>	ns min	Data Valid to INTERNAL WRITE Setup Time
t <sub>5</sub>	10	10	ns min	Data Valid to INTERNAL WRITE Hold Time
t <sub>6</sub>	1.5 CLK IN Cycles	1.5 CLK IN Cycles	min	LDAC Pulse Width
t <sub>7</sub>	0	0	ns min	CS to DMRD Setup Time
t <sub>o</sub>	0	0	ns min	CS to DMRD Hold Time
t <sub>9</sub>	60	45	ns min	DMRD Pulse Width
t <sub>10</sub> 3	57	41	ns max	Data Access Time after DMRD
t <sub>11</sub> <sup>4</sup>	5	5	ns min	Bus Relinquish Time
	45	45	ns max	

### NOTES

# ABSOLUTE MAXIMUM RATINGS\*


Industrial (A, B Versions) ... -25°C to +85°C Storage Temperature Range ... -65°C to +150°C Lead Temperature (Soldering, 10 secs) ... +300°C Power Dissipation (Any Package) to +75°C ... 1000 mW Derates above +75°C by ... 10 mW/°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **ORDERING GUIDE**

Model Temperature Range		SNR (dBs)	Package Option*	
AD7848JN	0°C to +70°C	70 min	N-28	
AD7848KN	0°C to +70°C	72 min	N-28	
AD7848JP	0°C to +70°C	70 min	P-28A	
AD7848KP	0°C to +70°C	72 min	P-28A	
AD7848AQ	-25°C to +85°C	70 min	Q-28	
AD7848BQ	−25°C to +85°C	72 min	Q-28	

<sup>\*</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information, see Package Information section.



a. High-Z to  $V_{OH}$  b.  $V_{OL}$  to High-Z Figure 1. Load Circuits for Access Time



a. V<sub>OH</sub> to High-Z

b.  $V_{OL}$  to High-Z

Figure 2. Load Circuits for Output Float Delay

# CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.




<sup>&</sup>lt;sup>1</sup>Timing Specifications in **bold print** are 100% production tested. All other times are sample tested at  $+25^{\circ}$ C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>The smaller number of these two is the required data setup time, i.e., for narrower write pulses a shorter setup time is required.

 $<sup>^3</sup>$  t<sub>10</sub> is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8  $\hat{V}$  or 2.4  $\hat{V}$ .

t<sub>11</sub> is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2. Specifications subject to change without notice.



DIN	CITA	CTION	DESCE	IPTION

Pin No.	Pin Mnemonic	Function
1	ADD0	Address Input. This input determines whether the word on the data bus during a write operation is loaded to the FIFO RAM or to the status/control register. A logic low selects the FIFO memory, while a logic high selects the status/control register (see Status/Control Register section).
2	CS	Chip Select. Active low logic input. The device is selected when this input is active.
3	DMWR	Data Memory Write. Active low logic input. $\overline{DMWR}$ is used in conjunction with $\overline{CS}$ to write data to either the FIFO memory or the status/control register. Corresponds directly to $\overline{DMWR}$ (ADSP-2100), R/W (MC68000, TMS320C25), $\overline{WE}$ (TMS32010).
4	DMRD	Data Memory Read. Active low logic input. $\overline{DMRD}$ is used in conjunction with $\overline{CS}$ low to access data from the status/control register. Corresponds directly to $\overline{DMRD}$ (ADSP-2100), $\overline{DEN}$ (TMS32010).
5	LDAC	Load DAC. Logic input. A new word is loaded to the DAC register from FIFO memory Location 0 on the falling edge of this signal. The $\overline{\text{LDAC}}$ input is asynchronous to CLK IN and is independent of $\overline{\text{CS}}$ , $\overline{\text{DMWR}}$ and $\overline{\text{DMRD}}$ . A software $\overline{\text{LDAC}}$ can be performed by writing to the control register (see STATUS/CONTROL REGISTER section).
6	ALMT	FIFO Almost Empty. A logic low indicates that the word count (i.e., number of data words in the FIFO) has reached the programmed almost empty word count in the status/control register. $\overline{ALMT}$ is updated after every $\overline{LDAC}$ operation. The $\overline{ALMT}$ output can be disabled (i.e., set to a logic high) by writing a Logic 1 to DB7 ( $\overline{ENAL}$ ) of the status/control register. The $\overline{ALMT}$ status can also be obtained by reading the status register (see STATUS/CONTROL REGISTER section).
7	DGND	Digital Ground. Ground reference for digital circuitry.
8	$V_{DD}$	Positive Supply Voltage, +5 V±5%.
9–20	DB11-DB0	Data Bit 11 (MSB) to DB0 (LSB). Three-state TTL input/outputs. Coding for data words is 2s complement.
21	$V_{DD}$	Positive Supply Voltage, +5 V±5%. Same as Pin 8; both pins must be tied together at the package.
22	AGND	Analog Ground. Ground reference for DAC, reference and output buffer amplifier.
23	$V_{OUT}$	Analog Output Voltage. This is the buffer amplifier output voltage. Bipolar output range ( $\pm 3$ V with REF IN = $+3$ V).
24	$v_{ss}$	Negative Supply Voltage, -5 V±5%.
25	REF OUT	Voltage Reference Output. The internal 3 V analog reference is provided at this pin. To operate the AD7848 with internal reference, REF OUT should be connected to REF IN. The external load capability of the reference is $500~\mu A$ .
26	REF IN	Voltage Reference Input. The reference voltage for the DAC is applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD7848 is 3 V.
27	RESET	Reset. Active low logic input. A logic low clears the words in the FIFO memory and the contents of the DAC register to 0000 0000 0000 and resets the status/control register and control logic.
28	CLK IN	Clock Input. TTL compatible logic input. Used as the clock source for all internal dynamic logic and provides synchronization during bus transactions. The mark/space ratio of this clock can vary from 35/65 to 65/35 provided the INTERNAL WRITE timing is obeyed (see READ/WRITE Operations section).

Table I. Status/Control Bit Function Description

BIT LOCATION	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
STATUS INFORMATION (READ)	ALMT	AEC2	AEC1	AEC0	ENAL	FFUL	0	FEMP	FUND	FC2	FC1	FC0
CONTROL FUNCTION (WRITE)	X	AEC2	AEC1	AEC0	ENAL	RESET	LDAC	X	X	x	x	X
RESET STATUS	0	0	0	0	0	1	0	1	0	0	0	0

X = DON'T CARE

# STATUS/ CONTROL REGISTER

The AD7848 contains two on-chip registers — a status register for monitoring the status of the FIFO memory and a control register to provide control for the FIFO memory functions. Because both registers reside at the same address and much of the information is common to both they are treated here as a common status/control register. Read operations from the status/control register access data from the status register, while write operations are to the control register.

The register is directly accessible through the data bus (DB11-DB0) with a read or a write operation when ADD0 is high. A write operation provides control for the ALMT output, DAC register updates and FIFO word count reset. This is normally done on power-up initialization. The FIFO memory address pointer is decremented after every DAC register update and this pointer is compared with a preprogrammed count in the status/control register. When this preprogrammed count is reached, the ALMT output is asserted if the ENAL control bit is set to 0. This ALMT can be used to interrupt the microprocessor after any predetermined number of DAC register updates (between 1 and 8). The status of the address pointer, along with FIFO underflow, FIFO empty and ALMT status can be accessed at any time by reading the status/control register. Note, reading from the status/control register does not cause any internal movement in the FIFO memory.

# STATUS/CONTROL REGISTER FUNCTION DESCRIPTION

# DB11 (ALMT)

Almost Empty Flag. Read only. This is the same as the Pin 6 (ALMT output) status. A logic low indicates that the word count in the FIFO memory has reached the preprogrammed word count in bit locations DB10–DB8. ALMT is updated at the end of an LDAC operation. ALMT is active following a device reset because both the FIFO word count and the almost empty word count are 000.

# DB10-DB8 (AEC2-AEC0)

Almost Empty Word Count. Read/Write. The count value determines the number of words in the FIFO memory which will cause  $\overline{ALMT}$  to be set. When the FIFO word count equals the programmed count in these three bits, then both the  $\overline{ALMT}$  output and DB11 of the status/control register are set to a logic low. For example, when a code of 011 is written to these bits,  $\overline{ALMT}$  is set when only Location 0 through Location 3 of the FIFO memory contain valid data. AEC2 is the most significant bit of the word count. The count value can be read back if required.

# DB7 (ENAL)

Enable Almost Empty. Read/Write. Writing a 1 to this bit disables the ALMT output and status/control register bit DB11.

# DB6 (FFUL/RESET)

FIFO Full/Reset. Read/Write. Reading a 0 from this bit indicates that there are 8 words in the FIFO memory (i.e. the FIFO is full). Writing a 1 to this bit location will cause a system reset as per the RESET input (Pin 27).

# DB5 (LDAC)

Load DAC. Write only. Writing a 0 to this location causes the sample in Location 0 of the FIFO to be loaded into the DAC register. The function of this bit is the same as the  $\overline{LDAC}$  input (Pin 5).

# DB4 (FEMP)

FIFO Empty. Read only. Reading a 1 indicates that there are no words in FIFO memory. When the FIFO is empty, any further  $\overline{\text{LDAC}}$  operations will continue to update the DAC register with the contents of Location 0 of the FIFO.

# DB3 (FUND)

FIFO Underflow. Read only. If the FIFO memory is empty and further DAC register updates occur, then this bit is set to a 1. It will remain set until an  $\overline{\text{LDAC}}$  operation occurs with valid data in FIFO Location 0.

# DB2-DB0 (FC2-FC0)

FIFO Word Count. Read only. The value read from these bits indicates the number of words in FIFO memory. For example, reading 011 from these bits indicates that Location 0 through Location 3 contain valid data. Note, reading all 0s indicates that there is either one word or no word in the FIFO memory; in this case, the FIFO Empty determines if there is no word in memory. FC2 is the most significant bit.

# D/A SECTION

The AD7848 contains a 12-bit voltage output D/A converter consisting of highly stable thin film resistors and high speed NMOS single pole, double throw switches. The simplified circuit diagram for the DAC section is shown in Figure 3. The three MSBs of the data word are decoded to drive the seven switches A-G. The 9 LSBs switch a 9-bit R-2R ladder structure. The output voltage from this converter has the same polarity as the reference voltage, REF IN.




Figure 3. DAC Ladder Structure

The REF IN voltage is internally buffered by a unity gain amplifier before being applied to the D/A converter and the bipolar bias circuitry. The D/A converter is configured and scaled for a 3 V reference and the device is tested with 3 V applied to REF IN. Operating the AD7848 at reference voltages outside the  $\pm 5\%$  tolerance range may result in degraded performance from the part.

## INTERNAL REFERENCE

The AD7848 has an on-chip temperature compensated buried Zener reference (see Figure 4) which is factory trimmed to  $3~V\pm~10~mV$ . The reference voltage is provided at the REF OUT pin. This reference can be used to provide both the reference voltage for the D/A converter and the bipolar bias circuitry. This is achieved by connecting the REF OUT pin to the REF IN pin of the device.




Figure 4. Internal Reference

The reference voltage can also be used as a reference for other components in the system and is capable of providing up to 500  $\mu A$  to an external load. The maximum recommended capacitance on REF OUT for normal operation is 50 pF. If the reference is required for external use, it should be decoupled to AGND with a 200  $\Omega$  resistor in series with a parallel combination of a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor.

# **EXTERNAL REFERENCE**

In some applications the user may require a system reference or some other external reference to drive the AD7848 reference input. Figure 5 shows how the AD586 5 V reference can be conditioned to provide the 3 V reference required by the AD7848 REF IN. An alternate source of reference voltage for the AD7848 in systems which use both a DAC and an ADC is to use the REF OUT voltage of an ADC such as the AD7878. A circuit showing this arrangement is outlined in Figure 16.




Figure 5. AD586 Driving AD7848 REF IN

## OP AMP SECTION

The output from the converter is buffered by a noninverting amplifier. Internal scaling resistors on the AD7848 configure the output voltage for  $\pm 3$  V from an input reference voltage of  $\pm 3$  V. Figure 5 shows the arrangement of these resistors around the output op amp. The buffer amplifier is capable of developing  $\pm 3$  V across a 2 k $\Omega$  and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals up to a frequency of 20 kHz.

The output is updated on the falling edge of the  $\overline{LDAC}$  input. For a software DAC update, the output is updated on the next rising clock edge after receiving a software  $\overline{LDAC}$ . The amplifier settles to within 1/2 LSB of its final value in typically less than 2  $\mu$ s for a full-scale output change.

### TRANSFER FUNCTION

The basic circuit configuration for the AD7848 is shown in Figure 6. Table II shows the ideal input code to output voltage relationship for this configuration. Input coding to the DAC is 2s complement with 1 LSB = FS/4096 = 6 V/4096 = 1.465 mV. The output voltage, V<sub>OUT</sub>, can be expressed in terms of the input code, N, using the following relationship:

$$V_{OUT} = \frac{2 \cdot N \cdot REF IN}{4096} - 2048 \le N \le +2047$$




Figure 6. Basic Connection Diagram

DAC La MSB	tch Contents LSB	Analog Output, V <sub>OUT</sub> *
0111 111	1 1111	+2.998535 V
0111 111	1 1110	+2.99707 V
0000 0000	0 0001	+0.001465 V
0000 0000	0 0000	0 V
1111 111	1 1111	-0.001465 V
1000 000	0 0001	-2.998535 V
1000 000	0 0000	-3 V

<sup>\*</sup>Assuming REF IN = +3 V.

Table II. Ideal Input/Output Code Table

# INTERNAL FIFO MEMORY

The internal FIFO memory of the AD7848 consists of eight memory locations, each memory location 12 bits wide. A block diagram of the AD7848 FIFO architecture is shown in Figure 7.

Data is loaded to the FIFO under control of  $\overline{\text{CS}}$  and  $\overline{\text{DMWR}}$ . The FIFO Address Pointer always points to the top of memory i.e., the uppermost location which contains valid data. This pointer is incremented when a new word is loaded to the FIFO

from the data bus. Data is loaded from the FIFO to the DAC register under control of an asynchronous  $\overline{LDAC}$  signal. When  $\overline{LDAC}$  is asserted, the data contained in the bottom location of the FIFO (Location 0) is transferred to the DAC register. On completion of this transfer operation, each word in the FIFO moves down one location and the Address Pointer is decremented by one. Therefore, each data word enters at the top of memory, propagates down with successive  $\overline{LDAC}$  operations until it reaches Location 0 from where it can be transferred to the DAC register.




Figure 7. Internal FIFO Architecuture

The propagation of data words down the FIFO occurs in synchronization with the AD7848 input clock (CLK IN). As a result, a write operation to the FIFO memory must also be synchronous with CLK IN. If the write operation is not synchronous with a CLK IN cycle or if the  $\overline{\rm DMWR}$  line goes low within 20 ns prior to a rising edge of CLK IN, the AD7848 logic will stop operating correctly. This means that in systems where the AD7848 CLK IN is not derived from the microprocessor clock, the CLK IN and  $\overline{\rm DMWR}$  signals will have to be synchronized externally.

The updating of the status register following data movements in the FIFO also occurs in synchronization with CLK IN. The status register is updated on the next rising CLK IN edge after  $\overline{DMWR}$  goes low. A setup time of 70 ns is required between the falling edge of  $\overline{DMWR}$  and the rising edge of CLK IN to ensure that the status register update takes place on that rising edge; otherwise the update will slip to the next rising edge of CLK IN. If the AD7848 is operated with a  $\overline{DMWR}$  to CLK IN setup time of less than 70 ns, the updating of the status register does not take place on the same clock cycle but data is written correctly to the FIFO. This means that in these situations the status register should not be read during the CLK IN cycle following the write operation. To get the correct information, the user will have to allow one clock cycle between the write and read operations.

# **READ/WRITE OPERATIONS**

The AD7848 read/write operations consist of writing to the FIFO memory and status/control register and reading from the status/control register. These operations are controlled by the  $\overline{\text{CS}}$ ,  $\overline{\text{DMWR}}$ ,  $\overline{\text{DMRD}}$  and ADD0 logic inputs.

# Write Operation

A write operation to the AD7848 FIFO memory consists of bringing  $\overline{\text{CS}}$  and  $\overline{\text{DMWR}}$  low with ADD0 low. Internally, these

signals are gated with CLK IN to provide an INTERNAL WRITE signal (see Figure 8). The pulse width of this INTERNAL WRITE signal is effectively the overlap between the CLK IN low time and the  $\overline{\text{CS}}$  and  $\overline{\text{DMWR}}$  pulses. This may result in shorter write pulse widths, setup times and data hold times than those given by a microprocessor. The timing on the AD7848 timing diagram of Figure 9 is therefore given with respect to the INTERNAL WRITE signal rather than the  $\overline{\text{DMWR}}$  signal. A similar situation exists for writing information to the AD7848 status/control register. A write operation to the status/control register consists of bringing  $\overline{\text{CS}}$  and  $\overline{\text{DMWR}}$  low with ADD0 high.




Figure 8. DMWR Internal Logic




Figure 9. AD7848 Write Operation

Data is internally latched to the FIFO memory on the rising edge of CLK IN after  $\overline{DMWR}$  goes low. Keeping  $\overline{DMWR}$  low for numerous CLK IN cycles does not result in numerous FIFO write operations. Data is written on the first rising CLK IN edge after  $\overline{DMWR}$  goes low.

# **Read Operation**

Figure  $\overline{10}$  shows the timing diagram for a read operation from the status/control register of the AD7848.  $\overline{CS}$  and  $\overline{DMRD}$  going low accesses data from the status/control register. The ADD0 line can either be high or low for a read from the status/control register.




Figure 10. AD7848 Read Operation

# UPDATING THE DAC OUTPUT

The DAC output on the AD7848 can be updated under software or hardware control. For hardware control, the output is updated by asserting the LDAC input; for software control, writing a 0 to DB5 of the status/control register updates the output.

The  $\overline{\text{LDAC}}$  input is an asynchronous input which is independent of CLK IN. This is essential for applications where precise sampling in time is important. In these applications, the signal update must occur at exactly equal intervals to minimize errors due to sampling uncertainty or jitter. In these cases, the  $\overline{\text{LDAC}}$  input is driven from a timer or some precise clock source.

In applications where precise sampling is not critical, the  $\overline{LDAC}$  pulse can be generated from a microprocessor  $\overline{WR}$  line gated with a decoded address (different to the AD7848  $\overline{CS}$  address). Note, the  $\overline{LDAC}$  input must stay low for at least 1.5 CLK IN cycles.

The updating of the DAC output occurs directly after the LDAC input goes low. However, the shifting of data words down the FIFO occurs a number of CLK IN cycles later. If a write operation occurs before the shifting of words has happened then the FIFO shifting will be delayed until the write operation is completed. Care must be taken in this situation because since no FIFO shift has occurred the word is still in the FIFO. For example, if the FIFO contained eight words before the LDAC operation, it would continue to contain eight words until the FIFO shift occurred, and in this case no new words could be written to the FIFO.

The alternative method for updating the DAC output is a software update which is achieved by writing a 0 to DB5 of the status/control register. In this case, the DAC register is updated on the next rising clock edge of CLK IN. Continuous LDAC operations do not take place when there is a 0 in DB5. The update only occurs on the next CLK IN rising edge after the 0 is written to DB5. The LDAC input (Pin 5) should be tied high for software control of the DAC update.

# **AD7848 DYNAMIC SPECIFICATIONS**

The AD7848 is specified and 100% tested for dynamic performance specifications rather than traditional dc specifications such as Integral and Differential Nonlinearity. These ac specifications are required for the signal processing applications such as Speech Synthesis, Servo Control and High Speed Modems. These applications require information on the DAC's effect on the spectral content of the signal it is creating. Hence, the parameters for which the AD7848 is specified include Signal-to-Noise Ratio, Harmonic Distortion and Peak Harmonics. These terms are discussed in more detail in the following sections.

# Signal-to-Noise Ratio (SNR)

SNR is the measured signal to noise ratio at the output of the DAC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency (fs/2) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave output is given by

where N is the number of bits. Thus for an ideal 12-bit converter, SNR = 74 dB.

Figure 11 shows a typical 2048 point Fast Fourier Transform (FFT) plot of the AD7848KN with an output frequency of 1 kHz and an update rate of 100 kHz. The SNR obtained from this graph is 73.3 dB. It should be noted that the harmonics are taken into account when calculating the SNR.




Figure 11. AD7848 FFT Plot

# **Effective Number of Bits**

The formula given in (1) relates the SNR to the number of bits. Rewriting the formula, as in (2), it is possible to get a measure of performance expressed in effective number of bits  $(N_{\rm FFE})$ .

$$N_{EFF} = \frac{SNR - 1.76}{6.02}$$
....(2)

The effective number of bits for a device can be calculated directly from its measured SNR.

# Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD7848, THD is defined as

$$THD = 20 \ Log \ \frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the 2048-point FFT plot.

# Peak Harmonic or Spurious Noise

Peak Harmonic or Spurious Noise is defined as the ratio of the rms value of the next largest component in the DAC output spectrum (up to fs/2 and excluding dc) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum but for parts where the harmonics are buried in the noise floor the peak will be a noise peak.

### Testing the AD7848

The method used to test the dynamic performance specifications is outlined in Figure 12. Data is loaded to the AD7848 under control of the microcontroller and associated logic. The output of the AD7848 is applied to a 9th order low-pass filter. The output of the filter is in turn applied to a 14-bit accurate digitizer. The digitizer samples the signal and the microcontroller generates an FFT plot from which the dynamic performance of the AD7848 can be evaluated.




Figure 12. AD7848 Dynamic Performance Test Circuit

The digitizer's sampling is synchronized with the AD7848 update rate to ease FFT calculations. The digitizer samples the AD7848 after the output has settled to its new value. Therefore, if the digitizer was to sample the output directly; it would effectively be sampling a dc value each time. As a result, the dynamic performance of the AD7848 would not be measured correctly, giving better results than the actual performance of the AD7848. Using a filter between the DAC and the digitizer means that the digitizer samples a continuously moving signal and the true dynamic performance of the AD7848 is measured.

Some applications will require improved performance versus frequency from the AD7848. In these applications, a simple sample-and-hold circuit such as that outlined in Figure 13 will extend the very good performance of the AD7848 to 20 kHz. Other applications will already have an inherent sample-and-hold function following the AD7848. An example of this type of application is driving a switched-capacitor filter where the updating of the DAC is synchronized with the switched-capacitor filter. This inherent sample-and-hold function also extends the frequency range performance of the AD7848.




Figure 13. Sample-and-Hold Circuit

### Performance versus Frequency

The typical performance plots of Figures 14 and 15 show the performance of the AD7848 over a wide range of input frequencies. The plot of Figure 14 is without a sample-and-hold on the output while the plot of Figure 15 is generated with the sample-and-hold circuit of Figure 13 on the output.




Figure 14. Performance vs. Frequency (No Sample-and-Hold)




Figure 15. Performance vs. Frequency (with Sample-and-Hold)

### **AD7848**

### MICROPROCESSOR INTERFACING

The AD7848 high speed bus timing allows direct interfacing to DSP processors. Due to the complexity of the AD7848 internal logic, only synchronous interfacing is allowed. This means that the AD7848 CLK IN must be the same as or a derivative of the processor clock. In applications where this is not possible, the CLK IN and DMWR signals must be externally gated. Suitable processor interfaces are shown in Figures 16 to 19.

#### AD7848 - ADSP-2100 Interface

Figure 16 shows an interface between the AD7848 and the ADSP-2100 DSP processor. Also included in the interface is the AD7878, a 12-bit A/D converter which also contains an on-chip FIFO and has dynamic performance specifications. An interface like this is suitable for applications such as modems and servo control.

Conversion is initiated on the ADC using an external timer. This timer is also used to control the updating of the AD7848 output. The ALFL output interrupts the microprocessor when the FIFO word count of the AD7878 has reached its preprogrammed value. The processor then reads the conversion results from the AD7878's internal FIFO memory. Similarly, the ALMT output interrupts the microprocessor when the AD7848's preprogrammed word count is reached. The processor then loads another batch of samples to the AD7848's internal FIFO memory.




Figure 16. AD7848/AD7878 - ADSP-2100 Interface

### AD7848 - TMS320C25 Interface

An interface between the AD7848 and the TMS320C25 DSP processor is shown in Figure 17. As in the previous interface, the updating of the AD7848 output is controlled by an external timer. The ALMT output of the AD7848 provides an interrupt signal to the TMS320C25. The TMS320C25 CLKOUT2 signal must be inverted before being applied to the AD7848 CLK IN pin. A single WAIT state is inserted in a read cycle to the AD7848 status/control register via the TMS320C25 READY input.

The TMS320C25 does not have separate  $\overline{RD}$  and  $\overline{WR}$  outputs to drive the AD7848  $\overline{DMWR}$  and  $\overline{DMRD}$  inputs. These are generated from the processor  $\overline{STRB}$  and  $R/\overline{W}$  outputs with the addition of some logic gates.




Figure 17. AD7848 - TMS320C25 Interface

### AD7848 - TMS32010 Interface

Figure 18 shows an interface between the AD7848 and the TMS32010 DSP processor. Once again, an external timer is used to update the DAC output. The TMS32010 CLKOUT signal must be inverted before being applied to the AD7848 CLK IN pin.




Figure 18. AD7848 - TMS32010 Interface

#### AD7848 - MC68000 Interface

This interface also uses an external timer for updating the analog output as described in the previous three interfaces. It differs from the other interfaces because it needs extra logic due to the nature of its interrupts. The MC 68000 has eight levels of external interrupt. When interrupting this processor one of these levels (0 to 7) has to be encoded onto the IPL2-IPL0 inputs. This is achieved with a 74148 encoder in Figure 19, (interrupt level 1 is taken for example purposes only). The ALMT output drives the appropriate input of the 74148 for the required interrupt level. The MC68000 places this interrupt level on address bits A3 to A1 at the start of the interrupt service routine. Additional logic is used to decode this interrupt level on the address bus and the FC2-FC0 outputs to generate a VPA signal for the MC68000. This results in an autovectored interrupt; the start address for the service routine must be loaded into the appropriate auto vector location during initialization. For further information on the 68000 interrupts consult the 68000 users manual.

The MC68000  $\overline{\text{AS}}$  and  $R/\overline{W}$  outputs are used to generate separate  $\overline{\text{DMWR}}$  and  $\overline{\text{DMRD}}$  inputs for the the AD7848. Since the  $\overline{\text{UDS}}$  line is used to decode the  $\overline{\text{DMWR}}$  and  $\overline{\text{DMRD}}$  signals, the AD7848 is memory-mapped at an even address.




Figure 19. AD7848 - MC68000 Interface

#### **APPLYING THE AD7848**

Good printed circuit board layout is as important as the overall circuit design itself in achieving high speed converter performance. The AD7848 works on an LSB size of 1.465 mV. Therefore, the designer has to be conscious of minimizing noise in both the converter itself and in the surrounding circuitry. Switching mode power supplies are not recommended as the switching spikes can feedthrough to the on-chip amplifier. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any high performance converter, and a proper PCB layout which minimizes these effects is essential for best performance.

### LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Establish a single point analog ground (star ground) separate from the logic system ground. Place this star ground as close as possible to the AD7848 as shown in Figure 20. Connect all analog grounds to this star ground and also connect the AD7848 DGND pin to this ground. Do not connect any other digital grounds to this analog ground point.




Figure 20. Power Supply Grounding Practice

Low impedance analog and digital power supply common returns are essential to low noise operation of high performance converters. Therefore, the foil width for these tracks should be kept as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise.

### NOISE

Keep the signal leads on the  $V_{\rm OUT}$  signal and the signal return leads to AGND as short as possible to minimize noise coupling. In applications where this is not possible, use a shielded cable between the DAC output and its destination. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the DAC and its destination device appears as an error voltage in series with the DAC output.

### **FEEDTHROUGH**

The CLK IN feedthrough to the analog output is 2 mV typical. This occurs at 10 MHz and since almost all applications will have a low pass filter on the output to remove the update frequency, the CLK IN feedthrough should not be a problem.



# 250MSPS Video Digital-to-Analog Converter

### AD9701

FEATURES
250MSPS Update Rate
Low Glitch Impulse
Complete Composite Functions
Internal Voltage Reference
Single –5.2V Supply


APPLICATIONS
Raster Scan Displays
Color Graphics
Automated Test Equipment
TV Video Reconstruction

#### GENERAL DESCRIPTION

The AD9701 is a high-speed, 8-bit digital-to-analog converter with fully integrated composite video functions. High-speed ECL input registers provide synchronous operation of data and control functions up to 250MSPS.


The AD9701 incorporates on-board control functions including horizontal sync, blanking, reference white level, and a 10% bright signal for highlighting. The setup level is also adjustable from 0 IRE units to 20 IRE units, through the control pin. An internal voltage reference allows the AD9701 to operate as a stand-alone video reconstruction DAC.


### FUNCTIONAL BLOCK DIAGRAM



The AD9701 is available as an industrial temperature range device, -25°C to +85°C, and as an extended temperature range device, -55°C to +125°C. Both grades of the AD9701 are packaged in a 22-pin ceramic DIP, with the extended temperature device also available in a 28-pin LCC package.

### PIN CONFIGURATIONS





# **AD9701 — SPECIFICATIONS**

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>	
Supply Voltage $(-V_s)$	Operating Temperature Range
Digital Input Voltages (including STROBE, SYNC,	AD9701BQ25°C to +85°C
BLANKING, 10% BRIGHT, and REFERENCE	AD9701SQ/SE55°C to +125°C
WHITE) 0V to $-V_S$	Storage Temperature Range65°C to +150°C
Analog Output Current	Junction Temperature + 175°C
Power Dissipation (+25°C Free Air) <sup>2</sup> 780mW	Lead Soldering Temperature (10sec) +300°C

## **ELECTRICAL CHARACTERISTICS** (Supply Voltages = -5.2V; $R_L = 37.5\Omega$ ; Setup = 0V, unless otherwise stated)

	1	A	D9701BQ		AD970	ISQ/SE		
Parameter	Temp	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION		8			8			Bits
DC ACCURACY	1	ļ			1			
Differential Linearity	+ 25°C	l	0.25	0.5		0.25	0.5	LSB
•	Full	1		1.0	l		1.0	LSB
Integral Linearity	+25°C	{	0.25	0.5		0.25	0.5	LSB
	Full	}		1.0			1.0	LSB
Monotonicity	Full	GU	ARANTEED		GUARAN	TEED		
INITIAL OFFSET ERROR <sup>3</sup>		1						
Zero-Scale Offset Error <sup>4</sup>	+25℃	1	0.05	0.9	ì	0.05	0.9	mV
	Fuli	1		0.9	ì		0.9	mV
Zero-Scale Offset Drift Coefficient	Full		2			2		μV/°C
Full-Scale Drift Coefficient	Full		50			50		μV/°C
ANALOG OUTPUT								
Voltage Output <sup>5</sup>	l	1			ļ			
10% Bright <sup>6</sup>	Full	-0.9	0		-0.9	0		mV
Reference White	Full	-67.45	-71	- 74.55	-67.45	-71	- 74.55	mV
Blanking (Setup = $0 \text{ IRE}$ ) <sup>7</sup>	Full	-698.55	-708.5	- 718.45	-698.55	-708.5	-718.45	mV
$Sync (Setup = 0 IRE)^8$	Fuli	- 979.25	-993.5	-1007.75	-979.25	<b>-993.5</b>	- 1007.75	mV
Current Output <sup>5</sup>		l			1			
10% Bright <sup>6</sup>	Full	-0.024	0		-0.024	0		mA
Reference White	Full	- 1.805	-1.9	-1.996	-1.805	-1.9	- 1.995	mA
Blanking (Setup = $0 \text{ IRE}$ ) <sup>7</sup>	Full	-18.63	- 18.9	- 19.16	-18.63	- 18.9	- 19.16	mA.
$Sync (Setup = 0 IRE)^8$	Full	-26.11	-26.5	-26.87	-26.11	-26.5	- 26.87	mA
Output Compliance Range	Full		-1.6; +0.1			-1.6; +0.1		v
Output Resistance	+ 25°C	640	800		640	800		Ω
DYNAMIC PERFORMANCE		1						
Update Rate	+ 25°C	225	250		225	250		MSPS
Output Propagation Delay9	+ 25°C	•	5	6		5	6	ns
Output Settling Time <sup>10</sup>		1	_		1	_		l
Current	+ 25°C		8		ļ	8		ns
Voltage	+ 25°C	255	12		255	12		ns
Output Slew Rate <sup>11</sup>	+ 25°C	255	300	2.0	255	300	2.0	V/µs
Output Rise Time <sup>11</sup> Output Fall Time <sup>11</sup>	+ 25°C + 25°C	1	1.7 1.7	2.0 2.0		1.7 1.7	2.0 2.0	ns
Glitch Impulse	+ 25°C + 25°C	1	1.7 60	70	1	60	2.0 70	ns pV-s
	+23 C	<del> </del>			<u> </u>		70	pv-s
SETUP CONTROL <sup>12</sup>	L	1			1			
Setup Level (Grounded)	Full	1	0		1	0		IRE
Setup Level (Open)	Full		7.5			7.5		IRE IRE
Setup Level (Tied to $-5.2V$ with $1k\Omega$ ) Setup Level ( $-5.2V$ )	Full Full	I	10 20			10 20		IRE
	Fun	<u> </u>	20					IKE
DIGITAL INPUTS	l	1						l
Logic "1" Voltage	Full	-1.1			-1.1			l V
Logic "0" Voltage	Full			-1.5	}		-1.5	V.
Logic "1" Current	Full Full	1		100	i		100	μA
Logic "0" Current	1	1	4	15	İ	4	15	μA
Input Capacitance Data Setup Time	+ 25°C + 25°C	0.1	4	5.5	0.1	4	5.5	pF ns
Data Setup Time  Data Hold Time	+25°C	1.4			1.4			ns
	+250	1.4			1.4	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		113
POWER SUPPLY 13	. 2500		140	160		140	160	l
Supply Current (-5.2V)	+ 25°C		140	160		140	160	mA
Naminal Bassas Dissinasian	Full		720	160	1	728	160	mA
Nominal Power Dissipation	+25℃ Full		728 3	6		728 3	6	mW mV/V
Power Supply Rejection Ratio 14	Full		<u> </u>	0	1		0	111 V / V

#### NOTES

<sup>1</sup>Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Typical thermal impedance . . .

 $\theta_{ja} = 64$ °C/W;  $\theta_{ic} = 16$ °C/W 22-Pin Ceramic

28-Pin Ceramic LCC  $\theta_{ia} = 70^{\circ}\text{C/W}; \theta_{ic} = 21^{\circ}\text{C/W}$ 

3SYNC, BLANKING, and REFERENCE WHITE are inactive (Logic "1").  $I_{SET} \approx 1.26V/R_{SET}$ .

<sup>4</sup>All bits at logic HIGH.

<sup>5</sup>All values are relative to full-scale output, after being normalized to nominal value. Typical variation in full-scale output from device to device can reach ± 10%, for a fixed R<sub>SET</sub> resistor.

<sup>6</sup>The effect of 10% BRIGHT algebraically adds to the output waveform.

- <sup>7</sup>The output level with BLANKING active (Logic "0"), is determined by the setup control level.
- 8In normal operation, the BLANKING input is activated (Logic "0") prior to or in conjunction with the SYNC input. The effect of the SYNC output is relative to the setup level.
- Measured from edge of STROBE to 50% transition point of the output
- 10 Measured with full-scale change in output level, from the 10% transition level to within  $\pm 0.2\%$  of the final output value.
- <sup>11</sup>Measured from 10% to 90% transition point for full-scale step output.
- <sup>12</sup>An IRE unit is 1% of the Grey Scale (GS range) with a 0 IRE setup level.
- <sup>13</sup>Supply Voltage should remain stable within  $\pm$  5% for normal operation.
- <sup>14</sup>Measured at  $\pm$  5% of  $-V_S$ .

Specifications subject to change without notice.

### DIGITAL INPUTS VS. ANALOG OUTPUT

Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	10%	Ref.		Comp.	Analog
1	2	3	4	5	6	7	8	Bright	White	Blanking	Sync	Output (mV)
1	1	1	1	1	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1	71
1	0	0	0	0	0	0	0	0	1	1	1	- 320
0	0	0	0	0	0	0	0	0	1	1	1	-637.5
0	0	0	0	0	0	0	0	1	1	1	1	-708.5
X	X	X	х	х	Х	X	X	0	0	1	1	0
X	X	X	X	Х	X	X	X	1	0	1	1	-71
X	X	X	X	X	X	X	X	0	1	0	1	$-637.50^{1}$
$\mathbf{X}$	X	X	X	X	X	X	X	0	1	0	1	$-690.75^{2}$
X	X	X	X	X	X	X	X	0	1	0	1	$-708.50^3$
X	X	X	X	X	X	X	X	0	1	0	1	- 779.50 <sup>4</sup>
X	X	X	X	X	X	X	X	0	i	0	0	-922.50 <sup>1</sup>
X	X	X	X	X	X	Х	X	0	1	0	0	$-975.75^2$
X	X	X	Х	X	X	X	X	0	1	0	0	$-993.50^3$
X	X	X	X	X	X	X	X	0	1	0	0	- 1064.50 <sup>4</sup>
X	x	x	х	X	X	x	x	1	1	0	0	-993.50 <sup>1</sup>
X	X	Х	X	Х	Х	Х	X	1	1	0	0	$-1046.75^2$
X	X	Х	Х	Х	X	Х	Х	1	1	0	0	$-1064.50^3$
X	X	Х	X	X	X	X	X	1	1	0	0	-1135.50 <sup>4</sup>

### NOTES

- 1. Setup (Pin 21) grounded (0 IRE units).
- 2. Setup (Pin 21) open (7.5 IRE units).
- Setup (Pin 21) to -5.2V through 1k (0 IRE units).
   Setup (Pin 21) to -5.2V (20 IRE units).

### **ORDERING GUIDE**

Device	Temperature Range	Description	Package Option*
AD9701BQ	−25°C to +85°C	22-Pin DIP, Industrial Temperature	Q-22
AD9701SE	−55°C to +125°C	28-Pin LCC, Extended Temperature	E-28A
AD9701SQ	−55°C to +125°C	22-Pin DIP, Extended Temperature	Q-22


<sup>\*</sup>E = Leadless Ceramic Chip Carrier; Q = Cerdip. For outline information see Package Information section.


### AD9701

### FUNCTIONAL DESCRIPTION


PIN NAME	DESCRIPTION											
GROUND	- One of three ground returns. A	All grounds should be connected together near the AD9701.										
$-V_{S}$		Regative supply pin, nominally -5.2V.  One of eight digital input bits. BIT 1 (MSB) is the most-significant-bit of the digital input										
BIT 1 (MSB)	- One of eight digital input bits.											
	word.											
BIT 2 – BIT 7	- One of eight digital input bits.											
BIT 8 (LSB)	<ul> <li>One of eight digital input bits.</li> <li>word.</li> </ul>	BIT 8 (LSB) is the least-significant-bit of the digital input										
STROBE		e input STRORE is leading edge triggered										
GROUND		ata and control register strobe input. STROBE is leading edge triggered.  ne of three ground returns. All grounds should be connected together near the AD9701.										
SETUP		the position of the blanking level relative to the "reference										
32.0.		gic "0"). The setup level is adjustable from 0 IRE units to 20										
		black level (an IRE unit is 1% of the "grey scale" range).										
	SETUP LEVEL	CONFIGURATION (PIN 21)										
	0 IRE Units	Ground										
	7.5 IRE Units	Open 5 2 V d 1 1 1 0										
	10 IRE Units	Connection to $-5.2V$ through $1k\Omega$										
	20 IRE Units	Connection to -5.2V										
10% BRIGHT	"grey scale" range. The $\overline{10\%}$	onal current to the output level, equal to roughly 10% of the BRIGHT is active logic LOW, and operates independently of										
	all other inputs.	=										
COMPOSITE BLANKING	- The COMPOSITE BLANKING level set with the SETUP input	G input, active logic LOW, forces output to the blanking										
COMPOSITE SYNC		it, active LOW, creates a negative going horizontal syn-										
COMPOSITESTING		the blanking level. Under normal operating conditions the										
		enal should precede and extend past the COMPOSITE SYNC										
	signal. See SETUP for addition											
REFERENCE WHITE		out, active LOW, overrides the data inputs, and forces the										
REFERENCE WITTE	output to the maximum "grey											
COMPENSATION		insures adequate gain stability for the internal reference										
COMPLICATION		iting conditions, the COMPENSATION input is decoupled										
	to ground through a $0.1\mu\text{F}$ ca											
CURRENT SET		etermines the full-scale or "grey scale" range. The effects of the										
CONNENT OF		addition to the "grey scale" range. ( $168\Omega \le R_{\text{SET}} \le 600\Omega$ ).										
	$I_{OUTmax} \approx 4I_{SET} = 4(1.26V/R_{SET})$	0 , 0										
OUTPUT	- Analog output.	.,										
GROUND		All grounds should be connected together near the AD9701.										
	C or three ground retuins. I	or o										

### SYSTEM TIMING DIAGRAMS






### DIE LAYOUT AND MECHANICAL INFORMATION



Die Dimensions  $107 \times 104 \times 15 \ (\pm 2)$  mils Pad Dimensions  $4 \times 4$  mils Metalization Aluminum Backing None Substrate Potential –Ve Passivation Oxynitride Die Attach Gold Entectic Bond Wire 1.25 mil Aluminum; Ultrasonic Bonding or 1mil Gold; Gold Ball Bonding

### APPLICATIONS INFORMATION

Raster scan video displays image data on a line by line basis, with timing and control signals inserted between the lines. The control signals include the horizontal synchronization pulses which are used to align the display circuitry at the beginning of each line. After the complete video image is displayed on the monitor, the process begins again with the next image. The vertical reset pulse(s) that initiate this timing sequence are located between each video image.



Raster Graphics Configuration for TTL Systems

The image data is distinguished from the timing information by its location relative to the blanking level. The blanking reference level is at the blackest extreme of the image data, and all timing signals are designed to fall below the blanking level so as not to be seen on the monitor. The actual image data is located above the blanking level, and it may be further separated from the timing signal by the setup level. The setup level is simply a buffer zone between the timing and image data.


Generation of the timing signals for the AD9701 is controlled by the COMPOSITE BLANKING and the COMPOSITE SYNC inputs. In normal operation the output level of the AD9701 is forced to the blanking level (black) with the COMPOSITE BLANKING control so that when the synchronization occurs, it will not interfere (be seen) with the monitor image. The COMPOSITE SYNC control forces the output level below the blanking level, generating the synchronization pulse.

The "grey scale" is the image intensity range, located above the blanking level by the amount of the setup level. The setup level is "reference black," the darkest displayable picture intensity. The top of the "grey scale" is "reference white," or the brightest picture intensity. As an 8-bit device, the AD9701 divides the "grey scale" into 256 individual levels.

Normal raster scan waveforms divide the region between the blanking level and reference white into 100 IRE units (International Radio Engineers). The setup level can range from 0 to 20 IRE units, but typically is around 10 IRE units, and the synchronization pulse level typically falls 40 IRE units below the blanking level. For the AD9701, the reference white level is 10 IRE units below the full-scale output range (0mA<sub>OUT</sub>).

In terms of priority, the REFERENCE WHITE control overrides the data inputs, but both COMPOSITE SYNC and COMPOSITE BLANKING override the data inputs and the REFERENCE WHITE control. A fourth control is active at all times, 10% BRIGHT, which adds approximately 10 IRE units to the output level no matter what the input state of the AD9701. The 10% BRIGHT control is primarily used to highlight areas of the video image.

As with any high-speed device, the AD9701 requires a substantial low impedance ground plane and high quality ground connections to achieve the best performance. Performance can also be improved with adequate power supply decoupling near the supply pins of the AD9701. In ECL mode, the output of the AD9701 is designed to drive  $75\Omega$  cable directly, with  $75\Omega$  terminations to ground at both ends of the cable. For TTL configurations the output should be terminated to +5.0V through an  $82\Omega$  resistor (see circuit below).



Standard Reconstruction Configuration



# 12-Bit, 100 MSPS D/A Converters

## AD9712/AD9713

FEATURES 100 MSPS Update Rate ECL/TTL Compatibility

Low Glitch Impulse: 100 pV-s Fast Settling: 30 ns to ±1 LSB

Low Power: 700 mW

APPLICATIONS


ATE
Signal Reconstruction
Arbitrary Waveform Generators
Digital Synthesizers

Signal Generators

### GENERAL DESCRIPTION


The AD9712 and AD9713 are 12-bit, high speed digital-to-analog converters constructed in an advanced oxide isolated bipolar process. The AD9712 is an ECL-compatible device featuring update rates of 100 MSPS minimum; the TTL-compatible AD9713 will update at 80 MSPS minimum.

Designed for direct digital synthesis, waveform reconstruction, and high resolution imaging applications, both devices feature low glitch impulse of 100 pV-s; and fast settling times of 30 ns to  $\pm 1$  LSB. Both units are characterized for dynamic performance, and have excellent harmonic suppression.




Plastic DIP Pinout Designations (Top View)

### FUNCTIONAL BLOCK DIAGRAM



The AD9712 and AD9713 are available in 28-pin plastic DIPs and PLCCs, with an operating temperature range of 0 to +70°C. Contact the factory for availability of military-grade devices.



PLCC Pinout Designations

# AD9712/AD9713—SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>	REFERENCE IN Voltage Range3.7 V to -V <sub>S</sub>
Positive Supply Voltage (+V <sub>S</sub> ) (AD9713 Only) +6 V	Analog Output Current (I <sub>OUT</sub> or I <sub>OUT</sub> )30 mA
Negative Supply Voltage (-V <sub>S</sub> )	Operating Temperature Range
(AD9712 and AD9713)	AD9712JN/JP
DAC Outputs to ANALOG RETURN +0.5 V to -2 V	AD9713JN/JP
Digital Input Voltages (D <sub>1</sub> -D <sub>12</sub> , LATCH ENABLE)	Maximum Junction Temperature <sup>2</sup> +150°C
AD9712	Lead Temperature (Soldering, 10 seconds)+300°C
AD97130 V to $+V_s$	Storage Temperature Range65°C to +150°C
Internal Reference Output Current20 μA to +500 μA	
Control Amplifier Input Voltage Range 0 V to -4 V	
Control Amplifier Output Current ±2.5 mA	

# **ELECTRICAL CHARACTERISTICS** $(-V_S=-5.2~V;~+V_S=+5~V~(AD9713~Only);~CONTROL~AMP~IN=-1.2~V~(external);~R_{SET}=7.5~k\Omega,~unless~otherwise~noted)$

	·				- 2, umoss	Other wise			
	_	Test	AD971			AD9713			
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			12			12			Bits
DC ACCURACY									
Differential Nonlinearity (J)	+25℃	I	Ì	1.2	2.0		1.2	2.0	LSB
•	Full	VI	}		4.0			4.0	LSB
Integral Nonlinearity (J)	+25℃	I	ļ		3.0			3.0	LSB
("Best Fit" Straight Line)	Full	VI	[		4.0	l '		4.0	LSB
INITIAL OFFSET ERROR									
Zero-Scale Offset Error	+25℃	1		0.5	1.5		0.5	1.5	μΑ
	Full	VI			5.0			5.0	μA
Full-Scale Gain Error <sup>3</sup>	+25°C	I	ļ	4.0	8.5		4.0	8.5	%
	Full	vi			11.0			11.0	%
Offset Drift Coefficient	+25℃	v	i	0.03	22.00		0.03		μA/°C
REFERENCE/CONTROL AMP									
Internal Reference Voltage	+25℃	1	-1.13	-1.26	-1.39	-1.13	-1.26	-1.39	v
internal reference voltage	Full	î	-1.11	1.20	-1.41	-1.11	1.20	-1.41	v
Internal Reference Voltage Drift	Full	v	1	300	1.71	1.11	300	1.71	μV/°C
Amplifier Input Impedance	+25°C	ľ		50		1	50		kΩ
Amplifier Bandwidth	+25°C	ľ v		300			300		kHz
REFERENCE INPUT <sup>4</sup>						<b></b>			
Reference Input Impedance	+25℃	v		3		1	3		kΩ
Reference Multiplying Bandwidth <sup>5</sup>	+25°C	ľ	İ	40		<u> </u>	40		MHz
	+23 C	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		+0		ļ	-+0		MILIZ
OUTPUT PERFORMANCE	2500	١,,		20.40			20.40	į	
Full-Scale Output Current <sup>6</sup>	+25°C	V	١,,	20.48			20.48		mA V
Output Compliance Range	+25°C +25°C	IV	-1.2	2.5	+3 3.0	-1.2	2.5	+3 3.0	•
Output Resistance Output Capacitance	+25°C +25°C	IV	2.0		3.0	2.0	2.5	3.0	kΩ
Output Capacitance Output Update Rate <sup>7</sup>	+25°C +25°C	l V IV	100	30 110		80	30 90		pF Mene
Output Opdate Rate Output Settling Time $(t_{ST})^8$	+25 C	10	100	110		80	90		MSPS
Current Settling	+25℃	l v		30			30		
Voltage Settling $(R_L = 50 \Omega)$	+25°C	v		30 30		1	30 30		ns
Output Propagation Delay $(t_{PD})^9$	+25°C	v		8		1	30 11		ns ns
Glitch Impulse <sup>10</sup>	+25°C	v	l	100			100		pV-s
Output Slew Rate <sup>11</sup>	+25℃	ľ	1	400			400		V/μs
Output Rise Time <sup>11</sup>	+25℃	ľ		3			3		ns
Output Fall Time <sup>11</sup>	+25℃	ľv	1	2			2		ns
Output I all I lille	1 25 0		İ			L			ALG

		Test	AD971			AD971	3JN/JP		
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL INPUTS									
Logic "1" Voltage	Full	VI	-1.0	-0.8		2.0			V
Logic "0" Voltage	Full	VI		-1.7	-1.5			0.8	V
Logic "1" Current	Full	VI			20			20	μA
Logic "0" Current	Full	VI			10			600	μA
Input Capacitance	+25℃	V		3			3		pF
Input Setup Time $(t_S)^{12}$	+25℃	V		3			3		ns
Input Hold Time (t <sub>H</sub> ) <sup>13</sup>	+25℃	V		3			3		ns
Latch Pulse Width (t <sub>LPW</sub> )									
(Transparent)	+25℃	V		2.5			4		ns
AC LINEARITY <sup>14</sup>									
Spurious-Free Dynamic Range	+25°C	V		-60			-55		dBc
POWER SUPPLY <sup>15</sup>									
Positive Supply Current (+5.0 V)	+25℃	1					10	20	mA
	Full	VI						23	mA
Negative Supply Current (−5.2 V)	+25℃	I		130	160		135	165	mA
	Full	VI			170			175	mA
Nominal Power Dissipation	+25℃	V		676			726		mW
Power Supply									1
Rejection Ratio (PSRR) <sup>16</sup>	+25℃	I		50	350		50	350	μA/V
	L		L			L			

### NOTES

- <sup>1</sup>Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired.
- Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
- <sup>2</sup>Typical thermal impedances: 28-pin plastic DIP  $\theta_{JA} = 42^{\circ}\text{C/W}$ ;  $\theta_{JC} = 7^{\circ}\text{C/W}$ ;  $28\text{-pin PLCC }\theta_{JA} = 48^{\circ}\text{C/W}$ ;  $\theta_{JC} = 10^{\circ}\text{C/W}$ . <sup>3</sup>Measured as error of the ratio of full-scale current to current through  $R_{\text{SET}}$  (160  $\mu$ A nominal); ratio is nominally 128.
- <sup>4</sup>Full-scale variations among devices are more severe when driving REFERENCE IN directly.
- <sup>5</sup>Frequency at which a 3 dB reduction in output of DAC is observed;  $R_1 = 50 \Omega$ ; 50% modulation at midscale.
- <sup>6</sup>Based on  $I_{FS} = 128 (V_{REF}/R_{SET})$  when using internal amplifier.
- Output settling to 0.1%.
- <sup>8</sup>Measured at midscale transition, to ±0.024%.
- <sup>9</sup>Measured from falling edge of LATCH ENABLE signal to 50% point of full-scale transition.
- <sup>10</sup>Glitch impulse combines the absolute value of positive and negative transitions operating in latched mode.
- <sup>11</sup>Measured with  $R_L = 50 \Omega$  and DAC operating in latched mode.
- <sup>12</sup>Data must remain stable prior to falling edge of LATCH ENABLE signal for specified time.
- <sup>13</sup>Data must remain stable after rising edge of LATCH ENABLE signal for specified time.
- <sup>14</sup>Update rate ≤50 MSPS; output frequency = 5 MHz.
- <sup>15</sup>Supply voltages should remain stable within ±5% for normal operation.
- <sup>16</sup>Measured at  $\pm 5\%$  of  $+V_s$  (AD9713 only) and  $-V_s$  (AD9712 or AD9713) using external reference.

### EXPLANATION OF TEST LEVELS

### Level

- I 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

### **ORDERING GUIDE**

Model	Description	Package Option*
AD9712JN AD9712JP	ECL-Compatible Plastic DIP ECL-Compatible PLCC	N-28 P-28A
AD9713JN AD9713JP	TTL-Compatible Plastic DIP TTL-Compatible PLCC	N-28 P-28A


 $\star N=$  Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

Specifications subject to change without notice.

### AD9712/AD9713

### AD9712/AD9713 PIN DESCRIPTIONS

Pin No.	Name	Function	
1–10	D <sub>2</sub> -D <sub>11</sub>	Ten of twelve digital input bits.	
11	D <sub>12</sub> (LSB)	Least Significant Bit (LSB) of digital input word.	
12	DIGITAL $-V_s$	One of two negative digital supply pins; nominally -5.2 V.	
13	ANALOG RETURN	Analog ground return. This point and the reference side of the DAC load resistors should be connected to the same potential (nominally ground).	
14	I <sub>OUT</sub>	Analog current output; full-scale output occurs with digital inputs at all "1."	
15	ANALOG -V <sub>s</sub>	One of two negative analog supply pins; nominally $-5.2 \text{ V}$ .	
16	I <sub>OUT</sub>	Complementary analog current output; zero scale output occurs with digital inputs at all "1."	
17	REFERENCE IN	Normally connected to CONTROL AMP OUT (Pin 18). Direct line to DAC current switch network. Voltage changes at this point have a direct effect on the full-scale output. Full-scale current output = $128$ (Reference voltage/ $R_{\rm SET}$ ) when using internal amplifier.	
18	CONTROL AMP OUT	Normally connected to REFERENCE IN (Pin 17). Output of internal control amplifier, which provides a temperature compensated drive level to the current switch network.	
19	CONTROL AMP IN	Normally connected to REFERENCE OUT (Pin 20) if not connected to external reference. Full-scale current out = 128 (Reference voltage/ $R_{\rm SET}$ ) when using internal amplifier.	
20	REFERENCE OUT	Normally connected to CONTROL AMP IN (Pin 19). Internal voltage reference, nominally $-1.26~\rm{V}$ .	
21	DIGITAL -V <sub>s</sub>	One of two negative digital supply pins; nominally -5.2 V.	
22	REFERENCE GROUND	Ground return for the internal voltage reference and amplifier.	
23	DIGITAL +V <sub>s</sub>	Positive digital supply pin; used only on the AD9713; nominally $+5~\mathrm{V}.$	
24	R <sub>SET</sub>	Connection for external resistance reference. Full-scale current out = 128 (Reference voltage/ $R_{\rm SET}$ ) when using internal amplifier.	
25	ANALOG -V <sub>s</sub>	One of two negative analog supply pins; nominally $-5.2$ V.	
26	LATCH ENABLE	Transparent latch control line.	
27	DIGITAL GROUND	Digital ground return.	
28	D <sub>1</sub> (MSB)	Most Significant Bit (MSB) of digital input word.	



AD9712/AD9713 Timing Diagram

### THEORY AND APPLICATIONS

The AD9712 and AD9713 high speed digital-to-analog converters utilize Most Significant Bit (MSB) decoding and segmentation techniques to reduce glitch impulse and maintain linearity without trimming.

As shown in the functional block diagram, the design is based on four main subsections: the Decoder/Driver circuits, the Transparent Latches, the Switch Network and the Control Amplifier. An internal band-gap reference is also included to allow operation with a minimum of external components.

### **Digital Inputs**

The AD9712 employs single-ended ECL-compatible inputs for data inputs  $D_1$ – $D_{12}$  and LATCH ENABLE. The internal ECL midpoint reference is designed to match 10K ECL device thresholds. On the AD9713, a TTL translator is added at each input; with this exception, the AD9712 and AD9713 are identical.

In the Decoder/Driver section, the four MSBs  $(D_1-D_4)$  are decoded to 15 "thermometer code" lines. An equalizing delay is included for the eight Least Significant Bits (LSBs) and LATCH ENABLE. This delay minimizes data skew, and data setup and hold times at the latch inputs; this is important when operating the latches in the transparent mode. Without the delay, skew caused by the decoding circuits would degrade glitch impulse.

The latches operate in their transparent mode when LATCH ENABLE (Pin 26) is at logic level "0." The latches can be used to synchronize data to the current switches by applying a narrow LATCH ENABLE pulse with proper data setup and hold times as shown in the timing diagram. With an external transparent latch at each data input clocked out of phase with the DAC, the AD9712/AD9713 operates in a master slave (edge-triggered) mode.

Although the AD9712/AD9713 chip is designed to provide isolation from digital inputs to the outputs, some coupling of digital transitions is inevitable, especially with TTL or CMOS inputs applied to the AD9713. Digital feedthrough can be reduced by forming a low-pass filter using a resistor in series with the capacitance of each digital input.

### References

As shown in the functional block diagram, the internal band-gap reference, control amplifier and reference input are pinned out for maximum user flexibility when setting the reference.

When using the internal reference, REFERENCE OUT (Pin 20) should be connected to CONTROL AMP IN (Pin 19). CONTROL AMP OUT (Pin 18) should be connected to REFERENCE IN (Pin 17) through an 18  $\Omega$  resistor. A 0.1  $\mu F$  ceramic capacitor from Pin 17 to  $-V_S$  (Pin 15) improves settling by decoupling switching noise from the current sink base line. A reference current cell provides feedback to the control amp by sinking current through  $R_{\rm SET}$  (Pin 24).

Full-scale output current is determined by the voltage at CONTROL AMP IN  $(V_{REF})$  and  $R_{SET}$  according to the equation:

$$I_{OUT}(FS) = V_{REF}/R_{SET} \times 128.$$

The internal reference is nominally -1.26 V with a tolerance of  $\pm 10\%$  and typical drift over temperature of 300  $\mu$ V/°C. If

greater accuracy or better temperature stability is required, an external reference can be utilized. The AD589 reference shown in Figure 1 features  $\pm 10$  ppm/°C drift over temperatures from 0 to  $\pm 70$ °C.




Figure 1. Use of AD589 as External Reference

Two modes of multiplying operation are possible with the AD9712/AD9713. Signals with bandwidths up to 400 kHz and input swings from -0.1 V to -1.2 V can be applied to the CONTROL AMP input as shown in Figure 2. Because the control amplifier is internally compensated, the 0.1  $\mu$ F capacitor at Pin 17 can be eliminated to maximize the multiplying bandwidth. However, it should be noted that settling time for changes to the digital inputs will be degraded.




Figure 2. Low Frequency Multiplying Circuit

The REFERENCE IN pin can also be driven directly for wider bandwidth multiplying operation. The analog signal for this mode of operation must have a signal swing in the range of -4 V to -5.2 V. This can be implemented by capacitively coupling into REFERENCE IN an ac signal and establishing a dc bias of -4.0 V to -5.2 V, as shown in Figure 3; or by driving REFERENCE IN with a low impedance op amp whose signal swing is limited to the stated range.




Figure 3. Wideband Multiplying Circuit

### AD9712/AD9713

### Outputs

The Switch Network controls complementary current outputs  $I_{OUT}$  and  $\overline{I_{OUT}}$ . As indicated earlier,  $D_1-D_4$  are decoded into 15 "thermometer code" lines which drive matched current sources.  $D_5$  and  $D_6$  control weighted current sources; and  $D_7-D_{12}$  are applied to the R-2R network.

This segmentation reduces frequency domain errors due to glitch impulse. Current is steered to either  $I_{OUT}$  or  $\overline{I}_{OUT}$  in proportion to the digital input code. The sum of the two currents is always equal to the full-scale output current minus one LSB.

The current output can be converted to a voltage by resistive loading as shown in Figure 4. Both  $I_{OUT}$  and  $\overline{I}_{OUT}$  should be loaded equally for best overall performance. The voltage which is developed is the product of the output current and the value of the load resistor.




Figure 4. Typical Resistive Load Connection

When operating at the nominal full-scale current of 20.48 mA, the voltage swing will be from 0 to -1.024 V across 50  $\Omega$  resistors. Bipolar outputs are possible by sourcing a current equal to half the DAC full-scale current into the load resistor.

An alternate method of converting the current output to voltage is by driving the summing node of an operational amplifier directly with a feedback resistor selected according to the equation:

$$R_{FB} = V_{OUT}(FS) / I_{OUT}(FS)$$

A current feedback amplifier such as the AD9610 offers significantly faster settling and greater bandwidth than a conventional voltage feedback op amp. The feedback resistor for the AD9610 must be  $1.5~\mbox{k}\Omega$  or greater to maintain stability. This value for  $R_{FB}$ , along with the 20.48 mA full-scale output current, results in a full-scale output of 30 V, which exceeds the output range of the AD9610.

Full-scale output voltage can be reduced by either reducing the DAC's full-scale output current, or by using a current divider at

the DAC output as shown in Figure 5. Reducing DAC full-scale output current degrades both linearity and settling time; therefore, the current divider method is preferable.




Figure 5. I/V Conversion Using Current Feedback Amp

The DAC output is not clamped at virtual ground in this configuration because of the series resistance  $R_{\rm FF}$ . The value of  $R_{\rm FF}$  is selected according to the equation:

$$R_{FF} = \frac{R_L I_{FS} - \left(\frac{V_{Full \; Scale}}{R_{FB}} + I_{OFF}\right) R_L}{\frac{V_{Full \; Scale}}{R_{FR}} + I_{OFF}}$$

As an example, assume the following conditions:

$$\begin{split} R_L &= 50~\Omega \\ R_{FB} &= 1.5~k\Omega \\ I_{FS} &= 20.48~mA \\ I_{OFF} &= \frac{-V_{Zero~Scale}}{R_{FB}} = 3.3~mA \\ Given these conditions, R_{FE} &= 103.6~\Omega \end{split}$$


### Power and Grounding

Maintaining low noise on power supplies and ground is critical for obtaining optimum results with the AD9712 or AD9713. DACs are most often used in circuits which are predominantly digital. To preserve 12-bit performance, especially at conversion speeds up to 100 MSPS, special precautions are necessary for power supplies and grounding.


Ideally, the DAC should have a separate analog ground plane. All ground pins of the DAC, as well as reference and analog output components, should be tied directly to this analog ground plane. The DAC's ground plane should be connected to the system ground plane at a single point.

Ferrite beads, along with high frequency, low inductance decoupling capacitors, should be used for the supply connections to isolate digital switching currents from the DAC supply pins. Separate isolation networks for the digital and analog supply connections will further reduce supply noise coupling to the output.


Molded socket assemblies should be avoided even when prototyping circuits with the AD9712 or AD9713. When the DAC cannot be directly soldered into the board, individual pin sockets such as AMP #6-330808-0 (knock-out end), or #60330808-3 (open end) should be used. These have much less effect on interlead capacitance than do molded assemblies.




AD9712 Harmonic Distortion vs. Update Rate




AD9713 Harmonic Distortion vs. Update Rate




AD9712 Harmonic Distortion vs. Update Rate




AD9713 Harmonic Distortion vs. Update Rate



Control Amplifier Input Full-Scale Current Control Loop



ECL Input Buffer



**Output Circut** 

AD9712/AD9713 Equivalent Circuits



# 12-Bit, 100 MSPS D/A Converters

# AD9712A/AD9713A

**FEATURES** 

100 MSPS Update Rate ECL/TTL Compatibility SFDR @ 1 MHz: 70 dBc Low Glitch Impulse: 35 pV-s Fast Settling: 25 ns Low Power: 750 mW 3/4 LSB DNL (K and T Grades)

APPLICATIONS
ATE
Signal Reconstruction
Arbitrary Waveform Generators
Digital Synthesizers


### **GENERAL DESCRIPTION**

**Signal Generators** 

The AD9712A and AD9713A D/A converters are replacements for the AD9712 and AD9713 units which offer improved ac and dc performance. Like their predecessors, they are 12-bit, high speed digital-to-analog converters fabricated in an advanced oxide isolated bipolar process. The AD9712A is an ECL-compatible device featuring update rates of 100 MSPS minimum; the TTL-compatible AD9713A will update at 80 MSPS minimum.

Designed for direct digital synthesis, waveform reconstruction, and high resolution imaging applications, both devices feature low glitch impulse of 50 pV-s and fast settling times of 25 ns for the AD9712A, and 30 ns for the AD9713A. Both units are characterized for dynamic performance and have excellent harmonic suppression. The K and T grades have guaranteed limits on spurious-free dynamic range (SFDR).

### FUNCTIONAL BLOCK DIAGRAM



The AD9712A and AD9713A are available in 28-pin plastic DIPs and PLCCs, with an operating temperature range of  $0^{\circ}$ C to  $+70^{\circ}$ C. Both are also available for extended temperature ranges of  $-55^{\circ}$ C to  $+125^{\circ}$ C in cerdips and 28-pin J-leaded ceramic packages.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

# AD9712A/AD9713A—SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>	Reference Input Voltage Range (V <sub>REF</sub> )3.7 V to -V <sub>S</sub>
Positive Supply Voltage (+V <sub>S</sub> ) (AD9713A Only) +6 V	Analog Output Current
Negative Supply Voltage $(-V_S)$	Operating Temperature Range
(AD9712A and AD9713A)	AD9712A/AD9713AJN/JP/KN/KP 0°C to +70°C
Analog-to-Digital Ground Voltage Differential 0.5 V	AD9712A/AD9713ASJ/SQ/TJ/TQ55°C to +125°C
Digital Input Voltages (D1-D12, LATCH ENABLE)	Maximum Junction Temperature <sup>2</sup>
AD9712A	AD9712A/AD9713AJN/JP/KN/KP +150°C
AD9713A $-0.5$ V to $+V_s$	AD9712A/AD9713ASJ/SQ/TJ/TQ +175°C
Internal Reference Output Current20 μA to +500 μA	Lead Temperature (Soldering, 10 seconds)+300°C
Control Amplifier Input Voltage Range 0 V to -4 V	Storage Temperature Range65°C to +150°C
Control Amplifier Output Current ±2.5 mA	

# **ELECTRICAL CHARACTERISTICS** $[-V_s = -5.2 \text{ V}; +V_s = +5 \text{ V (AD9713A only)}; \text{ Reference Voltage} = -1.2 \text{ V}; R_{SET} = 7.5 \text{ k}\Omega, \text{ unless otherwise noted}]$

`			AD9712AJN/JP SJ/SQ			AD9712AKN/KP TJ/TQ			AD9713AJN/JP SJ/SQ			AD9713AKN/KP TJ/TQ			
Parameter (Conditions)	Temp	Test Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			12			12			12			12			Bits
DC ACCURACY								Are		<u>,                                    </u>					
Differential Nonlinearity	+25°C		ļ	1.0	1.5	1	0.5	0.75	100	1.0	1.5	1	0.5	0.75	LSB
	Full	VI			2.0	- Alba		1.5		<b>4</b>	2.0			1.5	LSB
Integral Nonlinearity	+25℃			1.5	2.0		0.75	1.0	100	1.5	2.0	1	0.75	1.0	LSB
("Best Fit" Straight Line)	Full	VI	1		3.0		30	1.75			3.0	i		1.75	LSB
INITIAL OFFSET ERROR			-46	15 P		7 30			4 1	-					
Zero-Scale Offset Error	+25℃			0.5	1.5		0.5	1.5	7	0.5	1.5		0.5	1.5	μA
	Full	VI		Barrier St.	5.0	A 3		5.0			5.0			5.0	μΑ
Full-Scale Gain Error <sup>3</sup>	+25℃	1	18 A	1.0	5		1.0	5		1.0	5	]	1.0	5	%
000 000 000	Full	VI	400	- W	8		1	8	. A.		8			8	%
Offset Drift Coefficient	+25℃	v 🦫	4/4	0.03	3	<i>y</i>	0.03	- 6		0.03		1	0.03		μ <b>A</b> /°C
REFERENCE/CONTROL				à v	September 1	- CONTRACTOR		100							
Internal Reference Voltage	+25°C		-1.17	-1.21		-1.17			-1.17	-1.21	-1.25	-1.17	-1.21	-1.25	V
	Full	VI	-1.14		-1.28	-1.14		-1.28	-1.14		-1.28	-1.14		-1.28	
Internal Reference Voltage Drift	Full	V		50		Apr.	50			50		l	50		ppm/°C
Amplifier Input Impedance	+25℃			50			50			50			50		kΩ
Amplifier Bandwidth	+25℃	V		300			300			300			300		kHz
REFERENCE INPUT <sup>4</sup>															
Reference Input Impedance	+25℃	V	l	3		}	3			3		1	3		kΩ
Ref. Multiplying Bandwidth <sup>5</sup>	+25°C	V		40		1	40		İ	40		-	40		MHz
OUTPUT PERFORMANCE												1			
Full-Scale Output Current <sup>6</sup>	+25°C	V		20.48			20.48			20.48			20.48		mA
Output Compliance Range	+25°C	IV	-1.2		+2	-1.2		+2	-1.2		+2	-1.2		+2	v
Output Resistance	+25°C		2.0	2.5	3.0	2.0	2.5	3.0	2.0	2.5	3.0	2.0	2.5	3.0	kΩ
Output Capacitance	+25°C		}	16			16		l	16			16		pF
Output Update Rate <sup>7</sup>	+25°C		100	110		100	110		80	90		80	90		MSPS
Output Settling Time (t <sub>ST</sub> ) <sup>8</sup>	+25°C		İ	22		}	22			27			27		ns
Output Propagation Delay $(t_{PD})^9$	+25°C			8		į.	8		1	10			10		ns
Glitch Impulse <sup>10</sup> Output Slew Rate <sup>11</sup>	+25°C			50 750		ĺ	50 750		Į	50 750			50 750		pV-s
Output Siew Rate <sup>11</sup>	+25°C +25°C		Î	750 2			/50 2			750 2		l	/50 2		V/µs
Output Fall Time <sup>11</sup>	+25°C		1	2		Ì	2		Ì	2			2		ns ns
	+25 C	\ <u>'</u>													115
DIGITAL INPUTS															
Logic "1" Voltage	Full	VI	-1.0	-0.8		-1.0	-0.8		2.0		0.0	2.0		0.0	V
Logic "0" Voltage Logic "1" Current	Full Full	VI VI		-1.7	-1.5 20	İ	-1.7	-1.5 20			0.8 20			0.8 20	V
		VI			10			20 10							μA
Logic "0" Current Input Capacitance	Full +25℃	V		3	10		3	10	l	3	600		3	600	μA pF
Input Setup Time (t <sub>s</sub> ) <sup>12</sup>	+25°C		1	0		1	0		1	0		1	0		ns
input betup Time (ts)	Full	IV	2	J		2	•		2	J		2	J		ns
Input Hold Time (t <sub>H</sub> ) <sup>13</sup>	+25°C		2.5	1		2.5	1		2.5	1		2.5	1		ns
	Full	iv	3.5	-		3.5	-		3.5	-		3.5	-		ns
Latch Pulse Width (trew)	+25°C		3	2		3	2		3	2		3	2		ns
(LOW) (Transparent)	Full	1	4			4			4			4			ns

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

					AD	9712AJ SJ/SQ		AD	9712AK TJ/T(		AΓ	9713AJ SJ/SQ		AD	9713AK TJ/T(		
Parameter (Conditions)	Temp.	Test Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units		
AC LINEARITY <sup>14</sup>															1		
Spurious-Free Dynamic			l												1		
Range (SFDR)	1														ł		
1 MHz Output @ 12.5 MSPS	+25°C	V		68			68			68			68		dBc		
5 MHz Output @ 25 MSPS	+25°C	V	1	64			64			64			64		dBc		
10 MHz Output @ 50 MSPS	+25℃	V		58			58		j	58			58		dBc		
POWER SUPPLY <sup>15</sup>						ļ			1								
Positive Supply Current	+25℃	I				ļ			1	5	10		5	10	mA		
(+5.0 V)	Full	VI				l			j		13			13	mA		
Negative Supply Current	+25℃	I	ł	138	165	l	138	165	ļ	142	170		142	170	mA		
(-5.2  V)	Full	VI			175	l		175	Į		180			180	mA		
Nominal Power Dissipation	+25℃	V		676			676		l	726			726		mW		
Power Supply						1									1		
Rejection Ratio (PSRR) <sup>16</sup>	+25℃	I		50	280	1	50	280		50	280		50	280	μA/V		

<sup>2</sup>Typical thermal impedances: 28-pin plastic DIP  $\theta_{JA} = 42^{\circ}\text{C/W}$ ;  $\theta_{JC} = 7^{\circ}\text{C/W}$ ;  $\theta_{JC} = 7^{\circ}\text{C/W}$ ;  $\theta_{JC} = 48^{\circ}\text{C/W}$ ;  $\theta_{JC} = 10^{\circ}\text{C/W}$ ; 28-pin J-Leaded package:  $\theta_{JA} = 80^{\circ}\text{C/W}$ ;  $\theta_{JC} = 30^{\circ}\text{C/W}$ ; Cerdip:  $\theta_{JA} = 75^{\circ}\text{C/W}$ ;  $\theta_{JC} = 25^{\circ}\text{C/W}$ .

<sup>3</sup>Measured as error in ratio of full-scale current to current through  $R_{SET}$  (160  $\mu$ A nominal); ratio is nominally 128.

### EXPLANATION OF TEST LEVELS

### Level

- 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

<sup>&</sup>lt;sup>4</sup>Full-scale variations among devices are higher when driving REFERENCE INPUT directly.

<sup>&</sup>lt;sup>5</sup>Frequency at which a 3 dB change in output of DAC is observed;  $R_L = 50 \Omega$ ; 50% modulation at midscale.

 $<sup>^6</sup>$ Based on  $I_{FS} = 128 (V_{REF}/R_{SET})$  when using internal amplifier.

Output settling to 0.1%

Output setting to 0.1%. 
\*Measured as voltage settling at midscale transition to  $\pm 0.024\%$ ;  $R_L = 50~\Omega$ .

\*Measured from falling edge of LATCH ENABLE signal to 50% transition point of output signal.

<sup>&</sup>lt;sup>10</sup>Glitch impulse combines the absolute value of positive and negative transitions. <sup>11</sup>Measured with  $R_L = 75 \Omega$  and DAC operating in latched mode

Data must remain stable for specified time prior to falling edge of LATCH ENABLE signal.
 Data must remain stable for specified time after rising edge of LATCH ENABLE signal.

<sup>14</sup>SFDR is defined as the difference in signal energy between the fundamental and worst case spurious frequencies in the output spectrum from dc to one-half the clock rate, excluding dc.

<sup>&</sup>lt;sup>15</sup>Supply voltages should remain stable within ±5% for normal operation.


<sup>&</sup>lt;sup>16</sup>Measured at  $\pm 5\%$  of  $+V_s$  (AD9713A only) and  $-V_s$  (AD9712A or AD9713A) using external reference.

Specifications subject to change without notice.

### AD9712A/AD9713A

### PIN DESCRIPTIONS

Pin No.	Name	Function
1-10	D <sub>2</sub> -D <sub>11</sub>	Ten of 12 digital input bits.
11	D <sub>12</sub> (LSB)	Least Significant Bit (LSB) of digital input word.
	Input Coding vs. Ci	•
	Input Code $D_1 - D_{12}$ 111111111111 00000000000000	$egin{array}{lll} I_{OUT} \left( mA  ight) & I_{OUT} \left( mA  ight) \ -20.475 & 0 \ 0 & -20.475 \end{array}$
12	DIGITAL -V <sub>s</sub>	One of two negative digital supply pins; nominally -5.2 V.
13	ANALOG RETURN	Analog ground return. This point and the reference side of the DAC load resistors should be connected to the same potential (nominally ground).
14	$I_{OUT}$	Analog current output; full-scale output occurs with digital inputs at all "1."
15	ANALOG $-V_s$	One of two negative analog supply pins; nominally -5.2 V.
16	$I_{OUT}$	Complementary analog current output; zero-scale output occurs with digital inputs at all "1."
17	REFERENCE IN	Normally connected to CONTROL AMP OUT (Pin 18). Direct line to DAC current source network. Voltage changes at this point have a direct effect on the full-scale output value of unit. Full-scale current output = $128$ (Reference voltage/ $R_{\rm SET}$ ) when using internal amplifier.
18	CONTROL AMP OUT	Normally connected to REFERENCE INPUT (Pin 17). Output of internal control amplifier, which provides a temperature-compensated drive level to the current switch network.
19	CONTROL AMP IN	Normally connected to REFERENCE OUT (Pin 20) if not connected to external reference.
20	REFERENCE OUT	Normally connected to CONTROL AMP IN (Pin 19). Internal voltage reference, nominally -1.26 V.
21	DIGITAL -V <sub>s</sub>	One of two negative digital supply pins; nominally -5.2 V.
22	REFERENCE GROUND	Ground return for the internal voltage reference and amplifier.
23	DIGITAL $+V_s$	Positive digital supply pin, used only on the AD9713A; nominally +5 V.
24	R <sub>SET</sub>	Connection for external resistance reference. Full-scale current out = 128 (Reference voltage/ $R_{\rm SET}$ ) when using internal amplifier.
25	ANALOG -V <sub>s</sub>	One of two negative analog supply pins; nominally -5.2 V.
26	LATCH ENABLE	Transparent latch control line. Register is transparent when LATCH ENABLE is LOW.
27	DIGITAL GROUND	Digital ground return.
28	$D_1$ (MSB)	Most Significant Bit (MSB) of digital input word.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



# 10-Bit, 300 MSPS D/A Converters

## AD9720/AD9721

**FEATURES** 

300 MSPS (ECL)/100 MSPS (TTL) Update Rate Low Glitch Impulse: 15 pV-s Fast Settling: 10 ns to 1/2 LSB Low Power: 1.1 W On-Board Quadrature Logic for DDS Applications Differential Clock (ECL)

APPLICATIONS
Direct Digital Synthesis
Arbitrary Waveform Synthesis
Waveform Reconstruction
High Speed Imaging


### GENERAL DESCRIPTION

The AD9720 and AD9721 D/A converters are 10-bit, high speed digital-to-analog converters constructed in an oxide isolated bipolar process. The AD9720 is ECL compatible, and will update up to 300 MSPS; the AD9721 is TTL compatible and will update up to 100 MSPS.

Designed for direct digital synthesis (DDS), waveform reconstruction, and high resolution video applications, both devices feature low glitch impulse of 15 pV-s; and fast settling times of 10 ns to 1/2 LSB.

On-board logic minimizes external components in DDS applications. All that is needed for 300 MHz DDS is the AD9720, the AD9950 Phase Accumulator, and  $1k \times 9$  of memory.

### FUNCTIONAL BLOCK DIAGRAM



Both converters are characterized for dynamic performance, and have excellent harmonic suppression and spectral purity in waveform generation applications.

The units are available in 28-pin DIPs, 28-terminal PLCCs and J-leaded quad packs. Commercial devices are packaged in plastic for operation from 0°C to +70°C; extended temperature range devices for operation from -55°C to +125°C are in hermetic ceramic packages. Contact the factory for information about the availability of MIL STD 883 devices.

# AD9720/AD9721 — SPECIFICATIONS

# **ELECTRICAL CHARACTERISTICS** $(-V_S=-5.2\ V;\ +V_S=+5\ V$ (AD9721 only); Reference Voltage $=-V;\ R_{SET}=k\Omega,$ unless otherwise noted)

Parameter (Constitution)	<b>T</b>	Test	ı	9720KN		l .	9720T]	-		9721KN			721TJ		
Parameter (Conditions)	Temp	Level		Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			10			10			10			10			Bits
DC ACCURACY		į													
Differential Nonlinearity	+25℃			0.25	0.5		0.25	0.5		0.25	0.5		0.25	0.5	LSB
	Full	VI			0.75	1		0.75			0.75			0.75	LSB
Integral Nonlinearity	+25℃	I			1			1			1			1	LSB
("Best Fit" Straight Line)															
INITIAL OFFSET ERROR															
Zero-Scale Offset Error	+25℃	1			0.5			0.5							μA
	Full	VI			1.0			1.0							μA
Full-Scale Gain Error <sup>1</sup>	+25℃				20			20							%
	Full	VI			20			20							%
REFERENCE/CONTROL AMP													-		
Internal Reference Voltage	+25℃	I	-1.1	-1.25	-1.3	-1.1	-1.25	-1.3							v
	Full	VI	-1.1		-1.3	-1.1		-1.3	est						v
Internal Reference Voltage Drift	Full	v		440		ĺ	440								μV/°C
Amplifier Input Impedance	+25℃	v		50			50		190						kΩ
Amplifier Bandwidth	+25℃	V		300		48	300		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	300			300		kHz
REFERENCE INPUT <sup>2</sup>			<u> </u>		-eth		3. 39								
Reference Input Impedance	+25℃	v		50	100		50	- 449-	-	50			50		kΩ
Reference Multiplying Bandwidth <sup>3</sup>	+25℃	v	1	a 10		8.3			· B.	70			70		MHz
OUTPUT PERFORMANCE	<del> </del>								40.00						
Full-Scale Output Current <sup>4</sup>	+25℃	v		20.48		. %	20.48			20.48			20.48		mA
Output Compliance Range	+25°C	IV	-12	20.70	+3	-12	40.70	+3	-1.2	20.40	+3	-1.2	20.70	+3	V
Output Resistance	+25°C	47003800h 38	1 2.2	240	1000	1	240		1.2		, ,	1.2		, ,	kΩ
Output Capacitance	+25°C	v	-166	12			12			15			15		pF
Output Update Rate <sup>5</sup>	+25℃	-40	300	<b>V</b>	Alb.	300	W.	100	100			100			MSPS
	Full	v	1	300	-4000		300	400		100			100		MSPS
Current Settling Time (1/2 LSB) <sup>6</sup>	+25℃	v		5	10		5	10		5	10		5	10	ns
Voltage Settling Time (1/2 LSB) <sup>6</sup>	+25℃	v	1	5	10	34	5	10		5	10		5	10	ns
Propagation Delay (tpD) <sup>7</sup>	+25℃	v	1	2.5	Dia.	ŀ	2.5								ns
Glitch Impulse <sup>8</sup>	+25℃	v		15			15			15			15		pV-s
Output Slew Rate9	+25℃	v	l	500			500								V/µs
Output Rise Time <sup>9</sup>	+25°C	V	1	1.5		1	1.5								ns
Output Fall Time <sup>9</sup>	+25℃	V		1.5			1.5								ns
DIGITAL INPUTS															
Logic "1" Voltage	Full	VI	-1.0			-1.0			2.0			2.0			v
Logic "0" Voltage	Full	VI			-1.5			-1.5	ļ		0.8			0.8	v
Input Capacitance	+25°C	v		3			3								pF
Input Setup Time (t <sub>S</sub> ) <sup>10</sup>	+25℃	IV					1								ns
	Full	IV	1.75			1.75									ns
Input Hold Time (t <sub>H</sub> ) <sup>11</sup>	+25℃	IV					1								ns
	Full	IV	0.75			1.75									ns
Clock Pulse Width (Low)	+25℃	IV		1.25			1.25								ns
Clock Pulse Width (High)	+25℃	IV		1.25			1.25								ns
DYNAMIC PERFORMANCE															
Spurious-Free Dynamic Range (SFDR)12		ļ				1									
1.2 MHz Output @ 50 MSPS	+25℃	I	65	70		65	70		65	70		65	70		dBc
10 MHz Output @ 100 MSPS	+25℃	I	65			65			65			65			dBc
POWER SUPPLY <sup>13</sup>	<b> </b>														

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

#### NOTES

- <sup>1</sup>Measured as error in ratio of full-scale current to current through R<sub>SET</sub> (160 μA nominal); ratio is nominally 32. <sup>2</sup>Full-scale variations among devices are higher when driving REFERENCE IN directly.
- <sup>3</sup>Frequency at which a 3 dB change in output of DAC is observed;  $R_L = 50 \Omega$ ; 50% modulation at midscale.
- <sup>4</sup>Based on I<sub>FS</sub> = 32 (CONTROL AMP IN/R<sub>SET</sub>) when using internal amplifier.
- <sup>5</sup>Output settling to 0.1%.
- <sup>6</sup>Measured as voltage settling at midscale transition to  $\pm 0.024\%$ ;  $R_L = 50 \Omega$ .
- <sup>7</sup>Measured from rising edge of CLOCK signal to 50% transition point of output signal.
- <sup>8</sup>Glitch impulse combines the absolute value of positive and negative transitions.
- <sup>9</sup>Measured with  $R_L = 50 \Omega$  and DAC operating in latched mode.
- <sup>10</sup>Data must remain stable for specified time prior to rising edge of CLOCK.
- <sup>11</sup>Data must remain stable for specified time after rising edge of CLOCK.
- 12SFDR is defined as the difference in signal energy between the fundamental and worst case spurious frequencies in the output spectrum from dc to one-half the clock rate, excluding dc.
- <sup>13</sup>Supply voltages should remain stable within ±5% for normal operation.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Positive Supply Voltage (+V <sub>S</sub> ) (AD9721 only) +6 V
Negative Supply Voltage (-V <sub>S</sub> )
(AD9720 and AD9721) Analog Output Current 30 mA
Digital Input Voltages (D <sub>1</sub> -D <sub>10</sub> , CLOCK, CLOCK)
AD9720
AD97210.5 V to +V <sub>s</sub>
Internal Reference Output Current 500 µA
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Control Amplifier Output Current
Reference Input Voltage
Range (V <sub>REF</sub> )
Operating Temperature Range
AD9720/AD9721KN/KP 0°C to +70°C
AD9720/AD9721TJ/TQ/88355°C to +125°C
Maximum Junction Temperature <sup>2</sup>
AD9720/AD9721KN/KP +150°C
AD9720/AD9721TJ/TQ/883 +175°C
Lead Temperature (soldering, 10 seconds) +300°C
Storage Temperature Range65°C to +150°C

### NOTES

<sup>1</sup>Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

<sup>2</sup>Typical thermal impedances: 28-pin plastic DIP  $\theta_{JA} = 42^{\circ}\text{C/W}$ ;  $\theta_{JC} = 7^{\circ}\text{C/W}$ ; 28-pin PLCC  $\theta_{JA}=48^{\circ}\text{C/W};\ \theta_{JC}=10^{\circ}\text{C/W};\ 28\text{-pin J-Leaded package};\ \theta_{JA}=80^{\circ}\text{C/W};\ \theta_{JC}=30^{\circ}\text{C/W};\ \text{Cerdip};\ \theta_{JA}=75^{\circ}\text{C/W};\ \theta_{JC}=25^{\circ}\text{C/W}.$ 

### EXPLANATION OF TEST LEVELS

### Test Level

- Ι 100% production tested.
  - 100% production tested at +25°C, and sample tested at specified temperatures.
- Sample tested only.
- Parameter is guaranteed by design and characterization testing.
  - Parameter is a typical value only.
  - All devices are 100% tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.


This information applies to a product under development, its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

### AD9720/AD9721

### PIN DESCRIPTIONS

DIP		
Pin #	Name	Function
1	D <sub>1</sub> (MSB)	Most Significant Bit (MSB) of digital input word.
2-9	D <sub>2</sub> -D <sub>9</sub>	Eight of 10 digital input bits. Digital inputs are ECL compatible for AD9720; TTL compatible for AD9721. See coding table elsewhere.
10	$D_{10}$ (LSB)	Least Significant Bit (LSB) of digital input word.
		Input Coding vs. Current Output
		Input Code $D_1-D_{10}$ $I_{OUT}$ (mA) $I_{\overline{OUT}}$ (mA)
		1111111111 -20.48 0
11	CLOCK	000000000 0 -20.48
11	CLOCK	Edge-triggered latch enable signal for on-board registers. ECL compatible for AD9720; TTL compatible for AD9721. Register loads data on rising edge of CLOCK signal; must be driven in conjunction with CLOCK.
12	CLOCK/NC	Complementary edge-triggered latch enable signal for on-board registers. ECL compatible for AD9720; TTL compatible for AD9721.
13	INVERT	Normally connected to logic LOW. Control signal for on-board quad logic.
14	DIGITAL $-V_s/+V_s$	One of three negative digital supply pins; nominally -5.2 V.
15	GROUND	Converter ground return.
16	DIGITAL -V <sub>s</sub>	One of three negative digital supply pins; nominally -5.2 V.
17	R <sub>SET</sub>	Connection for external resistance reference; nominally 1,960 $\Omega$ . Full-scale current out = 32 (CONTROL AMP IN/ $R_{\rm SET}$ ) when using internal amplifier.
18	GROUND	Converter ground return.
19	ANALOG RETURN	Analog current return. This point and the reference side of the DAC load resistors should be connected to the same potential (nominally ground).
20	I <sub>OUT</sub>	Analog current output; full-scale output occurs with digital inputs at all "1." With external load resistor, output voltage = $I_{OUT}(R_{LOAD} \parallel R_{INTERNAL})$ . $R_{INTERNAL}$ is nominally 200 $\Omega$ .
21	$I_{\overline{OUT}}$	Complementary analog current output; zero-scale output occurs with digital inputs at all "1."
22	ANALOG -V <sub>s</sub>	Negative analog supply; nominally -5.2 V.
23	REFERENCE IN	Normally connected to CONTROL AMP OUT (Pin 22). Direct line to DAC current source network. Voltage changes (noise) at this point have a direct effect on the full-scale output current of DAC. Full-scale current output = 32 (CONTROL AMP IN/R <sub>SET</sub> ) when using internal amplifier.
24	CONTROL AMP OUT	Normally connected to REFERENCE INPUT (Pin 23). Output of internal control amplifier, which provides a reference for the current switch network.
25	REFERENCE OUT	Normally connected to CONTROL AMP IN (Pin 25). Internal voltage reference, nominally -1.27 V.
26	CONTROL AMP IN	Normally connected to REFERENCE OUT (Pin 24) if not connected to external reference.
27	DIGITAL -V <sub>s</sub>	One of three negative digital supply pins; nominally -5.2 V.
28	GROUND	Converter ground return.

### PIN CONFIGURATIONS



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



# Ultrahigh Speed IC D/A Converter

AD9768

FEATURES
5ns Settling Time
100MSPS Update Rate
20mA Output Current
ECL-Compatible
40MHz Multiplying Mode

### **APPLICATIONS**

Raster Scan & Vector Graphic Displays High Speed Waveform Generation Digital VCOs Ultra-Fast Digital Attenuators

#### GENERAL DESCRIPTION

The Analog Devices AD9768SD D/A converter is a monolithic current-output converter which can accept 8 bits of ECL-level digital input voltages and convert them into analog signals at update rates as high as 100MSPS. In addition to its use as a standard D/A converter, it can also be utilized as a two-quadrant multiplying D/A at multiplying bandwidths as high as 40MHz.


An inherently low glitch design is used, and the complementary current outputs are suitable for driving transmission lines directly. Nominal full-scale output is 20mA, which corresponds to a 1-volt drop across a  $50\Omega$  load, or  $\pm 1$  volt across  $100\Omega$  returned to +1 volt. The actual output current is determined by the on-chip reference voltage  $(V_{REF}\approx -1.26V)$  and an external current setting resistor,  $R_{SET}$ .

Full-scale output current  $I_{OUT}$  with digital "1" at all inputs is calculated with the equation:


$$I_{OUT}\!=\!4\!\times\!\frac{V_{RET}-V_{REF}}{R_{SET}}$$

The setting resistor  $R_{SET}$  and the output load resistor should both have low temperature coefficients. A complementary  $\overline{I_{OUT}}$  is also provided.

### **AD9768JD/SD PIN CONNECTIONS**




### FUNCTIONAL BLOCK DIAGRAM



The reference voltage source is a modified bandgap type and is nominally -1.26 volts. This reference supply requires no external regulation. To reduce the possibility of noise generation and/or instability, pin 15 (REFERENCE OUT) can be decoupled using a high-quality ceramic chip capacitor. Stabilization of the internal loop amplifier is by a single capacitor connected from pin 17 (COMPENSATION) to ground. The minimum value for this capacitor is 3900pF, although a  $0.01\mu F$  ceramic chip capacitor is recommended.

The incredible speed characteristics of the AD9768SD D/A converter make it attractive for a wide range of high speed applications. The ability of the unit to operate as a two-quadrant multiplying D/A converter adds another dimension to its usefulness and makes the AD9768SD a truly versatile device.

### AD9768SE PIN CONNECTIONS



# $\textbf{AD9768} - \textbf{SPECIFICATIONS} \text{ (typical @ +25^{\circ}C under following conditions unless otherwise noted; } \\ \text{nominal digital input levels; nominal power supplies; } \\ \textbf{R}_{L} = 50\Omega; \\ \textbf{R}_{SET} = 220\Omega; \\ \textbf{V}_{RET} = 0 \text{V})$

Parameter	Unit	AD9768SJD/SD/SE
RESOLUTION (FS = FULL SCALE)	Bits	8
LSB WEIGHT (CURRENT)	μΑ	78
ACCURACY <sup>1</sup>		
Differential Nonlinearity	±%FS	0.2
Integral Nonlinearity	±%FS	0.2
Monotonicity		Guaranteed
Zero Offset (Initial)	μΑ	60
TEMPERATURE COEFFICIENTS		
Zero Offset	ppm/°C	1.5
Reference Voltage (-1.26V)	ppm/°C	70
DIGITAL DATA INPUTS		
Logic Compatibility		ECL
Logic Voltage Levels "1" =	v ·	-0.9
"0" =	v	-1.7
Coding	Binary (BIN)	= Unipolar Out
3744		(OBN) = Bipolar Out
OUTPUT		
Current (Unipolar) FS	mA(max)	2 to 20 (30)
I <sub>OUT</sub> (@ Pin 13) All Digital "1" Input	mA	20
All Digital "0" Input	mA	0
IOUT (@ Pin 14)		
All Digital "1"Input	mA.	0
All Digital "0" Input	mA	20
Compliance	V (Pin 13)	-0.7  to  +3.0
	V (Pin 14)	-1.1 to +3.0
Impedance	$\Omega$ ( $\pm$ 15%)	750
SPEED PERFORMANCE		
Settling Time (to 0.2% FS) <sup>2</sup>	ns	5
Slew Rate	V/µs	400
Update Rate	MSPS	100
Rise Time	ns	1.8
Glitch Energy	pV-sec	200
REFERENCE		
Internal, Monolithic <sup>3</sup>	v	-1.26
External, Variable <sup>4</sup>		
Voltage-Multiplying Mode	V(max)	0 to $-1.1(-2)$
Current-Multiplying Mode	mA (max)	0  to - 5(-7.5)
VOLTAGE-MULTIPLYING MODE <sup>4</sup> (See Figure 2)		
V <sub>M</sub> Range (at Pin 16)	v	±0.5
V <sub>M</sub> Center	v	-0.6
Resistance (at Pin 16)	kΩ	800
Transfer Function -		in 13; Digital "0" Applied
	to Bits 1-8:	,
		V <sub>M</sub> Input = 0mA I <sub>OUT</sub>
		M Input = 0mA IOUT
		in 13; Digital "1" Applied
	to Bits 1-8:	
	-0.1	V <sub>M</sub> Input = 1mA I <sub>OUT</sub>
		M Input = 20mA IOUT

Parameter	Unit	AD9768SJD/SD/S			
CURRENT-MULTIPLYING MODE (See Figure 4)					
I <sub>M</sub> Range (at Pins 17 & 18)	mA	0 to 5			
Resistance (at Pin 18)	Ω	160			
Transfer Function –	to Bits 1-8:	in 13; Digital "0" Applied			
		Input = 0mA I <sub>OUT</sub>			
		$Input = 0mAI_{OUT}$			
		in 13; Digital "1" Applied			
	to Bits 1-8:				
		Input = 4mA I <sub>OUT</sub>			
		Input = 20mA I <sub>OUT</sub>			
Large Signal Bandwidth ( - 3dB Point)	MHz	40			
POWER REQUIREMENTS					
$-5.2V \pm 0.25$	mA (max)	66 (70)			
$+5.0V \pm 0.25$	mA (max)	14 (15)			
Power Dissipation	mW(max)	410 (430)			
Power Supply Sensitivity <sup>5</sup>	%/%	0.07			
TEMPERATURE RANGES <sup>6</sup>					
Operating					
AD9768JD	°C	0 to +70			
AD9768SD/SE	°C	- 55 to + 125			
Storage	°C	-55 to +150			
THERMAL RESISTANCE 7					
Junction to Air, θ <sub>JA</sub> (Free Air)	°C/W	90			
Junction to Case, θ <sub>JA</sub>	°C/W	20			
PACKAGE OPTION <sup>8</sup>					
Ceramic (D-18)	AD9768JD				
	AD976	8SD			
LCC(E-20A)	AD976	8SE			

NOTES

Relative to FS, including linearity (within voltage compliance limits).

\*\*Worst case settling time; includes FS and Most Significant Bit (MSB) transitions.

\*\*Applies when operating AD7968 as standard D/A.


\*\*Based on R<sub>1</sub> = 50 ohuns; R<sub>SET</sub> = 220 ohuns; V<sub>RET</sub> = 0V.

\*\*Pis change in either power supply voltage causes 0.07% change in analog output.

\*\*Case temperature 125°C.\*\*

\*\*D = Ceramic DIP; E = Leadless Ceramic Chip Carrier. For outline information see Package Information section.

\*\*Specifications subject to change without notice.



AD9768SD D/A Schematic

Large Signal Bandwidth ( - 3dB Point)

### Theory of Operation—AD9768

#### THEORY OF OPERATION

Refer to the AD9768SD schematic.

The transistors pictured on the bottom of the diagram, connected to paired transistors in the middle of the schematic, are current sources which are always "on". The paired transistors are differential current switches, designed to steer current from the current sources to either pin 13  $(I_O)$  or pin 14  $(\overline{I_O})$ .

Digital inputs applied to pins 1-8 determine which transistors will be operating in each pair and establish what current will flow at pins 13 and 14.

The transistor on the extreme left of the schematic is a base reference for the paired current switches and is used to assure the switches will be centered around an ECL voltage swing. The diodes connected to the base of this transistor are temperature compensation devices for the base reference circuit.

There are three different current sources in the AD9768 D/A. The eight transistors shown on the bottom of the schematic are structured as two identical groups of four current sources, each of which is binarily weighted. The MSB group, comprised of the four on the right, is connected to the LSB group through a 15:1 current divider made up of two  $50\Omega$  and two  $750\Omega$  resistor networks. The geometry of the AD9768 guarantees the binary weighing ratios among the 100, 200, 400 and 800 resistors in each emitter circuit are correct.

The resistor values which are shown indicate the ratios among the resistors, and not their nominal values.

The third current source is a single transistor, pictured in the lower left portion of the schematic with its collector connected to pin 18  $R_{\rm SET}.$  Its function is to help establish the base voltage on the eight current sources; it works in conjunction with the external  $R_{\rm SET}$  resistor selected by the user of the AD9768, and the reference amplifier. Current flowing through this transistor is referred to as  $I_M$  in the figures and text.

When the AD9768 is operating as a conventional current-output D/A converter,  $I_M$  develops a voltage across  $R_{\rm SET}$  which is one of the inputs to the on-board reference amplifier shown in the schematic. The other input to this amplifier is the on-chip reference voltage of -1.26 volts.

The output of the reference amplifier adjusts the current-source base reference voltage at pin 17; this, in turn, adjusts the value of  $I_M$  in the single-transistor current source and causes it to develop a voltage across  $R_{\rm SET}$  which maintains pin 18 at the -1.26 volts of the on-chip reference supply.

To maintain good stability in the internal loop reference amplifier, a ceramic chip capacitor with a nominal value of 0.01μF should be connected to pin 17 COMPENSATION; minimum recommended value for this capacitor is 3900pF.

The temperature coefficient of the load resistor  $(R_L)$  can affect the performance of the AD9768 D/A converter, as it can with any current-output converter. The design and use of the AD9768 and its dependence on an external  $R_{\rm SET}$  resistor, however, make it sensitive also to the tempco of  $R_{\rm SET}$ . The user is cautioned to select  $R_L$  and  $R_{\rm SET}$  resistors which have low temperature coefficients.

DIGITAL GROUND (pin 11) and ANALOG RETURN (pin 12) are normally connected together; this connection should be made as close as possible to the device case to minimize possible noise problems. The AD9768 D/A is similar to any other highspeed, high performance device: optimum use requires careful

attention to all design details, including the layout of the circuit in which the converter is used.

### **CONVENTIONAL AD9768**

Refer to Figure 1, Conventional AD9768SD.

The output current of the AD9768 appears at pin 13  $(I_{\rm O})$  and develops a voltage across the load resistor  $R_{\rm L}$  which is based on:

- I<sub>M</sub> (the current flowing through the single-transistor source discussed above)
- B. Value of R<sub>I</sub>.




Figure 1. Conventional AD9768SD

 $I_M$  is a function of the return voltage  $(V_{RET}),$  the reference voltage  $(V_{REF}),$  and the value of  $R_{SET};$  all of these are selected by the user for his application. The necessary equations for calculating precise values for each are part of Figure 1. As indicated, the voltage drop across  $R_L$  is added to the return voltage; the resulting voltage is the total  $V_{OUT}$  of the converter.

### **VOLTAGE MULTIPLYING MODE**

In addition to its use as an ultra-high speed current output D/A converter, the AD9768 can also be used as a two-quadrant multiplying D/A in either a voltage mode or a current mode.

Refer to Figure 2, Multiplying AD9768 (Voltage Mode).

When operating in this mode, the analog output of the AD9768 is influenced by the digital inputs and an external multiplying voltage (V<sub>M</sub>) applied to pin 16 REFERENCE IN, which takes the place of the internal reference used when the D/A is operating in a conventional manner.




Figure 2. Multiplying AD9768 (Voltage Mode)

The value of  $I_M$  flowing through  $R_{SET}$  is set by the voltage of  $V_{RET}$  minus the multiplying voltage  $(V_M)$ , divided by  $R_{SET}$ ; the amount of this current is part of the equation which establishes the analog output  $(V_{OUT})$  of the AD9768 and is chosen by the user for his application. As it is when operating the D/A in a conventional fashion,  $V_{RET}$  can be any value between 0 volts and +3 volts.  $V_M$  (for purposes of discussion here) is some negative voltage and can be varied over a range which is approximately 1 volt peak-to-peak.

### AD9768

If the load resistor  $(R_L)$  has a value of 50 ohms, if  $R_{\rm SET}$  has a value of 220 ohms, and if  $V_{\rm RET}$  is 0V, the center of the  $V_M$  voltage will be -0.6V; and it can vary from -0.1V to -1.1V. Typically, the frequency of these variations has an upper limit of 250kHz when operating in the voltage multiplying mode; that frequency is the 3dB point of the bandwidth of the internal reference amplifier.

The combined effects of variations in  $V_M$  and changes in digital input values are shown in Figure 3,  $I_{\rm OUT}$  vs. Multiplying Voltage. In this illustration, the ordinate of the graph is expressed in terms of milliamps of  $I_{\rm OUT}$  current at pin 13.  $V_{\rm OUT}$ , of course, will be a function of the value of  $R_L$  chosen by the user.




Figure 3. IOUT vs. Multiplying Voltage

The negative value of  $V_M$  on the horizontal axis is shown starting at approximately -0.1V, rather than 0V, because the AD9768 must have some small value of voltage applied to perform a multiplying function. For the conditions shown in the figure, output current starts to become nonlinear at approximately 20mA because of the maximum 30mA output drive capabilities of the device. Different values for  $R_{\rm SET}$  and  $R_{\rm L}$  would alter the point where limiting first appears.

### CURRENT MULTIPLYING MODE

The AD9768 D/A converter can be operated at markedly higher multiplying rates when operated in a current-multiplying mode, as contrasted with the voltage-multiplying mode. Refer to Figure 4, Multiplying AD9768SD (Current Mode).




Figure 4. Multiplying AD9768SD (Current Mode)

In this mode, the internal reference amplifier and its inherent frequency limitations are replaced by a current source comprised of U1 and associated circuits. These circuits supply a unipolar current I<sub>M</sub> which is one-fourth the full-scale output current (with digital "1" applied to all inputs) and set current flow through the load resistor.

 $V_{\rm IN}$  is some voltage chosen by the user for his particular application; the value of this voltage is based in part on the size of the load resistor and the 0mA to 5mA range of  $I_{\rm M}$ .  $V_{\rm IN}$  can have frequency components as high as 40MHz.  $V_{\rm ADJ}$  and  $R_{\rm ADJ}$  provide an offset adjustment to compensate for the dc component of  $V_{\rm IN}$  to assure  $I_{\rm M}$  is always a unipolar current between 0mA and 5mA. The values of the required voltages and resistors can be calculated using the equations which are part of Figure 4.

Refer to Figure 5, IOUT vs. Multiplying Current.




Figure 5. IOUT vs. Multiplying Current

As shown,  $I_M$  can vary over the range of 0mA to 5mA; a value of approximately 0.3mA may be the practical lower limit because of nonlinearities at extremely small current levels. These changes in  $I_M$  are combined with variations in digital inputs, producing complex changes in the output current (at pin 13) and in  $V_{OUT}$ . The "rounding" of the current curve in the graph is the result of  $I_{OUT}$  approaching the 30mA maximum drive capabilities of the AD9768 and needs to be taken into account to assure optimum performance in the selected application.



# Quad 12-Bit D/A Converter

AD75004

### **FEATURES**

4 Complete 12-Bit D/A Functions
Double-Buffered Latches
Simultaneous Update of All DACs Possible
±5 V Output Range
High Stability Bandgap Reference
Monolithic BiMOS Construction
Guaranteed Monotonic over Temperature
3/4 LSB Linearity Guaranteed over Temperature
4 µs max Settling Time to 0.01%
Operates with ±12 V Supplies
Low Power: 720 mW max Including Reference
TTL/5 V CMOS Compatible Logic Inputs
8-Bit Microprocessor Interface
24-Pin PDIP or 28-Lead PLCC Package


### PRODUCT DESCRIPTION

The AD75004 contains four complete, voltage output, 12-bit digital-to-analog converters, a high stability bandgap reference, and double-buffered input latches on a single chip. The converters use 12 precision high speed bipolar current steering switches and laser-trimmed thin-film resistor networks to provide fast settling time and high accuracy.

Microprocessor compatibility is achieved by the on-chip double-buffered latches. The design of the input latches allows direct interface to 8-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spurious analog output values. The latch responds to strobe pulses as short as 50 ns, allowing use with fast microprocessors.

The functional completeness and high performance of the AD75004 results from a combination of advanced switch design, the BiMOS II fabrication process, and proven laser trimming technology. BiMOSII is an epitaxial BiCMOS process optimized for analog and converter functions. The AD75004 is trimmed at the wafer level and is specified to  $\pm 1/2$  LSB maximum linearity error at 25°C and  $\pm 3/4$  LSB over the full operating temperature range. The on-chip output amplifiers provide an output range of  $\pm 5$  V, with 1 LSB equal to 2.44 mV.

### FUNCTIONAL BLOCK DIAGRAM



The bandgap reference on the chip has low noise, long term stability and temperature drift characteristics comparable to discrete reference diodes. The absolute value of the reference is laser trimmed to +5.00 V with 0.6% maximum error. Its temperature coefficient is also laser trimmed.

Typical full-scale gain TC is 15 ppm/°C. With guaranteed monotonicity over the full temperature range, the AD75004 is well suited for wide temperature range performance.

# AD75004 — SPECIFICATIONS ( $T_A = +25^{\circ}C$ , $\pm 12.0$ V power supplies unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Units
DIGITAL INPUTS (D0-D7, A0-A3, $\overline{\text{CS}}$ , $\overline{\overline{\text{WR}}}$ )					
Logic Levels (TTL Compatible)					
Input Voltage, Logic "1"	$V_{IH}$	2.0		5.5	v
Input Voltage, Logic "0"	V <sub>II</sub> .	0		0.8	V
Input Current, V <sub>IH</sub> = 5.5 V	I <sub>IH</sub>			10	μA
Input Current, V <sub>IL</sub> = 0.8 V	I <sub>IL</sub>			10	μA
Input Capacitance	C <sub>IN</sub>			10	pF
ACCURACY					
Resolution		1		12	Bits
Integral Linearity Error		1	$\pm 1/4$	±1/2	LSB
Integral Linearity Error, T <sub>min</sub> to T <sub>max</sub>			$\pm 1/2$	$\pm 3/4$	LSB
Differential Linearity Error			$\pm 1/2$	±3/4	LSB
Differential Linearity Error, T <sub>min</sub> to T <sub>max</sub>		Guaran	teed Mo	notonic	
Gain (Full-Scale) Error <sup>1</sup>		1	±2	±10	LSB
Gain Error Drift, T <sub>min</sub> to T <sub>max</sub> <sup>1</sup>			±15	±30	ppm/°C
Bipolar Zero Error <sup>1</sup>			±1	±2	LSB
Bipolar Zero Error Drift, T <sub>min</sub> to T <sub>max</sub> <sup>1</sup>			±3	±7	ppm/°C
CHANNEL-TO-CHANNEL MISMATCH					pp o
			± 1/2	4.1	T CD
Integral Linearity Error				±1	LSB
Gain Error <sup>1</sup>			±1	±4	LSB
Bipolar Zero Error <sup>1</sup>			±1	±2	LSB
DYNAMIC PERFORMANCE					
Settling Time to $\pm 0.01\%$ of FSR					
for FSR Change, 2 kΩ    500 pF Load			2	4	μs
Slew Rate, 2 kΩ    500 pF Load		5			V/μs
Digital Input Crosstalk (Static) <sup>2</sup>				-50	dB
ANALOG OUTPUTS					
Full-Scale Range (FSR)	$V_{OUT}$		$\pm 5$		V
Output Current	I <sub>OUT</sub>	±5			mA
Short Circuit Limit Current				40	mA
VOLTAGE REFERENCE					
Reference Output Voltage	V <sub>REFOUT</sub>	4.97	5.00	5.03	V
Temperature Coefficient			$\pm 15$	±25	ppm/°C
Reference Output Current <sup>3</sup>		3.0	5.0		mA
Reference Input Voltage	V <sub>REFIN</sub>	4.5	5.0	5.5	V
Reference Input Current @ 5.0 V	I <sub>REFIN</sub>			3.0	mA
POWER SUPPLY GAIN SENSITIVITY					
$\Delta Gain/\Delta V_{DD}$ , $V_{DD} = +10.8 \text{ to } +13.2 \text{ V dc}^{1}$			±15	±25	ppm of FSR/%
$\Delta Gain/\Delta V_{SS}$ , $V_{SS} = -10.8$ to $-13.2$ V dc <sup>1</sup>			±15	±25	ppm of FSR/%
POWER SUPPLY REQUIREMENTS		<u> </u>			PP. 32 2 310 70
Voltage Range	V V	±10.8	±12	±13.2	v
	$V_{DD}, V_{SS}$	±10.8	±12 ±25	±13.2 ±30	1
Supply Currents	$I_{DD}, I_{SS}$	ļ	- 43	±30	mA
TEMPERATURE RANGE					
Specification	$T_{\min}, T_{\max}$	0		+70	°C
Storage	1	-65		+150	°C

Gain and bipolar zero errors are measured using internal voltage reference and include its errors.

Digital crosstalk is defined as the change in any one output's steady state value as a result of any other output being driven from V<sub>OUTMIN</sub> to V<sub>OUTMAN</sub> into a  $2 \text{ k}\Omega \parallel 500 \text{ pF load by means of varying the digital input code.}$ 


The internal voltage reference is intended to drive on-chip only; buffer it if using it externally.

All minimum and maximum specifications are guaranteed, and specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

Specifications subject to change without notice.

TIMING CHARACTERISTICS  $1 (T_A = +25^{\circ}C, \pm 12.0 \text{ V power supplies unless otherwise noted})$ 

Parameter	Symbol	Min	Units
Address Setup Time	t <sub>1</sub>	30	ns
Address Hold Time	t <sub>2</sub>	10	ns
Data Setup Time	t <sub>3</sub>	10	ns
Data Hold Time	t <sub>4</sub>	45	ns
Chip Select to Write Setup Time	t <sub>5</sub>	0	ns
Write to Chip Select Hold Time	t <sub>6</sub>	0	ns
Write Pulse Width	t <sub>7</sub>	50	ns



#### NOTES

### **ABSOLUTE MAXIMUM RATINGS\*** $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

	Min	Max	Units	Conditions
V <sub>DD</sub> to DGND	-0.3	+18	V	
V <sub>SS</sub> to DGND	-18	+0.3	v	
V <sub>DD</sub> to V <sub>SS</sub>	-0.3	+26.4	v	
V <sub>REFIN</sub> to AGND	-0.3	$V_{DD}$	v	
Digital Inputs to DGND	-0.3	$V_{DD}$	v	
AGND to DGND	-0.3	+0.3	V	
Short to AGND on Analog Outputs		Indefinite	sec	·
Power Dissipation		1.0	W	$T_A \le 75^{\circ}C$
Specification Temperature Range	0	+70	°C	
Storage Temperature	-65	+150	°C	
Lead Temperature		+300	°C	Soldering, 10 seconds

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### TRUTH TABLE

C	ontrol	and	Addre	ess Lir		
<u>CS</u>	WR	<b>A3</b>	A2	A1	A0	Operation
1	X	X	X	X	X	No operation
$\mathbf{X}$	1	X	X	X	X	No operation
0	0	0	0	A1*	A0*	8 LSBs → one input latch
0	0	0	1	A1*	A0*	4 MSBs → one input latch
0	0	1	0	A1*	A0*	Update one DAC latch
0	0	1	1	X	X	Update all 4 DAC latches

### NOTE

<sup>\*</sup>The A1 and A0 inputs specify the relevant channel.

A1	A0	Channel
0	0	0
0	1	1
1	0	2
1	1	3

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



<sup>&</sup>lt;sup>1</sup>Timing measurement reference level is 1.5 V.

Specifications subject to change without notice.

### AD75004


### PIN DESCRIPTION

PLCC Pin	Plastic DIP Pin	Name	Description
1	1	D7	Data Input Bit 7
	2	D6	Data Input Bit 6
2	3	D5	Data Input Bit 5
5	4	D3	Data Input Bit 4
6	5	D3	Data Input Bit 3 or 11 (MSB)
7	6	D2	Data Input Bit 2 or 10
9	7	DI	Data Input Bit 1 or 9
10	8	D0	Data Input Bit 0 (LSB) or 8
11	9	CS	Chip Select Input; Active Low
13	10	WR	Write Input; Active Low
14	11	A3	Address Input Bit 3 (MSB)
15	12	A2	Address Input Bit 2
16	13	A1	Address Input Bit 1
17	14	A0	Address Input Bit 0 (LSB)
18	15	DGND	Digital Ground
19	16	AGND	Analog Ground
20	17	$V_{ss}$	-12 V Power Supply
21	18	V <sub>REFOUT</sub>	+5 V Reference Output
22	19	V <sub>REFIN</sub>	Reference Input
23	20	VOUTO	Analog Output 0
24	21	V <sub>OUT1</sub>	Analog Output 1
26	22	V <sub>OUT2</sub>	Analog Output 2
27	23	V <sub>OUT3</sub>	Analog Output 3
28	24	V <sub>DD</sub>	+12 V Power Supply
4	_	NC	No Internal Connection
8	-	NC	No Internal Connection
12	_	NC	No Internal Connection
25	_	NC	No Internal Connection


### BINARY CODE TABLE

Twos Complement			Analog Output		
Value in DAC Latch			Voltage		
MSB		LSB			
0111	1111	1111	(2047/2048) * V <sub>REFIN</sub> (1/2048) * V <sub>REFIN</sub> 0 V - (1/2048) * V <sub>REFIN</sub> - V <sub>REFIN</sub>		
0000	0000	0001			
0000	0000	0000			
1111	1111	1111			
1000	0000	0000			

### PIN CONFIGURATIONS 24-Pin Plastic DIP



### 28-Pin PLCC



### ORDERING GUIDE

Model	Temperature Range	Package Option*		
AD75004KN	0°C to +70°C	N-24A		
AD75004KP	0°C to +70°C	P-28A		

 $<sup>\</sup>star N$  = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.



# Monolithic Octal 12-Bit DACPORTs

## AD75069/AD75089/AD75090

#### **FEATURES**

Eight Complete Voltage Output DACs
On-Chip Voltage Reference
On-Chip Data Latches with Readback Feature
Variety of Output Voltage Ranges: +7.5 V/-2.5 V,
± 5 V, ±10 V

Compact 44-Pin PLCC and Ceramic JLCC Packages

### APPLICATIONS

Automatic Test Equipment Instrumentation Avionics Robotics Process Control

### PRODUCT DESCRIPTION

The AD75069/AD75089/AD75090 DACPORTs contain eight complete 12-bit, voltage output digital-to-analog converters in one monolithic IC. They thus offer the highest density 12-bit D/A functions available. The three models differ in their output voltage ranges: the AD75069 outputs -2.5 V to +7.5 V, the AD75089 outputs  $\pm 5$  V, and the AD75090 outputs  $\pm 10$  V.


Each DAC offers flexibility, accuracy and good dynamic performance. The R-2R structure is fabricated from thin-film resistors that are laser-trimmed to achieve guaranteed monotonicity over the full operating temperature range. DAC-to-DAC matching performance is specified.

The output amplifier combines the best features of bipolar and MOS devices to achieve good dynamic performance and low offset. Settling time is under 10  $\mu$ s, and each output can drive a 2 mA, 500 pF load. Short circuit protection allows indefinite shorts to  $V_{CC}$ ,  $V_{DD}$ ,  $V_{SS}$ , and GND.

Digital circuitry is implemented in CMOS logic. The fast, low power, digital interface allows these DACPORTs to interface with most microprocessors through a single 12-bit wide bus. A readback feature allows the internal DAC registers to be read back through the digital port, as 12-bit words. When disabled, the readback drivers are placed in a high impedance mode.

A RESET control pin is provided to allow simultaneous asynchronous reset of all DAC data latches, causing the DAC outputs to go to the negative extreme of their range.

### FUNCTIONAL BLOCK DIAGRAM



The analog portion of these DACPORTs consists of eight DAC cells, eight output amplifiers, a voltage reference, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from each DAC is switched to the on-chip application resistors and output amplifier. The chip may be operated from the internal reference or an external reference.

The high performance and functional completeness of these DACPORTs result from their fabrication in Analog Devices' BiMOS II process. This epitaxial BiCMOS process features bipolar transistors for precise analog circuitry, CMOS transistors for dense logic and analog switches, laser-trimmed thin-film resistors and double-level metal interconnects.

DACPORT is a trademark of Analog Devices, Inc.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

# **AD75069/AD75089/AD75090** — **SPECIFICATIONS** $(V_{CC} = +5 \text{ V}, V_{DD} = +12 \text{ V}, V_{SS} = -12 \text{ V}, V_{REF} = +5 \text{ V}, T_A = +25^{\circ}\text{C}$ unless otherwise noted.)

Parameter	Min	Тур	Max	Units
RESOLUTION		12		Bits
ANALOG OUTPUT				
Voltage Range, V <sub>OUT</sub> max to V <sub>OUT</sub> min	1			
AD75069	1	-2.5/+7.5		Volts
AD75089	l	±5		Volts
AD75090		±10		Volts
Output Current (Each Channel, Source or Sink)	2			mA
Load Capacitance	ļ		500	pF
Short Circuit Current (Each Channel)		25	40	mA
ACCURACY				
Gain Error, Including Internal Reference	-10	±5	10	LSB
Midscale Error	-4	$\pm 1/2$	4	LSB
Integral Linearity Error	-1/2	±1/4	1/2	LSB
Integral Linearity Error, T <sub>MIN</sub> to T <sub>MAX</sub>	-1.5	$\pm 1/2$	+1.5	LSB
Differential Linearity Error	-1/2	±1/4	1/2	LSB
Differential Linearity Error, T <sub>MIN</sub> to T <sub>MAX</sub>	-3/4	±1/2	+3/4	LSB
Gain Error Drift	-10	±5	10	ppm of FSR/°C
Midscale Drift	-10	±5	10	ppm of FSR/°C
Reference Temperature Coefficient	-25	<b>±15</b>	25	ppm/°C
Noise, 0.1 to 2 MHz Band	4 75 4 3 F			
AD75069, AD75089 (10 V Span)			300	μV rms
AD75090 (20 Span)		A Same	600	μV rms
REFERENCE INPUT	A 18 18 L			
Input Resistance	2.0	10		MΩ
Voltage Range	-3.0		+5.5	Volts
POWER REQUIREMENTS	82			
$V_{cc}$	4.5	5.0	5.5	Volts
$I_{cc}$		0.1	1	mA
$V_{\mathrm{DD}}, V_{\mathrm{SS}}$	±11.4	$\pm 12.0$	$\pm 13.2$	Volts
$I_{DD}$	1	15	20	mA
$I_{SS}$	Į	-14	-16	mA
Total Power	İ	350	432	mW
ANALOG GROUND CURRENT¹ PER EACH OF 8 CHANNELS	-600		+600	μΑ
MATCHING PERFORMANCE				
Gain <sup>2</sup>	-5	±2.5	5	LSB
Midscale <sup>3</sup>	-4	±2	4	LSB
Linearity <sup>4</sup>	-1	±1/2	1	LSB
CROSSTALK			***************************************	
Analog (DC)	1		-90	dB
Digital (Transient)			-60	dB
DYNAMIC PERFORMANCE ( $R_L = 5 \text{ k}\Omega$ , $C_L = 500 \text{ pF}$ )				
Slew Rate	2.0	2.5		V/µs
Settling Time to $\pm 1/2$ LSB				
$ m V_{OUT}$ max to $ m V_{OUT}$ min or $ m V_{OUT}$ min to $ m V_{OUT}$ max				
AD75069, AD75089 (10 V Span)		6	8	μs
AD75090 (20 V Span)		8	10	μs
POWER SUPPLY GAIN SENSITIVITY				
$11.4 \text{ V} \le \text{V}_{\text{DD}} \le 13.2 \text{ V}$		±6	±10	ppm/%
$-13.2 \text{ V} \le V_{SS} \le -11.4 \text{ V}$		±1	±2	ppm/%
	4			

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Parameter	Min	Тур	Max	Units
DIGITAL INPUTS				
$V_{IH}$	2.0			Volts
$V_{IL}$	0		0.8	Volts
$I_{IH} @ V_{IN} = V_{LL}$	-10	±1	10	μA
$I_{IL} @ V_{IN} = DGND$	-10	±1	10	μA
DIGITAL OUTPUTS				
$V_{OL}$ @ $I_{SINK} = 1.6 \text{ mA}$	=		0.4	Volts
$V_{OH}$ @ $I_{SOURCE} = 0.5 \text{ mA}$	2.4			Volts
DIGITAL TIMING <sup>5</sup>				
Data Write Mode (Figure 1)				
Data Setup Time, t <sub>DSU</sub>	30			ns
Address Setup Time, t <sub>ASU</sub>	30			ns
Chip Enable-Write Time, t <sub>CEW</sub>	10			ns
Write Pulse Width, Tw	80			ns
Write-Chip Enable Time, twce	0	(22)		ns
Address Hold Time, t <sub>AH</sub>	20			ns
Data Hold Time, t <sub>DH</sub>	50			ns
Data Readback Mode (Figure 2)				
Address Setup Time, t <sub>ASU</sub>	30			ns
Chip Enable-Read Time, t <sub>CER</sub>	0	Š.		ns
Read Pulse Width, t <sub>R</sub>	70			ns
Access Time from Read, t <sub>RD</sub>			75	ns
Access Time from Chip Enable, t <sub>CED</sub>			85	ns
Access Time from Address Change, t <sub>AD</sub>			120	ns
Data Bus Release Time, t <sub>REL</sub>			30	ns
Read-Chip Enable Time, t <sub>RCE</sub>	0	<b>*</b>		ns
Address Hold Time, t <sub>AH</sub>	20	~~		ns
Asynchronous Reset				}
Reset Pulse Width, t <sub>RST</sub>	80			ns
TEMPERATURE RANGE (T <sub>MIN</sub> , T <sub>MAX</sub> )				
A Versions	-40		+85	\ ℃
J Versions	0		+70	°C

#### NOTES

Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

#### TIMING DIAGRAMS




Figure 1. Write Timing Diagram

Figure 2. Readback Timing Diagram

<sup>&</sup>lt;sup>1</sup>Analog ground current is input code dependent.

<sup>&</sup>lt;sup>2</sup>Gain matching error is the largest difference in gain error between any two DACs in one package.

<sup>&</sup>lt;sup>3</sup>Midscale matching error is the largest difference in midscale values between any two DACs in one package.

<sup>&</sup>lt;sup>4</sup>Linearity matching error is the difference in the worst case integral linearity error between any two DACs in one package.

<sup>&</sup>lt;sup>5</sup>Reference level for timing measurements = 1.5 V.

See definitions of specifications later on in this data sheet.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

(Specifications apply to all grades except where noted)

(Specifications apply to all grades except where noted)
V <sub>CC</sub> to DGND or IOGND 0 V to + 7 V
V <sub>DD</sub> to AGND
V <sub>SS</sub> to AGND
AGND to DGND $-1$ V to $+1$ V
AGND to VREFGND $\pm 13.2 \text{ V}$
AGND to VRET0-7 ±13.2 V
$V_{REFIN}$ Input
$V_{DD}$ to $V_{SS}$ 0 V to +26.4 V
Digital Inputs
Analog Outputs
Indefinite Shorts to V <sub>CC</sub> , V <sub>DD</sub> , V <sub>SS</sub> , and AGND
Soldering Temperature+300°C, 10 sec
Power Dissipation

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ORDERING GUIDE

Model	Output Voltage Range	Temperature Range	Package Option*
AD75069JP	-2.5 V/+7.5 V	0°C to +70°C	P-44A
AD75069AJ	-2.5 V/+7.5 V	-40°C to +85°C	J-44A
AD75089JP	± 5 V	0°C to +70°C	P-44A
AD75089AJ	± 5 V	-40°C to +85°C	J-44A
AD75090JP	±10 V	0°C to +70°C	P-44A
AD75090AJ	±10 V	−40°C to +85°C	J-44A

<sup>\*</sup>J = J-Leaded Ceramic Chip Carrier; P = Plastic Leaded Chip Carrier (PLCC) package. For outline information see Package Information section.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.






Figure 3. Recommended Circuit Schematic

#### PIN CONFIGURATION

#### 44-Pin PLCC Package 6 5 4 3 2 V<sub>OUT2</sub> V<sub>RET6</sub> V<sub>OUT1</sub> 38 V<sub>RET7</sub> V<sub>RET1</sub> V<sub>OUT7</sub> V<sub>RFT0</sub> **AGND** V<sub>OUTO</sub> AD75069 /AD75089/ AD75090 35 Δ2 $v_{\rm ss}$ 12 **TOP VIEW** Α1 (Not to Scale) $v_{\rm DD}$ A0 DGND 32 CE 31 RD ν<sub>cc</sub> IOGND WR D11 17 RST 23 24 25 26 2 2 2 2

#### **DEFINITIONS OF SPECIFICATIONS**

INTEGRAL LINEARITY ERROR: Integral linearity error is the maximum deviation of the actual DAC output from the ideal analog output (a straight line drawn from -full scale to +full scale) for any digital input code.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a nondecreasing function of input. All versions of the AD75069/AD75089/AD75090 are monotonic over their full operating temperature range.

DIFFERENTIAL LINEARITY ERROR: Monotonic behavior requires that the differential linearity error be less than 1 LSB over the temperature range of interest. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code. For example, for a 10 V output span, a change of 1 LSB in digital input code should result in a 2.44 mV change in the analog output (1 LSB = 10 V/4096 = 2.44 mV). If in actual use, however, a 1 LSB change in the input code results in a change of only 0.61 mV (1/4 LSB) in analog output, the differential nonlinearity error would be -1.83 mV, or -3/4 LSB.

GAIN ERROR: DAC gain error is a measure of the difference between the output span of an ideal DAC and an actual device.

MIDSCALE ERROR: Midscale error is the difference between the ideal midscale output and the actual output of a DAC when the input code is loaded with the MSB = "1" and the rest of the bits = "0."

SETTLING TIME: Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.

#### PIN DESCRIPTIONS

Pin	Name	Description
1	V <sub>REFIN</sub>	Reference Input
2	V <sub>REFOUT</sub>	5 V Reference Output
3	V <sub>REFGND</sub>	Reference Ground
4	$V_{OUT3}$	Analog Output 3
5	$V_{RET3}$	Analog Return 3
6	$V_{RET2}$	Analog Return 2
7	V <sub>OUT2</sub>	Analog Output 2
8	V <sub>OUT1</sub>	Analog Output 1
9	V <sub>RET1</sub>	Analog Return 1
10	$V_{RET0}$	Analog Return 0
11	$V_{OUT0}$	Analog Output 0
12	$V_{ss}$	—12 V Analog Power Supply
13	$V_{DD}$	+12 V Analog Power Supply
14	DGND 🗐	Digital Ground
15	$v_{cc}$	+5 V Digital Power Supply
16	IOGND	Bus Interface Ground
17	D11	Data Input Bit 11 (MSB)
18	D10	Data Input Bit 10
19	D9	Data Input Bit 9
20	D8	Data Input Bit 8
21	D7	Data Input Bit 7
22	D6	Data Input Bit 6
23	D5	Data Input Bit 5
24	D4	Data Input Bit 4
25	D3	Data Input Bit 3
26	D2	Data Input Bit 2
27	D1	Data Input Bit 1
28	D0	Data Input Bit 0 (LSB)
29	RST	Reset Input; Active High
30	WR	Write Input; Active Low
31	$\overline{\text{RD}}$	Read Input; Active Low
32	CE	Chip Enable Input; Active Low
33	A0	Address Input Bit 0 (LSB)
34	A1	Address Input Bit 1
35	A2	Address Input Bit 2 (MSB)
36	AGND	Analog Ground
37	$V_{OUT7}$	Analog Output 7
38	$V_{RET7}$	Analog Return 7
39	$V_{RET6}$	Analog Return 6
40	V <sub>OUT6</sub>	Analog Output 6
41	V <sub>OUT5</sub>	Analog Output 5
42	V <sub>RET5</sub>	Analog Return 5
43	V <sub>RET4</sub>	Analog Return 4
44	V <sub>OUT4</sub>	Analog Output 4

CROSSTALK: Crosstalk is the change in an output caused by a change in one or more of the other inputs or outputs. It is due to capacitive and thermal coupling between channels.

FULL-SCALE RANGE: FSR is 20 V for  $\pm 10$  V range and 10 V for  $\pm 5$  V and -2.5/+7.5 V ranges.

#### TRANSISTOR COUNT

The AD75069/AD75089/AD75090 contains 5,225 transistors.

#### BINARY CODE TABLE

Offset I Value in	Binary n DAC Latch	Analog Output Voltage
MSB	LSB	
1111 11	11 1111	V <sub>OUT</sub> max
1000 00	00 0000	$\begin{array}{l} \text{Midscale} = (V_{\text{OUT}} \text{ max} \\ + 1 \text{ LSB} - V_{\text{OUT}} \text{ min})/2 \end{array}$
0000 00	00 0000	V <sub>OUT</sub> min

#### ANALOG CIRCUIT CONSIDERATIONS

#### **Grounding Recommendations**

The AD75069/AD75089/AD75090 have twelve pins for analog and digital grounds, designated AGND,  $V_{RET0}$ – $V_{RET7}$ ,  $V_{REFGND}$ , IOGND, and DGND. The AGND pin is the ground reference point for the device.  $V_{REFGND}$  is the ground reference point for the on-chip voltage reference.  $V_{RET0}$  through  $V_{RET7}$  are the 8 ground return pins for the 8 DACs and their output amplifiers. The 10 analog ground pins should be connected radially to the analog ground point in the system. The external reference and any external loads should also be returned to the analog ground point. To minimize crosstalk, all paths to the single analog ground point must be short and direct.

The IOGND and DGND pins should be connected to the digital ground point in the circuit. These pins return current from the bus interface and logic portions, respectively, of the AD75069/AD75089/AD75090 circuitry to ground.

Analog and digital grounds should be connected at one point in the system. If there is a possibility that this connection may be broken or otherwise disconnected, then two diodes should be connected in inverse parallel between the analog and digital ground pins of the AD75069/AD75089/AD75090 to limit the maximum ground voltage difference.

#### Power Supplies and Decoupling

The AD75069/AD75089/AD75090 require three power supplies for proper operation.  $V_{\rm CC}$  powers the logic portions of the device and requires +5 volts.  $V_{\rm DD}$  and  $V_{\rm SS}$  power the remaining portions of the circuitry and require  $\pm 12~{\rm V}$ .

Decoupling capacitors should be used on all power supply pins. Good engineering practice dictates that the bypass capacitors be located as near as possible to the package pins. Recommended values are 4.7  $\mu F$  tantalum and 0.1  $\mu F$  ceramic from  $V_{DD}$  and  $V_{SS}$  to analog ground, and 0.1  $\mu F$  from  $V_{CC}$  to digital ground.

#### Voltage Reference

The AD75069/AD75089/AD75090 are designed to operate from a reference voltage of 5 V. The internal reference can serve the entire chip. If superior tolerance, PSRR, or temperature performance are needed, external devices, such as the AD586, may be used.

#### **Output Considerations**

Each DAC output can source or sink ±2 mA of current to an external load. Short-circuit protection limits load current to a maximum load current of 40 mA. Load capacitance of up to 500 pF can be accommodated with no effect on stability.

AD75069/AD75089/AD75090 output voltage settling time is 10 μs maximum. Figure 4 shows the output voltage settling time of the AD75069 with a fixed 5 V reference and all bits switched from 1 to 0 and from 0 to 1.





Figure 4. Settling Time; Full-Scale Output Change

#### Crosstalk

Crosstalk is a spurious signal on one DAC output caused by a change in one or more of the other DACs. Crosstalk can be induced by capacitive, thermal, or load-current induced feed-through. Figure 5 shows typical crosstalk. The upper trace of the top photo shows DAC 6 switching from -2.5~V to +7.5~V and back to -2.5~V. The lower trace shows brief spikes in the output of DAC 7 caused by capacitive feedthrough from the input data. The longer disturbances are caused by analog feedthrough from DAC 6's output. The loads of both DACs are  $5~k\Omega$  in parallel with 500 pF. The lower photo shows the detail of the falling edge of DAC 6 (large trace) and the effect on DAC 7 (middle trace) under the same conditions.






Figure 5. Output Crosstalk

#### DIGITAL INTERFACING

To write to the chip, apply the desired address, and then take Chip Enable  $(\overline{CE})$  and Write  $(\overline{WR})$  low. Typically,  $\overline{CE}$  is tied to the system address decoder, and  $\overline{WR}$  connects to the system write strobe.

If the data is changed while  $\overline{CE}$  and  $\overline{WR}$  are low, the DAC register is transparent, and it will follow the input data.

#### Readback

To read data back from the chip, apply the desired address, and then take Chip Enable  $(\overline{CE})$  and Read  $(\overline{RD})$  low. Typically,  $\overline{CE}$  is tied to the system address decoder, and  $\overline{RD}$  connects to the system read strobe.

If the address is changed while  $\overline{CE}$  and  $\overline{RD}$  are low, the data output will follow the selected address after a delay of  $t_{AD}$ .

#### **Data Reset**

To reset all data latches asynchronously, take Reset (RST) high. This clears all data latches and causes the DAC outputs to go to the negative end of their output range, i.e., -2.5 V for the AD75069, -5 V for the AD75089, and -10 V for the AD75090.



# Complete Low Cost 12-Bit D/A Converters


## AD DAC80/AD DAC85/AD DAC87

#### **FEATURES**

Single Chip Construction
On-Board Output Amplifier
Low Power Dissipation: 300mW
Monotonicity Guaranteed over Temperature
Guaranteed for Operation with ±12V Supplies
Improved Replacement for Standard DAC80, DAC800
HI-5680

High Stability, High Current Output Buried Zener Reference Laser Trimmed to High Accuracy: ±1/2LSB max Nonlinearity Low Cost Plastic Packaging

#### FUNCTIONAL BLOCK DIAGRAMS



#### PRODUCT DESCRIPTION

The AD DAC80 Series is a family of low cost 12-bit digital-to-analog converters with both a high stability voltage reference and output amplifier combined on a single monolithic chip. The AD DAC80 Series is recommended for all low cost 12-bit D/A converter applications where reliability and cost are of paramount importance.

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional DAC80 devices. Innovative circuit design reduces the total power consumption to 300mW which not only improves reliability but also improves long term stability.

The AD DAC80 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability, subsurface Zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete Zener references.

The AD DAC80 Series is available in three performance grades and two package types. The AD DAC80 is specified for use over the 0 to  $+70^{\circ}\text{C}$  temperature range and is available in both plastic and ceramic DIP packages. The AD DAC85 and AD DAC87 are available in hermetically sealed ceramic packages and are specified for the  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature ranges.

#### PRODUCT HIGHLIGHTS

- The AD DAC80 series of D/A converters directly replaces all other devices of this type with significant increases in performance.
- Single chip construction and low power consumption provides the optimum choice for applications where low cost and high reliability are major considerations.
- The high speed output amplifier has been designed to settle within 1/2LSB for a 10V full scale transition in 2.0μs, when properly compensated.
- 4. The precision buried Zener reference can supply up to 2.5mA for use elsewhere in the application.
- 5. The low TC binary ladder guarantees that all units are monotonic over the specified temperature range.
- 6. System performance upgrading is possible without redesign.

#### PRODUCT OFFERING

Analog Devices has developed a number of technologies to support products within the data acquisition market. In serving the market new products are implemented with the technology best suited to the application. The DAC80 series of products was first implemented in hybrid form and now it is available in a single monolithic chip. We will provide both the hybrid and monolithic versions of the family so that in existing designs changes to documentation or product qualification will not have to be done. Specifications and ordering information for both versions are delineated in this data sheet.

## AD DAC80/AD DAC85/AD DAC87 — SPECIFICATIONS $(T_A = +25^{\circ}C, rated power supplies unless otherwise noted.)$

Model	Min	AD DAC80 Typ	Max	Min	AD DAC85 Typ	Max	Min	AD DAC87 Typ	Max	Units
TECHNOLOGY		Monolithic			Monolithic			Monolithic		
DIGITAL INPUT Binary - CBI BCD - CCD			12			12			12	Bits Digits
Logic Levels (TTL Compatible)  V <sub>IH</sub> (Logic "1")  V <sub>II.</sub> (Logic "0")	+2.0	_	+5.5 +0.8	+2.0		+5.5 +0.8	+2.0 0	-	+5.5 +0.8	V V
$I_{IH}(V_{IH} = 5.5V)$ $I_{IL}(V_{IL} = 0.8V)$			250 100			250 100			250 100	μ <b>Α</b> μ <b>Α</b>
TRANSFER CHARACTERISTICS ACCURACY Linearity Error @ + 25°C										
CBI CCD T <sub>A</sub> @ T <sub>min</sub> to T <sub>max</sub>		± 1/4	± 1/2 ± 1/2		± 1/4	± 1/2		± 1/2	± 1/2 ± 3/4	LSB <sup>1</sup> LSB LSB
Differential Linearity Error @ + 25°C CBI		- N-T	± 3/4			± 3/4			± 3/4	LSB
CCD $T_A @ T_{min}$ to $T_{max}$ Gain Error <sup>2</sup>		±0.1	± 3/4 ± 0.3		±0.1	±1 ±0.2		±0.1	±1 ±0.2	LSB LSB % FSR <sup>3</sup>
Offset Error <sup>2</sup> Temperature Range for Guaranteed Monotonicity		±0.05	±0.15 +70	- 25	±0.05	±0.1 +85	- 55	± 0.05	±0.1 +125	%FSR³
DRIFT (T <sub>min</sub> to T <sub>max</sub> ) Total Bipolar Drift, max (includes gain, offset, and linearity drifts)			± 20			± 20			± 30	ppm of FSR/°C
Total Error (T <sub>min</sub> to T <sub>max</sub> ) <sup>4</sup> Unipolar		±0.08	± 0.15		±0.12	±0.2		±0.18	± 0.3	% of FSR
Bipolar Gain Including Internal Reference		± 0.06 ± 15	± 0.10 ± 30		± 0.08	± 0.12 ± <b>20</b>		± 0.14	± 0.24 ± 20	% of FSR  ppm of FSR/°C
Excluding Internal Reference Unipolar Offset Bipolar Offset		±4 ±1 ±5	±7 ±3 ±10			±10 ±3 ±10			±10 ±3 ±10	ppm of FSR/°C ppm of FSR/°C ppm of FSR/°C
CONVERSION SPEED	<del>                                     </del>			<del> </del>						
Voltage Model (V) <sup>5</sup> Settling Time to $\pm 0.01\%$ of FSR for FSR change( $2k\Omega  500$ pF load)										
with 10kΩFeedback with 5kΩFeedback		3 2	4 3		3 2	4 3		3 2	4 3	μs μs
For LSB Change Slew Rate	10	1		10	1		10	1		μs V/μs
ANALOG OUTPUT	_									
Voltage Models Ranges – CBI		±2.5, ±5, ±10 +5, +10	,		± 2.5, ± 5, ± + 5, + 10	10,		±2.5, ±5, ±10, +5, +10		v
- CCD Output Current	±5			±5			±5			V mA
Output Impedance (dc) Short Circuit Current Internal Reference Voltage (V <sub>R</sub> )	+6.23	0.05 + 6.3	40 +6.37	+6.23	0.05 + 6.3	40 +6.37	+6.23	0.05 + 6.3	40 +6.37	Ω mA V
Output Impedance Max External Current <sup>6</sup>	1 40.23	1.5	+2.5	+ 0.23	1.5	+2.5	+ 0.23	1.5	+2.5	Ω mA
Tempco of Drift		± 10	±20		± 10	± 20			± 10	ppm of V <sub>R</sub> /°C
POWER SUPPLY SENSITIVITY ± 15V ± 10%, 5V supply when applicable ± 12V ± 5%			±0.002 ±0.002			±0.002 ±0.002			±0.002 ±0.002	% of FSR/%V <sub>S</sub> % of FSR/%V <sub>S</sub>
POWER SUPPLY REQUIREMENTS Rated Voltages Range		± 15			± 15			± 15		v
Analog Supplies Logic Supplies	±11.4 <sup>7</sup>		± 16.5	± 11.4 <sup>7</sup>	•	± 16.5	±11.4 <sup>7</sup>		± 16.5 V	v
Supply Drain + 12, + 15V - 12, - 15V		5 14	10 20		5 14	10 20		5 14	10 20	mA mA
TEMPERATURE RANGE Specification	0		+70	- 25		+ 85	- 55		+ 125	°C
Operating	- 25		+85	- 55		+ 125	- 55		+ 125	°C
Storage NOTES	-25		+ 125	65		+ 150	- 65	: 10V full scale outpu	+ 150	℃

NOTES
1-east Significant Bit.
4-dijustable to zero with external trim potentiometer.
4-dijustable to zero with external trim potentiometer.
4-FSR means "Full Scale Range" and 120 V for the  $\pm$  10V range and 10V for the  $\pm$ 5V Range.
6-dian and offset errors adjusted to zero at  $\pm$ 25V.
6-y-0, see Figure 1a.
4-Maximum with no degradation of specification, must be a constant load.

<sup>&</sup>lt;sup>7</sup>A minimum of ±12.3V is required for a ±10V full scale output and ±11.4V is required for all other voltage ranges. Specifications subject to change without notice. Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

#### AD DAC80/AD DAC85/AD DAC87

Model	Min	AD DAC80 Typ	Max	Min	AD DAC85C Typ	Max	Min	D DAC85 Typ	Max	Units
TECHNOLOGY		Hybrid			Hybrid		F	lybrid		<b></b>
DIGITAL INPUT				1						n
Binary - CBI BCD - CCD	ł		12 3	l		12 3	l		12 3	Bits Digits
Logic Levels (TTL Compatible)			,			,	1			-
V <sub>IH</sub> (Logic "1")	+ 2.0		+5.5	+ 2.0		+ 5.5	+ 2.0		+ 5.5	V
V <sub>II.</sub> (Logic "0")	0	+ 250	+ 0.8	0	+ 250	+ 0.8	0	+ 250	+0.8	V μA
$I_{IH}(V_{IH} = 5.5V)$ $I_{IL}(V_{IL} = 0.8V)$	l	- 100		l	- 100			- 100		μA
TRANSFER CHARACTERISTICS	├						<del> </del>			ļ
ACCURACY	l			j			l			
Linearity Error (a + 25°C	1			1			ł			
CBI	l	± 1/4	± 1/2	ł		± 1/2	l		± 1/2	LSB <sup>1</sup>
CCD	ļ	± 1/8 ± 1/4	± 1/4 ± 1/2	j	± 1/4	± 1/4 ± 1/2	1	± 1/2	± 1/4 ± 1/2	LSB LSB
T <sub>A</sub> ((() T <sub>min</sub> to T <sub>max</sub> Differential Linearity Error ((() + 25°C		± 1/4	± 1/2	i	I 1/4	± 1/2	[	± 1/2	= 1/2	1.35
CBI	1	± 1/2	± 3/4		± 1/2		ĺ	± 1/2		LSB
CCD		± 1/4	± 1/2		± 1/2		1	± 1/2		LSB
TA ( Tmin to Tmax	1		± 1	Ì		± 1	i		± 1	LSB %FSR <sup>3</sup>
Gain Error <sup>2</sup> Offset Error <sup>2</sup>	1	± 0.1 ± 0.05	± 0.3 ± 0.15		± 0.1 ± 0.05			±0.1 ±0.05		%FSR3
Temperature Range for Guaranteed		± 0.03	20.15		20.03			_0.05		
Monotonicity	0		+ 70	0		+ 70	- 25		+ 85	°C
DRIFT (T <sub>min</sub> to T <sub>max</sub> )	l			l .			l			I
Total Bipolar Drift, max (includes gain,	1		± 20	l						ppm of FSR/°C
offset, and linearity drifts) Total Error (T <sub>min</sub> to T <sub>max</sub> ) <sup>4</sup>	l		± 20	}			l			ppinor rake-C
Unipolar	ı	±0.08	±0.15							% of FSR
Bipolar	1	±0.06	±0.10	i						% of FSR
Gain	1			1			j			4700.40
Including Internal Reference	1	±15	± 30			± 20 ± 10			± 20 ± 10	ppm of FSR/°C ppm of FSR/°C
Excluding Internal Reference Unipolar Offset	1	±5 ±1	±7 ±3		±1	± 10		±1	± 10	ppm of FSR/°C
Bipolar Offset	]	±5	± 10			± 10	l		± 10	ppm of FSR/°C
CONVERSION SPEED	<del>                                     </del>			<del>                                     </del>			<del></del>			<del>                                     </del>
Voltage Model (V) <sup>5</sup>										
Settling Time to ± 0.01% of FSR for							j			
FSR change (2kΩ  500pF load)	1			Í	_			_		1
with 10kΩFeedback with 5kΩFeedback	ļ	5 3		]	5 3			5		μs μs
For LSB Change		1.5			1.5			1.5		μs
Slew Rate	10	15		l	20		l	20		V/µs
Current Model (I)	1									
Settling Time to ± 0.01% of FSR				ĺ						1
for FSR Change 10 to 100Ω Load for 1kΩ Load	ĺ	300 1		)	300 1			300		ns us
	<u> </u>									μ,
ANALOG OUTPUT Voltage Models	i			1						
Ranges - CBI		±2.5, ±5, ±	10.		± 2.5, ± 5, ±	10.		±2.5, ±5, ±	10.	l v
Tunger Col		+5, +10	,		+5, +10		l	+5, +10		
-CCD		± 10		l	+ 10			+ 10		V
Output Current	±5			±5			±5			mA
Output Impedance (dc)	١.	0.05 adefinite to Comm		Ι.	0.05 ndefinite to Comn		l toda	0.05 finite to Commo	_	Ω
Short Circuit Duration Current Models	. "	ideninie to Comin	on	] "	nuelinte to Conn	non	1	innic to Commo		
Ranges – Unipolar		- 2.0			-2.0		1	-2.0		mA
- Bipolar		±1.0		1	±1.0		ļ	±1.0		mA
Output Impedance - Bipolar	1	3.2			3.2		1	3.2		kΩ
- Unipolar	ĺ	6.6		ĺ	6.6 - 2.5, + 10		Ì	6.6 - 2.5, + 10		kΩ V
Compliance Internal Reference Voltage (V <sub>R</sub> )	+ 6.17	-1.5, +10 +6.3	+6.43	+6.17	+6.3	+6.43	+6.17	+ 6.3	+ 6.43	l v
Output Impedance		1.5			1.5			1.5		Ω
Max External Current <sup>6</sup>	1		+ 2.5			+2.5	}		+ 2.5	mA.
Tempco of Drift	l	± 10	± 20		± 10	± 20		±10	± 20	ppm of V <sub>R</sub> /°C
POWER SUPPLY SENSITIVITY										
$\pm$ 15V $\pm$ 10%, 5V supply when applicable		±0.002			±0.002			± 0.002		% of FSR/%V <sub>S</sub>
POWER SUPPLY REQUIREMENTS	]	. 16.6			15 6		1	-16 6		l v
Rated Voltages	l	±15,5		1	±15,5		ĺ	± 15, 5		1 '
Range Analog Supplies	± 14		± 16	± 14.5		±15.5	± 14.5		± 15.5	l v
Logic Supplies	+4.5		+ 16	+4.5		+ 15.5	+4.5		+ 15.5	v
Supply Drain <sup>7</sup>	1			l			l			1
+ 15V	l	10	20	l	15	20		15	20	mA.
– 15V	l	20	35	1	25	30 30	ĺ	25 15	30 20	mA mA
+ 5V <sup>8</sup>	<u> </u>	8	20		15	20	L	15	20	mA.
TEMPERATURE RANGE	0		+ 70	0		+ 70	- 25		+ 85	°C
Specification Operating	0 -25		+ 70 + 85	0 -25		+ 70	- 25 - 55		+ 85	°C
	-55		+ 130	-65		+ 150	- 65		+ 150	l °c
Storage										

NOTES Least Significant Bit. Adjustable to zero with external trim potentiometer. Adjustable to zero with external trim potentiometer. FER means "Full Scale Range" and is 20V for the  $\pm$ 10V range and 10V for the  $\pm$ 5V range. Voian and offset errors adjusted to zero at  $\pm$ 25V.

 $<sup>{}^5</sup>C_p = 0$ , see Figure 1a. Maximum with no degradation of specification, must be a constant load. Including 5mA load.  ${}^8+SV$  supply required only for CCD versions.

Specifications subject to change without notice.

## AD DAC80/AD DAC85/AD DAC87 — SPECIFICATIONS $(T_A = +25^{\circ}C, rated power supplies unless otherwise noted.)$

Model		AD DAC85LD	``	A	D DAC85MIL		A	D DAC87		
w**	Min	Тур	Max	Min	Тур .	Max	Min	Тур	Max	Units
TECHNOLOGY DIGITAL INPUT		Hybrid		- F	Iybrid		F	lybrid		
Binary - CBI	Ì		12			12			12	Bits
BCD-CCD	1	-		1	-			-		Digits
Logic Levels (TTL Compatible) V <sub>IH</sub> (Logic "1")	+ 2.0		+ 5.5	+ 2.0		+ 5.5	+ 2.0		+5.5	v
VII. (Logic "0")	0		+0.8	0		+ 0.8	0		+ 0.8	v
$I_{IH}(V_{IH} = 5.5V)$	1	+ 250		l	+ 250 100			+ 250 100		μA
$I_{HL}(V_{HL} = 0.8V)$ TRANSFER CHARACTERISTICS	<del>-</del>	- 100			- 100			- 100		μΑ
ACCURACY	1									
Linearity Error (a + 25°C	Į.			1						
CBI CCD	İ		± 1/2			± 1/2		± 1/4	± 1/2	LSB <sup>1</sup> LSB
TA (it T <sub>min</sub> to T <sub>max</sub>	1	-	± 1/2	Ì	-	± 3/4		-	± 3/4	LSB
Differential Linearity Error (a + 25°C	{			ļ					-	
CBI	ŀ	± 1/2			± 1/2			± 1/2		LSB LSB
CCD $T_{\Lambda}$ (a. $T_{min}$ to $T_{max}$	ì		±1	Ì		±1			±1	LSB
Gain Error <sup>2</sup>	l	±0.1		l	±0.1			±0.1	±0.2	% FSR3
Offset Error <sup>2</sup>	i	±0.05			±0.05			± 0.05	±0.1	%FSR <sup>3</sup>
Temperature Range for Guaranteed Monotonicity	- 25		+ 85	- 55		+ 125	55		+ 125	°C
DRIFT (T <sub>min</sub> to T <sub>max</sub> )			1 05	~			- "			Ü
Total Bipolar Drift, max (includes gain,	Ì									4505 40
offset, and linearity drifts) Total Error (T <sub>min</sub> to T <sub>max</sub> ) <sup>4</sup>	1	-		i	-			± 15	± 30	ppm of FSR/°C
Unipolar	ł	_			_			± 0.13	±0.30	% of FSR
Bipolar	l	-		1	-			$\pm 0.12$	±0.24	% of FSR
Gain Including Internal Reference	١.		± 10	İ		± 20		±10	±25	ppm of FSR/°C
Excluding Internal Reference	1		± 10			± 20		±5	±10	ppm of FSR/°C
Unipolar Offset	1	±1		1	± 2			±1	±3	ppm of FSR/°C
Bipolar Offset	<u> </u>		±5 .			± 10		±5	± 10	ppm of FSR/°C
CONVERSION SPEED Voltage Model (V) <sup>5</sup>	l			l			l			
Settling Time to ± 0.01% of FSR for	1			i						
FSR change (2kΩ  500pF load)	1			ļ						
with 10kΩFeedback with 5kΩFeedback	l	5		İ	5 3			5		μs
For LSB Change	١.	1.5		İ	1.5			1.5		μs μs
Slew Rate	1	20		l	20	Ì		20		V/μs
Current Model (I) Settling Time to $\pm 0.01\%$ of FSR	ì			i						
for FSR Change 10 to 100Ω Load	١	300		1	300			300		ns
for 1kΩ Load		1		1	1			1		μs
ANALOG OUTPUT										
Voltage Models Ranges – CBI		±2.5, ±5, ±10		1	± 2.5, ± 5, ± 1			± 2.5, ± 5, ±	,,	v
Ranges – CD1	1	+5, +10	,	İ	+5, +10	υ,		+5, +10	10,	•
-CCD	1	-,		1						v
Output Current	±5	0.05		±5	0.05		± 5	0.05		mA Ω
Output Impedance (dc) Short Circuit Duration	In	definite to Common		In	definite to Comm	on	Inde	finite to Commo	n I	31
Current Models										
Ranges – Unipolar – Bipolar		-2.0 ±1.0			- 2.0 ± 1.0			- 2.0 ± 1.0		mA mA
Output Impedance – Bipolar		±1.0 3.2		l	3.2		2.5	3.2	4.1	kΩ
- Unipolar	i	6.6		i	6.6		5.0	6.6	8.2	kΩ
Compliance		-2.5, +10			-2.5, +10		+6.17	-1.5, +10 +6.3		v v
Internal Reference Voltage (V <sub>R</sub> ) Output Impedance	+ 6.17	+6.3 1.5	+6.43	+6.17	+6.3 1.5	+ 6.43	+6.17	+6.3 1.5	+6.43	Ω
Max External Current <sup>6</sup>	1		+ 2.5	1		+ 2.5	l		+ 2.5	mA
Tempco of Drift		± 10	20		10	. 20		±5	10	ppm of V <sub>R</sub> /°C
POWER SUPPLY SENSITIVITY	1			l	. 0.003		1	. 0.003	. 0 003	av - CDOD m/ II
± 15V ± 10%, 5V supply when applicable	├	± 0.002			±0.002			±0.002	±0.003	% of FSR/%V <sub>S</sub>
POWER SUPPLY REQUIREMENTS Rated Voltages	l	± 15,5		l	±15,5		l	±15,5		v
Range	l	,-		l	,-		l			·
Analog Supplies	±14.5		±15.5	±14.5		±15.5	±13.5		± 16.5	v
Logic Supplies	+4.5		+ 15.5	+4.5		+ 15.5	+ 4.5		+ 16.5	v
				i	15	20	l	10	20	mA
Supply Drain <sup>7</sup>		15	20							
Supply Drain <sup>7</sup> + 15V - 15V		15 25	30		25	30	l	20	35	mA
Supply Drain <sup>7</sup> + 15V - 15V + 5V <sup>8</sup>										
Supply Drain <sup>7</sup> + 15V - 15V - 15V 5V <sup>8</sup> TEMPERATURE RANGE		25	30 20		25	30 20		20	35 20	mA mA
Supply Drain <sup>7</sup> + 15V - 15V + 5V <sup>8</sup>	-25 -55	25	30	- 55 - 55	25	30	- 55 - 55	20	35	mA

NOTES
\*\*Least Significant Bit.
\*\*Adjustable to zero with external trim potentiometer.
\*\*PSR means "Full Scale Range" and is 20V for the ±10V range and 10V for the ±5V range.
\*\*Colain and offset errors adjusted to zero at +25V.


 $<sup>^5</sup>C_p=0,$  see Figure 1a. \*Maximum with no degradation of specification, must be a constant load. \*Including 5mA load. \*+5V supply required only for CCD versions.


#### AD DAC80/AD DAC85/AD DAC87

#### ABSOLUTE MAXIMUM RATINGS

+ V <sub>S</sub> to Power Ground													0V	to	+	18V
- V <sub>S</sub> to Power Ground													0V	to	- 3	18V
Digital Inputs (Pine 1 to	1	21	+	^	D.	 er	c	١.,	`'	n	1			_ 1	ΛX	J to

Ref In to Reference Ground . . . . . .  $\pm$  12V Bipolar Offset to Reference Ground . . . . .  $\pm$  12V 10V Span R to Reference Ground . . . . . .  $\pm$  12V 20V Span R to Reference Ground . . . . . . .  $\pm$  24V Ref Out . . . . . Indefinite short to power ground or  $\pm$  V<sub>S</sub>





Voltage Model Functional Diagram and Pin Configuration

Current Model Functional Diagram and Pin Configuration

#### **ORDERING GUIDE**

+7V

Model	Input Code	Output Mode	Technology	Temperature Range	Linearity Error	Package Option*
AD DAC80N-CBI-V AD DAC80D-CBI-V	Binary Binary	Voltage Voltage	Monolithic Monolithic	0 to + 70°C 0 to + 70°C	± 1/2LSB ± 1/2LSB	N-24 D-24
AD DAC85D-CBI-V	Binary	Voltage	Monolithic	−25°C to +85°C	± 1/2LSB	D-24
AD DAC87D-CBI-V	Binary	Voltage	Monolithic	−55°C to +125°C	± 1/2LSB	D-24
AD DAC80-CBI-V AD DAC80-CCD-V AD DAC80-CCD-I AD DAC80Z-CBI-V** AD DAC80Z-CBI-I** AD DAC80Z-CCD-V** AD DAC80Z-CCD-V**	Binary Binary Coded Decimal Binary Coded Decimal Binary Binary Binary Binary Coded Decimal Binary Coded Decimal	Voltage Current Voltage Current Voltage Current Voltage Current	Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid	0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C 0 to + 70°C	± 1/2LSB ± 1/2LSB ± 1/4LSB ± 1/4LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/4LSB	DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A
AD DAC85C-CBI-V AD DAC85-CBI-I AD DAC85-CBI-I AD DAC85-CBI-I AD DAC85-CBI-V AD DAC85LD-CBI-V AD DAC85MIL-CBI-V AD DAC85MIL-CBI-I AD DAC85C-CCD-V AD DAC85C-CCD-I AD DAC85-CCD-I	Binary Binary Binary Binary Binary Binary Binary Binary Binary Binary Coded Decimal Binary Coded Decimal Binary Coded Decimal	Voltage Current Voltage Current Voltage Current Voltage Current Voltage Current Voltage Current Voltage Current	Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid Hybrid	0 to +70°C 0 to +70°C -25°C to +85°C -25°C to +85°C -25°C to +85°C -25°C to +125°C -55°C to +125°C 0 to +70°C 0 to +70°C -25°C to +85°C -25°C to +85°C -25°C to +85°C	± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/2LSB ± 1/4LSB ± 1/4LSB ± 1/4LSB ± 1/4LSB ± 1/4LSB	DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A DH-24A
AD DAC87-CBI-V AD DAC87-CBI-I	Binary Binary	Voltage Current	Hybrid Hybrid	-55°C to +125°C -55°C to +125°C	± 1/2LSB ± 1/2LSB	DH-24A DH-24A

<sup>\*</sup>For outline information see Package Information section.

<sup>\*\*</sup>Z-Suffix devices guarantee performance of 0 to  $\pm$  5V and  $\pm$  5V spans with minimum supply voltages of  $\pm$  11.4V.

#### AD DAC80/AD DAC85/AD DAC87

#### DIGITAL INPUT CODES

The AD DAC80 Series accepts complementary digital input code in binary (CBI) format. The CBI model may be connected by the user for anyone of three complementary codes: CSB, COB or CTC.

Table I. Digital Input Codes

Digita	l Input	Analog Output							
MSB	MSB LSB C		COB Compl. Offset Binary	CTC* Compl. Two's Compl.					
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	+ Full Scale + 1/2 Full Scale Mid-Scale Zero	+ Full Scale Zero - 1LSB - Full Scale	- 1LSB - Full Scale + Full Scale Zero					

<sup>\*</sup>Invert the MSB of the COB code with an external inverter to obtain CTC code.

#### **ACCURACY**

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected. Linearity error is specified over its entire temperature range. This means that the analog output will not vary by more than its maximum specification, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range.

Differential linearity error of a D/A converter is the deviation from an ideal ILSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm$  1/2LSB means that the output voltage step sizes can range from 1/2LSB to 1 1/2LSB when the input changes from one adjacent input state to the next.

#### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at the lowest operating temperature, +25°C and the highest operating temperature; 2) calculating the gain error with respect to the +25°C value and; 3) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The maximum change in offset is referenced to the offset at +25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

#### **SETTLING TIME**

Settling time for each model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.

Voltage Output Models. Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The

1LSB change is measured at the major carry  $(0\ 1\ 1\ 1\ \dots\ 1\ 1\ to\ 1\ 0\ 0\ 0\ \dots\ 0\ 0)$ , the point at which the worst case settling time occurs. The settling time characteristic depends on the compensation capacitor selected, the optimum value is 25pF as shown in Figure 1a.

Current Output Models. Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage ranges of  $\pm 1V$  and 0 to -2V.




Figure 1a. Voltage Model Settling Time Circuit




Figure 1b. Voltage Model Settling Time  $C_F = 25pF$ 

#### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive or negative supplies about the nominal power supply voltages.

#### REFERENCE SUPPLY

All models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to  $\pm 1\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations. All gain adjustments should be made under constant load conditions.

### Performance Over Temperature — AD DAC80/AD DAC85/AD DAC87

## ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 2. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient. The input reference current to the DAC,  $I_{\rm REF}$ , is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current,  $I_{\rm DAC}$ , which is a function of the digital input codes, is designed to track  $I_{\rm REF}$ ; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor,  $R_{\rm BP}$ , and gain setting resistor,  $R_{\rm GAIN}$ , also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at  $+25^{\circ}\mathrm{C}$ . Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from  $-V_{FS}$  to  $+V_{FS}$ .

Several new design concepts not previously used in DAC80-type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The gain setting resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.




Figure 2. Bipolar Configuration

#### MONOTONICITY AND LINEARITY

The initial linearity error of  $\pm$  1/2LSB max and the differential linearity error of  $\pm$  3/4LSB max guarantee monotonic performance over the specified range. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

#### UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 3. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in  $R_{\rm GAIN}$  relative to the DAC resistors.

#### BIPOLAR RANGE ERRORS

The analysis is slightly more complex in the bipolar mode. In this mode  $R_{\rm BP}$  is connected to the summing node of the output amplifier (see Figure 2) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in IREF and thus IDAC, so that IDAC will always be exactly balanced by IBP with the MSB turned on. This effect is shown in Figure 3. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of R<sub>BP</sub> to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to 10ppm/°C max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to 10ppm/°C max.




Figure 3. Unipolar and Bipolar Drifts

#### AD DAC80/AD DAC85/AD DAC87

### **Using the AD DAC80 Series**

#### POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams. These capacitors (1 $\mu F$  electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacitors, if used, should be paralleled with  $0.01\mu F$  ceramic capacitors for optimum high frequency performance.

#### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFF-SET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be 100 ppm/C or less. The  $3.9 \text{M}\Omega$  and  $10 \text{M}\Omega$  resistors (20% carbon or better) should be located close to the AD DAC80 to prevent noise pickup. If it

Figure 4. External Adjustment and Voltage Supply Connection Diagram, Current Model

is not convenient to use these high-value resistors, a functionally equivalent "T" network, as shown in Figure 6 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a 0.01µF ceramic capacitor should be connected from this pin to common to prevent noise pickup.

Offset Adjustment. For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is  $-10\mathrm{V}$ . See Table II for corresponding codes.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.




Figure 5. External Adjustment and Voltage Supply Connection Diagram, Voltage Model




Figure 6. Equivalent Resistances

Table II. Digital Input/Analog Output

Digital Input	Analog Output								
12 Bit Resolution	Volt	age*	Current						
MSB LSB	0 to +10V	±10V	0 to -2mA	±1mA					
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+9.9951V 0.0000V 4.88mV -10.0000V -0.0049V	-1.9995mA -1.0000mA -0.9995mA 0.0000mA 0.488µA	-0.9995mA 0.0000mA +0.0005mA -1.00mA 0.488µA					

<sup>\*</sup>To obtain values for other binary ranges 0 to +5V range: divide 0 to +10 values by 2; ±5V range: divide ±10V range values by 2; ±2.5V range: divide ±10V range values by 4.

### Applying the AD DAC80/AD DAC85/AD DAC87

#### **VOLTAGE OUTPUT MODELS**

Internal scaling resistors provided in the AD DAC80 may be connected to produce bipolar output voltage ranges of  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5$ V or unipolar output voltage ranges of 0 to + 5 or 0 to + 10V (see Figure 7).




Figure 7. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 4 microseconds for a  $10k\Omega$  feedback resistor; 3 microseconds for a  $5k\Omega$  feedback resistor when using the compensation capacitor shown in Figure 1.

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 8 and 9. External  $R_{LS}$  resistors are required to produce exactly 0 to -2V or  $\pm 1V$  output. TCR of these resistors should be  $\pm 100 ppm/^{\circ}C$  or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.




Figure 8. Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of  $\pm 1V$  or 0 to -2V. These resistors  $(R_{L,I}\colon TCR=20ppm/^{\circ}C)$  are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external  $R_L$  (or  $R_F$ ) resistors should have a TCR of  $\pm 25ppm/^{\circ}C$  or less to minimize drift. This will typically add  $\pm 50ppm/^{\circ}C$  + the TCR of  $R_L$  (or  $R_F$ ) to the total drift.




Figure 9. AD DAC80 Current Model Equivalent Output Circuit

Table III. Output Voltage Range Connections-Voltage Model AD DAC80

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
± 10V	COB or CTC	19	20	15	24
±5V	COB or CTC	18	20	N.C.	24
$\pm 2.5V$	COB or CTC	18	20	20	24
0  to  + 10 V	CSB	18	21	N.C.	24
0  to  + 5 V	CSB	18	21	20	24
0  to  + 10V	CCD	19	N.C.	15	24

Table IV. Current Model/Resistive Load Connections

			1% Metal Film	R <sub>L1</sub> Connections			Reference	Bipolai	Offset
Digital Input Codes	Output Range	Internal Resistance R <sub>LI</sub>	External Resistance R <sub>LS</sub>	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	R <sub>LS</sub>
CSB	0 to -2V	0.968kΩ	210Ω	20	19 & R <sub>LS</sub>	15	24	Com (21)	Between Pin 18 & Com (21)
COB or CTC	±1V	1.2kΩ	249Ω	18	19	R <sub>LS</sub>	24	15	Between Pin 20 & Com (21)
CCD	0 to ± 2V	3kΩ	N/A	N.C.	21	N.C.	24	N.C.	N/A

#### AD DAC80/AD DAC85/AD DAC87

#### DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance,  $R_L = R_{LI}$ , +  $R_{LS}$ , connected as shown in Figure 10 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2mA \left(\frac{6.6k \times R_L}{6.6k + R_L}\right)$$

Where  $R_L \max = 1.54k\Omega$ 

and  $V_{OUT}$  max = -2.5V

To achieve specified drift, connect the internal scaling resistor  $(R_{LI})$  as shown in Table IV to an external metal film trim resistor  $(R_{LS})$  to provide full scale output voltage range of 0 to -2V. With  $R_{LS}=0$ ,  $V_{OUT}=-1.69V$ .




Figure 10. Equivalent Circuit AD DAC80-CBI-Connected for Unipolar Voltage Output with Resistive Load

#### DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 11,  $R_L = R_{LI} + R_{LS}$ .  $V_{OUT}$  is determined by:

$$V_{OUT} = \pm 1 mA \left( \frac{R_L \times 3.22k}{R_L + 3.22k} \right)$$

Where  $R_L$  max =  $11.18k\Omega$ 

and  $V_{OUT}$  max =  $\pm 2.5V$ 

To achieve specified drift, connect the internal scaling resistors  $(R_{LI})$  as shown in Table IV for the COB or CTC codes and add an external metal film resistor  $(R_{LS})$  in series to obtain a full scale output range of  $\pm 1 V$ . In this configuration, with  $R_{LS}$  equal to zero, the full scale range will be  $\pm 0.874 V$ .

#### DRIVING AN EXTERNAL OP AMP

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 12,

$$V_{OUT} = I_{OUT} \times R_F$$

where  $I_{OUT}$  is the AD DAC80 output current and  $R_{\rm F}$  is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the




Figure 11. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load

same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 12.




Figure 12. External Op Amp-Using Internal Feedback Resistors

#### **OUTPUT LARGER THAN 20V RANGE**

For output voltage ranges larger than  $\pm 10$  volts, a high voltage op amp may be employed with an external feedback resistor. Use  $I_{OUT}$  values of  $\pm 1mA$  for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 13). Use protection diodes when a high voltage op amp is used.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add  $50ppm/^{\circ}C + R_F$  drift to total drift.




Figure 13. External Op Amp-Using External Feedback Resistors

Table V. External Op Amp Voltage Mode Connections

Output Range	Digital Input Codes	Connect A to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
± 10V	COB or CTC	19	15	A	24
±5V	COB or CTC	18	15	N.C.	24
$\pm 2.5V$	COB or CTC	18	15	15	24
0  to  + 10V	CSB	18	21	N.C.	24
0  to  + 5V	CSB	18	21	15	24



## CMOS 80 MHz, Triple 8-Bit Video DAC

## **ADV101**

#### **FEATURES**

80 MHz Pipelined Operation
Triple 8-Bit D/A Converters
RS-343A/RS-170 Compatible Outputs
TTL Compatible Inputs
+5 V CMOS Monolithic Construction
40-Pin DIP or 44-Pin PLCC Package
Plug-In Replacement for BT101
Power Dissipation: 400 mW

#### **APPLICATIONS**

High Resolution Color Graphics CAE/CAD/CAM Applications Image Processing Instrumentation Video Signal Reconstruction Desktop Publishing

#### **SPEED GRADES**

80 MHz 50 MHz

30 MHz

#### GENERAL DESCRIPTION


The ADV101 (ADV®) is a digital-to-analog video converter on a single monolithic chip. The part is specifically designed for high resolution color graphics and video systems. It consists of three, high speed, 8-bit, video D/A converters (RGB); a standard TTL input interface and high impedance, analog output, current sources.

The ADV101 has three separate, 8-bit, pixel input ports, one each for red, green and blue video data. Additional video input controls on the part include sync, blank and reference white. A single +5 V supply, an external 1.23 V reference and pixel clock input are all that are required to make the part operational.

The ADV101 is capable of generating RGB video output signals, which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

The ADV101 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The part is packaged in both a 0.6", 40-pin plastic DIP and a 44-pin plastic leaded (J-lead) chip carrier, PLCC.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. Fast video refresh rate, 80 MHz.
- Compatible with a wide variety of high resolution color graphics video systems.
- Guaranteed monotonic with a maximum differential nonlinearity of ±05 LSB. Integral nonlinearity is guaranteed to be a maximum of ± 1 LSB.

# 

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	8	Bits	
Accuracy (Each DAC)			
Integral Nonlinearity, INL	±1	LSB max	
Differential Nonlinearity, DNL	±0.5	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale max	Max Gray Scale Current: $IOG = (V_{REF} * 12,082/R_{SET}) \text{ mA}$ $IOR, IOB = (V_{REF} * 8,627/R_{SET}) \text{ mA}$
Coding	Binary		( KEF )
DIGITAL INPUTS		1	
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub> <sup>2</sup>	10	pF max	
ANALOG OUTPUTS			
Gray Scale Current Range	15	mA min	
	22	mA max	
Output Current			
White Level Relative to Blank	17.69	mA min	Typically 19.05 mA
	20.40	mA max	
White Level Relative to Black	16.74	mA min	Typically 17.62 mA
	18.50	mA max	
Black Level Relative to Blank	0.95	mA min	Typically 1.44 mA
	1.90	mA max	
Blank Level on IOR, IOB	0	μA min	Typically 5 µA
	50	μA max	
Blank Level on IOG	6.29	mA min	Typically 7.62 mA
	9.5	mA max	
Sync Level on IOG	0	μA min	Typically 5 μA
	50	μA max	
LSB Size	69.1	μA typ	
DAC to DAC Matching	2	% typ	
Output Compliance, V <sub>OC</sub>	-1	V min	
	+1.4	V max	· ·
Output Impedance, R <sub>OUT</sub> <sup>2</sup>	100	kΩ typ	
Output Capacitance, C <sub>OUT</sub> <sup>2</sup>	30	pF max	$I_{OUT} = 0 \text{ mA}$
VOLTAGE REFERENCE			
Voltage Reference Range, VREE	1.14/1.26	V min/V max	$V_{REF} = 1.235 \text{ V for Specified Performance}$
Input Current, I <sub>VREF</sub>	+10	μA typ	
POWER REQUIREMENTS			
V <sub>AA</sub>	5	V nom	
IAA	125	mA max	Typically 80 mA: 80 MHz Parts
*AA	100	mA max	Typically 70 mA: 50 MHz & 35 MHz Parts
Power Supply Rejection Ratio	0.5	%/% max	Typically 0.12%/%: $f = 1$ kHz, COMP = 0.1 $\mu$ F
Power Dissipation	625	mW max	Typically 400 mW: 80 MHz Parts
<b>F</b>	500	mW max	Typically 350 mW: 50 MHz & 30 MHz Parts
DYNAMIC PERFORMANCE	<del></del>		
Glitch Impulse <sup>2, 3</sup>	50	nV sees to	
DAC Noise <sup>2, 3, 4</sup>	200	pV secs typ	
Analog Output Skew	200	pV secs typ ns max	Typically 1 ns
maiog Output Skew	L <b>-</b>	110 IIIAA	Typically 1 110

NOTES

Temperature Range (T<sub>min</sub> to T<sub>max</sub>); 0 to +70°C.

<sup>&</sup>lt;sup>2</sup>Sample tested at +25°C to ensure compliance.

³TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

<sup>&</sup>lt;sup>4</sup>This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.


Specifications subject to change without notice.

## TIMING CHARACTERISTICS 1 ( $V_{AA}=+5~V~\pm~5\%;~V_{REF}=+1.235~V;~R_L=37.5~\Omega,~C_L=10~pF;~R_{SET}=560~\Omega.$ $I_{SYNC}$ connected to IOG. All Specifications $T_{min}$ to $T_{max}^{\ \ 2}$ unless otherwise noted.)

Parameter	80 MHz Version	50 MHz Version	30 MHz Version	Units	Conditions/Comments
$f_{\text{max}}$	80	50	30	MHz max	Clock Rate
t <sub>1</sub>	3	6	8	ns min	Data & Control Setup Time
t <sub>2</sub>	2	2	2	ns min	Data & Control Hold Time
t <sub>3</sub>	12.5	20	33.3	ns min	Clock Cycle Time
t <sub>4</sub>	4	7	9	ns min	Clock Pulse Width High Time
t <sub>5</sub>	4	7	9	ns min	Clock Pulse Width Low Time
t <sub>6</sub>	30	30	30	ns max	Analog Output Delay
-	20	20	20	ns typ	
t <sub>7</sub>	3	3	3	ns max	Analog Output Rise/Fall Time
t <sub>8</sub> <sup>3</sup>	12	15	15	ns typ	Analog Output Transition Time

#### NOTES

Specifications subject to change without notice.



#### **NOTES**

- 1. OUTPUT DELAY (t<sub>6</sub>) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.
- 2. TRANSITION TIME ( $t_8$ ) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT VALUE.
- 3. OUTPUT RISE/FALL TIME (t<sub>7</sub>) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL TRANSITION.

Figure 1. Video Input/Output Timing

TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

<sup>&</sup>lt;sup>2</sup>Temperature range ( $T_{min}$  to  $T_{max}$ ): 0 to +70°C <sup>3</sup>Sample tested at +25°C to ensure compliance.

#### **ADV101**

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply Ambient Operating	V <sub>AA</sub>	4.75	5.00	5.25	Volts
Temperature	TA	0		+70	°C
Output Load	R <sub>L</sub>		37.5		Ω
Reference Voltage	V <sub>REF</sub>	1.14	1.235	1.26	Volts

#### ORDERING GUIDE

Model	Speed	Temperature Range	Package Option <sup>1</sup>
ADV101KN80	80 MHz	0°C to +70°C	N-40A
ADV101KN50	50 MHz	0°C to +70°C	N-40A
ADV101KN30	30 MHz	0°C to +70°C	N-40A
ADV101KP80 <sup>2</sup>	80 MHz	0°C to +70°C	P-44A
ADV101KP50 <sup>2</sup>	50 MHz	0°C to +70°C	P-44A
ADV101KP30 <sup>2</sup>	30 MHz	0°C to +70°C	P-44A

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>AA</sub> to GND	. +7 V
Voltage on Any Digital Pin GND −0.5 V to V <sub>AA</sub>	+0.5 V
Ambient Operating Temperature (T <sub>A</sub> ) 0 to	+70°C
Storage Temperature $(T_S) \dots -65^{\circ}C$ to	+150°C
Junction Temperature (T <sub>I</sub> )	+175°C
Soldering Temperature (10 secs)	. 300°C
Vapor Phase Soldering (1 minute)	
IOR, IOB, IOG, I <sub>SYNC</sub> to GND <sup>1</sup> 0 V	to V <sub>AA</sub>

#### NOTES

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Analog output short circuit to any power supply or common can be of an indefinite duration.


#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### PIN CONFIGURATIONS





<sup>&</sup>lt;sup>1</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC).

<sup>&</sup>lt;sup>2</sup>PLCC: Plastic Leaded Chip Carrier (J-lead).

#### PIN FUNCTION DESCRIPTION

	PIN FUNCTION DESCRIPTION
Pin Mnemonic	Function
BLANK	Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The $\overline{BLANK}$ signal is latched on the rising edge of CLOCK. While $\overline{BLANK}$ is a logical zero, the R0-R7, G0-G7, R0-R7 and REF WHITE pixel and control inputs are ignored.
SYNC	Composite sync control input (TTL compatible). A logical zero on the $\overline{\text{SYNC}}$ input; switches off a 40 IRE current source on the $I_{\text{SYNC}}$ output. $\overline{\text{SYNC}}$ does not override any other control or data input, therefore, it should only be asserted during the blanking interval. $\overline{\text{SYNC}}$ is latched on the rising edge of CLOCK.
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the R0-R7, G0-G7, B0-B7, SYNC, BLANK and REF WHITE pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.
REF WHITE	Reference white control input (TTL compatible). A logical one on this input forces the IOR, IOG and IOB outputs to the white level, regardless of the pixel input data (R0-R7, G0-G7 and B0-B7). REF WHITE is latched on the rising edge of clock.
R0-R7, G0-G7, B0-B7	Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular PCB power or ground plane.
IOR, IOG, IOB	Red, green and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.
I <sub>SYNC</sub>	Sync current output. This high impedance current source can be directly connected to the IOG output. This allows sync information to be encoded onto the green channel. $I_{SYNC}$ does not output any current while $\overline{SYNC}$ is at logical zero. The amount of current output at $I_{SYNC}$ while $\overline{SYNC}$ is at logical one is given by:
	$I_{SYNC}(mA) = 3,455 \times V_{REF}(V) / R_{SET}(\Omega)$
	If sync information is not required on the green channel, I <sub>SYNC</sub> should be connected to AGND.
FS ADJUST	Full-scale adjust control. A resistor $(R_{SET})$ connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current.
	The relationship between $R_{SET}$ and the full-scale output current on IOG (assuming $I_{SYNC}$ is connected to IOG) is given by:
	$R_{SET}(\Omega) = 12,082 \times V_{REF}(V)/IOG(mA)$
	The relationship between R <sub>SET</sub> and the full-scale output current on IOR and IOB is given by:
	$IOR, IOB (mA) = 8,628 \times V_{REF} (V) / R_{SET} (\Omega)$
COMP	Compensation pin. This is a compensation pin for the internal reference amplifier. A 0.1 $\mu$ F ceramic capacitor must be connected between COMP and $V_{AA}$ .
$V_{REF}$	Voltage reference input. An external 1.2 V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A 0.1 $\mu F$ decoupling ceramic capacitor should be connected between $V_{REF}$ and $V_{AA}$ .
$V_{AA}$	Analog power supply (5 V $\pm$ 5%). All $V_{AA}$ pins on the ADV101 must be connected.
GND	Ground. All GND pins must be connected.



# CMOS 66 MHz Monolithic 256×24 Color Palette RAM-DAC

**ADV453** 

#### **FEATURES**

66MHz Pipelined Operation
Triple 8-Bit D/A Converters
256×24 Color Palette RAM
3×24 Overlay Registers
RS-343A/RS-170 Compatible Outputs
+5V CMOS Monolithic Construction
40-Pin DIP or Small 44-Pin PLCC Package
Power Dissipation: 1000mW

APPLICATIONS

High Resolution Color Graphics CAE/CAD/CAM Applications Image Processing Instrumentation Desktop Publishing AVAILABLE CLOCK RATES 66MHz 40MHz


#### GENERAL DESCRIPTION

The ADV453 (ADV®) is a complete analog video output RAM-DAC on a single monolithic chip. It is specifically designed for high resolution color graphics systems. The part contains a 256×24 color lookup table, a 3×24 overlay palette as well as triple 8-bit video D/A converters. The ADV453 is capable of simultaneously displaying up to 259 colors, 256 from the lookup table and three from the overlay registers, out of a total color palette of 16.8 million addressable colors.

The three overlay registers allow for the implementation of overlaying cursors, pull down menus and grids. There is an independent, asynchronous MPU bus which allows access to the color lookup table without affecting the input of video data via the pixel port. The ADV453 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

The ADV453 is fabricated in a +5V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The part is packaged in both a 0.6", 40-pin DIP and a 44-pin plastic leaded (J-lead) chip carrier, PLCC.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. Fast video refresh rate, 66MHz.
- Compatible with a wide variety of high resolution color graphics systems including VGA\* and Macintosh II\*\*.
- 3. Three overlay registers allow for implementation of overlaying cursors, pull down menus and grids.
- 4. Guaranteed monotonic. Integral and differential nonlinearities guaranteed to be a maximum of ±1LSB.
- 5. Low glitch energy, 50pV secs.

## $\begin{array}{l} \textbf{ADV453} - \textbf{SPECIFICATIONS} \text{ (V}_{AA} = +5V \pm 5\%, \text{ V}_{REF} = +1.235V, \text{ R}_{SET} = 280\Omega. \text{ I}_{SYNC} \text{ connected to IOG.} \\ \text{All specifications } T_{min} \text{ to } T_{max}^1 \text{ unless otherwise noted.)} \end{array}$

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	8	Bits	
Accuracy (Each DAC)			
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5%	Gray Scale max	
Coding		Binary	·
DIGITAL INPUTS	<del>                                     </del>	<u> </u>	
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, VINI	0.8	V max	
Input Current, I <sub>IN</sub>	± 1	μA max	$V_{IN} = 0.4V \text{ or } 2.4V$
Input Capacitance, C <sub>IN</sub>	10	pF typ	VIN - 5.17 61 2.17
DIGITAL OUTPUTS		Pr 57P	
Output High Voltage, V <sub>OH</sub>	2.4	V min	$I_{SOURCE} = 400\mu A$
Output Low Voltage, VOI.	0.4	V min V max	$I_{SUNK} = 3.2 \text{mA}$
Floating State Leakage Current	20	μA max	I <sub>SINK</sub> - 3.2mA
Floating State Cearage Current Floating State Output Capacitance	20	pF typ	
	20	pr typ	
ANALOG OUTPUTS	15	mA min	
Gray Scale Current Range	15		
0	22	mA max	
Output Current White Level Relative to Blank	17.60	4	Tomically 10 05 m A
white Level Relative to Blank	17.69	mA min	Typically 19.05mA
William I and Datains as Disale	20.40	mA max	T
White Level Relative to Black	16.74	mA min	Typically 17.62mA
Divid Toront Delegation as Divide	18.50	mA max	There is allow 1 44 as A
Black Level Relative to Blank	0.95	mA min	Typically 1.44mA
DI LI LI TOD TOD	1.90	mA max	The state of A
Blank Level on IOR, IOB	0	μA min	Typically 5μA
D. 1.7. 1. TOO	50	μA max	W . 1 . 11 . 7 . 22 . A
Blank Level on IOG	6.29	mA min	Typically 7.62mA
C I I IOC	8.96	mA max	True in the first
Sync Level on IOG	0	μA min	Typically 5μA
I CD C'	50	μA max	
LSB Size	69.1	μA typ	TD : 11 20/
DAC to DAC Matching	5	% max	Typically 2%
Output Compliance, V <sub>OC</sub>	-1	V min	
Outros Israelson D	+1.4	V max	
Output Impedance, R <sub>OUT</sub>	10 30	kΩ typ	, O A
Output Capacitance, C <sub>OUT</sub>	30	pF typ	$I_{OUT} = 0mA$
VOLTAGE REFERENCE			
Voltage Reference Range, V <sub>REF</sub>	1.14/1.26	V min/V max	
Input Current, I <sub>VREF</sub>	-5	mA typ	
POWER SUPPLY			
Supply Voltage, V <sub>AA</sub>	4.75/5.25	V min/V max	
Supply Current, I <sub>AA</sub>	275	mA max	Typically 220mA, 66MHz Parts
·	250	mA max	Typically 190mA, 40MHz Parts
Power Supply Rejection Ratio	0.5	%/% max	Typically 0.12%/%, $f = 1kHz$ , COMP = 0.1 $\mu$ F
Power Dissipation	1375	mW max	Typically 1000mW, 66MHz Parts
	1250	mW max	Typically 900mW, 40MHz Parts
DYNAMIC PERFORMANCE			
Clock and Data Feedthrough <sup>2,3</sup>	-30	dB typ	
Glitch Impulse <sup>2,3</sup>	50	pV secs typ	
DAC to DAC Crosstalk	-23	dB typ	

#### NOTE

Temperature Range (T<sub>min</sub> to T<sub>max</sub>); 0 to +70°C

<sup>2</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤3ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10pF, 37.5Ω. D0-D7 output load ≤50pF. See timing notes in Figure 2.

Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a lkΩ resistor to ground and are driven by 74HC logic. Glitch impulse includes clock and data feedthrough, -3dB test bandwidth = 2 × clock rate.

Specifications subject to change without notice.

### TIMING CHARACTERISTICS<sup>1</sup> (V\_AA = +5V ±5%, V\_REF = +1.235V, R\_SET = 280 $\Omega.$ $I_{SYNC}$ connected to IOG. All Specifications $T_{min}$ to $T_{max}^{\,\,\,\,\,\,\,\,\,\,\,\,}$ ).

Parameter	66MHz Version	40MHz Version	Units	Conditions/Comments
$f_{max}$	66	40	MHz max	Clock Rate
t <sub>1</sub>	35	35	ns min	CS, C0, C1 Setup Time
t <sub>2</sub>	35	35	ns min	CS, C0, C1 Hold Time
t <sub>3</sub>	25	25	ns min	RD, WR High Time
t <sub>4</sub>	10	10	ns min	RD Asserted to Data Bus Driven
t <sub>5</sub>	100	100	ns max	RD Asserted to Data Valid
t <sub>6</sub>	15	15	ns max	RD Negated to Data Bus Three Stated
t <sub>7</sub>	50	50	ns min	WR Low Time
t <sub>8</sub>	35	35	ns min	Write Data Setup Time
t <sub>9</sub>	0	0	ns min	Write Data Hold Time
t <sub>10</sub>	5	7	ns min	Pixel & Control Setup Time
tıı	2	3	ns min	Pixel & Control Hold Time
t <sub>12</sub>	15	25	ns min	Clock Cycle Time
t <sub>13</sub>	5	7	ns min	Clock Pulse Width High Time
t <sub>14</sub>	5	7	ns min	Clock Pulse Width Low Time
t <sub>15</sub>	20	20	ns typ	Analog Output Delay
	30	30	ns max	
t <sub>16</sub>	3	3	ns typ	Analog Output Rise/Fall Time
t <sub>16</sub> t <sub>17</sub> <sup>3</sup>	25	25	ns typ	Analog Output Settling Time
$t_{PD}$	2×t <sub>12</sub>	2×t <sub>12</sub>	ns max	Pipeline Delay
t <sub>SK</sub>	1	1	ns typ	Analog Output Skew
	2	2	ns max	

#### NOTES

<sup>&</sup>lt;sup>2</sup>Temperature Range ( $T_{min}$  to  $T_{max}$ ); 0 to +70°C. <sup>3</sup>Settling time does not include clock and data feedthrough. For this test, the digital inputs have a  $1k\Omega$  resistor to ground and are driven by HC logic. Specifications subject to change without notice.





Figure 1. MPU Read/Write Timing



- 2. SETTLING TIME(  $t_{17})$  MEASURED FROM THE 50% POINT OF FULL SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN  $\pm 1 LSB$
- 3. OUTPUT RISE/FALL TIME  $(t_{\rm 16})$  MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL SCALE TRANSITION.

Figure 2. Video Input/Output Timing

¹TTL input values are 0 to 3 volts, with input rise/fall times ≤3ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10pF, 37.5Ω. D0-D7 output load ≤50pF. See timing notes in Figure 2.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply	$V_{AA}$	4.75	5.00	5.25	Volts
Ambient Operating					
Temperature	$T_A$	0		+70	°C
Output Load	$R_L$		37.5		Ω
Reference Voltage	$V_{REF}$	1.14	1.235	1.26	Volts

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.




#### ABSOLUTE MAXIMUM RATINGS\*


indicate in imministration
V <sub>AA</sub> to GND
Voltage on Any Digital Pin GND $-0.5V$ to $V_{AA} + 0.5V$
Ambient Operating Temperature (T <sub>A</sub> ) 0 to +70°C
Storage Temperature $(T_S) \dots -65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature $(T_J) \dots + 175^{\circ}C$
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase Soldering (1 minute)+220°C
IOR, IOB, IOG to GND <sup>1</sup>

#### NOTES

- \*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- <sup>1</sup>Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

#### PIN CONFIGURATIONS





#### **ORDERING GUIDE**

Model	Temperature Range	Speed	Package Option*
ADV453KN66	0°C to +70°C	66MHz	N-40A
ADV453KN40	0°C to +70°C	40MHz	N-40A
ADV453KP66	0°C to +70°C	66MHz	P-44A
ADV453KP40	0°C to +70°C	40MHz	P-44A

#### NOTES

<sup>\*</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

#### PIN FUNCTION DESCRIPTION

Pin Mnemonic	Function
BLANK	Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs to the blanking level, as shown in Table V. The $\overline{BLANK}$ signal is latched on the rising edge of CLOCK. While $\overline{BLANK}$ is at logical zero, the pixel and overlay inputs are ignored.
SYNC	Composite sync control input (TTL compatible). A logical zero on the $\overline{\text{SYNC}}$ input switches off a 40 IRE current source on the $I_{\text{SYNC}}$ output (see Figure 5). $\overline{\text{SYNC}}$ does not override any other control or data input, as shown in Table V; therefore, it should only be asserted during the blanking interval. $\overline{\text{SYNC}}$ is latched on the rising edge of CLOCK.
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the P0-P7 and OL0-OL1 data inputs as well as the $\overline{\text{SYNC}}$ and $\overline{\text{BLANK}}$ control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.
P0-P7	Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. P0-P7 pixel select inputs are latched on the rising edge of CLOCK. P0 is the LSB. Unused pixel select inputs should be connected to GND.
OL0-OL1	Overlay select inputs (TTL compatible). These inputs specify which palette is to be used to provide color information (see Table IV), i.e., the 256×24 color palette or the 3×24 overlay palette. When accessing the overlay palette, the P0-P7 inputs are ignored. OL0-OL1 are latched on the rising edge of CLOCK. OL0 is the LSB. Unused inputs should be connected to GND.
IOR, IOG, IOB	Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable, as shown in Figure 4a. All three current outputs should have similar output loads whether or not they are all being used.
$I_{SYNC}$	Sync current output. This high impedance current source can be directly connected to the IOG output (see Figure 3). This allows sync information to be encoded onto the green channel. $I_{SYNC}$ does not output any current while $\overline{SYNC}$ is at logical zero. The amount of current output at $I_{SYNC}$ while $\overline{SYNC}$ is at logical one is given by: $I_{SYNC}$ (mA) = 1,728 * $V_{REF}(V)/R_{SET}$ ( $\Omega$ ). If sync information is not required on the green channel, $I_{SYNC}$ should be connected to GND.
FS ADJUST	Full scale adjust control. A resistor ( $R_{SET}$ ) connected between this pin and GND (see Figure 6) controls the magnitude of the full scale video signal. Note that the IRE relationships in Figure 5 are maintained, regardless of the full scale output current.
	The relationship between $R_{SET}$ and the full scale output current on IOG (assuming $I_{SYNC}$ is connected to IOG) is given by: IOG (mA) = $(K + 326 + 1,728) * V_{REF}(V)/R_{SET}(\Omega)$
	The relationship between $R_{SET}$ and the full scale output current on IOR and IOB is given by: IOR, IOB (mA)=(K + 326)* $V_{REF}(V)/R_{SET}(\Omega)$ where K=3,993
COMP	Compensation pin. This is a compensation pin for the internal reference amplifier. A $0.1\mu F$ ceramic capacitor must be connected between COMP and $V_{AA}$ (Figure 6).
$V_{REF}$	Voltage reference input. An external 1.235V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A $0.1\mu F$ decoupling ceramic capacitor should be connected between $V_{REF}$ and $V_{AA}$ (Figure 6.)
$V_{AA}$	Analog power supply (5V $\pm$ 5%). All $V_{AA}$ pins on the ADV453 must be connected.
GND	Analog ground. All GND pins must be connected.
CS	Chip select control input (TTL compatible). $\overline{CS}$ must be at logical zero to enable the reading and writing of data to and from the device. The IOR, IOG and IOB outputs are forced to the black level while $\overline{CS}$ is at logical zero. Note that the ADV453 will not operate properly if $\overline{CS}$ , $\overline{RD}$ and $\overline{WR}$ are simultaneously at logical zero.
WR	Write control input (TTL compatible). $\overline{CS}$ and $\overline{WR}$ must both be at logical zero when writing data to the device. D0-D7 data is latched on the rising edge of $\overline{WR}$ or $\overline{CS}$ . See Figure 1.
RD	Read control input (TTL compatible). $\overline{CS}$ and $\overline{RD}$ must both be at logical zero when reading data from the device. See Figure 1.
C0, C1	Command control inputs (TTL compatible). C0 and C1 specify the type of read or write operation being carried out, i.e., address register, color palette RAM or overlay registers read or write operations. See Tables I, II, III.
D0-D7	Data bus (TTL compatible). Data is transferred to and from the address register, the color palette RAM and the overlay registers over this 8-bit bidirectional data bus. D0 is the least significant bit.



## CMOS 100 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC

ADV473\*

FEATURES
ADV478/ADV471 (ADV®) Register Level Compatible IBM PS/2\*, VGA\*/XGA\* Compatible 100 MHz Pipelined Operation
Triple 8-Bit D/A Converters
Triple 256 × 8 (256 × 24) Color Palette RAM
Three 15 × 8 Overlay Registers
On-Board Voltage Reference
RS-343A/RS-170 Compatible Analog Outputs
TTL Compatible Digital Inputs and Outputs
Sync on All Three Channels
Programmable Pedestal (0 or 7.5 IRE)

APPLICATIONS
High Resolution Color Graphics
True-Color Visualization
CAE/CAD/CAM
Image Processing
Desktop Publishing

Standard MPU I/O Interface

68-Pin PLCC

+5 V CMOS Monolithic Construction

MODES
24-Bit True Color
8-Bit Pseudo Color
15-Bit True Color
8-Bit True Color
8-Bit True Color


#### GENERAL DESCRIPTION

The ADV473 is a complete analog output, Video RAM-DAC on a single CMOS monolithic chip. The part is specifically designed for true-color computer graphics systems.

The ADV473 integrates a number of graphic functions onto one device allowing 24-bit direct true-color operation at the maximum screen update rate of 100 MHz. It can also be used in other modes, including 15-bit true color and 8-bit pseudo or indexed color. The ADV473 is fully PS/2 and VGA register level compatible. It is also capable of implementing IBM's XGA standard.

The device consists of three, high speed, 8-bit, video D/A converters (RGB), a  $256 \times 24$  RAM which can be configured as a

(Continued on page 2-808)



ADV is a registered trademark of Analog Devices Inc.

\*Personal System/2 and VGA are trademarks of International Business Machines Corp.

## **ADV473** — **SPECIFICATIONS** $(V_{AA}{}^1 = 5 \text{ V}; V_{REF} = 1.235 \text{ V}; R_L = 37.5 \Omega, C_L = 10 pF; R_{SET} = 140 \Omega.$ All specifications $T_{MIN}$ to $T_{MAX}{}^2$ unless otherwise noted.)

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	8	Bits	
Accuracy (Each DAC)			
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale	
Coding		Binary	
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, VINI	0.8	V max	
Input Current, I <sub>IN</sub>	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub>	7	pF max	$f = 1 \text{ MHz}, V_{IN} = 2.4 \text{ V}$
DIGITAL OUTPUTS			
Output High Voltage, V <sub>OH</sub>	2.4	V min	I <sub>SOURCE</sub> = 400 μA
Output Low Voltage, VOL	0.4	V max	$I_{SINK} = 3.2 \text{ mA}$
Floating-State Leakage Current	50	μA max	-SINK
Floating-State Leakage Capacitance	7	pF max	
ANALOG OUTPUTS		-	
Gray Scale Current Range	20	mA max	
Output Current	20	IIII IIIIA	
White Level Relative to Black	16.74	mA min	Typically 17.62 mA
White Level Relative to Black	18.50	mA max	Typicany 17.02 mm
Black Level Relative to Blank	0.95	mA min	Typically 1.44 mA
(Pedestal = 7.5 IRE)	1.90	mA max	Typious IIII
Black Level Relative to Blank	0	uA min	Typically 5 μA
(Pedestal = 0 IRE)	50	μA max	a spround a par
Blank Level	6.29	mA min	Typically 7.62 mA
	8.96	mA max	
Sync Level	0	μA min	Typically 5 μA
	50	μA max	
LSB Size	69.1	μA typ	
DAC-to-DAC Matching	5	% max	Typically 2%
Output Compliance, V <sub>OC</sub>	-1	V min	
-	+1.5	V max	
Output Capacitance, C <sub>OUT</sub>	30	30 pF max	$f = 1 \text{ MHz}, I_{OUT} = 0 \text{ mA}$
Output Impedance, R <sub>OUT</sub>	10	kΩ typ	
VOLTAGE REFERENCE			
Internal Voltage Reference (V <sub>REFOUT</sub> )	1.08/1.32	V min/V max	Typically 1.235 V
External Voltage Reference Range	1.14/1.26	V min/V max	Typically 1.235 V
Input Current, I <sub>VREF</sub> (Internal Reference)	100	μA typ	
Input Current (External Reference)	10	μA typ	
POWER SUPPLY			
Supply Voltage, VAA	4.75/5.25	V min/V max	100 MHz, 80 MHz and 66 MHz Parts
FF-J . Compo) . AA	4.50/5.50	V min/V max	50 MHz and 35 MHz Parts
Supply Current, IAA	220	mA max	T TARREST AND A MARKET A MARKO
DYNAMIC PERFORMANCE			
	-30	dB typ	
Clock and Data Feedtheough <sup>3, 4</sup>			
Clock and Data Feedthrough <sup>3, 4</sup> Glitch Impulse <sup>3, 4</sup>	-30   75	pV secs typ	·

 $<sup>^{1}\</sup>pm5\%$  for 100 MHz, 80 MHz and 66 MHz parts.  $\pm10\%$  for 50 MHz and 35 MHz parts.

<sup>&</sup>lt;sup>2</sup>Temperature range (T<sub>MIN</sub> to T<sub>MAX</sub>); 0°C to +70°C.
<sup>3</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured at the 10% and 90% points. Timing reference points at 50% for inputs and out-

puts. <sup>5</sup>DAC to DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS $^{1}$ ( $V_{AA}^{1}=5$ V; $V_{REF}=1.235$ V; $R_{L}=37.5$ $\Omega$ , $C_{L}=10$ pF; $R_{SET}=140$ $\Omega$ . All specifications $T_{MIN}$ to $T_{MAX}^{2}$ unless otherwise noted.)

Parameter	100 MHz Version	80 MHz Version	66 MHz Version	50 MHz Version	35 MHz Version	Units	Conditions/Comments
fmax	100	80	66	50	35	MHz	Clock Rate
t <sub>1</sub>	10	10	10	10	10	ns min	RS0-RS2 Setup Time
t <sub>2</sub>	10	10	10	10	10	ns min	RS0-RS2 Hold Time
t <sub>3</sub> <sup>4</sup>	3	3	3	3	3	ns min	RD Asserted to Data Bus Driven
t44	40	40	40	40	40	ns max	RD Asserted to Data Valid
t <sub>5</sub> <sup>5</sup>	20	20	20	20	20	ns max	RD Negated to Data Bus 3-Stated
t <sub>6</sub> <sup>5</sup>	5	5	5	5	5	ns min	Read Data Hold Time
t <sub>7</sub>	10	10	10	10	10	ns min	Write Data Setup Time
t <sub>8</sub>	10	10	10	10	10	ns min	Write Data Hold Time
t <sub>9</sub>	100	100	100	100	100	ns max	CR0-CR3 Delay Time
t <sub>10</sub>	50	50	50	50	50	ns min	RD, WR Pulse Width Low
t <sub>11</sub>	40	40	40	40	40	ns min	RD, WR Pulse Width High
t <sub>12</sub>	3	3	3	3	3	ns min	Pixel & Control Setup Time
t <sub>13</sub>	3	3	3	3	3	ns min	Pixel & Control Hold Time
t <sub>14</sub>	10	12.5	15.15	20	28	ns min	Clock Cycle Time
t <sub>15</sub>	3	4	5	6	7	ns min	Clock Pulse Width High Time
t <sub>16</sub>	3	4 🧀	5	6	9	ns min	Clock Pulse Width Low Time
t <sub>17</sub>	30	30	30	30	30	ns max	Analog Output Delay
t <sub>18</sub>	3	3	3	3	3	ns typ	Analog Output Rise/Fall Time
t196	13	13	13	13	13	ns max	Analog Output Settling Time
t <sub>SK</sub>	2	2	2	2	2	ns max	Analog Output Skew
t <sub>PD</sub>	4 × t <sub>14</sub>	4 × t <sub>14</sub>	4 × t <sub>14</sub>	4 × t <sub>14</sub>	4 × t <sub>14</sub>	ns	Pipeline Delay

#### NOTES

<sup>1</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤ 10 pF, D0-D7 output load ≤ 50 pF. See timing notes in Figure 2.

Specifications subject to change without notice.





Figure 1. MPU Read/Write Timing



1. OUTPUT DELAY MEASURED FROM THE 50% POINT OF THE RISING

EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.

2. SETTLING TIME MEASURED FROM THE 50% POINT OF FULL-SCALE
TRANSITION TO THE OUTPUT REMAINING WITHIN ±1 LSB.

3. OUTPUT RISE/FALL TIME MEASURED BETWEEN THE 10% AND 90%




Figure 2. Video Input/Output Timing

Figure 3. Load Circuit for Bus Access and Relinquish Time

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

POINTS OF FULL-SCALE TRANSITION.

 $<sup>^2\</sup>pm5\%$  for 100 MHz, 80 MHz and 66 MHz parts.  $\pm10\%$  for 50 MHz and 35 MHz parts.

<sup>&</sup>lt;sup>3</sup>Temperature range (T<sub>MIN</sub> to T<sub>MAX</sub>); 0°C to +70°C.

<sup>4</sup>t<sub>3</sub> and t<sub>4</sub> are measured with the load circuit of Figure 3 and defined as the time required for an output to cross 0.4 V or 2.4 V.

<sup>&</sup>lt;sup>5</sup>t<sub>5</sub> and t<sub>6</sub> are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, t<sub>5</sub> and t<sub>6</sub>, quoted in the timing characteristics are the true values for the device and, as such, are independent of external bus loading capacitances.

<sup>&</sup>lt;sup>6</sup>Settling time does not include clock and data feedthrough.

#### **ANV473**

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply	$V_{AA}$				
100 MHz, 80 MHz, 66 MHz Parts		4.75	5.00	5.25	Volts
50 MHz, 35 MHz Parts		4.5	5.00	5.5	Volts
Ambient Operating Temperature	T <sub>A</sub>	0		+70	℃
Output Load	R <sub>L</sub>		37.5		Ω
Voltage Reference Configuration					
Reference Voltage	V <sub>REF</sub>	1.14	1.235	1.26	Volts
Current Reference Configuration	I KLI				
I <sub>REF</sub> Current	I <sub>REF</sub>				
Standard RS-343A	1.21	-3	-8.39	-10	mA
PS/2 Compatible		-3	-8.88	-10	mA

#### ADOOL LITE MAYIMIM DATINGS!

ABSOLUTE MAXIMUM RATINGS
V <sub>AA</sub> to GND
Voltage on Any Digital Pin GND-0.5 V to V <sub>AA</sub> +0.5 V
Ambient Operating Temperature $(T_A) \dots -55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature $(T_S) \dots -65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature $(T_1) \dots +175^{\circ}C$
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase Soldering (2 minutes) +220°C
IOR, IOG, IOB to GND <sup>2</sup> 0 V to V

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Analog output short circuit to any power supply or common can be of an indefinite duration

#### ORDERING GUIDE

Model	Speed	Temperature Range	No. of Pins	Package Option <sup>1, 2</sup>
ADV473KP100	100 MHz	0°C to +70°C	68	P-68A
ADV473KP80	80 MHZ	0°C to +70°C	68	P-68A
ADV473KP66	66 MHZ	0°C to +70°C	68	P-68A
ADV473KP50	50 MHz	0°C to +70°C	68	P-68A
ADV473KP35	35 MHz	0°C to +70°C	68	P-68A

<sup>1</sup>All devices are packaged in a 68-pin plastic leaded (J-lead) chip carrier.

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

# ESD SENSITIVE DEVICE

#### (Continued from page 2-805)


look-up table or a linearization RAM, a 24-bit wide parallel pixel input port and three 15 × 8 overlay registers. The part is controlled through the MPU port by the various on-board control/command registers.


The individual red, green and blue pixel input ports allow truecolor, image rendition. True-color image rendition, at speeds of up to 100 MHz, is achieved through the 24-bit pixel input port. The ADV473 is also capable of implementing 8-bit true-color, 8-bit pseudo color and 15-bit true color.

The ADV473 is capable of generating RGB video output signals, without requiring external buffering, and which are compatible with RS-343A and RS-170 video standards. All digital inputs and outputs are TTL compatible.

The part can be driven by the on-board voltage reference or an external voltage/current reference.

The part is packaged in a 68-pin Plastic Leaded Chip Carrier (PLCC).





<sup>&</sup>lt;sup>2</sup>P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

#### PIN FUNCTION DESCRIPTION

BLANK	Composite Blank Control Input (TTL Compatible). A logic zero drives the analog outputs to the blanking level. It is latched on the rising edge of CLOCK. When $\overline{BLANK}$ is a logical zero, the pixel and overlay inputs are ignored.
SYNC	Composite SYNC Control Input (TTL Compatible). A logical zero on this input switches off a 40 IRE current source on the analog outputs. SYNC does not override any other control or data input; therefore, it should be asserted only during the blanking interval. It is latched on the rising edge of CLOCK. If sync information is not required on the analog outputs, SYNC should be connected to ground.
CLOCK	Clock Input (TTL Compatible). The rising edge of CLOCK latches the R0-R7, G0-G7, S0, S1, OL0-OL3, SYNC, and BLANK inputs. It is typically the pixel clock rate of the video system. It is recommended that CLOCK be driven by a dedicated TTL buffer.
R0-R7	Red, Green and Blue Select Inputs (TTL Compatible). These inputs specify, on a pixel basis, the color value to
B0-B7	be written to the DACs. They are latched on the rising edge of CLOCK. R0, G0 and B0 are the LSBs. Unused
G0-G7	inputs should be connected to GND.
S0, S1	Color Mode Select Inputs (TTL Compatible). These inputs specify the mode of operation as shown in Table III. They are latched on the rising edge of CLOCK.
OL0-OL3	Overlay Select Inputs (TTL Compatible). These inputs specify which palette is to be used to provide color information. When accessing the overlay palette, the R0-R7, G0-G7, B0-B7, S0 and S1 inputs are ignored. They are latched on the rising edge of CLOCK. OLO is the LSB. Unused inputs should be connected to GND.
IOR, IOG, IOB	Red, Green, and Blue Current Outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable.
$I_{REF}$	When using an external voltage reference, a resistor $(R_{SET})$ connected between this pin and GND controls the magnitude of the full-scale video signal. The relationship between $R_{SET}$ and the full-scale output current on each output is: $R_{SET} (\Omega) = 3,195 \times V_{REF} (V) I_{OUT} (mA)  SETUP = 7.5 \text{ IRE})$ $R_{SET} (\Omega) = 3,025 \times V_{REF} (V) I_{OUT} (mA)  SETUP = 0 \text{ IRE})$
	When using an external current reference, the relationship between $I_{REF}$ and the full-scale output current on each output is: $I_{REF} (mA) = I_{OUT} (mA)/3.195  (SETUP = 7.5 IRE)$
	$I_{REF}$ (mA) = $I_{OUT}$ (mA)/3.025 (SETUP = 0 IRE)
COMP	Compensation Pin. If an external voltage reference is used, this pin should be connected to OPA. If an external current reference is used, this pin should be connected to $I_{REF}$ . A 0.1 $\mu$ F ceramic capacitor must always be used to bypass this pin to $V_{AA}$ .
$V_{REF}$	Voltage Reference Input. If an external voltage reference is used, it must supply this input with a 1.2 V (typical) reference. If an external current reference is used, this pin should be left floating, except for the bypass capacitor. A 0.1 $\mu$ F ceramic capacitor must always be used to decouple this input to $V_{AA}$ .
OPA	Reference amplifier output. If an external voltage reference is used, this pin must be connected to COMP. When using an external current reference, this pin should be left floating.
$V_{REFOUT}$	Voltage Reference Output. This output provides a 1.2 V reference and may be connected directly to the $V_{REF}$ pin. If it is preferred to use an external voltage reference, this pin may be left floating. Up to four ADV473s can be driven from $V_{REFOUT}$ .
$V_{AA}$	Analog power. All V <sub>AA</sub> pins must be connected.
GND	Analog Ground. All GND pins must be connected.
WR	Write Control Input (TTL Compatible). D0-D7 data is latched on the rising edge of $\overline{WR}$ , and RS0-RS2 are latched on the falling edge of $\overline{WR}$ during MPU write operations. $\overline{RD}$ and $\overline{WR}$ should not be asserted simultaneously.
RD	Read Control Input (TTL Compatible). To read data from the device, $\overline{RD}$ must be a logical zero. RS0-RS2 are latched on the falling edge of $\overline{RD}$ during MPU read operations. $\overline{RD}$ and $\overline{WR}$ should not be asserted simultaneously.
RS0, RS1, RS2	Register Select Inputs (TTL Compatible). RS0-RS2 specify the type of read or write operation being performed.
D0-D7	Data Bus (TTL Compatible). Data is transferred into and out of the device over this eight-bit bidirectional data bus. D0 is the least significant bit.
CR0-CR7	Control Outputs (TTL Compatible). These outputs are used to control application specific features. The output values are determined by the contents of the command register (CR).

#### **ADV473**

#### TERMINOLOGY BLANKING LEVEL

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### COLOR VIDEO (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

#### COMPOSITE SYNC SIGNAL (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### COMPOSITE VIDEO SIGNAL

The video signal with or without setup, plus the composite  $\overline{\text{SYNC}}$  signal.

#### **GRAY SCALE**

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

#### RASTER SCAN

The most basic method of sweeping a CRT one line at a time to generate and to display images.

#### REFERENCE BLACK LEVEL

The maximum negative polarity amplitude of the video signal.

#### REFERENCE WHITE LEVEL

The maximum positive polarity amplitude of the video signal.

#### **SETUP**

The difference between the reference black level and the blanking level.

#### **SYNC LEVEL**

The peak level of the composite SYNC signal.

#### VIDEO SIGNAL

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### CIRCUIT DESCRIPTION

#### **MPU** Interface

The ADV473 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.

Three address decode lines, RS0-RS2, specify whether the MPU is accessing the address register, the color palette RAM, the overlay registers, or read mask register. These controls also determine whether this access is a read or write function. Table I illustrates this decoding. The 8-bit address register is used to address the contents of the color palette RAM and overlay registers.

Table I. Control Input Truth Table

RS2	RS1	RS0	Addressed by MPU
0	0	0	Address Register (RAM Write Mode)
0	1	1	Address Register (RAM Read Mode)
0	0	1	Color Palette RAM
0	1	0 🧠	Pixel Read Mask Register
1	0	0	Address Register (Overlay Write Mode)
1	1	1	Address Register (Overlay Read Mode)
1.	0	1	Overlay Registers
1	1	0	Command Register

#### Color Palette Writes

The MPU writes to the address register (selecting RAM write mode, RS2 = 0, RS1 = 0 and RS0 = 0) with the address of the color palette RAM location to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 = 0, RS1 = 0, RS0 = 1). After the BLUE write cycle, the three bytes of color information are concatenated into a 24-bit word or an 18-bit word and written to the location specified by the address register. The address register then increments to the next location which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the palette by initially writing the start address and then performing a sequence of RED, GREEN and BLUE writes. The address automatically increments to the next highest location after a BLUE write.

#### Color Palette Reads

The MPU writes to the address register (selecting RAM read mode, RS2 = 0, RS1 = 1 and RS0 = 1) with the address of the color palette RAM location to be read back. The contents of the palette RAM are copied to the RED, GREEN and BLUE registers and the address register increments to point to the next palette RAM location. The MPU then performs three successive read cycles (8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 = 0, RS1 = 0, RS0 = 1). After the BLUE read cycle, the 24/18 bit contents of the palette RAM at the location specified by the address register is loaded into the RED, GREEN and BLUE registers. The address register then increments to the next location which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the palette by initially writing the start address and then performing a sequence of RED, GREEN and BLUE reads. The address automatically increments to the next highest location after a BLUE read.

	Value	RS2	RS1	RS0	Addressed by MPU
ADDRa,b (Counts Modulo 3)	00	X	0	1	Red Value
,	01	X	0	1	Green Value
	10	X	0	1	Blue Value
ADDR0-7 (Counts Binary)	00H-FFH	0	0	1	Color Palette RAM
•	XXXX 0000	1	0	1	Reserved
	XXXX 0001	1	0	1	Overlay Color 1
	XXXX 0010	1	0	1	Overlay Color 2
	•				
					•
	XXXX 1111	1	0	1	Overlay Color 15

TABLE II. Address Register (ADDR) Operation

#### **Overlay Color Writes**

The MPU writes to the address register (selecting OVERLAY REGISTER write mode, RS2 = 1, RS1 = 0 and RS0 = 0) with the address of the overlay register to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the Overlay Registers (RS2 = 1, RS1 = 0, RS0 = 1). After the BLUE write eyele, the three bytes of color information are concatenated into a 24-bit word or an 18-bit word and are written to the overlay register specified by the address register. The address register then increments to the next overlay register which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the overlay registers by initially writing the start address and then performing a sequence of RED, GREEN and BLUE writes. The address automatically increments to the next highest location after a BLUE write.

#### Overlay Color Reads

The MPU writes to the address register (selecting OVERLAY REGISTER read mode, RS2 = 1, RS1 = 1 and RS0 = 1) with the address of the overlay register to be read back. The contents of the overlay register are copied to the RED, GREEN and BLUE registers and the address register increments to point to the next highest overlay register. The MPU then performs three successive read cycles (8 or 6 bits each of red, green, and blue), using RS0 - RS2 to select the Overlay Registers (RS2 = 1, RS1 = 0, RS0 = 1). After the BLUE read cycle, the 24/18 bit contents of the overlay register at the specified address register location is loaded into the RED, GREEN and BLUE registers. The address register then increments to the next overlay register which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the overlay registers by initially writing the start address and then performing a sequence of RED, GREEN and BLUE reads. The address automatically increments to the next highest location after a BLUE read.

#### Internal Address Register (ADDR)

When accessing the color palette RAM, the address register resets to 00H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle.

However, while accessing the overlay color registers, the four most significant bits (since there are only 15 overlay registers) of the address register (ADDR4-7) are ignored.

To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle, (ADDR0-7) are accessible to the MPU, and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

#### Synchronization

The MPU interface operates asynchronously to the pixel port. Data transfers between the color palette RAM/overlay registers and the color registers (R, G, and B as shown in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. The MPU can be accessed at any time, even when the pixel CLOCK is stopped.

#### 8-Bit/6-Bit Color Operation

The Command Register on the ADV473 specifies whether the MPU is reading/writing 8 bits or 6 bits of color information each cycle.

For 8-bit operation, D0 is the LSB and D7 is the MSB.

For 6-bit operation, color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical "0." It should be noted that when the ADV473 is in 6-bit mode, full-scale output current will be reduced by approximately 1.5% relative to the 8-bit mode. This is the case since the 2 LSBs of each of the three DACs are always set to zero in 6-bit mode.

#### **ANV473**

#### Command Register (CR)

The ADV473 has an internal command register (CR). This register is 8 bits wide, CR0-CR7 and is directly mapped to the MPU data bus on the part, D0-D7. The command register can be written to or read from. It is not initialized, therefore it must be set. Figure 4 shows what each bit of the CR register controls and shows the values it must be programmed to for various modes of operation.

#### Color Modes

The ADV473 supports four color modes, 24-bit true-color, 15-bit true-color, 8-bit true-color and 8-bit pseudo color. The mode of operation is determined by the S0 and S1 inputs, in conjunction with CR7 and CR6 of the command register. S0 and S1 are pipelined to maintain synchronization with the video data. Table III illustrates the modes of operation.

Table	TIT	Color	Operation	Modes

OL3-OL0	S1, S0	CR7, CR6	Mode	R7-R0	G7-G0	B7-B0
1111	XX	XX	Overlay Color 15	\$XX	\$XX	\$XX
•			•	•		
•		•	• ,	•	•	
0001	XX	XX	Overlay Color 1	\$XX	\$XX	\$XX
0000	00	00	24-Bit True-Color	R7-R0	G7-G0	B7-B0
0000	00	01	24-Bit True-Color	R7-R0	G7-G0	B7-B0
0000	00	10	24-Bit True-Color	R7-R0	G7-G0	B7-B0
0000	00	11	Reserved	Reserved	Reserved	Reserved
0000	01	00	24-Bit True-Color Bypass	R7-R0	G7G0	B7-B0
0000	01	01	24-Bit True-Color Bypass	R7-R0	G7-G0	B7-B0
0000	01	10	24-Bit True-Color Bypass	R7-R0	G7G0	B7-B0
0000	01	11	Reserved	Reserved	Reserved	Reserved
0000	10	00	8-Bit PseudoColor (Red)	P7-P0	Ignored	Ignored
0000	10	01	8-Bit Pseudo Color (Green)	Ignored	P7-P0	Ignored
0000	10	10	8-Bit PseudoColor (Blue)	Ignored	Ignored	P7-P0
0000	10	. 11	15-Bit True Color	orrrrrgg	gggbbbbb	Ignored
0000	. 11	00	8-Bit True-Color Bypass (Red)	rrrgggbb	Ignored	Ignored
0000	11	01	8-Bit True-Color Bypass (Green)	Ignored	rrrgggbb	Ignored
0000	11	10	8-Bit True-Color Bypass (Blue)	Ignored	Ignored	rrrgggbb
0000	11	11	15-Bit True-Color Bypass	0rrrrrgg	gggbbbbb	Ignored




Figure 4. Command Register (CR)

#### **VIDEO MODES**

#### 24-Bit True-Color Mode

Twenty-four bits of RGB color information may be input into the ADV473 every clock cycle. The 24 bits of pixel information are input via the R0–R7, G0–G7, and B0–B7 inputs. R0–R7 address the red color palette RAM, G0–G7 address the green color palette RAM, and B0–B7 address the blue color palette RAM. Each RAM provides 8 bits of color information to the corresponding D/A converter. The pixel read mask register is used in this mode.

#### 24-Bit True-Color Bypass Mode

Twenty-four bits of pixel information may be input into the ADV473 every clock cycle. The 24 bits of pixel information are input via the R0-R7, G0-G7, and B0-B7 inputs. R0-R7 drive the red DAC directly, G0-G7 drive the green DAC directly, and B0-B7 drive the blue DAC directly. The color palette RAMs and pixel read mask register are bypassed.

#### 8-Bit Pseudo-Color Mode

Eight bits of pixel information may be input into the ADV473 every clock cycle. The 8 bits of pixel information (P0-P7) are input via the R0-R7, G0-G7 or B0-B7 inputs, as specified by CR7 and CR6. All three color palette RAMs are addressed by the same 8 bits of pixel data (P0-P7). Each RAM provides 8 bits of color information to the corresponding D/A converter. The pixel read mask register is used in this mode.

#### 8-Bit True-Color Bypass Mode

Eight bits of pixel information may be input into the ADV473 every clock cycle. The 8 bits of pixel information are input via the R0-R7, G0-G7 or B0-B7 inputs, as specified by CR7 and CR6.

Table IV. 8-Bit True-Color Bypass Video Input Format

R0-R7 Inputs Selected	G0-G7 Inputs Selected	B0-B7 Input Selected	Inputs Format	
R7	G7	B7	R7	
R6	G6	B6	R6	
R5	G5	B5	R5	
R4	G4	B4	G7	
R3	G3	B3	G6	
R2	G2	B2	G5	
R1	G1	B1	B7	
R0	G0	В0	В6	

As seen in the table, 3 bits of red, 3 bits of green, and 2 bits of blue data are input. The 3 MSBs of the red and green DACs are driven directly by the inputs, while the 2 MSBs of the blue DAC are driven directly. The 5 LSBs for the red and green DACs, and the 6 LSBs for the blue DAC, are a logical zero. The color palette RAMs and pixel read mask register are bypassed.

#### 15-Bit True-Color Bypass Mode

Fifteen bits of pixel information may be input into the ADV473 every clock cycle. The 15 bits of pixel information (5 bits of red, 5 bits of green, and 5 bits of blue) are input via the R0-R7 and G0-G7 inputs.

Table V. 15-Bit True-Color Video Input Format

Pixel	Input
Inputs	Format
R7	0
R6	R7
R5	R6
R4	R5
R3	R4
R2	R3
R1	G7
R0	G6
G7	G5
G6	G4
G5	G3
G4	B7
° G3	B6
G2	B5
G1	B4
G0	B3

The 5 MSBs of the red, green, and blue DACs are driven directly by the inputs. The 3 LSBs are a logical zero. The color palette RAMs and pixel read mask register are bypassed.


#### Overlay:

The overlay inputs, OL0-OL3, have priority regardless of the color mode as shown in Table III.

#### Pixel Read Mask Register

The 8-bit pixel read mask register is implemented as three 8-bit pixel read mask registers, one each for the R0-R7, G0-G7, and B0-B7 inputs. When writing to the pixel read mask register, the same data is written to all three registers. The read mask registers are located just before the color palette RAMs. Thus, they are used only in the 24-bit true-color and 8-bit pseudo-color modes since these are the only modes that use the color palette RAMs.

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the 8-bit inputs prior to addressing the color palette RAMs. Bit D0 of the pixel read mask register corresponds to pixel input P0 (R0, G0, or B0 depending on the mode). Bit D0 also corresponds to data bus Bit D0.



 $75\Omega$  DOUBLY-TERMINATED LOAD, SETUP=7.5 IRE, V<sub>REF</sub> =1.235 V, R<sub>SET</sub> =140 $\Omega$  RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.


Figure 5. Composite Video Output Waveform (Setup = 7.5 IRE)

Table VI. Video Output Truth Table (Setup = 7.5 IRE)

		140	100 000 000	W	
Description	I <sub>OUT</sub> (mA)		SYNC	BLANK	DAC Input Data
WHITE	26.67		1	1	FFH
DATA	Data⊣	A111000000. 1	1	1	Data
DATA-SYNC	Data-	1.44	0 🐃 "	1	Data
BLACK	9.05		ľ	I	00H 00H
BLACK-SYNC BLANK	1.44 7.62	P 4	1	0	XXH
SYNC	0		ń	0	XXH
51110	•		Table?	1 •	

NOTE

Typical with full-scale IOR, IOG, IOB = 26.67 mA, SETUP = 7.5 IRE,  $V_{REF} = 1.235~V,~R_{SET} = 140~\Omega$ . External voltage or current reference adjusted for 26.67 mA full-scale output.



NOTE:  $75\Omega$  DOUBLY-TERMINATED LOAD, SETUP = 0 IRE, V<sub>REF</sub> =1.235 V, R<sub>SET</sub> =140 $\Omega$  RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 6. Composite Video Output Waveform (SETUP = 0 IRE)

Table VII. Video Output Truth Table (SETUP = 0 IRE)

		CERTIFICATION OF MANAGEMENT AND ADMINISTRATION OF THE PERS	
Description	I <sub>OUT</sub> (mA)	SYNC BLANK	DAC Input Data
WHITE	25.24	1 1	FFH
DATA	Data+7.62	1 1	Data
DATA-SYNC	Data	0 1	Data
BLACK	7.62	1 1	00H
BLACK-SYNC	0	0 1	00H
BLANK	7.62	1 0	XXH
SYNC	0	0 > 0	XXH

NOTE

Typical with full-scale IOR, IOG, IOB = 25.24 mA, SETUP = 0 IRE,  $V_{\rm REF}$  = 1.235 V,  $R_{\rm SET}$  = 140  $\Omega$ . External voltage or current reference adjusted for 26.67 mA full-scale output.

#### PC BOARD LAYOUT CONSIDERATIONS

The layout should be optimized for lowest noise on the ADV473 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{AA}$  and GND pins should be minimized so as to minimize inductive ringing.

#### **Ground Planes**

The ground plane should encompass all ADV473 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV473, the analog output traces, and all the digital signal traces leading up to the ADV473.

#### **Power Planes**

The ADV473 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( $V_{\rm CC}$ ) at a single point through a ferrite bead, as illustrated in Figures 7, 8 and 9. This bead should be located within three inches of the ADV473.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV473 power pins and current/voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

#### Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a 0.1  $\mu F$  ceramic capacitor decoupling each of the two groups of  $V_{AA}$  pins to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV473 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three-terminal voltage regulator for supplying power to the analog power plane.


#### **ADV473**

#### **Digital Signal Interconnect**

The digital inputs to the ADV473 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV473 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{\rm CC}$ ), and not to the analog power plane.



COMPONENT	DESCRIPTION	VENDOR PART NUMBER
C1 - C5	0.1µF CERAMIC CAPACITOR	ERIE RPE112Z5U104M50V
C6	10µF TANTALUM CAPACITOR	MALLORY CSR13G106KM
L1	FERRITE BEAD	FAIR-RITE 2743001111
R1, R2, R3	75Ω 1% METAL FILM RESISTOR	DALE CMF
R4	1kΩ 5% RESISTOR	
R <sub>SET</sub>	1% METAL FILM RESISTOR	
Z1	1.23V VOLTAGE REFERENCE	AD589JN

Figure 7. Typical Connection Diagram (External Voltage Reference)

#### **Analog Signal Interconnect**

The ADV473 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

For maximum performance, the analog outputs should each have a 75  $\Omega$  load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV473 to minimize reflections.

For more information on circuit board design and layout, see application note entitled "Design and Layout of a Video Graphics System for Reduced EMI" available from Analog Devices, Publication No. E1309-15-10/89.





Figure 8. Typical Connection Diagram (Internal Voltage Reference)

1% METAL FILM RESISTOR

RSET



COMPONENT	DESCRIPTION	VENDOR PART NUMBER
C1 — C5	0.1µF CERAMIC CAPACITOR	ERIE RPE112Z5U104M50V
C6	10µF TANTALUM CAPACITOR	MALLORY CSR13G106KM
C7,C8	1µF TANTALUM CAPACITOR	MALLORY CSR13G106KM
L1	FERRITE BEAD	FAIR-RITE 2743001111
R1, R2, R3	75Ω 1% METAL FILM RESISTOR	DALE CMF
Z1	ADJUSTABLE REGULATOR	LM317LZ
R <sub>SET</sub>	1% METAL FILM RESISTOR	

Figure 9. Typical Connection Diagram (External Current Reference)



# CMOS Monolithic 256×18 Color Palette RAM-DAC

**ADV476** 

#### **FEATURES**

Personal System/2\* and VGA\* Compatible Plug-in Replacement for INMOS 171/176 66MHz Pipelined Operation Three 6-Bit D/A Converters 256×18 Color Palette RAM RS-343A/RS-170 Compatible Outputs Blank on All Three Channels Standard MPU Interface Asynchronous Access to All Internal Registers +5V CMOS Monolithic Construction Low Power Dissipation Standard 28-Pin, 0.6" DIP and 44-Pin PLCC

#### **APPLICATIONS**

High Resolution Color Graphics CAE/CAD/CAM Applications Image Processing Instrumentation Desktop Publishing

AVAILABLE CLOCK RATES 66MHz 50MHz 35MHz

#### **GENERAL DESCRIPTION**

The ADV476 (ADV®) is a pin compatible and software compatible RAM-DAC designed specifically for VGA and Personal System/2 color graphics.

The ADV476 is a complete analog output RAM-DAC on a single monolithic chip. The part contains a  $256\times18$  color lookup table, a pixel mask register as well as a triple 6-bit video D/A converter. The ADV476 is capable of simultaneously displaying up to 256 colors, from a total color palette of 262,144 addressable colors.


The on-chip asynchronous MPU bus allows access to the color lookup table without affecting the input video data via the pixel port. The pixel read mask register provides a convenient way of altering the displayed colors without updating the color lookup table. The ADV476 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

The ADV476 is fabricated in a +5V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation and small board area. The part is packaged in a 0.6", 28-pin DIP and a 44-pin PLCC.

\*Personal System/2 and VGA are trademarks of International Business Machines Corp.

ADV is a registered trademark of Analog Devices, Inc.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. Standard video refresh rates, 35MHz, 50MHz and 66MHz.
- Fully compatible with VGA and Personal System/2 color graphics.
- Guaranteed monotonic. Integral and differential linearity guaranteed to be a maximum of ±1LSB.
- 4. Low glitch energy, 75pV secs.

## **ADV476**—SPECIFICATIONS ( $V_{Cc} = +5V \pm 10\%$ , $I_{REF} = 8.88$ mA. All Specifications $T_{min}$ to $T_{max}^{-1}$ unless otherwise noted.)

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE Resolution (Each DAC) Accuracy (Each DAC)	6	Bits	
Integral Nonlinearity	±0.5	LSB max	Guaranteed Monotonic
Full Scale Error	±5	% max	Full Scale = $2.15 \times I_{REF} \times R_L$ , $I_{REF} = 8.39 \text{mA}$
Blank Level	±0.5	LSB max	BLANK = Logic Low
Offset Error	±0.5	LSB max	BLANK = Logic High
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±10	μA max	$V_{CC} = 5.5V, V_{IN} = 0.4V \text{ to } V_{CC}$
Input Current (RD Input Only)	±100	μA max	$V_{CC} = 5.5V, V_{IN} = 0.4V \text{ to } V_{CC}$
Input Capacitance, C <sub>IN</sub>	7	pF typ	
DIGITAL OUTPUTS			
Output High Voltage, V <sub>OH</sub>	2.4	V min	$I_{SOURCE} = 500 \mu A$ , $V_{CC} = 4.5 V$
Output Low Voltage, VOL	0.4	V max	$I_{SINK} = 5.0 \text{mA}, V_{CC} = 4.5 \text{V}$
Floating-State Leakage Current	±50	μA max	$V_{CC} = 5.5V, 0.4V < V_{IN} < V_{CC}$
Floating-State Output Capacitance	7	pF typ	
ANALOG OUTPUTS			
Max Output Voltage	1.5	V min	$IO \le 10 \text{mA}$ , $IO = 2.15 \times I_{REF}$
Max Output Current	21	mA min	VO≤1V
DAC to DAC Matching <sup>2</sup>	±2.5	% max	
Analog Output Capacitance	10	pF typ	$\overline{BLANK} = Logic Low$
CURRENT REFERENCE			A
Input Current (I <sub>REF</sub> ) Range	-3/-10	mA min/mA max	
Voltage at I <sub>REF</sub>	$V_{\rm CC}$ -3/ $V_{\rm CC}$	V min/V max	$I_{REF} = 8.88 \text{mA}$
POWER SUPPLY			
Supply Voltage, V <sub>CC</sub>	4.5/5.5	V min/V max	
Supply Current, I <sub>CC</sub>	220	mA max	$f_{MAX}$ =66MHz, IO=2.15× $I_{REF}$ , D0 to D7 Unloaded
Power Supply Rejection Ratio	6	%/V	$4.5 < V_{CC} < 5.5V$ , $IO = 2.15 \times I_{REF}$ , $R_L = 37.5\Omega$ ,
	,		$C_L = 30pF, I_{REF} = 8.88mA$
DYNAMIC PERFORMANCE			
Clock and Data Feedthrough <sup>3, 4</sup>	-35	dB typ	,
Glitch Impulse <sup>3, 4</sup>	75	pV secs typ	

#### NOTES

¹Temperature range (T<sub>min</sub> to T<sub>max</sub>); 0 to +70°C. ²Relative to the midpoint of the distribution of the three DACs measured at full scale.

<sup>&</sup>lt;sup>3</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤3ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10pF, 37.5Ω. D0-D7 output load ≤50pF. See timing notes in Figure 2.

<sup>\*</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a lkΩ resistor to ground and are driven by 74HC logic. Glitch impulse includes clock and data feedthrough, -3dB test bandwidth = 2×clock rate.

#### TIMING CHARACTERISTICS<sup>1</sup> $(V_{CC} = +5V \pm 10\%$ . All Specifications $T_{min}$ to $T_{max}^2$ )

Parameter	66MHz Version	50MHz Version	35MHz Version	Units	Conditions/Comments	
$f_{max}$	66	50	35	MHz	Clock Rate	
t <sub>1</sub>	10	10	15	ns min	RS0, RS1 Setup Time	
t <sub>2</sub>	10	10	15	ns min	RS0, RS1 Hold Time	
t <sub>3</sub>	5	5	5	ns min	RD Asserted to Data Bus Driven	
t <sub>4</sub>	40	40	40	ns max	RD Asserted to Data Valid	
t <sub>5</sub>	20	20	20	ns max	RD Negated to Data Bus 3-Stated	
t <sub>6</sub>	10	10	15	ns min	Write Data Setup Time	
t <sub>7</sub>	10	10	15	ns min	Write Data Hold Time	
t <sub>8</sub>	50	50	50	ns min	RD, WR Pulse Width Low	
t <sub>9</sub>	4×t <sub>12</sub>	4×t <sub>12</sub>	4×t <sub>12</sub>	ns min	RD, WR Pulse Width High	
t <sub>10</sub>	3	3	4	ns min	Pixel & Control Setup Time	
t <sub>11</sub>	3	3	4	ns min	Pixel & Control Hold Time	
t <sub>12</sub>	15.3	20	28	ns min	Clock Cycle Time	
t <sub>13</sub>	5	6	7	ns min	Clock Pulse Width High Time	
t <sub>14</sub>	5	6	9	ns min	Clock Pulse Width Low Time	
t <sub>15</sub>	30	30	30	ns max	Analog Output Delay	
	5	5	5	ns min		
t <sub>16</sub>	6	8	8	ns max	Analog Output Rise/Fall Time	
t <sub>16</sub> t <sub>17</sub> <sup>3</sup>	15.3	20	25	ns typ	Analog Output Settling Time	
t <sub>18</sub>	2	2	2	ns min	Analog Output Skew	
t <sub>PD</sub>	4	4	4	clocks	Pipeline Delay	

#### NOTES

<sup>&</sup>lt;sup>3</sup>Settling time does not include clock and data feedthrough. For this test, the digital inputs have a lkΩ resistor to ground and are driven by 74HC logic. Specifications subject to change without notice.





Figure 1. MPU Read/Write Timing



#### NOTES

- NUTES

  1. OUTPUT DELAY (t<sub>18</sub>) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF THE PCLK TO THE 50% POINT OF FULL SCALE TRANSITION.

  2. SETTLING TIME (t<sub>17</sub>) MEASURED FROM THE 50% POINT OF FULL SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN ±1/4 LSB.

  3. OUTPUT RISE/FALL TIME (t<sub>18</sub>) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL SCALE TRANSITION.

Figure 2. Video Input/Output Timing

¹TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load≤10 pF, 37.5Ω. D0-D7 output load≤50 pF. See timing notes in Figure 2.

<sup>&</sup>lt;sup>2</sup>Temperature Range (T<sub>min</sub> to T<sub>max</sub>); 0 to +70°C

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>CC</sub> to GND+7	٧
Voltage on any Digital Pin GND-0.5V to V <sub>CC</sub> +0.5V	V
Ambient Operating Temperature (T <sub>A</sub> )55°C to +125°C	С
Storage Temperature $(T_s) \dots -65^{\circ}C$ to $+150^{\circ}C$	
Junction Temperature $(T_I) \dots + 175^{\circ}$	С
Lead Temperature (Soldering, 10 secs) +300°C	С
Vapor Phase Soldering (1 minute)+220°C	С
Red, Green, Blue to GND <sup>1</sup> 0V to V <sub>C</sub>	c

#### NOTES

#### ORDERING GUIDE<sup>1, 2</sup>

Model	lodel Speed		Package Option <sup>3</sup>	
ADV476KN35	35MHz	28-Pin DIP	N-28	
ADV476KN50	50MHz	28-Pin DIP	N-28	
ADV476KN66	66MHz	28-Pin DIP	N-28	
ADV476KP35	35MHz	44-Pin PLCC	P-44A	
ADV476KP50	50MHz	44-Pin PLCC	P-44A	
ADV476KP66	66MHz	44-Pin PLCC	P-44A	

#### NOTES

<sup>1</sup>All devices are specified for 0 to +70°C operation.

<sup>2</sup>Devices are packaged in 0.6" 28-pin plastic DIPs (N-28), and 44-pin I-leaded PLCC (P-44A).

<sup>3</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

#### RECOMMENDED OPERATING CONDITIONS


Parameter	Symbol	Min	Тур	Max	Units
Power Supply	$V_{CC}$	4.5	5.00	5.5	Volts
Ambient Operating Temperature	TA	0	1	+70	°C
Output Load	$R_{\rm L}$	1	37.5		Ω
Reference Current	IREF	-3		-10	mA

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




#### PLCC PIN CONFIGURATION



\*V<sub>REF</sub> MUST BE TERMINATED THROUGH A 0.1  $\mu$ F CERAMIC CAPACITOR TO V<sub>CC</sub> OPA IS LEFT UNCONNECTED; COMP IS CONNECTED TO I<sub>REF</sub> (SEE FIGURE 8). \*\*NC = NO CONNECT

The above pins allow the ADV476KP (44-Pin PLCC) to be alternatively driven by a voltage reference. If it is desired to use a voltage reference configuration instead of the current reference configuration described in this data sheet, the above listed pins must be connected as described in Figure 6 of the ADV478/ADV471 data sheet of this reference manual.

#### DIP PIN CONFIGURATION



<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 

Analog output short circuit to any power supply or common can be of an indefinite duration.

#### PIN FUNCTION DESCRIPTION

Pin Mnemonic	Function
BLANK	Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs to the blanking level, as shown in Table V. The $\overline{BLANK}$ signal is latched on the rising edge of PCLK. While $\overline{BLANK}$ is a logical zero, the pixel inputs are ignored.
PCLK	Clock input (TTL compatible). The rising edge of PCLK latches the P0-P7 data inputs and the BLANK control input. It is typically the pixel clock rate of the video system. PCLK should be driven by a dedicated TTL buffer.
P0-P7	Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. P0-P7 pixel select inputs are latched on the rising edge of PCLK. P0 is the LSB. Unused pixel select inputs should be connected to GND.
RED, GREEN, BLUE	Red, green and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable, as shown in Figure 4a. All three current outputs should have similar output loads whether or not they are all being used.
$v_{cc}$	Analog power supply (5V $\pm 10\%$ ).
GND	Analog ground.
$I_{REF}$	Current reference input. The relationship between the current input and the full scale output voltage of the DACs is given by the following expression: $I_{REF} = VO \text{ (Full Scale)/2.15} \times R_L \\ R_L = Load \text{ Resistance}$
WR	Write control input (TTL compatible). $\overline{WR}$ must be at logical zero when writing data to the device. D0-D7 data is latched on the rising edge of $\overline{WR}$ . See Figure 1.
$\overline{RD}$	Read control input (TTL compatible). $\overline{RD}$ must both be at logical zero when reading data from the device. See Figure 1.
RS0, RS1	Command control inputs (TTL compatible). RS0 and RS1 specify the type of read or write operation being carried out, i.e., address register or color palette RAM read or write operations. See Tables I, II, III.
D0-D7	Data bus (TTL compatible). Data is transferred to and from the address register and the color palette RAM over this 8-bit bidirectional data bus. D0 is the least significant bit.

#### TERMINOLOGY

#### **Blanking Level**

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the Front Porch or Back Porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### Color Video (RGB)

This usually refers to the technique of combining the three primary colors of Red, Green and Blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

#### **Gray Scale**

The discrete levels of video signal between Reference Black and Reference White levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

#### Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### Reference Black Level

The maximum negative polarity amplitude of the video signal.

#### Reference White Level

The maximum positive polarity amplitude of the video signal.

#### Video Signal

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### **ADV476**

#### MPU Interface

As illustrated in the functional block diagram, the ADV476 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM .

The RS0 and RS1 control inputs specify whether the MPU is accessing the address register or the color palette RAM, as shown in Table I. The 8-bit address register is used to address the color palette RAM, eliminating the requirement for external address multiplexers.

RS1	RS0	Addressed by MPU
0	0	Pixel Address Register (RAM Write Mode)
1	1	Pixel Address Register (RAM Read Mode)
0	1	Color Palette RAM
1	0	Pixel Read Mask Register

Table I. Control Input Truth Table

To write color data, the MPU writes to the address register with the 8-bit address of the color palette RAM location which is to be modified. The MPU performs three successive write cycles (six bits of red data, six bits of green data and six bits of blue data). During the blue write cycle, the three bytes of color information are concatenated into an 18-bit word and written to the location specified by the address register. The address register then automatically increments to the next location which the MPU may modify by simply writing another sequence of red, green and blue data.

To read back color data, the MPU loads the address register with the address of the color palette RAM location to be read. The MPU performs three successive read cycles (6 bits each of red, green and blue data). Following the blue read cycle, the address register increments to the next location which the MPU

may read by simply reading another sequence of red, green and blue data.

This 6-bit color data is right justified, i.e., the lower six bits of the data bus with D0 being the LSB and D5 the MSB. D6 and D7 are ignored during a color write cycle and are set to zero during a color read cycle.

During color palette RAM access, the address register resets to 00H following a blue read or write operation to RAM location FFH.

The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM and the color registers (R, G, and B in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. Color (RGB) data is normally loaded to the color palette RAM during video screen retrace, i.e., during the video waveform blanking period, see Figure 5.

To keep track of the red, green and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle, (ADDR0-7) are accessible to the MPU, and are used to address color palette RAM locations, as shown in Table III. ADDR0 is the LSB when the MPU is accessing the RAM. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

Figure 1 illustrates the MPU read/write timing and Table III shows the associated functional instructions.

	Value	RS1	RS0	Addressed by MPU
ADDRa,b (Counts Modulo 3)	00 01 10			Red Value Green Value Blue Value
ADDR0-7 (Counts Binary)	00H-FFH	0	1	Color Palette RAM

Table II. Address Register (ADDR) Operation

$\overline{\overline{RD}}$	WR	RS0	RS1	ADDRa	ADDRb	Operation Performed	
1	0	0	0	X	X	Write Address Register;	$D0-D7 \rightarrow ADDR0-7$ $0 \rightarrow ADDRa,b$
1	0	1	0	0	0	Write Red Value;	Increment ADDRa-b
1	0	1	0	0	1	Write Green Value;	Increment ADDRa-b
1	0	1	0	1	0	Write Blue Value;	Modify RAM Location Increment ADDR0-7 Increment ADDRa-b
0	1	1	1	X	X	Read Address Register;	$ADDR0-7 \rightarrow D0-D7$
0	1	1	0	0	0	Read Red Value;	Increment ADDRa-b
0	1	1	0	0	1	Read Green Value;	Increment ADDRa-b
0	1	1	0	1	0	Read Blue Value;	Increment ADDR0-7
							Increment ADDRa-b
0	0	X	X	X	X	Invalid Operation	

Table III. Truth Table for Read/Write Operations

#### Frame Buffer Interface

The P0-P7 inputs are used to address the color palette RAM, as shown in Table IV. These inputs are latched on the rising edge of PCLK and address any of the 256 locations in the color palette RAM. The addressed location contains 18 bits of color (6 bits of red, 6 bits of green and 6 bits of blue) information. This data is transferred to the three DACs and is then converted to an analog output (RED, GREEN, BLUE), these outputs then control the red, green and blue electron guns in the monitor.

The BLANK input is also latched on the rising edge of PCLK. This is to maintain synchronization with the color data.

P0-P7	Addressed by Frame Buffer				
00H 01H	Color Palette RAM Location 00H Color Palette RAM Location 01H				
•	• •				
• FFH	Color Palette RAM Location FFH				

Table IV. Pixel Select/Color Palette Control Truth Table

#### Pixel Read Mask Register

The Pixel Read Mask Register in the ADV476 can be used to implement register level pixel processing, thereby cutting down on software overhead. This is achieved by gating the input pixel stream (P0-P7) with the contents of the pixel read mask register. The operation is a bitwise logical ANDing of the pixel data. The contents of this register can be accessed and altered at any time by the MPU (D0-D7). Table I shows the relevant control signals.

This pixel masking operation can be used to alter the displayed colors without changing the contents of either the video frame buffer or the color palette RAM. The effect of this operation is to partition the color palette into a user determined number of color planes. This process can be used for special effects including animation, overlays and flashing objects.

(See also application note entitled "Animation Using the Pixel Read Mask Register of the ADV47x Series of Video RAM-DACs," available from Analog Devices (Pub No. E1316-15-10/89).




Figure 3. Block Diagram Showing Pixel Read Mask Register

#### Analog Interface

The ADV476 has three analog outputs, corresponding to the Red, Green and Blue video signals.

The Red, Green and Blue analog outputs of the ADV476 are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a 37.5 $\Omega$  load, such as a doubly-terminated 75 $\Omega$  coaxial cable. Figure 4a shows the required configuration for each of the three RGB outputs connected into a doubly-terminated 75 $\Omega$  load. This arrangement will develop RS-343A video output voltage levels across a 75 $\Omega$  monitor. A simple method of driving RS-170 video levels into a 75 $\Omega$  monitor is shown in Figure 4b. The output current levels of the DACs remain unchanged but the source termination resis-

RED, GREEN, BLUE  $Z_0=75\Omega$ DACS  $Z_8=75\Omega$ (CABLE)  $Z_L=75\Omega$ (MONITOR)

TERMINATION)

Figure 4a. Recommended Analog Output Termination for RS-343A

tance,  $Z_{s},$  on each of the three DACs is increased from  $75\Omega$  to  $150\Omega.$ 

More detailed information regarding load terminations for various output configurations, including RS-343A and RS-170, is available in an application note entitled "Video Formats & Required Load Terminations" available from Analog Devices.

Figure 5 shows the video waveforms associated with the three RGB outputs, driving the doubly terminated 75 $\Omega$  load of Figure 4a. The  $\overline{BLANK}$  control input drives the analog outputs to the Black Level.  $\overline{BLANK}$  is asserted prior to horizontal and vertical screen retrace. Table V details how the  $\overline{BLANK}$  input modifies the output levels.





Figure 4b. Recommended Analog Output Termination for RS-170



#### **NOTES**

- 1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75 $\Omega$  LOAD.
- 2. I<sub>REF</sub>=8.88mA.
- 3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 5. RGB Video Output Waveform

Description	RED, GREEN, BLUE, (mA) <sup>1</sup>	BLANK	DAC Input Data
WHITE LEVEL	19.05	1	FFH
VIDEO	Video	1	DATA
BLACK LEVEL	0	1	00H
BLANK LEVEL	0	0	ххН

NOTE

Table V. Video Output Truth Table

#### Reference Input

The ADV476 requires an active current reference to enable the DACs provide stable and accurate video output levels. The relationship between the output voltage and the required input reference current is given by:

$$I_{REF} = \frac{VO (FULL SCALE)}{2.15 \times R_{I}}$$

where  $R_L = 37.5\Omega$  (for doubly terminated 75 $\Omega$  load) = 75 $\Omega$  (for singly terminated 75 $\Omega$  load)

and VO = 0.714V (RS-343A video levels) = 1.0V (RS-170 video levels). In a standard application which requires RS-343A video levels to be driven into a doubly terminated 75 $\Omega$  load ( $R_L = 37.5\Omega$ ), the necessary reference input current is:

$$I_{REF} = 8.88 \text{mA}$$
.

To drive the same levels into a singly terminated 75 $\Omega$  load ( $R_L=75\Omega$ ), the reference current is:

$$I_{REF} = 4.44 \text{mA}.$$

A suggested current reference design for the doubly terminated case, with RS-343A video levels and based on the LM334, a three-terminal adjustable current source, is shown in Figure 6.

<sup>&</sup>lt;sup>1</sup>Typical with full scale RED, GREEN, BLUE = 19.05mA. I<sub>REF</sub> = 8.88mA.




Figure 6. Current Reference Design Using an LM334 Current Source

#### PC BOARD LAYOUT CONSIDERATIONS

The ADV476 is optimally designed for lowest noise performance, both radiated and conducted noise. For optimum system noise performance, it is imperative that great care be given to the PC board layout. The layout should be optimized for lowest noise on the ADV476 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{\rm CC}$  and GND pins should by minimized so as to minimize inductive ringing.

#### **Ground Planes**

The ground plane should encompass all ADV476 ground pins, voltage reference circuitry, power supply bypass circuitry, the analog output traces and all the digital signal traces leading up to the ADV476.

#### **Power Planes**

The PC board layout should have two distinct power planes, one for analog circuitry and one for digital circuitry. The analog power plane ( $V_{\rm CC}$ ) should encompass the ADV476 and all associated analog circuitry. This power plane should be connected to the regular PCB power plane at a single point through a ferrite bead, as illustrated in Figure 7. This bead should be located within three inches of the ADV476.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV476 power pins, current reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

#### Supply Decoupling

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors, see Figure 7.

Optimum performance is achieved by the use of  $0.1\mu F$  ceramic capacitors. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

It is important to note that while the ADV476 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

#### **Digital Signal Interconnect**

The digital signal lines to the ADV476 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.

Due to the high clock rates used, long clock lines to the ADV476 should be avoided so as to minimize noise pickup.

Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane and not the analog power plane.

#### **Analog Signal Interconnect**

The ADV476 should be located as close as possible to the output connectors thus minimizing noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, thereby maximizing the high frequency power supply rejection.

For optimum performance, the analog outputs should each have a source termination resistance to ground of  $75\Omega$ . This termination resistance should be as close as possible to the ADV476 to minimize reflections.

Note: For additional information on PC Board Layout see application note "Design and Layout of a Video Graphics System for Reduced EMI," available from Analog Devices (Pub. No. E1309-15-10/89).




Figure 7. ADV476 Typical Connection Diagram and Component List




Figure 8. Connection of  $V_{\it REF}$  and COMP with the ADV476KP (44-Pin PLCC)



# CMOS, 80 MHz Monolithic 256 Word Power-Down Color Palette RAM-DACs

## **ADV477/ADV475**

#### **FEATURES**

Personal System/2\* and VGA\* Compatible 80, 66, 50 and 35 MHz Pipelined Operation ADV478/ADV471 (ADV®) Pin and Functional Compatible

Power-Down Mode On-Board Voltage Reference

Antisparkle Circuit
Analog Output Comparators
ADV477:

Triple 8-Bit D/A Converters 256 × 24 Color Palette RAM 15 × 24 Overlay Registers ADV475:

Triple 6-Bit D/A Converters 256 × 18 Color Palette RAM 15 × 18 Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on all Three Channels

Programmable Pedestal +5 V CMOS Monolithic Construction

44-Pin PLCC Package

#### **APPLICATIONS**

High Resolution Color Graphics CAE/CAD/CAM Applications Image Processing Instrumentation

Instrumentation Laptop Computers Desktop Publishing

**AVAILABLE CLOCK RATES** 

80 MHz

66 MHz

50 MHz 35 MHz


#### GENERAL DESCRIPTION

The ADV477 and ADV475 are pin-, functional-, and software-compatible RAM-DACs designed specifically for Personal System/2 (PS/2) compatible color graphics. They are a direct plugin upgrade for the ADV478 and ADV471. Both support the existing 6-bit color VGA standard while also allowing for an upgrade path to 8-bit color resolution.

ADV is a trademark of Analog Devices, Inc.

\*Personal System/2, PS/2, VGA and XGA are trademarks of International Business Machines Corp.

#### FUNCTIONAL BLOCK DIAGRAM



The ADV477 has a  $256 \times 24$  color lookup table with triple 8-bit video D/A converters. The ADV475 has a  $256 \times 18$  color lookup table with triple 6-bit video D/A converters. New features on the ADV477/ADV475 include an on-board 1.2 V voltage reference, analog output comparators for self diagnostics and debugging as well as a power-down or sleep mode.

The power-down mode allows the ADV477/ADV475 to be put into a sleep mode with significant reduction in power consumption. This is ideal for laptop computers that may occasionally require the optional ability to drive an analog RGB monitor, but whose design is dictated by a desire to minimize power consumption.

Options on both parts include a programmable pedestal (0 or 7.5 IRE) and use of an external voltage or current reference. 15 overlay registers provide for overlaying cursors, grids, menus, EGA emulation, etc., at the hardware level. Also supported is a pixel read mask register and the ability to encode sync information on all three channels.

The ADV477/ADV475 generates RS343A compatible video signals into a doubly terminated 75  $\Omega$  load, and RS-170 compatible video signals into a singly terminated 75  $\Omega$  load, without requiring external buffering.

# ( $V_{AA}^1=5$ V; SETUP = $477/\overline{471}=V_{AA}$ ; $V_{REF}=1.235$ V; ADV477/ADV475 — SPECIFICATIONS $R_L=37.5~\Omega,~C_L=10~pF;~R_{SET}=147~\Omega.$ All specifications $T_{MAX}^2$ , unless otherwise noted.)

Parameter	ADV477	ADV475	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution (Each DAC)	8	6	Bits	
Accuracy (Each DAC)			1	
Integral Nonlinearity	±1	±0.25	LSB max	
Differential Nonlinearity	±1	±0.25	LSB max	Guaranteed Monotonic
Grav Scale Error	±5	±5	% Grav Scale	
Coding			Binary	
			2 Dianay	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>	2	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V max	
Input Current, I <sub>IN</sub>	±1	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub>	7	7	pF max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$ f = 1 MHz, $V_{IN} = 2.4 \text{ V}$
DIGITAL OUTPUTS				
Output High Voltage, VOH	2.4	2.4	V min	$I_{SOURCE} = 400 \mu A$
Output Low Voltage, Vol.	0.4	0.4	V max	$I_{SINK} = 3.2 \text{ mA}$
Floating-State Leakage Current	50	50	μA max	ISINK 5.2 HILL
Floating-State Leakage Capacitance	7	7	pF max	
	ļ <u>'</u>		pr max	
ANALOG OUTPUTS				
Gray Scale Current Range	20	20	mA max	
Output Current	İ			
White Level Relative to Black	16.74	16.74	mA min	Typically 17.62 mA
	18.50	18.50	mA max	
Black Level Relative to Blank	0.95	0.95	mA min	Typically 1.44 mA, SETUP = $V_{AA}$
(Pedestal = 7.5 IRE)	1.90	1.90	mA max	
Black Level Relative to Blank	0	0	μA min	Typically 5 μA, SETUP = GND
(Pedestal = 0 IRE)	50	50	μA max	-51
Blank Level	6.29	6.29	mA min	Typically 7.62 mA
(Sync Enabled)	8.96	8.96	mA max	- J.FJ
Blank Level	0	0	μA min	Typically 5 μA
(Sync Disabled)	50	50	μA max	1) promity 5 para
Sync Level	0	Õ	μA min	Typically 5 µA
Sylic Ectel	50	50	μA max	Typically 5 mm
LSB size	69.1	279.68	μΑ typ	
DAC to DAC Matching	5	5	% max	Typically 2%
	-1	-1	V min	Typicany 276
Output Compliance, V <sub>OC</sub>	1	100000		
0 0	+1.5	+1.5	V max	C 1 1477 7 0 4
Output Capacitance, C <sub>OUT</sub>	30	30	pF max	$f = 1 MHz, I_{OUT} = 0 mA$
Output Impedance, R <sub>OUT</sub>	. 10	10	kΩ typ	
VOLTAGE REFERENCE				
Internal Voltage Reference	1.1/1.3	1.1/1.3	V min/V max	Typically 1.235 V
External Voltage Reference Range	1.14/1.26	1.14/1.26	V min/V max	,
POWER SUPPLY				
	4.75/5.25	4.75 (5.25		OO MIT I COMIT D
Supply Voltage, V <sub>AA</sub>	4.75/5.25	4.75/5.25	V min/V max	80 MHz and 66 MHz Parts
	4.50/5.50	4.50/5.50	V min/V max	50 MHz and 35 MHz Parts
Supply Current, IAA		1	1	
Normal Operation	200	200	mA max	Typically 160 mA
Power Down Mode <sup>3</sup>	10	10	mA max	Typically 5 mA
Power Supply Rejection Ratio	0.5	0.5	%/% max	$f = 1 \text{ kHz}$ , $COMP = 0.1 \mu F$
DYNAMIC PERFORMANCE				
Clock and Data Feedthrough <sup>4, 5</sup>	-30	-30	dB typ	
	1			
Glitch Impulse <sup>4, 5</sup>	75	75	pV secs typ	

 $<sup>^{1}\</sup>pm5\%$  for 80 MHz and 66 MHz parts;  $\pm10\%$  for 50 MHz and 35 MHz parts.

<sup>&</sup>lt;sup>2</sup>Temperature Range (T<sub>MIN</sub> to T<sub>MAX</sub>): 0°C to + 70°C. <sup>3</sup>External Voltage/Current Reference disabled. Temperature: +25 °C to +70 °C. All digital inputs at 0.4 V.

<sup>\*</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured the 10% and 90% points. Timing reference points at 50% for inputs and outputs.

<sup>&</sup>lt;sup>6</sup>DAC-to-DAC Crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS ( $V_{AA}^2=5$ V; SETUP = $477/\overline{471}=V_{AA}$ ; $V_{REF}=1.235$ V; $R_L=37.5$ $\Omega$ , $C_L=10$ pF; $R_{SET}=147$ $\Omega$ . All specifications $T_{MIN}$ to $T_{MAX}^3$ , unless otherwise noted.)

	80 MHz	66 MHz	50 MHz	35 MHz		
Parameter	Version	Version	Version	Version	Units	Conditions/Comments
f <sub>max</sub>	80	66	50	35	MHz	Clock Rate
t <sub>1</sub>	10	10	10	10	ns min	RS0-RS2 Setup Time
t <sub>2</sub>	10	10	10	10	ns min	RS0-RS2 Hold Time
t <sub>3</sub> <sup>4</sup>	5	5	5	5	ns min	RD Asserted to Data Bus Driven
t <sub>4</sub> <sup>4</sup>	40	40	40	40	ns max	RD Asserted to Data Valid
t <sub>5</sub> <sup>5</sup>	20	20	20	20	ns max	RD Negated to Data Bus 3-Stated
t <sub>6</sub> <sup>5</sup>	5	5	5	5	ns min	Read Data Hold Time
t <sub>7</sub>	10	10	10	10	ns min	Write Data Setup Time
t <sub>8</sub>	10	10	10	10	ns min	Write Data Hold Time
t <sub>9</sub>	50	50	50	50	ns min	RD, WR Pulse Width Low
t <sub>10</sub>	6 × t <sub>13</sub>	6 × t <sub>13</sub>	6 × t <sub>13</sub>	6 × t <sub>13</sub>	ns min	RD, WR Pulse Width High
t <sub>11</sub>	3	3	3	3	ns min	Pixel and Control Setup Time
t <sub>12</sub>	3	3	3	3	ns min	Pixel and Control Hold Time
t <sub>13</sub>	12.5	15.15	20	28	ns min	Clock Cycle Time
t <sub>14</sub>	4	5	6	7	ns min	Clock Pulse Width High Time
t <sub>15</sub>	4	5	6	9	ns min	Clock Pulse Width Low Time
t <sub>16</sub>	30	30	30	30	ns max	Analog Output Delay
t <sub>17</sub>	3	3	3	3	ns typ	Analog Output Rise/Fall Time
t <sub>18</sub> 6	13	13	20	28	ns max	Analog Output Settling Time
t <sub>19</sub>	1	1	<b>1</b>	1	μs typ	SENSE Output Delay
t <sub>sk</sub>	2	2	2	2	ns max	Analog Output Skew
t <sub>PD</sub>	4 × t <sub>13</sub>	4 × t <sub>13</sub>	4 × t <sub>13</sub>	4 × t <sub>13</sub>	ns min	Pipeline Delay

#### NOTES

¹TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤ 10 pF, D0-D7 output load ≤ 50 pF. See timing notes in Figure 2a.

 $^2\pm5\%$  for 80 MHz and 66 MHz parts;  $\pm10\%$  for 50 MHz and 35 MHz parts.

4t<sub>3</sub> and t<sub>4</sub> are measured with the load circuit of Figure 3 and are defined as the time required for an output to cross 0.4 V or 2.4 V.

5t, and the are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, t, and t, quoted in the timing characteristics are the true values for the device and as such are independent of external bus loading capacitances.

<sup>6</sup>Settling time does not include clock and data feedthrough.

Specifications subject to change without notice.





Figure 1. MPU Read/Write Timing



- 1. OUTPUT DELAY MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.
- 2. SETTLING TIME MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO THE
- OUTPUT REMAINING WITHIN ±1 LSB (ADV477) AN ±0.25 LSBs (ADV475). 3. OUTPUT RISE/FALL TIME MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE

Figure 2a. Video Input/Output Timing




Figure 2b. Video Output vs. SENSE Timing




Figure 3. Load Circuit for Bus Access and Relinquish Time

 $<sup>^3</sup>$ Temperature Range ( $T_{MIN}$  to  $T_{MAX}$ ): 0°C to +70°C.

### ADV477/ADV475

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply	V <sub>AA</sub>				
80 MHz, 66 MHz Parts		4.75	5.00	5.25	Volts
50 MHz, 35 MHz Parts		4.5	5.00	5.5	Volts
Ambient Operating Temperature	T <sub>A</sub>	0		+70	℃
Output Load	R <sub>L</sub>		37.5		Ω
Voltage Reference Configuration				1	
Reference Voltage	$V_{REF}$	1.14	1.235	1.26	Volts
Current Reference Configuration	KLI				
I <sub>REF</sub> Current	I <sub>REF</sub>				
Standard RS-343A	100	-3	-8.39	-10	mA
PS/2 Compatible		-3	-8.88	-10	mA

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>AA</sub> to GND
Voltage on any Digital Pin GND $-0.5$ V to $V_{AA} + 0.5$ V
Ambient Operating Temperature (T <sub>A</sub> )55°C to +125°C
Storage Temperature $(T_S) \dots 65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature $(T_1) \dots +175^{\circ}C$
Junction Temperature (T <sub>J</sub> )
Vapor Phase Soldering (2 minutes)
IOR, IOG, IOB to GND <sup>1</sup> 0 V to V <sub>AA</sub>


#### NOTES

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 'Analog output short circuit to any power supply or common can be of an indefinite duration.

#### ORDERING GUIDE

Model	Speed	DAC Resolution		Temperature Range	Package Option*
ADV477KP80	80 MHz	8-Bit	256 × 24	0°C to +70°C	P-44A
ADV477KP66	66 MHz	8-Bit	256 × 24	0°C to +70°C	P-44A
ADV477KP50	50 MHz	8-Bit	256 × 24	0°C to +70°C	P-44A
ADV477KP35	35 MHz	8-Bit	256 × 24	0°C to +70°C	P-44A
ADV475KP80	80 MHz	6-Bit	256 × 18	0°C to +70°C	P-44A
ADV475KP66	66 MHz	6-Bit	256 × 18	0°C to +70°C	P-44A
ADV475KP50	50 MHz	6-Bit	256 × 18	0°C to +70°C	P-44A
ADV475KP35	35 MHz	6-Bit	256 × 18	0°C to +70°C	P-44A

 $<sup>\</sup>star P =$  Plastic Leaded (J-Lead) Chip Carrier (PLCC). For outline information see Package Information section.



#### PIN FUNCTION DESCRIPTION

PIN FUNCTION	DESCRIPT	ION					
Pin Mnemonic	Function						
BLANK	Composite blank control input (TTL compatible). A logic zero drives the analog outputs to the blanking level. It is latched on the rising edge of CLOCK. When $\overline{BLANK}$ is a logical zero, the pixel and overlay inputs are ignored.						
SETUP	Setup control input. Used to specify either a 0 IRE (SETUP = GND) or 7.5 IRE (SETUP = V <sub>AA</sub> ) blanking pedestal.						
SYNC	source on t	he analog outputs. $\overline{S}$	YNC does n	, -	this input switches off a 40 IRE current ontrol or data input; therefore, it should be ag edge of CLOCK.		
CLOCK	inputs. It is				the P0-P7, OL0-OL3, SYNC, and $\overline{\rm BLANK}$ recommended that CLOCK be driven by a		
P0-P7	color palett		to provide	color information. The	ixel basis, which one of the 256 entries in the y are latched on the rising edge of CLOCK. P0		
OL0-OL3	information	. When accessing the	e overlay pa		th palette is to be used to provide color are ignored. They are latched on the rising acted to GND.		
IOR, IOG, IOB		, and blue current oun ninated 75 $\Omega$ coaxial		e high impedance curre	ent sources are capable of directly driving a		
I <sub>REF</sub>	Full-scale adjust control. Note that the IRE relationships are maintained, regardless of the full-scale output current. When using an external voltage reference, a resistor ( $R_{\rm SET}$ ) connected between this pin and GND controls the magnitude of the full-scale video signal. The relationship between $R_{\rm SET}$ and the full-scale output current on each output is: $R_{SET}(\Omega) = K \times 1,000 \times V_{REF}(v) / I_{OUT}(mA)$ K is defined in the table below. It is recommended that a 147 $\Omega$ value of $R_{\rm SET}$ resistor be used for doubly terminated 75 $\Omega$ loads (RS-343A applications). For PS/2 applications, where 0.7 V is driven into 50 $\Omega$ and which doesn't have $\overline{\rm SYNC}$ encoded, a 182 $\Omega$ resistor is recommended. When using an external current reference, the relationship between $I_{\rm REF}$ and the full-scale output current on each output is:						
	D4	Calan Danalasian	D- d4-1	K (SYNC Enabled)	K (SYNC Disabled)		
	Part	Color Resolution	Pedestal				
	ADV477	6-Bit 8-Bit	7.5 IRE 7.5 IRE	3.170 3.195	2.26 2.28		
		6-Bit	0 IRE	3.000	2.10		
		8-Bit	0 IRE	3.025	2.12		
	ADV475	6-Bit	7.5 IRE	3.170	2.26		
	MD V4/3	8-Bit	0 IRE	3.000	2.10		
COMP	Compensat	ion pin. If an externa	l voltage re	ference is used, this pin	should be connected to OPA. If an external		
	current refe				0.1 μF ceramic capacitor must always be used		
$V_{REF}$	Voltage reference input. If an external voltage reference is used, it must supply this input with a 1.2v (typical) reference. If an external current reference is used, this pin should be left floating, except for the bypass capacitor. A 0.1 $\mu$ F ceramic capacitor must always be used to decouple this input to $V_{AA}$ . When using the internal reference circuitry, this pin should only be connected to the bypass capacitor.						
OPA		·		oltage reference is used should be left floating	, this pin must be connected to COMP. When		

#### **ADV477/ADV475**

#### PIN FUNCTION DESCRIPTION (continued)

Pin Mnemonic	Function
$V_{AA}$	Analog power. All V <sub>AA</sub> pins must be connected.
GND	Analog ground. All GND pins must be connected.
WR	Write control input (TTL compatible). D0-D7 data is latched on the rising edge of $\overline{WR}$ , and RS0-RS2 are latched on the falling edge of $\overline{WR}$ during MPU write operations.
RD	Read control input (TTL compatible). To read data from the device, $\overline{RD}$ must be a logical zero. RS0-RS2 are latched on the falling edge of $\overline{RD}$ during MPU read operations.
RS0, RS1, RS2	Register select inputs (TTL compatible). RS0-RS2 specify the type of read or write operation being performed.
D0-D7	Data bus (TTL compatible). Data is transferred into and out of the device over this eight bit bidirectional data bus. D0 is the least significant bit.
475/471 (477/471)	ADV475 (ADV477) or ADV471 select input (TTL compatible). When this input is floating or a logical zero, the ADV477/ADV475 behaves exactly as an ADV471 with antisparkle capabilities. When this input is at a logical one, the extra capabilities of the ADV477/ADV475 are available. The Command Register (CR) becomes active.
SENSE	Sense Output (TTL compatible). SENSE is a logical zero if one or more of the IOR, IOG and IOB outputs have exceeded the internal voltage reference level (335 mV).

#### TERMINOLOGY BLANKING LEVEL

The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE Units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### COLOR VIDEO (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

#### COMPOSITE SYNC SIGNAL (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### COMPOSITE VIDEO SIGNAL

The video signal with or without setup, plus the composite SYNC signal.

#### **GRAY SCALE**

The discrete levels of video signal between Reference Black and Reference White levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

#### RASTER SCAN

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### REFERENCE BLACK LEVEL

The maximum negative polarity amplitude of the video signal.

#### REFERENCE WHITE LEVEL

The maximum positive polarity amplitude of the video signal.

#### SETUP

The difference between the Reference Black level and the blanking level.

#### SYNC LEVEL

The peak level of the composite SYNC signal.

#### VIDEO SIGNAL

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### CIRCUIT DESCRIPTION

#### MPU Interface

The ADV477 and ADV475 support a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.

Three address decode lines, RS0-RS2, specify whether the MPU is accessing the address register, the color palette RAM, the overlay registers, or read mask register. These controls also determine whether this access is a read or write function. Table I illustrates this decoding. The 8-bit address register is used to address the contents of the color palette RAM and overlay registers.

Table I. Control Input Truth Table

RS2	RS1	RS0	Addressed by MPU
0	0	0	Address Register (RAM Write Mode)
0	1	1	Address Register (RAM Read Mode)
0	0	1	Color Palette RAM
0	1	0	Pixel Read Mask Register
1	0	0	Address Register (Overlay Write Mode)
1	1	1	Address Register (Overlay Read Mode)
1	0	1	Overlay Registers
1	1	0	Command Register*

<sup>\*</sup>Available only when the 475/471 (477/471) pin is a logic "1."

#### Color Palette Writes

The MPU writes to the address register (selecting RAM write mode, RS2 = 0, RS1 = 0 and RS0 = 0) with the address of the color palette RAM location to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 = 0, RS1 = 0, RS0 = 1). After the blue write cycle, the three bytes of color information are concatenated into a 24-bit word or an 18-bit word and are written to the location specified by the address register. The address register then increments to the next location, which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the palette by initially writing the start address and then performing a sequence of red, green and blue writes. The address automatically increments to the next highest location after a blue write.

#### Color Palette Reads

The MPU writes to the address register (selecting RAM read mode, RS2 = 0, RS1 = 1 and RS0 = 1) with the address of the color palette RAM location to be read back. The contents of the palette RAM are copied to the red, green and blue registers and the address register increments to point to the next palette RAM location. The MPU then perform three successive read cycles (8 or 6 bits each of red, green, and blue), using RS0-RS2 to select the color palette RAM (RS2 = 0, RS1 = 0, RS0 = 1). After the blue read cycle, the 24/18 bit contents of the palette RAM at the location specified by the address register is loaded into the red, green and blue registers. The address register then increments to the next location which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the palette by initially writing the start address and then performing a sequence of red. green and blue reads. The address automatically increments to the next highest location after a blue read.

#### **Overlay Color Writes**

The MPU writes to the address register (selecting OVERLAY REGISTER write mode, RS2 = 1, RS1 = 0 and RS0 = 0) with the address of the overlay register to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red. green, and blue), using RS0-RS2 to select the overlay registers (RS2 = 1, RS1 = 0, RS0 = 1). After the blue write cycle, the three bytes of color information are concatenated into a 24-bit. word or an 18-bit word and written to the overlay register specified by the address register. The address register then increments to the next overlay register which the MPU may modify by simply writing another sequence of red, green, and blue data. A complete set of colors can be loaded into the overlay registers by initially writing the start address and then performing a sequence of red, green and blue writes. The address automatically increments to the next highest location after a blue write

#### **Overlay Color Reads**

The MPU writes to the address register (selecting OVERLAY REGISTER read mode, RS2 = 1, RS1 = 1 and RS0 = 1) with the address of the overlay register to be read back. The contents of the overlay register are copied to the red, green and blue registers and the address register increments to point to the next highest overlay register. The MPU then perform three successive read cycles (8 or 6 bits each of red, green, and blue), using

RS0-RS2 to select the Overlay Registers (RS2 = 1, RS1 = 0, RS0 = 1). After the blue read cycle, the 24/18 bit contents of the overlay register at the specified address register location is loaded into the red, green and blue registers. The address register then increments to the next overlay register which the MPU can read back by simply reading another sequence of red, green, and blue data. A complete set of colors can be read back from the overlay registers by initially writing the start address and then performing a sequence of red, green and blue reads. The address automatically increments to the next highest location after a blue read.

#### Internal Address Register (ADDR)

When accessing the color palette RAM, the address register resets to 00H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle. However, while accessing the overlay color registers, the four most significant bits (since there are only 15 overlay registers) of the address register (ADDR4-7) are ignored.

To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle, (ADDR0-7) are accessible to the MPU, and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

Note: The pixel clock must be active for MPU accesses to the color palette.

#### **Synchronization**

The MPU interface operates asynchronously to the pixel port. Data transfers between the color palette RAM/overlay registers and the color registers (R, G, and B as shown in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. Internal circuitry has been included to reduce noticeable sparkling on some CRT systems which can occur during MPU accesses to the color palette RAM.

Table II. Address Register (ADDR) Operation

	Value	RS2	RS1	RS0	Addressed by MPU
ADDRa, b (Counts Modulo 3)	00				Red Value
	01				Green Value
	10				Blue Value
ADDR0-7 (Counts Binary)	00H-FFH	0	0	1	Color Palette RAM
,	xxxx 0000	1	0	1	Reserved
	xxxx 0001	1	0	1	Overlay Color 1
	xxxx 0010	1	0	1	Overlay Color 2
		١.	١.	۱.	
	۱.		١.	١.	
	xxxx 1111	1	0	1	Overlay Color 15

#### ADV477/ADV475

#### **ADV471 Compatibility**

The ADV477/ADV475 can be made to operate as an ADV471 by setting the 477/471 input of the ADV477 and 475/471 input of the 475/471 to a logic "0". The internal Command Register (CR) is disabled and 6-bit color resolution is automatically selected. Color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical "0." It should be noted that when the ADV477 is in 6-bit mode, full-scale output current will be reduced by approximately 1.5% relative to the 8-bit mode. This is the case since the 2 LSBs of each of the three DACs are always set to zero in 6-bit mode.

#### ADV477/ADV475 Enhancements

The enhanced modes of operation provided by the ADV477/ ADV475 can be implemented when the 477/471 and 475/471 pins on the ADV477 and ADV475, respectively, are at a logic "1." The internal Command Register (CR) now becomes active, thereby allowing for full programmability of these enhanced modes. Command bit CR1 sets the ADV477 to operate in 6-bit or 8-bit color resolution.

#### Command Register (CR)

The ADV477/ADV475 has an internal command register which becomes active when the 475/471 (477/471) pin is a logic "1." This register is 8 bits wide, CRO-CR7 and is directly mapped to the MPU data bus on the part, D0-D7. The command register can be written to or read from. It is not initialized, therefore it must be set if the 477/471 (475/471) pin is high. Figure 4 shows what each bit of the CR register controls and shows the values it must be programmed to for various modes of operation.

#### Power-Down Mode

The ADV477/ADV475 can be placed into a power-down or sleep mode. This is especially useful in power sensitive systems such as portable or lap-top computers. This power-down mode is controlled by the Power-Down bit (CR0) of the command register. When CR0 is "0", the device goes into power-down mode. When CR0 is "1", the part operates normally.

The power to three DACs and the RAM is turned off while CR0 is low. The contents of the palette RAM, however, remain valid in the power-down state and normal read/write operations can be made to the part over the MPU port. During the actual read/write operations (when CR0 = 0) the RAM will be temporarily powered up, and on completion of MPU accesses the RAM returns to its shut-down state.

The three DACs in the ADV477/ADV475 will be shut off in the power-down mode only when the part is operated in the voltage reference configuration (internal or external reference). A further decrease in power consumption can be achieved by turning off the external voltage reference.

If operating in the current reference configuration, the  $I_{REF}$  current needs to be reduced to 0 mA when in the power-down mode, in order to minimize the total power consumption.

#### On-Board Comparators and SENSE Control

The three on-board comparators can be used in conjunction with the SENSE output control to determine whether or not a CRT is connected to the RGB analog outputs.

SENSE will be a logic "0" if the voltage on one or more of the IOR, IOG and IOB outputs is greater than the internal voltage reference level of 335 mV. A loaded (SENSE = "1") and unloaded (SENSE = "0") RGB line is now discernible.




Figure 4. Command Register (CR)

This internal voltage reference level has a  $\pm 5\%$  tolerance when using an external voltage reference. A tolerance of  $\pm 10\%$  is achievable with the ADV477/ADV475's internal voltage reference.

#### Frame Buffer Interface

The P0-P7 and OL0-OL3 inputs, which are latched in on the rising edge of CLOCK, are used to address the color palette RAM and overlay registers, as shown in Table III. The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0-P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides an RGB word (24 bits for the ADV477 and 18 bits for the ADV475) of color information for the three RGB D/A converters.


The SYNC and BLANK inputs, also latched on the rising edge of CLOCK to maintain synchronization with the color data, add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 5 and 6. Tables IV and V detail how the SYNC and BLANK inputs modify the output levels.

Table III. Pixel and Overlay Control Truth Table (Pixel Read Mask Register = FFH)

OL0-OL3	P0-P7	Addressed by Frame Buffer
0H	00H	Color Palette RAM Location 00H
0H	01H	Color Palette RAM Location 01H
	.	
0H	FFH	Color Palette RAM Location FFH
1H	xxH	Overlay Color 1
2H	xxH	Overlay Color 2
•		
FH	xxH	Overlay Color 15

The SETUP input is used to specify whether a 0 IRE (SETUP = GND) or 7.5 IRE (SETUP = V<sub>AA</sub>) blanking pedestal is to be used.

The analog outputs of the ADV477 and ADV475 are capable of directly driving a 37.5  $\Omega$  load, such as a doubly terminated 75  $\Omega$  coaxial cable.



#### NOTES

- 1. CONNECTED WITH A 75 $\Omega$  DOUBLY TERMINATED LOAD, SETUP =  $V_{AA}$ .
- 2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67 MA FULL-SCALE OUTPUT.
- 3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 5. Composite Video Output Waveform (SETUP =  $V_{AA}$ )


Table IV. Video Output Truth Table (SETUP =  $V_{AA}$ )

Description	I <sub>OUT</sub> (mA)	SYNC	BLANK	DAC Input Data
WHITE	26.67	1	1	FFH
DATA	data + 9.05	1	1	data
DATA-SYNC	data + 1.44	0	1	data
BLACK	9.05	1	1	00H
BLACK-SYNC	1.44	0	1	00H
BLANK	7.62	1	0	xxH
SYNC	0	0	0	xxH

#### **NOTES**

- 1. Typical with full scale 10G = 26.67 mA, SETUP = VAA.
- External voltage or current reference adjusted for 26.67 mA full-scale output.

#### ADV477/ADV475



- NOTES
- 1. CONNECTED WITH A 75 $\Omega$  DOUBLY TERMINATED LOAD. SETUP = GND.
- 2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67mA FULL-SCALE OUTPUT.
- 3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 6. Composite Video Output Waveform (SETUP = GND)

Table V. Video Output Truth Table (SETUP = GND)

Description	I <sub>OUT</sub> (mA)	SYNC	BLANK	Input Data
WHITE	26.67	1	1	FFH
DATA	data + 8.05	1	1	data
DATA-SYNC	data	0	1	data
BLACK	8.05	1	1	00H
BLACK-SYNC	0	0	1	00H
BLANK	8.05	1	0	xxH
SYNC	0	0 🐃	0	xxH

#### NOTES

- 1. Typical with full scale 10G = 26.67 mA, SETUP =
- 2. External voltage or current reference adjusted for 26.67 mA full-scale output.

#### PC BOARD LAYOUT CONSIDERATIONS

#### **PC Board Considerations**

The layout should be optimized for lowest noise on the ADV477/ADV475 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of VAA and GND pins should by minimized so as to minimize inductive ringing.

#### Ground Planes

The ground plane should encompass all ADV477/ADV475 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV477/ADV475, the analog output traces, and all the digital signal traces leading up to the ADV477/ADV475.

#### **Power Planes**

The ADV477/ADV475 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane (V<sub>CC</sub>) at a single point through a ferrite bead, as illustrated in Figures 7, 8 and 9. This bead should be located within three inches of the ADV477/ADV475.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV477/ADV475 power pins and current/voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

#### Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a 0.1 µF ceramic capacitor decoupling each of the two groups of VAA pins to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV475 and ADV477 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a threeterminal voltage regulator for supplying power to the analog power plane.

#### Digital Signal Interconnect

The digital inputs to the ADV477/ADV475 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV477/ADV475 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{CC}$ ), and not the analog power plane.

#### **Analog Signal Interconnect**

The ADV477/ADV475 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

For maximum performance, the analog outputs should each have a 75  $\Omega$  load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV477/ADV475 to minimize reflections.






Figure 7. Typical Connection Diagram (External Voltage Reference)



COMPONENT	DESCRIPTION	VENDOR PART NUMBER	
C1-C5	0.1µF CERAMIC CAPACITOR	ERIE RPE112Z5U104M50V	
C6	10µF TANTALUM CAPACITOR	MALLORY CSR13G106KM	
L1 🦿	FERRITE BEAD	FAIR-RITE 2743001111	
R1, R2, R3	75Ω 1% METAL FILM RESISTOR	DALE CMF	
Raet	1% METAL FILM RESISTOR		

Figure 8. Typical Connection Diagram (Internal Voltage Reference )



COMPONENT	DESCRIPTION	VENDOR PART NUMBER
C1-C5	0.1μF CERAMIC CAPACITOR	ERIE RPE112Z5U104M50V
C6	10µF TANTALUM CAPACITOR	MALLORY CSR13G106KM
C7	1µF TANTALUM CAPACITOR	MALLORY CSR13G106KM
L1	FERRITE BEAD	FAIR-RITE 2743001111
R1, R2, R3	75Ω 1% METAL FILM RESISTOR	DALE CMF
Z1	ADJUSTABLE REGULATOR	LM317LZ
R <sub>SET</sub>	1% METAL FILM RESISTOR	

Figure 9. Typical Connection Diagram (External Current Reference)



## CMOS 80MHz Monolithic $256 \times 24(18)$ Color Palette RAM-DACs

## ADV478/ADV471

#### **FEATURES**

Personal System/2\* Compatible 80MHz Pipelined Operation Triple 8-Bit (6-Bit) D/A Converters 256 × 24(18) Color Palette RAM 15 × 24(18) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on All Three Channels Programmable Pedestal (0 or 7.5 IRE) **External Voltage or Current Reference** Standard MPU Interface +5V CMOS Monolithic Construction 44-Pin PLCC Package Power Dissipation: 800mW

#### **APPLICATIONS**

**High Resolution Color Graphics** CAE/CAD/CAM Applications Image Processing Instrumentation **Desktop Publishing** 

#### **AVAILABLE CLOCK RATES**

80MHz

66MHz

50MHz

35MHz


#### GENERAL DESCRIPTION

The ADV478 (ADV®) and ADV471 are pin compatible and software compatible RAM-DACs designed specifically for Personal System/2 compatible color graphics.

The ADV478 has a 256×24 color lookup table with triple 8-bit video D/A converters. It may be configured for either 6 bits or 8 bits per color operation. The ADV471 has a  $256 \times 18$  color lookup table with triple 6-bit video D/A converters.

ADV is a registered trademark of Analog Devices, Inc. \*Personal System/2 is a trademark of International Business Machines Corp.

#### FUNCTIONAL BLOCK DIAGRAM



NUMBERS IN PARENTHESIS INDICATE PIN NAMES FOR THE ADV471. NC=NO CONNECT

Options on both parts include a programmable pedestal (0 or 7.5 IRE) and use of an external voltage or current reference. Fifteen overlay registers provide for overlaying cursors, grids, menus, EGA emulation, etc. Also supported is a pixel read mask register and sync generation on all three channels.

The ADV478 and ADV471 generate RS-343A compatible video signals into a doubly terminated 75 $\Omega$  load, and RS-170 compatible video signals into a singly terminated 75 $\Omega$  load, without requiring external buffering. Differential and integral linearity errors are guaranteed to be a maximum of  $\pm 1LSB$  for the ADV478 and  $\pm 1/4$ LSB for the ADV471 over the full temperature range.

## **ADV478/ADV471** — **SPECIFICATIONS** $(V_{AA}^{1} = +5V, SETUP = 8/\overline{6} = V_{AA}, V_{REF} = +1.235V. R_{SET} = 147\Omega.$ All specifications $T_{min}$ to $T_{max}^{2}$ unless otherwise noted.)

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			:
Resolution (Each DAC) <sup>3</sup>	8(6)	Bits	
Accuracy (Each DAC) <sup>3</sup>			
Integral Nonlinearity	$\pm 1(1/4)$	LSB max	
Differential Nonlinearity	$\pm 1(1/4)$	LSB max	Guaranteed Monotonic
Gray Scale Error	± 5	% Gray Scale max	
Coding	Binary		
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±1	μA max	$V_{IN} = 0.4 \text{V or } 2.4 \text{V}$
Input Capacitance, C <sub>IN</sub>	7	pF max	
DIGITAL OUTPUTS			
Output High Voltage, V <sub>OH</sub>	2.4	V min	$I_{SOURCE} = 400 \mu A$
Output Low Voltage, VOL	0.4	V max	$I_{SINK} = 3.2 \text{mA}$
Floating-State Leakage Current	50	μA max	
Floating-State Output Capacitance	7	pF max	
ANALOG OUTPUTS			
Gray Scale Current Range	20	mA max	
Output Current			
White Level Relative to Blank	17.69	mA min	Typically 19.05mA
	20.40	mA max	
White Level Relative to Black	16.74	mA min	Typically 17.62mA
	18.50	mA max	1
Black Level Relative to Blank	0.95	mA min	Typically 1.44mA
$(SETUP = V_{AA})$	1.90	mA max	
Black Level Relative to Blank	0	μA min	Typically 5µA
(SETUP = GND)	50	μA max	
Blank Level	6.29	mA min	Typically 7.62mA
	8.96	mA max	
Sync Level	0	μA min	Typically 5µA
	50	μA max	_
LSB Size <sup>3</sup>	69.1 (279.68)	μA typ	$8/\overline{6}$ = Logical 1 for ADV478
DAC to DAC Matching	5	% max	Typically 2%
Output Compliance, Voc	-1	V min	
	+1.5	V max	
Output Impedance, R <sub>OUT</sub>	10	kΩ typ	
Output Capacitance, C <sub>OUT</sub>	30	pF max	I <sub>OUT</sub> =0mA
VOLTAGE REFERENCE			
Voltage Reference Range, V <sub>REF</sub>	1.14/1.26	V min/V max	
Input Current, I <sub>VREF</sub>	10	μA typ	Tested in Voltage Reference
			Configuration with $V_{REF} = 1.235$
POWER SUPPLY			
Supply Voltage, V <sub>AA</sub>	4.75/5.25	V min/V max	80MHz and 66MHz Parts
	4.50/5.50	V min/V max	50MHz and 35MHz Parts
Supply Current, I <sub>AA</sub>	220	mA max	Typically 180mA
Power Supply Rejection Ratio	0.5	%/% max	$f = 1 \text{kHz}, \text{COMP} = 0.1 \mu\text{F}$
Power Dissipation	1100	mW max	Typically $900 \text{mW}$ , $V_{AA} = 5 \text{V}$
DYNAMIC PERFORMANCE	}		
Clock and Data Feedthrough <sup>4,5</sup>	-30	dB typ	
Glitch Impulse <sup>4,5</sup>	75	pV secs typ	1
DAC to DAC Crosstalk <sup>6</sup>	-23	dB typ	1

#### NOTES

 $<sup>^{1}\</sup>pm5\%$  for 80MHz and 66MHz parts;  $\pm10\%$  for 50MHz and 35MHz parts.

<sup>&</sup>lt;sup>2</sup>Temperature Range ( $T_{min}$  to  $T_{max}$ ); 0 to +70°C.

<sup>&</sup>lt;sup>3</sup>Numbers in parentheses indicate ADV471 parameter value.

<sup>\*</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a 1kΩ resistor to ground and are driven by 74HC logic. Glitch impulse includes clock and data feedthrough, -3dB test bandwidth = 2×clock rate.

<sup>&</sup>lt;sup>5</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤3ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10pF, D0 – D7 output load ≤50pF. See timing notes in Figure 2.

<sup>&</sup>lt;sup>6</sup>DAC to DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS $^1$ ( $V_{AA}{}^2 = +5V$ , SETUP = $8/\bar{6} = V_{AA}$ , $V_{REF} = 1.235V$ . $R_{SET} = 147\Omega$ . All Specifications $T_{min}$ to $T_{max}{}^3$ .)

Parameter	KP80 Version	KP66 Version	KP50 Version	KP35 Version	Units	Conditions/Comments
$f_{max}$	80	66	50	35	MHz	Clock Rate
t <sub>1</sub>	10	10	10	10	ns min	RS0 - RS2 Setup Time
t <sub>2</sub>	10	10	10	10	ns min	RS0 – RS2 Hold Time
t <sub>3</sub>	5	5	5	5	ns min	RD Asserted to Data Bus Driven
t <sub>4</sub>	40	40	40	40	ns max	RD Asserted to Data Valid
t <sub>5</sub>	20	20	20	20	ns max	RD Negated to Data Bus 3-Stated
t <sub>6</sub>	10	10	10	10	ns min	Write Data Setup Time
t <sub>7</sub>	10	10	10	10	ns min	Write Data Hold Time
t <sub>8</sub>	50	50	50	50	ns min	RD, WR Pulse Width Low
t <sub>9</sub>	6×t <sub>12</sub>	6×t <sub>12</sub>	6×t <sub>12</sub>	6×t <sub>12</sub>	ns min	RD, WR Pulse Width High
t <sub>10</sub>	3	3	3	3	ns min	Pixel and Control Setup Time
t <sub>11</sub>	3	3	3	3	ns min	Pixel and Control Hold Time
t <sub>12</sub>	12.5	15.3	20	28	ns min	Clock Cycle Time
t <sub>13</sub>	4	5	6	7	ns min	Clock Pulse Width High Time
t <sub>14</sub>	4	5	6	9	ns min	Clock Pulse Width Low Time
t <sub>15</sub>	30	30	30	30	ns max	Analog Output Delay
t <sub>16</sub>	3	3	3	3	ns typ	Analog Output Rise/Fall Time
t <sub>17</sub> 4	13	15.3	20	28	ns typ	Analog Output Settling Time
t <sub>18</sub>	2	2	2	2	ns max	Analog Output Skew
t <sub>PD</sub>	$4 \times t_{12}$	$4 \times t_{12}$	$4 \times t_{12}$	$4 \times t_{12}$	ns min	Pipeline Delay

#### NOTES

Specifications subject to change without notice

#### TIMING DIAGRAMS





Figure 1. MPU Read/Write Timing



- NOTES 1. OUTPUT DELAY  $(t_{16})$  MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL SCALE TRANSITION. 2. SETTLING TIME  $(t_{17})$  MEASURED FROM THE 50% POINT OF FULL SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN  $\pm 1$ LSB (ADV478) OR  $\pm 1$ /4LSB (ADV471). 3. OUTPUT RISE/FALL TIME  $(t_{16})$  MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL SCALE TRANSITION.

Figure 2. Video Input/Output Timing

<sup>&</sup>lt;sup>1</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤3ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load  $\leq$ 10pF, 37.5 $\Omega$ . D0 – D7 output load  $\leq$ 50pF. See timing notes in Figure 2.  $^2$  ± 5% for 80MHz and 66MHz parts; ± 5% for 50MHz and 35MHz parts.

<sup>&</sup>lt;sup>3</sup>Temperature Range ( $T_{min}$  to  $T_{max}$ ); 0 to +70°C.

Settling time does not include clock and data feedthrough. For this test, the digital inputs have a  $1k\Omega$  resistor to ground and are driven by 74HC logic.

#### ADV478/ADV471

### RECOMMENDED OPERATING CONDITIONS

Symbol	Min	Тур	Max	Units
VAA				
	4.75	5.00	5.25	Volts
1	4.5	5.00	5.5	Volts
TA	0		+70	\c
RL	1	37.5	l	Ω
		i	İ	
$V_{REF}$	1.14	1.235	1.26	Volts
			1	i
$I_{REF}$	-3		- 10	mA
	V <sub>AA</sub> T <sub>A</sub> R <sub>L</sub> V <sub>REF</sub>	V <sub>AA</sub> 4.75 4.5 4.5 T <sub>A</sub> R <sub>L</sub> V <sub>REF</sub> 1.14	V <sub>AA</sub> 4.75 4.5 5.00 4.5 5.00 7 <sub>A</sub> R <sub>L</sub> 37.5 V <sub>REF</sub> 1.14 1.235	V <sub>AA</sub> 4.75 5.00 5.25 4.5 5.00 5.5 T <sub>A</sub> R <sub>L</sub> 37.5  V <sub>REF</sub> 1.14 1.235 1.26

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### ABSOLUTE MAXIMUM RATINGS\*


V <sub>AA</sub> to GND
Voltage on Any Digital Pin GND $-0.5V$ to $V_{AA} + 0.5V$
Ambient Operating Temperature (T <sub>A</sub> )55°C to +125°C
Storage Temperature $(T_S) \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering, 10 secs) + 300°C
Junction Temperature $(T_J)$ + 175°C
Vapor Phase Soldering (1 minute)
IOR, IOB, IOG to $GND^1 \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots$

#### NOTES

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Analog output short circuit to any power supply or common can be of an indefinite duration.

#### PLCC PIN CONFIGURATION



NOTES 1. NUMBERS IN PARENTHESIS INDICATE PIN NAMES FOR THE ADV471. 2. NC=NO CONNECT

#### ORDERING GUIDE

Model	Temperature Range	Color Palette RAM	Speed	Package Option*
ADV471KP80	0°C to +70°C	256 × 18	80MHz	P-44A
ADV471KP66	0°C to +70°C	256 × 18	66MHz	P-44A
ADV471KP50	0°C to +70°C	256 × 18	50MHz	P-44A
ADV471KP35	0°C to +70°C	256 × 18	35MHz	P-44A
ADV478KP80	0°C to + 70°C	256 × 24	80MHz	P-44A
ADV478KP66	0°C to + 70°C	256 × 24	66MHz	P-44A
ADV478KP50	0°C to + 70°C	256 × 24	50MHz	P-44A
ADV478KP35	0°C to +70°C	256 × 24	35MHz	P-44A

<sup>\*</sup>P = Plastic Leaded Chip Carrier (PLCC). For outline information see Package Information section.

#### PIN FUNCTION DESCRIPTION

Pin					
Mnemonic	Function				
BLANK	Composite blank control input (TTL compatible). A logic zero drives the analog outputs to the blanking level as illustrated in Tables IV and V. It is latched on the rising edge of CLOCK. When $\overline{BLANK}$ is a logical zero, the pixel and overlay inputs are ignored				
SETUP	Setup control input. Used to specify either a 0 IRE (SETUP=GND) or 7.5 IRE (SETUP= $V_{AA}$ ) blanking pedestal.				
SYNC	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the analog outputs (see Figures 3 and 4). SYNC does not override any other control or data input, as shown in Tables IV and V; therefore, it should be asserted only during the blanking interval. It is latched on the rising edge of CLOCK.				
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the $P0 - P7$ , $OL0 - OL3$ , $\overline{SYNC}$ , and $\overline{BLANK}$ inputs. It is typically the pixel clock rate of the video system. It is recommended that CLOCK be driven by a dedicated TTL buffer.				
P0 – P7	Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. They are latched on the rising edge of CLOCK. P0 is the LSB. Unused inputs should be connected to GND.				
OL0 – OL3	Overlay select inputs (TTL compatible). These inputs specify which palette is to be used to provide color information, as illustrated in Table III. When accessing the overlay palette, the P0 – P7 inputs are ignored. They are latched on the rising edge of CLOCK. OL0 is the LSB. Unused inputs should be connected to GND.				
IOR, IOG, IOB	Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable (Figures 5 and 6).				
$I_{REF}$	Full-scale adjust control. Note that the IRE relationships in Figures 3 and 4 are maintained, regardless of the full-scale output current.				
	When using an external voltage reference (Figure 5), a resistor ( $R_{\rm SET}$ ) connected between this pin and GND controls the magnitude of the full-scale video signal. The relationship between $R_{\rm SET}$ and the full-scale output current on each output is:				
	$R_{SET}(\Omega) = K \star 1,000 \star V_{REF}(V)/I_{OUT}(mA)$				
	K is defined in the table below, along with corresponding $R_{\rm SET}$ values for doubly terminated 75 $\Omega$ loads.				
	When using an external current reference (Figure 6), the relationship between $I_{REF}$ and the full-scale output current on each output is:				
	$I_{REF}(mA) = I_{OUT}(mA)/K$				
	Mode Pedestal K $R_{SET}(\Omega)$				
	6-Bit 7.5 IRE 3.170 147				
	8-Bit 7.5 IRE 3.195 147				
	6-Bit 0 IRE 3.000   147 8-Bit 0 IRE 3.025   147				
COMP	Compensation pin. If an external voltage reference is used (Figure 5), this pin should be connected to OPA. If an external current reference is used, this pin should be connected to I <sub>REF</sub> . A 0.1µF ceramic capacitor must always be used to bypass this pin to V <sub>AA</sub> .				
$V_{REF}$	Voltage reference input. If an external voltage reference is used (Figure 5), it must supply this input with a 1.2V (typical) reference. If an external current reference is used (Figure 6), this pin should be left floating, except for the bypass capacitor. A 0.1µF ceramic capacitor must always be used to decouple this input to $V_{AA}$ as shown in Figures 5 and 6.				
OPA	Reference amplifier output. If an external voltage reference is used (Figure 5), this pin must be connected to COMP. When using an external current reference (Figure 6), this pin should be left floating.				
$V_{AA}$	Analog power. All V <sub>AA</sub> pins must be connected to the Analog Power Plane.				
GND	Analog ground. All GND pins must be connected to the Ground Plane.				
WR	Write control input (TTL compatible). D0 – D7 data is latched on the rising edge of $\overline{WR}$ , and RS0 – RS2 are latched on the falling edge of $\overline{WR}$ during MPU write operations. See Figure 1.				

#### PIN FUNCTION DESCRIPTION (Continued)

Pin Mnemonic	Function
RD	Read control input (TTL compatible). To read data from the device, $\overline{RD}$ must be a logical zero. RS0 – RS2 are latched on the falling edge of $\overline{RD}$ during MPU read operations.
RS0, RS1, RS2	Register select inputs (TTL compatible). RS0 - RS2 specify the type of read or write operation being performed as illustrated in Tables I and II.
D0 – D7	Data bus (TTL compatible). Data is transferred into and out of the device over this 8-bit bidirectional data bus. D0 is the least significant bit.
8/6	8-bit/6-bit select input (TTL compatible). This control input specifies whether the MPU is reading and writing 8-bits (logical one) or 6-bits (logical zero) of color information each cycle. For 8-bit operation, D7 is the most significant data bit during color read/write cycles. For 6-bit operation, D5 is the most significant data bit during color read/write cycles (D6 and D7 are ignored during color write cycles and are logical zero during color read cycles). This control input is implemented only on the ADV478.

#### TERMINOLOGY

#### **Blanking Level**

The level seperating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### Color Video (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

#### Composite SYNC Signal (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### Composite Video Signal

The video signal with or without setup, plus the composite SYNC signal.

#### **Grav Scale**

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

#### Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### Reference Black Level

The maximum negative polarity amplitude of the video signal.

#### Reference White Level

The maximum positive polarity amplitude of the video signal.

#### Setur

The difference between the reference black level and the blanking level.

#### SYNC Level

The peak level of the composite SYNC signal.

#### Video Signal

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### ADV478/ADV471

### CIRCUIT DESCRIPTION

MPU Interface

As illustrated in the functional block diagram, the ADV478 and ADV471 support a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.

The RS0 – RS2 select inputs specify whether the MPU is accessing the address register, color palette RAM, overlay registers or read mask register, as shown in Table I. The 8-bit address register is used to address the color palette RAM and overlay registers, eliminating the requirement for external address multiplexers.

To write color data, the MPU writes to the address register (selecting RAM or overlay write mode) with the address of the color palette RAM location or overlay register to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green and blue), using RSO – RS2 to select either the color palette RAM or overlay registers. During the blue write cycle, the three bytes of color information are concatenated into a 24-bit word (18-bit word for the ADV471) and written to the location specified by the address register. The address register then increments to the next location which the MPU may modify by simply writing another sequence of red, green and blue data.

_	RS2	RS1	RS0	Addressed by MPU
_	0	0	0	Address Register (RAM Write Mode)
	0	1	1	Address Register (RAM Read Mode)
	0	0	1	Color Palette RAM
	0	1	0	Pixel Read Mask Register
	1	0	0	Address Register (Overlay Write Mode)
	1	1	1	Address Register (Overlay Read Mode)
	1	0	1	Overlay Registers
	1	1	0	Reserved

Table I. Control Input Truth Table

To read color data, the MPU loads the address register (selecting RAM or overlay read mode) with the address of the color palette RAM location or overlay register to be read. The MPU performs three successive read cycles (8 or 6 bits each of red, green and blue), using RSO – RS2 to select either the color palette RAM or overlay registers. Following the blue read cycle, the address register increments to the next location which the MPU may read by simply reading another sequence of red, green and blue data.

When accessing the color palette RAM, the address register resets to 00H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle. However, while accessing the overlay color registers, the four most significant bits of the address register (ADDR4 – 7) are ignored.

The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM/overlay registers and the color registers (R, G and B in the block diagram) are synchronized by internal logic and occur in the period between MPU accesses. As only one pixel clock cycle is required to complete the transfer, the color palette RAM and overlay registers may be accessed at any time with no noticeable disturbance on the display screen.

To keep track of the red, green and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They, are reset to zero when the MPU writes to the address register and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle (ADDR0 – 7), are accessible to the MPU and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

Figure 1 illustrates the MPU read/write timing.

	Value	RS2	RS1	RS0	Addressed By MPU
ADDRa,b (Counts Modulo 3)	00	İ			Red Value
,	01				Green Value
	10				Blue Value
ADDR0 - 7 (Counts Binary)	00H – FFH	0	0	1	Color Palette RAM
	XXXX 0000	1	0	1	Reserved
	XXXX 0001	1	0	1	Overlay Color 1
	XXXX 0010	1	0	1	Overlay Color 2
	•		•	•	
		•	•	•	
	XXXX 1111	1	0	1	Overlay Color 15

Table II. Address Register (ADDR) Operation

#### ADV478/ADV471

#### ADV478 Data Bus Interface

On the ADV478, the  $8/\overline{6}$  control input is used to specify whether the MPU is reading and writing 8 bits  $(8/\overline{6} = logical one)$  or 6 bits  $(8/\overline{6} = logical zero)$  of color information each cycle.

For 8-bit operation, D0 is the LSB and D7 is the MSB of color

For 6-bit operation (and also when using the ADV471), color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

#### ADV471 Data Bus Interface


Color data is contained on the lower six bits of the data bus. with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

#### Frame Buffer Interface

The P0 - P7 and OL0 - OL3 inputs are used to address the color palette RAM and overlay registers, as shown in Table III.

OL0 – OL3	P0 – P7	Addressed by Frame Buffer
0 <b>H</b>	00H	Color Palette RAM Location 00H
0H	01H	Color Palette RAM Location 01H
•	•	•
•	•	•
0H	FFH	Color Palette RAM Location FFH
1 <b>H</b>	XXH	Overlay Color 1
2H	XXH	Overlay Color 2
•	•	•
•	•	•
FH	XXH	Overlay Color 15

Table III. Pixel and Overlay Control Truth Table (Pixel Read Mask Register = FFH)



- NOTES 1. CONNECTED WITH A 75 $\Omega$  DOUBLY TERMINATED LOAD, SETUP = V<sub>AA</sub>. 2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67mA FULL-SCALE OUTPUT. 3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 3. Composite Video Output Waveform (SETUP =  $V_{AA}$ )

Description	I <sub>OUT</sub> (mA) <sup>1</sup>	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	1	1	FFH
DATA	data + 9.05	1	1	data
DATA-SYNC	data + 1.44	0	1	data
BLACK LEVEL	9.05	1	1	00H
BLACK-SYNC	1.44	0	1	00H
BLANK LEVEL	7.62	1	0	xxH
SYNC LEVEL	0	0	0	xxH

#### NOTES

Table IV. Video Output Truth Table (SETUP =  $V_{AA}$ )

<sup>&</sup>lt;sup>1</sup>Typical with full-scale IOG = 26.67mA, SETUP = V<sub>AA</sub>.

External voltage or current reference adjusted for 26.67mA full-scale output.

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0 - P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides 24 bits (18 bits for the ADV471) of color information to the three D/A converters.


For additional information on Pixel Mask Register, see application note "Animation Using the Pixel Read Mask Register of the ADV47X Series of Video RAM-DACs" (Publication Number E1316-15-10/89).

The SYNC and BLANK inputs, also latched on the rising edge

of CLOCK to maintain synchronization with the color data; add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 3 and 4. Tables IV and V detail how the SYNC and BLANK inputs modify the output levels.

The SETUP input is used to specify whether a 0 IRE (SETUP = GND) or 7.5 IRE (SETUP =  $V_{AA}$ ) blanking pedestal is to be used.

The analog outputs of the ADV478 and ADV471 are capable of directly driving a 37.5 $\Omega$  load, such as a doubly terminated 75 $\Omega$ coaxial cable.



NOTES

- 1. CONNECTED WITH A 75 $\Omega$  DOUBLY TERMINATED LOAD, SETUP = GND.
- 2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67mA FULL-SCALE OUTPUT.
  3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 4. Composite Video Output Waveform (SETUP = GND)

Description	I <sub>OUT</sub> (mA) <sup>1</sup>	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	1	1	FFH
DATA	data + 8.05	1	1	data
DATA-SYNC	data	0	1	data
BLACK LEVEL	8.05	1	1	00H
BLACK-SYNC	0	0	1	00H
<b>BLANK LEVEL</b>	8.05	1	0	xxH
SYNC LEVEL	0	0	0	xxH

NOTES

External voltage or current reference adjusted for 26.67mA full-scale output.

Table V. Video Output Truth Table (SETUP = GND)

<sup>&</sup>lt;sup>1</sup>Typical with full-scale IOG = 26.67mA, SETUP = GND

#### ADV478/ADV471

#### PC BOARD LAYOUT CONSIDERATIONS

#### PC Board Considerations

The layout should be optimized for lowest noise on the ADV478/ADV471 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{AA}$  and GND pins should by minimized so as to minimize inductive ringing.

#### **Ground Planes**

The ground plane should encompass all ADV478/ADV471 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV478/ADV471, the analog output traces and all the digital signal traces leading up to the ADV478/ADV471.

#### Power Planes

The ADV478/ADV471 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( $V_{CC}$ ) at a single point through a ferrite bead, as illustrated in Figures 5 and 6. This bead should be located within three inches of the ADV478/ADV471.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV478/ADV471 power pins and current/voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

#### **Supply Decoupling**

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance.

Best performance is obtained with a  $0.1\mu F$  ceramic capacitor decoupling each of the two groups of  $V_{AA}$  pins to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV478 and ADV471 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a three terminal voltage regulator for supplying power to the analog power plane.




Figure 5. Typical Connection Diagram and Component List (External Voltage Reference)

#### **Digital Signal Interconnect**

The digital inputs to the ADV478/ADV471 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV478/ADV471 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{CC}$ ), and not the analog power plane.

#### **Analog Signal Interconnect**

The ADV478/ADV471 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

For maximum performance, the analog outputs should each have a  $75\Omega$  load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV478/ADV471 to minimize reflections.

NOTE: Additional information on PC Board layout can be obtained in an application note entitled "Design and Layout of a Video Graphics System for Reduced EMI" from Analog Devices (Publication Note E1309-15-10/89).




Figure 6. Typical Connection Diagram and Component List (External Current Reference)

## APPLICATION INFORMATION External Voltage vs. Current Reference

The ADV478/ADV471 is designed to have excellent performance using either an external voltage or current reference. The voltage reference design (Figure 5) has the advantages of temperature compensation, simplicity, lower cost and provides excellent power supply rejection. The current reference design (Figure 6) requires more components to provide adequate power supply rejection and temperature compensation (two transistors, three resistors and additional capacitors).

#### **RS-170 Video Generation**

For generation of RS-170 compatible video, it is recommended that the DAC outputs be connected to a singly terminated 75 $\Omega$ load. If the ADV478/ADV471 is not driving a large capacitive load, there will be negligible difference in video quality between doubly terminated 75 $\Omega$  and singly terminated 75 $\Omega$  loads.

If driving a large capacitive load (load RC>  $1/(2\pi f_C)$ ), it is recommended that an output buffer (such as an AD848 or AD9617 with an unloaded gain>2) be used to drive a doubly terminated 75 $\Omega$  load.



## CMOS 80 MHz, Triple 8-Bit Video DAC

**ADV7120** 

#### **FEATURES**

80 MHz Pipelined Operation
Triple 8-Bit D/A Converters
RS-343A/RS-170 Compatible Outputs
TTL Compatible Inputs
+5 V CMOS Monolithic Construction
40-Pin DIP or 44-Pin PLCC Package
Power Dissipation: 400 mW

#### **APPLICATIONS**

High Resolution Color Graphics CAE/CAD/CAM Applications Image Processing Instrumentation Video Signal Reconstruction Desktop Publishing

**Direct Digital Synthesis (DDS)** 

**SPEED GRADES** 

80 MHz

50 MHz

30 MHz

#### GENERAL DESCRIPTION


The ADV7120 (ADV®) is a digital to analog video converter on a single monolithic chip. The part is specifically designed for high resolution color graphics and video systems. It consists of three, high speed, 8-bit, video D/A converters (RGB); a standard TTL input interface and high impedance, analog output, current sources.

The ADV7120 has three separate, 8-bit, pixel input ports, one each for red, green and blue video data. Additional video input controls on the part include composite sync, blank and reference white. A single +5 V supply, an external 1.23 V reference and pixel clock input are all that are required to make the part operational.

The ADV7120 is capable of generating RGB video output signals, which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

The ADV7120 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The part is packaged in both a 0.6", 40-pin plastic DIP and a 44-pin plastic leaded (J-lead) chip carrier, PLCC.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

- 1. Fast video refresh rate, 80 MHz.
- Compatible with a wide variety of high resolution color graphics video systems.
- Guaranteed monotonic with a maximum differential nonlinearity of ±0.5 LSB. Integral nonlinearity is guaranteed to be a maximum of ±1 LSB.

# 

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	8	Bits	
Accuracy (Each DAC)			
Integral Nonlinearity, INL	±1	LSB max	
Differential Nonlinearity, DNL	±0.5	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale max	Max Gray Scale Current: $IOG = (V_{REF} * 12,082/R_{SET}) \text{ mA}$ $IOR, IOB = (V_{REF} * 8,627/R_{SET}) \text{ mA}$
Coding	Binary		
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub> <sup>2</sup>	10	pF max	
ANALOG OUTPUTS			
Gray Scale Current Range	15	mA min	
	22	mA max	
Output Current			
White Level Relative to Blank	17.69	mA min	Typically 19.05 mA
	20.40	mA max	
White Level Relative to Black	16.74	mA min	Typically 17.62 mA
	18.50	mA max	
Black Level Relative to Blank	0.95	mA min	Typically 1.44 mA
	1.90	mA max	
Blank Level on IOR, IOB	0	μA min	Typically 5 μA
	50	μA max	
Blank Level on IOG	6.29	mA min	Typically 7.62 mA
	9.5	mA max	
Sync Level on IOG	0	μA min	Typically 5 μA
	50	μA max	
LSB Size	69.1	μA typ	
DAC to DAC Matching	5	% max	Typically 2%
Output Compliance, V <sub>OC</sub>	-1	V min	
	+1.4	V max	
Output Impedance, R <sub>OUT</sub> <sup>2</sup>	100	kΩ typ	
Output Capacitance, C <sub>OUT</sub> <sup>2</sup>	30	pF max	$I_{OUT} = 0 \text{ mA}$
VOLTAGE REFERENCE			
Voltage Reference Range, V <sub>REF</sub>	1.14/1.26	V min/V max	$V_{REF} = 1.235 \text{ V for Specified Performance}$
Input Current, IVREF	-5	mA typ	
POWER REQUIREMENTS			
$V_{AA}$	5	V nom	
I <sub>AA</sub>	125	mA max	Typically 80 mA: 80 MHz Parts
	100	mA max	Typically 70 mA: 50 MHz & 35 MHz Parts
Power Supply Rejection Ratio	0.5	%/% max	Typically 0.12%/%: $f = 1 \text{ kHz}$ , COMP = 0.1 $\mu$ F
Power Dissipation	625	mW max	Typically 400 mW: 80 MHz Parts
	500	mW max	Typically 350 mW: 50 MHz & 30 MHz Parts
DYNAMIC PERFORMANCE			
Glitch Impulse <sup>2, 3</sup>	50	pV secs typ	
DAC Noise <sup>2, 3, 4</sup>	200	pV secs typ	
Analog Output Skew	2	ns max	Typically 1 ns

NOTES  $^{1}$ Temperature Range ( $T_{min}$  to  $T_{max}$ ); 0 to +70°C.

<sup>&</sup>lt;sup>2</sup>Sample tested at +25°C to ensure compliance.

³TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

<sup>&</sup>lt;sup>4</sup>This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.


Specifications subject to change without notice.

## TIMING CHARACTERISTICS $^{1}$ ( $V_{AA}=+5$ V $\pm5\%$ ; $V_{REF}=+1.235$ V; $R_{L}=37.5$ $\Omega$ , $C_{L}=10$ pF; $R_{SET}=560$ $\Omega$ . $I_{SYNC}$ connected to IOG. All Specifications $I_{min}$ to $I_{max}^{2}$ unless otherwise noted.)

Parameter	80 MHz Version	50 MHz Version	30 MHz Version	Units	Conditions/Comments
$\overline{f_{max}}$	80	50	30	MHz max	Clock Rate
t <sub>1</sub>	3	6	8	ns min	Data & Control Setup Time
t <sub>2</sub>	2	2	2	ns min	Data & Control Hold Time
t <sub>3</sub>	12.5	20	33.3	ns min	Clock Cycle Time
t <sub>4</sub>	4	7	9	ns min	Clock Pulse Width High Time
t <sub>5</sub>	4	7	9	ns min	Clock Pulse Width Low Time
t <sub>6</sub>	30	30	30	ns max	Analog Output Delay
-	20	20	20	ns typ	
t <sub>7</sub>	3	3	3	ns max	Analog Output Rise/Fall Time
t <sub>8</sub> <sup>3</sup>	12	15	15	ns typ	Analog Output Transition Time

#### NOTES

Specifications subject to change without notice.



#### NOTES

- 1. OUTPUT DELAY ( $t_6$ ) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.
- 2. TRANSITION TIME ( $t_8$ ) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT VALUE.
- 3. OUTPUT RISE/FALL TIME ( $t_7$ ) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL TRANSITION.

Figure 1. Video Input/Output Timing

<sup>&#</sup>x27;TTL input values are 0 to 3 volts, with input rise/fall times ≤3ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

<sup>&</sup>lt;sup>2</sup>Temperature range ( $T_{min}$  to  $T_{max}$ ): 0 to +70°C <sup>3</sup>Sample tested at +25°C to ensure compliance.

## ADV7120

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply Ambient Operating	V <sub>AA</sub>	4.75	5.00	5.25	Volts
Temperature	TA	0		+70	°C
Output Load	R <sub>L</sub>	1	37.5		Ω
Reference Voltage	V <sub>REF</sub>	1.14	1.235	1.26	Volts

#### ABSOLUTE MAXIMUM RATINGS\*

V <sub>AA</sub> to GND
Voltage on Any Digital Pin GND -0.5 V to V <sub>AA</sub> +0.5 V
Ambient Operating Temperature $(T_A) \dots 0$ to $+70^{\circ}$ C
Storage Temperature $(T_s) \dots -65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature $(T_1)$ +175°C
Soldering Temperature (10 secs)
Vapor Phase Soldering (1 minute)
IOR, IOB, IOG, I <sub>SYNC</sub> to GND <sup>1</sup> 0 V to V <sub>AA</sub>
NOTES

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 'Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.




#### ORDERING GUIDE

Model	Speed	Temperature Range	Package Option*
ADV7120KN80	80 MHz	0°C to +70°C	N-40A
ADV7120KN50	50 MHz	0°C to +70°C	N-40A
ADV7120KN30	30 MHz	0°C to +70°C	N-40A
ADV7120KP80	80 MHz	0°C to +70°C	P-44A
ADV7120KP50	50 MHz	0°C to +70°C	P-44A
ADV7120KP30	30 MHz	0°C to +70°C	P-44A

<sup>\*</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

#### PIN CONFIGURATIONS



#### PIN FUNCTION DESCRIPTION

	PIN FUNCTION DESCRIPTION
Pin Mnemonic	Function
	Function
BLANK	Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The $\overline{BLANK}$ signal is latched on the rising edge of CLOCK. While $\overline{BLANK}$ is a logical zero, the R0-R7, G0-G7, R0-R7 and REF WHITE pixel and control inputs are ignored.
SYNC	Composite sync control input (TTL compatible). A logical zero on the $\overline{\text{SYNC}}$ input switches off a 40 IRE current source on the $I_{\text{SYNC}}$ output. $\overline{\text{SYNC}}$ does not override any other control or data input; therefore, it should only be asserted during the blanking interval. $\overline{\text{SYNC}}$ is latched on the rising edge of CLOCK.
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the R0-R7, G0-G7, B0-B7, \$\overline{\text{SYNC}}\$, \$\overline{\text{BLANK}}\$ and REF WHITE pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.
REF WHITE	Reference white control input (TTL compatible). A logical one on this input forces the IOR, IOG and IOB outputs to the white level, regardless of the pixel input data (R0-R7, G0-G7 and B0-B7). REF WHITE is latched on the rising edge of clock.
R0-R7, G0-G7, B0-B7	Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular PCB power or ground plane.
IOR, IOG, IOB	Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.
$I_{SYNC}$	Sync current output. This high impedance current source can be directly connected to the IOG output. This allows sync information to be encoded onto the green channel. $I_{SYNC}$ does not output any current while $\overline{SYNC}$ is at logical zero. The amount of current output at $I_{SYNC}$ while $\overline{SYNC}$ is at logical one is given by:
	$I_{SYNC}$ (mA) = 3,455 × $V_{REF}$ (V)/ $R_{SET}$ ( $\Omega$ )
	If sync information is not required on the green channel, I <sub>SYNC</sub> should be connected to AGND.
FS ADJUST	Full-scale adjust control. A resistor ( $R_{\rm SET}$ ) connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current.
	The relationship between $R_{SET}$ and the full-scale output current on IOG (assuming $I_{SYNC}$ is connected to IOG) is given by:
	$R_{SET}(\Omega) = 12,082 \times V_{REF}(V)/IOG(mA)$
	The relationship between $R_{\rm SET}$ and the full-scale output current on IOR and IOB is given by:
	$IOR,\ IOB\ (mA) = 8,628 \times V_{REF}\ (V)/\ R_{SET}\ (\Omega)$
COMP	Compensation pin. This is a compensation pin for the internal reference amplifier. A 0.1 $\mu F$ ceramic capacitor must be connected between COMP and $V_{AA}$ .
$V_{REF}$	Voltage reference input. An external 1.2 V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A 0.1 $\mu F$ decoupling ceramic capacitor should be connected between $V_{REF}$ and $V_{AA}$ .
$V_{AA}$	Analog power supply (5 V $\pm$ 5%). All $V_{AA}$ pins on the ADV7120 must be connected.
GND	Ground. All GND pins must be connected.

### ANV7120

#### TERMINOLOGY

### Blanking Level

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### Color Video (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

#### Sync Signal (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### **Grav Scale**

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

#### Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### Reference Black Level

The maximum negative polarity amplitude of the video signal.

#### Reference White Level

The maximum positive polarity amplitude of the video signal.

#### Sync Level

The peak level of the SYNC signal.

#### Video Signal

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.



# 80 MHz, Triple 10-Bit Video DACs

## ADV7121/ADV7122

#### **FEATURES**

80 MHz Pipelined Operation
Triple 10-Bit D/A Converters
RS-343A/RS-170 Compatible Outputs
TTL Compatible Inputs
+5 V CMOS Monolithic Construction
40-Pin DIP Package (ADV7121)
44-Pin PLCC Package (ADV7122)
Power Dissipation: 400 mW

#### **APPLICATIONS**

High Definition Television (HDTV)
High Resolution Color Graphics
CAE/CAD/CAM Applications
Image Processing

Instrumentation Video Signal Reconstruction Direct Digital Synthesis (DDS) 80 MHz 50 MHz 30 MHz

SPEED GRADES


## GENERAL DESCRIPTION

The ADV7121/ADV7122 (ADV®) is a video speed, digital-to-analog converter on a single monolithic chip. The part is specifically designed for high resolution color graphics and video systems including high definition television (HDTV). It consists of three, high speed, 10-bit, video D/A converters (RGB), a standard TTL input interface and high impedance, analog output, current sources.


The ADV7121/ADV7122 has three separate, 10-bit, pixel input ports, one each for red, green and blue video data. A single +5 V power supply, an external 1.23 V reference and pixel clock input is all that is required to make the part operational. The ADV7122 has additional video control signals, composite SYNC and BLANK.

The ADV7121/ADV7122 is capable of generating RGB video output signals which are compatible with RS-343A, RS-170 and most proposed production system HDTV video standards, including SMPTE 240M.

The ADV7121/ADV7122 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation. The ADV7121 is packaged in a 0.6", 40-pin plastic DIP package. The ADV7122 is packaged in a 44-pin plastic leaded (I-lead) chip carrier, PLCC.



ADV7121 Functional Block Diagram



ADV7122 Functional Block Diagram

#### PRODUCT HIGHLIGHTS

- 1. Fast video refresh rate, 80 MHz.
- Guaranteed monotonic to 10 bits. Ten bits of resolution allows for implementation of linearization functions such as gamma correction and contrast enhancement.
- Compatible with a wide variety of high resolution color graphics systems including RS-343A/RS-170 and the proposed SMPTE 240M standard for HDTV.

## **ADV7121** — **SPECIFICATIONS** $(V_{AA}=+5\ V\pm5\%;\ V_{REF}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ C_L=10\ pF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=37.5\ \Omega,\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=10\ PF;\ R_{SET}=+1.235\ V;\ R_L=100\ PF;\ R_{SET}=+1.235\ V;\ R_L=100\ PF;\ R_{SET}=+1.235\ V;\ R_L=100\ PF;\ R_{SET}=+1.235\ V;\ R_L=100\ PF;\ R_{SET}=+1.235\ V$

Parameter	J Version	K Version	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution (Each DAC)	10	10	Bits	
Accuracy (Each DAC)				
Integral Nonlinearity, INL	±3	±2	LSB max	
Differential Nonlinearity, DNL	+1.5/-1.0	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	±5	% Gray Scale max	Max Gray Scale Current = $(V_{REF} * 7,969/R_{SET})$ mA
Coding			Binary	
DIGITAL INPUTS				
Input High Voltage, VINH	2	2	V min	
Input Low Voltage, V <sub>INI</sub>	0.8	0.8	V max	
Input Current, I <sub>IN</sub>	±1	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub> <sup>2</sup>	10	10	pF max	
ANALOG OUTPUTS				
Gray Scale Current Range	15	15	mA min	
Gray Scare Surrent Range	22	22	mA max	
Output Current				
White Level	16.74	16.74	mA min	Typically 17.62 mA
	18.50	18.50	mA max	
Black Level	0	0	μA min	Typically 5 μA
	50	50	μA max	
LSB Size	17.28	17.28	μA typ	
DAC to DAC Matching	5	5	% max	Typically 2%
Output Compliance, VOC	-1	-1	V min	
	+1.4	+1.4	V max	
Output Impedance, R <sub>OUT</sub> <sup>2</sup>	100	100	kΩ typ	
Output Capacitance, C <sub>OUT</sub> <sup>2</sup>	30	30	pF max	$I_{OUT} = 0 \text{ mA}$
VOLTAGE REFERENCE				
Voltage Reference Range, VREE	1.14/1.26	1.14/1.26	V min/V max	$V_{REF} = 1.235 \text{ V}$ for Specified Performance
Input Current, I <sub>VREF</sub>	-5	-5	mA typ	
POWER REQUIREMENTS				
V <sub>AA</sub>	5	5	V nom	
I <sub>AA</sub>	125	125	mA max	Typically 80 mA: 80 MHz Parts
-AA	100	100	mA max	Typically 70 mA: 50 MHz & 35 MHz Parts
Power Supply Rejection Ratio <sup>2</sup>	0.5	0.5	% / % max	Typically 0.12 %/%: $f = 1 \text{ kHz}$ , COMP = 0.1 $\mu$ F
Power Dissipation	625	625	mW max	Typically 400 mW: 80 MHz Parts
•	500	500	mW max	Typically 350 mW: 50 MHz & 35 MHz Parts
DYNAMIC PERFORMANCE				
Glitch Impulse <sup>2, 3</sup>	50	50	pV secs typ	
DAC Noise <sup>2, 3, 4</sup>	200	200	pV secs typ	
- '	2	2	ns max	Typically 1 ns

### NOTES

<sup>&</sup>lt;sup>1</sup>Temperature Range ( $T_{min}$  to  $T_{max}$ ): 0 to +70°C. <sup>2</sup>Sample tested at 25°C to ensure compliance.

³TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.

Specifications subject to change without notice.

# $\begin{array}{l} \textbf{ADV7122} - \textbf{SPECIFICATIONS} \ \ (\textbf{V}_{AA} \ = \ +5 \ \textbf{V} \ \pm \ 5\%; \ \textbf{V}_{REF} \ = \ +1.235 \ \textbf{V}; \ \textbf{R}_{L} \ = \ 37.5 \ \Omega, \ \textbf{C}_{L} \ = \ 10 \ \textbf{pF}; \ \textbf{R}_{SET} \ = \ \\ \textbf{560} \ \Omega. \ \ \text{All Specifications} \ \textbf{T}_{min} \ \ \text{to} \ \textbf{T}_{max}^{1} \ \ \text{unless otherwise noted.}) \end{array}$

Parameter	J Version	K Version	Units	Test Conditions/Comments
STATIC PERFORMANCE				
Resolution (Each DAC)	10	10	Bits	
Accuracy (Each DAC)	1			
Integral Nonlinearity, INL	±3	±2	LSB max	
Differential Nonlinearity, DNL	+1.5/-1.0	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	±5	% Gray Scale max	
Coding			Binary	
DIGITAL INPUTS				
Input High Voltage, VINH	2	2	V min	
Input Low Voltage, VINL	0.8	0.8	V max	
Input Current, I <sub>IN</sub>	±1	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub> <sup>2</sup>	10	10	pF max	
ANALOG OUTPUTS				
Gray Scale Current Range	15	15	mA min	
	22	22	mA max	
Output Current				
White Level Relative to Blank	17.69	17.69	mA min	Typically 19.05 mA
	20.40	20.40	mA max	
White Level Relative to Black	16.74	16.74	mA min	Typically 17.62 mA
	18.50	18.50	mA max	
Black Level Relative to Blank	0.95	0.95	mA min	Typically 1.44 mA
	1.90	1.90	mA max	
Black Level on IOR, IOB	0	0	μA min	Typically 5 μA
	50	50	μA max	
Black Level on IOG	6.29	6.29	mA min	Typically 7.62 mA
	9.5	9.5	mA max	
Sync Level on IOG	0	0	μA min	Typically 5 μA
	50	50	μA max	
LSB Size	17.28	17.28	μA typ	
DAC to DAC Matching	5	5	% max	Typically 2%
Output Compliance, Voc	-1	-1	V min	
a	+1.4	+1.4	V max	
Output Impedance, R <sub>OUT</sub> <sup>2</sup>	100	100	kΩ typ	
Output Capacitance, C <sub>OUT</sub> <sup>2</sup>	30	30	pF max	$I_{OUT} = 0 \text{ mA}$
VOLTAGE REFERENCE				
Voltage Reference Range, V <sub>REF</sub>	1.14/1.26	1.14/1.26	V min/V max	V <sub>REF</sub> = 1.235 V for Specified Performance
Input Current, I <sub>VREF</sub>	-5	-5	mA typ	
POWER REQUIREMENTS				
$V_{AA}$	5	5	V nom	
I <sub>AA</sub>	125	125	mA max	Typically 80 mA: 80 MHz Parts
	100	100	mA max	Typically 70 mA: 50 MHz & 35 MHz Parts
Power Supply Rejection Ratio <sup>2</sup>	0.5	0.5	%/% max	Typically 0.12%/%: $f = 1 \text{ kHz}$ , COMP = 0.01 $\mu$ F
Power Dissipation	625	625	mW max	Typically 400 mW: 80 MHz Parts
	500	500	mW max	Typically 350 mW: 50 MHz & 35 MHz Parts
DYNAMIC PERFORMANCE				
Glitch Impulse <sup>2, 3</sup>	50	50	pV secs typ	
DAC Noise <sup>2, 3, 4</sup>	200	200	pV secs typ	
Analog Output Skew	2	2	ns max	Typically 1 ns

<sup>&</sup>lt;sup>1</sup>Temperature Range (T<sub>min</sub> to T<sub>max</sub>): 0 to +70°C. <sup>2</sup>Sample tested at 25°C to ensure compliance.

³TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

<sup>&</sup>lt;sup>4</sup>This includes effects due to clock and data feedthrough as well as RGB analog crosstalk.

Specifications subject to change without notice.


## ADV7121/ADV7122

# TIMING CHARACTERISTICS ( $V_{AA}=+5~V~\pm~5\%;~V_{REF}=+1.235~V;~R_L=37.5~\Omega,~C_L=10~pF;~R_{SET}=560~\Omega.$ All Specifications $T_{min}$ to $T_{max}^2$ unless otherwise noted.)

Parameter	80 MHz Versions	50 MHz Versions	30 MHz Versions	Units	Conditions/Comments
fmax	80	50	30	MHz max	Clock Rate
t <sub>1</sub>	3	6	8	ns min	Data & Control Setup Time
t <sub>2</sub>	2	2	2	ns min	Data & Control Hold Time
t <sub>3</sub>	12.5	20	33.3	ns min	Clock Cycle Time
t <sub>4</sub>	4	7	9	ns min	Clock Pulse Width High Time
t <sub>s</sub>	4	7	9	ns min	Clock Pulse Width Low Time
t <sub>6</sub>	30	30	30	ns max	Analog Output Delay
	20	20	20	ns typ	
t <sub>7</sub>	3	3	3	ns max	Analog Output Rise/Fall Time
t <sub>8</sub> <sup>3</sup>	12	15	15	ns typ	Analog Output Transition Time

#### NOTES

Specifications subject to change without notice.



#### **NOTES**

- 1. OUTPUT DELAY (t<sub>6</sub>) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF THE CLOCK TO THE 50% POINT OF **FULL-SCALE TRANSITION.**
- 2. TRANSITION TIME ( $t_8$ ) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT VALUE.
- 3. OUTPUT RISE/FALL TIME (  $\ensuremath{t_{7}}$  ) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.
- 4. SYNC AND BLANK DIGITAL INPUTS ARE NOT PROVIDED ON THE ADV7121.

Figure 1. Video Input/Output Timing

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply Ambient Operating	V <sub>AA</sub>	4.75	5.00	5.25	Volts
Temperature	TA	0		+70	°C
Output Load	R <sub>t</sub>		37.5		Ω
Reference Voltage	V <sub>REF</sub>	1.14	1.235	1.26	Volts

¹TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. See timing notes in Figure 1.

<sup>&</sup>lt;sup>2</sup>Temperature range ( $T_{min}$  to  $T_{max}$ ): 0 to +70°C. <sup>3</sup>Sample tested at +25°C to ensure compliance.

## ADV7121/ADV7122

#### ORDERING GUIDE

		Accu	racy		Packag
Model	Speed	DNL	INL	Temperature	Option
ADV7121JN80	80 MHz	+1.5	±3	0°C to +70°C	N-40A
ADV7121JN50	50 MHz	+1.5	±3	0°C to +70°C	N-40A
ADV7121JN30	30 MHz	+1.5	±3	0°C to +70°C	N-40A
ADV7121KN80	80MHz	±1	±2	0°C to +70°C	N-40A
ADV7121KN50	50MHz	±1	±2	0°C to +70°C	N-40A
ADV7121KN30	30 MHz	±1	±2	0°C to +70°C	N-40A
ADV7122JP80	80 MHz	+1.5	±3	0°C to +70°C	P-44A2
ADV7122JP50	80 MHz	+1.5	±3	0°C to +70°C	P-44A2
ADV7122JP30	80 MHz	+1.5	±3	0°C to +70°C	P-44A <sup>2</sup>
ADV7122KP80	80 MHz	±1	±2	0°C to +70°C	P-44A <sup>2</sup>
ADV7122KP50	50 MHz	±1	±2	0°C to +70°C	P-44A <sup>2</sup>
ADV7122KP30	30 MHz	±1	±2	0°C to +70°C	P-44A <sup>2</sup>

<sup>&</sup>lt;sup>1</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

#### ABSOLUTE MAXIMUM RATINGS\*

$V_{AA}$ to GND $\dots \dots + 7~V$
Voltage on Any Digital Pin GND $-0.5$ V to $V_{AA}+0.5$ V
Ambient Operating Temperature $(T_A) \dots 0$ to $+70^{\circ}$ C
Storage Temperature (Ts)65°C to +150°C
Junction Temperature (T <sub>I</sub> ) +175°C
Soldering Temperature (5 secs)
Vapor Phase Soldering (1 minute)

#### NOTES

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 

¹Analog output short circuit to any power supply or common can be of an indefinite duration.


#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### PIN CONFIGURATIONS

#### PLCC (P-44A) Package



#### DIP (N-40A) Package



<sup>&</sup>lt;sup>2</sup>PLCC: Plastic Leaded Chip Carrier (J-lead).

#### PIN FUNCTION DESCRIPTION

Pin Mnemonic	Function			
BLANK*	Composite blank control input (TTL compatible). A logic zero on this control input drives the analog outputs, IOR, IOB and IOG, to the blanking level. The $\overline{BLANK}$ signal is latched on the rising edge of CLOCK. While $\overline{BLANK}$ is a logical zero, the R0-R9, G0-G9 and R0-R9 pixel inputs are ignored.			
SYNC*	Composite sync control input (TTL compatible). A logical zero on the SYNC input switches off a 40 IRE current source. This is internally connected to the IOG analog output. SYNC does not override any other control or data input, therefore, it should only be asserted during the blanking interval. SYNC is latched on the rising edge of CLOCK.  If sync information is not required on the green channel, the SYNC input should be tied to logical zero.			
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the R0-R9, G0-G9, B0-B9, \$\overline{SYNC}\$ and \$\overline{BLANK}\$ pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.			
R0-R9, G0-G9, B0-B9	Red, green and blue pixel data inputs (TTL compatible). Pixel data is latched on the rising edge of CLOCK. R0, G0 and B0 are the least significant data bits. Unused pixel data inputs should be connected to either the regular PCB power or ground plane.			
IOR, IOG, IOB	Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.			
FS ADJUST	Full-scale adjust control. A resistor ( $R_{\rm SET}$ ) connected between this pin and GND, controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current.			
	The relationship between $R_{SET}$ and the full-scale output current on IOG (assuming $I_{SYNC}$ is connected to IOG) is given by:			
	$R_{SET}(\Omega)$ = 12,082 × $V_{REF}(V)/IOG(mA)$			
	The relationship between R <sub>SET</sub> and the full-scale output current on IOR, IOG and IOB is given by:			
	$IOG^{\star}$ (mA) = 12,082 × $V_{REF}$ (V)/ $R_{SET}$ ( $\Omega$ ) ( $\overline{SYNC}$ being asserted) $IOR$ , $IOB$ (mA) = 8,628 × $V_{REF}$ (V)/ $R_{SET}$ ( $\Omega$ )			
	The equation for IOG will be the same as that for IOR and IOB when SYNC is not being used, i.e., SYNC tied permanently low. For the ADV7121, all three analog output currents are as described by:			
	IOR, IOG, IOB (mA) = $7,969 \times V_{REF} (V)/R_{SET} (\Omega)$			
COMP	Compensation pin. This is a compensation pin for the internal reference amplifier. A 0.1 $\mu$ F ceramic capacitor must be connected between COMP and $V_{AA}$ .			
$V_{REF}$	Voltage reference input. An external 1.23V voltage reference must be connected to this pin. The use of an external resistor divider network is not recommended. A 0.1 µF decoupling ceramic capacitor should be connected between V <sub>REF</sub> and V <sub>AA</sub> .			
$V_{AA}$	Analog power supply (5 V $\pm$ 5%). All V <sub>AA</sub> pins on the ADV7121/ADV7122 must be connected.			
GND	Ground. All GND pins must be connected.			

<sup>\*</sup> $\overline{SYNC}$  and  $\overline{BLANK}$  functions are not provided on the ADV7121.

## ADV7121/ADV7122

#### TERMINOLOGY

#### Blanking Level

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### Color Video (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

#### Sync Signal (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### Gray Scale

The discrete levels of video signal between reference black and reference white levels. A 10-bit DAC contains 1024 different levels, while an 8-bit DAC contains 256.

#### Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### Reference Black Level

The maximum negative polarity amplitude of the video signal.

#### Reference White Level

The maximum positive polarity amplitude of the video signal.

#### Sync Level

The peak level of the SYNC signal.

#### Video Signal

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### CIRCUIT DESCRIPTION & OPERATION

The ADV7121/ADV7122 contains three 10-bit D/A converters, with three input channels, each containing a 10-bit register. Also integrated on board the part is a reference amplifier. CRT control functions BLANK and SYNC are integrated on board the ADV7122.

#### **Digital Inputs**

Thirty bits of pixel data (color information) R0-R9, G0-G9 and B0-B9 are latched into the device on the rising edge of each clock cycle. This data is presented to to the three 10-bit DACs and is then converted to three analog (RGB) output waveforms. See Figure 2.

The ADV7122 has two additional control signals, which are latched to the analog video outputs in a similar fashion.

BLANK and SYNC are each latched on the rising edge of CLOCK to maintain synchronization with the pixel data stream.

The  $\overline{BLANK}$  and  $\overline{SYNC}$  functions allow for the encoding of these video synchronization signals onto the RGB video output. This is done by adding appropriately weighted current sources to the analog outputs, as determined by the logic levels on the  $\overline{BLANK}$  and  $\overline{SYNC}$  digital inputs. Figure 3 shows the analog output, RGB video waveform of the ADV7121/ADV7122 . The influence of  $\overline{SYNC}$  and  $\overline{BLANK}$  on the analog video waveform is illustrated.

Table I details the resultant effect on the analog outputs of  $\overline{BLANK}$  and  $\overline{SYNC}$ .

All these digital inputs are specified to accept TTL logic levels.

#### Clock Input

The CLOCK input of the ADV7121/ADV7122 is typically the pixel clock rate of the system. It is also known as the dot rate. The dot rate, and hence the required CLOCK frequency, will be determined by the on-screen resolution, according to the following equation:

Dot Rate = (Horiz Res) × (Vert Res) × (Refresh Rate )/ (Retrace Factor)

Horiz Res = Number of Pixels/Line.

Vert Res = Number of Lines/Frame.

Refresh Rate = Horizontal Scan Rate. This is the rate at which the screen must be refreshed, typ-

ically 60 Hz for a noninterlaced system or 30 Hz for an interlaced system.

Retrace Factor = Total Blank Time Factor. This takes

into account that the display is blanked for a certain fraction of the total duration of each frame (e.g., 0.8).




Figure 2. Video Data Input/Output


## ADV7121/ADV7122

If we therefore have a graphics system with a  $1024 \times 1024$  resolution, a noninterlaced 60 Hz refresh rate and a retrace factor of 0.8, then:

Dot Rate =  $1024 \times 1024 \times 60/0.8$ 

78.6 MHz

The required CLOCK frequency is thus 78.6 MHz. All video data and control inputs are latched into the ADV7121/ADV7122 on the rising edge of CLOCK, as previously described in the "Digital Inputs" section. It is recommended that the CLOCK input to the ADV7121/ADV7122 be driven by a TTL buffer (e.g., 74F244).



#### NOTES

- 1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75 $\Omega$  LOAD.
- 2.  $V_{REF}$  = 1.235V,  $R_{SET}$  = 560 $\Omega$  .
- 3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 3. RGB Video Output Waveform

Description	IOG (mA) <sup>1</sup>	IOR, IOB (mA)	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	19.05	1	1	3FFH
VIDEO	video + 9.05	video + 1.44	1	1	data
VIDEO to BLANK	video + 1.44	video + 1.44	0	1	data
BLACK LEVEL	9.05	1.44	1	1	00H
BLACK to BLANK	1.44	1.44	0	1	00H
BLANK LEVEL	7.62	0	1	0	xxH
SYNC LEVEL	0	0	0	0	xxH

NOTE

Table Ia. Video Output Truth Table for the ADV7122

Description	IOR, IOG, IOB (mA) <sup>1</sup>	DAC Input Data
WHITE LEVEL	17.62	3FF
VIDEO	video	data
VIDEO to BLACK	video	data
BLACK LEVEL	0	00H

NOTE

Table lb. Video Output Truth Table for the ADV7121

 $<sup>^{1}</sup>$ Typical with full-scale IOG = 26.67 mA.  $V_{REF}$  = 1.235 V,  $R_{SET}$  = 560  $\Omega$ ,  $I_{SYNC}$  connected to IOG.

 $<sup>^{1}</sup>$ Typical with full-scale = 17.62 mA.  $V_{REF}$  = 1.235 V,  $R_{SET}$  = 560 Ω.

#### Video Synchronization & Control

The ADV7122 has a single composite sync (SYNC) input control. Many graphics processors and CRT controllers have the ability of generating horizontal sync (HSYNC), vertical sync (VSYNC) and composite SYNC.

In a graphics system which does not automatically generate a composite SYNC signal, the inclusion of some additional logic circuitry will enable the generation of a composite SYNC signal.

The sync current is internally connected directly to the IOG output, thus encoding video synchronization information onto the green video channel. If it is not required to encode sync information onto the ADV7122, the SYNC input should be tied to logic low.


#### Reference Input

An external 1.23 V voltage reference is required to drive the ADV7121/ADV7122. The AD589 from Analog Devices is an ideal choice of reference. It is a two-terminal, low cost, temperature compensated bandgap voltage reference which provides a fixed 1.23 V output voltage for input currents between 50  $\mu A$  and 5 mA. Figure 4 shows a typical reference circuit connection diagram. The voltage reference gets its current drive from the ADV7121/ADV7122's  $V_{AA}$  through an on-board 1  $k\Omega$  resistor to the  $V_{REF}$  pin. A 0.1  $\mu F$  ceramic capacitor is required between the COMP pin and  $V_{AA}$ . This is necessary so as to provide compensation for the internal reference amplifier.

A resistance R<sub>SET</sub> connected between FS ADJUST and GND determines the amplitude of the output video level according to Equations 1 and 2 for the ADV7122 and Equation 3 for the ADV7121:

$$IOG^{\star}$$
 (mA) = 12,082 ×  $V_{REF}$  (V)/ $R_{SET}$  ( $\Omega$ ) . . . . . . (1)  
 $IOR$ ,  $IOB$  (mA) = 8,628 ×  $V_{REF}$  (V)/ $R_{SET}$  ( $\Omega$ ) . . . . . (2)  
 $IOR$ ,  $IOG$ ,  $IOB$  (mA) = 7,969 ×  $V_{REF}$  (V)/ $R_{SET}$  ( $\Omega$ ) . . . (3)

\*Only applies to the ADV7122 when \$\overline{SYNC}\$ is being used. If \$\overline{SYNC}\$ is not being encoded onto the green channel, then Equation 1 will be similar to Equation 2.



\*ADDITIONAL CIRCUITRY, INCLUDING DECOUPLING COMPONENTS, EXCLUDED FOR CLARITY

Figure 4. Reference Circuit

Using a variable value of  $R_{\rm SET}$ , as shown in Figure 4, allows for accurate adjustment of the analog output video levels. Use of a fixed 560  $\Omega$   $R_{\rm SET}$  resistor yields the analog output levels as quoted in the specification page. These values typically correspond to the RS-343A video waveform values as shown in Figure 3.

#### D/A Converters


The ADV7121/ADV7122 contains three matched 10-bit D/A converters. The DACs are designed using an advanced, high speed, segmented architecture. The bit currents corresponding to each digital input are routed to either the analog output (bit = "1") or GND (bit = "0") by a sophisticated decoding scheme. As all this circuitry is on one monolithic device, matching between the three DACs is optimized. As well as matching, the use of identical current sources in a monolithic design guarantees monotonicity and low glitch. The on-board operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

#### **Analog Outputs**

The ADV7121/ADV7122 has three analog outputs, corresponding to the red, green and blue video signals.


The red, green and blue analog outputs of the ADV7121/ ADV7122 are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a 37.5  $\Omega$  load, such as a doubly terminated 75  $\Omega$  coaxial cable. Figure 5a shows the required configuration for each of the three RGB outputs connected into a doubly terminated 75  $\Omega$  load. This arrangement will develop RS-343A video output voltage levels across a 75  $\Omega$  monitor.

A suggested method of driving RS-170 video levels into a 75  $\Omega$  monitor is shown in Figure 5b. The output current levels of the DACs remain unchanged, but the source termination resistance,  $Z_S$ , on each of the three DACs is increased from 75  $\Omega$  to 150  $\Omega$ .



TERMINATION REPEATED THREE TIMES FOR RED, GREEN AND BLUE DACS

Figure 5a. Analog Output Termination for RS-343A



TERMINATION REPEATED THREE TIMES FOR RED, GREEN AND BLUE DACS

Figure 5b. Analog Output Termination for RS-170

## ADV7121/ADV7122

More detailed information regarding load terminations for various output configurations, including RS-343A and RS-170, is available in an Application Note entitled "Video Formats & Required Load Terminations" available from Analog Devices, publication no. E1228-15-1/89.

Figure 3 shows the video waveforms associated with the three RGB outputs driving the doubly terminated 75  $\Omega$  load of Figure 5a. As well as the gray scale levels, Black Level to White Level, the diagram also shows the contributions of  $\overline{SYNC}$  and  $\overline{BLANK}$  for the ADV7122. These control inputs add appropriately weighted currents to the analog outputs, producing the specific output level requirements for video applications. Table Ia details how the  $\overline{SYNC}$  and  $\overline{BLANK}$  inputs modify the output levels.

#### **Gray Scale Operation**

The ADV7121/ADV7122 can be used for stand-alone, gray scale (monochrome) or composite video applications (i.e., only one channel used for video information). Any one of the three channels, RED, GREEN or BLUE can be used to input the digital video data. The two unused video data channels should be tied to logical zero. The unused analog outputs should be terminated with the same load as that for the used channel. In other words, if the red channel is used and IOR is terminated with a doubly-terminated 75  $\Omega$  load (37.5  $\Omega$ ), IOB and IOG should be terminated with 37.5  $\Omega$  resistors. See Figure 6.




Figure 6. Input and Output Connections for Stand-Alone Gray Scale or Composite Video

#### PC Board Layout Considerations

The ADV7121/ADV7122 is optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of the ADV7121/ADV7122 it is imperative that great care be given to the PC board layout. Figure 8 shows a recommended connection diagram for the ADV7121/ADV7122.

The layout should be optimized for lowest noise on the ADV7121/ADV7122 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of V<sub>AA</sub> and GND pins should by minimized so as to minimize inductive ringing.

#### **Ground Planes**

The ADV7121/ADV7122 and associated analog circuitry, should have a separate ground plane referred to as the analog ground plane. This ground plane should connect to the regular PCB

#### **Video Output Buffers**

The ADV7121/ADV7122 is specified to drive transmission line loads, which is what most monitors are rated as. The analog output configurations to drive such loads are described in the Analog Interface section and illustrated in Figure 5. However, in some applications it may be required to drive long "transmission line" cable lengths. Cable lengths greater than 10 meters can attenuate and distort high frequency analog output pulses. The inclusion of output buffers will compensate for some cable distortion. Buffers with large full power bandwidths and gains between 2 and 4 will be required. These buffers will also need to be able to supply sufficient current over the complete output voltage swing. Analog Devices produces a range of suitable op amps for such applications. These include the AD84x series of monolithic op amps. In very high frequency applications (80 MHz), the AD9617 is recommended. More information on line driver buffering circuits is given in the relevant op amp data

Use of buffer amplifiers also allows implementation of other video standards besides RS-343A and RS-170. Altering the gain components of the buffer circuit will result in any desired video level.




Figure 7. AD848 As an Output Buffer

ground plane at a single point through a ferrite bead, as illustrated in Figure 8. This bead should be located as close as possible (within 3 inches) to the ADV7121/ADV7122.

The analog ground plane should encompass all ADV7121/ADV7122 ground pins, voltage reference circuitry, power supply bypass circuitry, the analog output traces and any output amplifiers.

The regular PCB ground plane area should encompass all the digital signal traces, excluding the ground pins, leading up to the ADV7121/ADV7122.

#### **Power Planes**

The PC board layout should have two distinct power planes, one for analog circuitry and one for digital circuitry. The analog power plane should encompass the ADV7121/ADV7122 ( $V_{AA}$ ) and all associated analog circuitry. This power plane should be connected to the regular PCB power plane ( $V_{CC}$ ) at a single point through a ferrite bead, as illustrated in Figure 8. This bead should be located within three inches of the ADV7121/ADV7122.

### ADV7121/ADV7122

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7121/ADV7122 power pins, voltage reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

#### Supply Decoupling

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors (see Figure 8).

Optimum performance is achieved by the use of  $0.1\mu F$  ceramic capacitors. Each of the two groups of  $V_{AA}$  should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

It is important to note that while the ADV7121/ADV7122 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

#### **Digital Signal Interconnect**

The digital signal lines to the ADV7121/ADV7122 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.

Due to the high clock rates used, long clock lines to the ADV7121/ADV7122 should be avoided so as to minimize noise pickup.

Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{\rm CC}$ ), and not the analog power plane.

#### **Analog Signal Interconnect**

The ADV7121/ADV7122 should be located as close as possible to the output connectors thus minimizing noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, thereby maximizing the high frequency power supply rejection.

For optimum performance, the analog outputs should each have a source termination resistance to ground of 75  $\Omega$  (doubly terminated 75  $\Omega$  configuration). This termination resistance should be as close as possible to the ADV7121/ADV7122 so as to minimize reflections.

Additional information on PCB design is available in an application note entitled "Design and Layout of a Video Graphics System for Reduced EMI." This application note is available from Analog Devices, publication no. E1309–15–10/89.




Figure 8. ADV7121/ADV7122 Typical Connection Diagram and Component List



## **CMOS Continuous Edge Graphics RAM-DACs (CEG/DACs)**

## ADV7141/ADV7146/ADV7148\*

#### **FEATURES**

**Proprietary Antialiasing Function** Dejagging of Lines, Arcs, Circles, Fonts, etc. **Effective 24-Bit True Color Performance Dynamic Palette Load (DPL) Function** Plug-in Upgrade for Standard VGA RAM-DACs ADV478/ADV471, ADV476 (ADV®) & Inmos 171/176† Fully PS/2†, VGA† and 8514/A† Compatible 66 MHz Pipelined Operation Triple 8-Bit/6-Bit D/A Converters 256 × 24 (18) Color Palette RAM **On-Board Gamma-Correction** On-Board Antisparkle Circuit RS-343A/RS-170 Compatible Outputs **External Voltage or Current Reference** Standard MPU Interface +5 V CMOS Monolithic Construction APPLICATIONS **High Resolution Color Graphics** 

True Color Graphics Digital Typography (Smooth Fonts) Scientific Visualization 3-D Solids Modeling **CAE/CAD/CAM Applications** Image Processing Instrumentation **Desktop Publishing AVAILABLE CLOCK RATES** 

66 MHz


50 MHz

35 MHz

#### GENERAL DESCRIPTION

The Analog Devices' Continuous Edge Graphics† RAM-DAC (CEG†/DAC) dramatically improves image quality of standard analog color systems, by eliminating the jagged edges of computer generated images (antialiasing) and by providing an extended color palette for 3D modeling. This increased performance is achieved while at the same time maintaining full pin and functional compatibility with existing video RAM-DACs and color palettes used in VGA graphics systems.

The CEG/DAC implements a proprietary antialiasing or "dejagging" function. This is used to smooth the jagged edges associated with lines, circles and other nonrectangular objects displayed on a regular CRT screen. The part also allows for the effective display of 24-bit true color images on a standard 8-bit system, without the requirement of increased memory. More than 740,000 colors can be simultaneously displayed on an 8-bit/pixel system as against the 256 colors normally associated with 8-bit/pixel systems. This is achieved by a combination of the antialiasing function and a unique dynamic palette load



(DPL) feature. DPL allows for color palette writes (color alterations) during a single frame image.

The CEG/DAC combines a color lookup table (CLUT), three matched video speed computational units and associated control logic as well as three digital-to-analog converters (DACs). These all combine to significantly enhance the video image display quality of standard 8-bit/pixel graphics systems.

The ADV7148 and ADV7141 are pin and functional compatible with the ADV478 and ADV471, with the exception that the ADV7148 and the ADV7141 do not contain the overlay palette. The ADV7146 is pin and functional compatible with the ADV476 and the Inmos IMSG171/176.

CEG requires two closely connected components—the CEG/ DAC chip and the software driver. Conventional antialiasing schemes are implemented entirely in software and operate on the pixel data in the graphics pipeline, resulting in a significant speed performance penalty. In contrast, the CEG software driver takes application software information and encodes the frame buffer with a sequence of data and commands for the CEG/DAC. The CEG/DAC hardware performs all of the antialiasing calculations. In this way, the visual benefits of antialiased graphics are provided with a minimal increase in software overhead.

\*Protected by U.S. Patent Nos. 4,482,893 and 4,704,605. †Inmos is a trademark of Inmos Ltd.

Personal System/2, VGA and 8514/A are trademarks of International Business Machines Corp.

Edsun Continuous Edge Graphics and CEG are registered trademarks of Edsun Laboratories, Inc.

ADV is a registered trademark of Analog Devices, Inc.

# $\begin{array}{l} \textbf{ADV7141/ADV7146/ADV7148} - \textbf{SPECIFICATIONS} \ (V_{AA}{}^{1} = 5 \ V; \ SETUP = 8/\overline{6} = V_{AA}; \\ I_{REF} = -8.39 \ \text{mA} \ (ADV7146); \ R_{L} = 37.5 \ \Omega, \ C_{L} = 10 \ \text{pF}; \ R_{SET} = 147 \ \Omega. \ \text{All Specifications} \ T_{min} \ \text{to} \ T_{max}^{2} \ \text{unless otherwise noted.} \\ \end{array}$

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	8	Bits	
Accuracy (Each DAC)			
Integral Nonlinearity <sup>3</sup>	$\pm 1 (\pm 1/2)$	LSB max	
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale	
Coding	,	Binary	
DIGITAL INPUTS			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±1	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub>	7	pF max	$f = 1 \text{ MHz}, V_{IN} = 2.4 \text{ V}$
DIGITAL OUTPUTS			
Output High Voltage, VOH	2.4	V min	$I_{SOURCE} = 400 \mu A$
Output Low Voltage, VOL	0.4	V max	$I_{SINK} = 3.2 \text{ mA}$
Floating-State Leakage Current	50	μA max	
Floating-State Leakage Capacitance	7	pF max	
ANALOG OUTPUTS			
Gray Scale Current Range	20	mA max	
Output Current			
White Level Relative to Blank/Black	17.4/20.40	mA min/mA max	Typically 19.05 mA
White Level Relative to Black <sup>4</sup>	16.5/18.50	mA min/mA max	Typically 17.62 mA, SETUP = $V_{AA}$
Black Level Relative to Blank <sup>4</sup>	0.95	mA min	Typically 1.44 mA, SETUP = $V_{AA}$
(Pedestal = 7.5 IRE)	1.90	mA max	
Black Level Relative to Blank	0	μA min	Typically 5 $\mu$ A, SETUP = GND
(Pedestal = 0 IRE)	50	μA max	
Blank Level <sup>4</sup>	6.29	mA min	Typically 7.62 mA
(Sync Enabled)	8.96	mA max	
Blank Level	0	μA min	Typically 5 μA
(Sync Disabled)	50	μA max	m : " * *
Sync Level <sup>4</sup>	0	μA min	Typically 5 μA
I CD	50	μA max	
LSB size	69.1	μA typ	T:11 20/
DAC to DAC Matching	5 0/+1.5	% max V min/V max	Typically 2%
Output Compliance, V <sub>OC</sub> Output Impedance, R <sub>OUT</sub>	10	kΩ typ	
Output Impedance, K <sub>OUT</sub> Output Capacitance, C <sub>OUT</sub>	30	pF max	
	30	pr max	ADV7140 0 ADV7141 O.1.
VOLTAGE REFERENCE	1.14/1.26	V min/V max	ADV7148 & ADV7141 Only
Voltage Reference Range	1.14/1.26		
Input Current, I <sub>VREF</sub>	10	μA typ	
CURRENT REFERENCE			ADV7146 Only
Input Current (I <sub>REF</sub> ) Range	-3/-10	mA min/mA max	
Voltage at I <sub>REF</sub>	$V_{CC} - 3/V_{CC}$	V min/max	
POWER SUPPLY			
Supply Voltage, V <sub>AA</sub>	4.75/5.25	V min/V max	66 MHz Parts
	4.50/5.50	V min/V max	50 & 35 MHz Parts
Supply Current, I <sub>AA</sub>	350	mA max	Typically 200 mA
Power Supply Rejection Ratio	0.5	%/% max	$f = 1 \text{ kHz}, \text{COMP} = 0.1 \mu\text{F}$
DYNAMIC PERFORMANCE			
Clock and Data Feedthrough <sup>5, 6</sup>	-30	dB typ	
Glitch Impulse <sup>5, 6</sup>	75	pV secs typ	
DAC to DAC Crosstalk <sup>7</sup>	-23	dB typ	

#### NOTES

 $<sup>^{1}\</sup>pm5\%$  for 66 MHz parts;  $\pm10\%$  for 50 MHz & 35 MHz parts.

Temperature range (T<sub>min</sub> to T<sub>max</sub>): 0 to 4-70°C.

Tested to 8-bit linearity (tested to 6-bit linearity, ADV7146 only).

<sup>&</sup>lt;sup>4</sup>ADV7141 and ADV7148 only.
<sup>5</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured at the 10% and 90% points. Timing reference points at 50% for inputs and outputs.

DAC to DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

TIMING CHARACTERISTICS  $(V_{AA}^2=5\ V;\ SETUP=8/\overline{6}=V_{AA};\ V_{REF}=1.235\ V\ (ADV7148/ADV7141);\ I_{REF}=-8.39\ mA\ (ADV7146);\ I_{REF}=-8.39\ mA\ (AD$ 

Parameter	66 MHz Version	50 MHz Version	35 MHz Version	Units	Conditions/Comments
f <sub>max</sub>	66	50	35	MHz	Clock Rate
tı	10	10	15	ns min	RS0-RS1 Setup Time
t <sub>2</sub>	10	10	15	ns min	RS0-RS1 Hold Time
t <sub>2</sub> t <sub>3</sub> <sup>4</sup>	2	2	2	ns min	RD Asserted to Data Bus Driven
t <sub>4</sub> <sup>4</sup>	40	40	40	ns max	RD Asserted to Data Valid
t <sub>5</sub> <sup>5</sup>	20	20	20	ns max	RD Negated to Data Bus 3-Stated
t <sub>6</sub> <sup>5</sup>	5	5	5	ns min	Read Data Hold Time
t <sub>7</sub>	10	10	15	ns min	Write Data Setup Time
t <sub>8</sub>	15	15	15	ns min	Write Data Hold Time
t <sub>9</sub>	50	50	50	ns min	RD, WR Pulse Width Low
t <sub>10</sub>	6 × t <sub>13</sub>	6 × t <sub>13</sub>	6 × t <sub>13</sub>	ns min	RD, WR Pulse Width High
t <sub>11</sub>	3	3	4	ns min	Pixel & Control Setup Time
t <sub>12</sub>	3	3	4	ns min	Pixel & Control Hold Time
t <sub>13</sub>	15	20	28	ns min	Clock Cycle Time
t <sub>14</sub>	5	6	7	ns min	Clock Pulse Width High Time
t <sub>15</sub>	5	6	9	ns min	Clock Pulse Width Low Time
t <sub>16</sub>	30	30	30	ns max	Analog Output Delay
t <sub>17</sub>	3	3	3	ns typ	Analog Output Rise/Fall Time
t <sub>18</sub> 6	13	20	28	ns max	Analog Output Settling Time
t <sub>SK</sub>	2	2	2	ns max	Analog Output Skew
$t_{PD}$					Pipeline Delay
Compatibility Mode	$3 \times t_{13}$	$3 \times t_{13}$	$3 \times t_{13}$	ns min	
CEG Mode	6 × t <sub>13</sub>	6 × t <sub>13</sub>	6 × t <sub>13</sub>	ns min	

#### NOTES

Specifications subject to change without notice.




Figure 1. MPU Read/Write Timing




Figure 3. Load Circuit for Bus Access and Relinquish Time




Figure 2. Video Input/Output Timing

#### NOTES

- OUTPUT DELAY MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL SCALE TRANITION.
- SETTLING TIME MEASURED FROM THE 50% POINT OF FULL SCALE
- TRANSITION TO THE OUTPUT REMAINING WITHIN ±1 LSB.
- OUTPUT RISE/FALL TIME MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL SCALE TRANSITION.

<sup>&</sup>lt;sup>1</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10 pF, D0-D7 output load ≤50 pF. See timing notes in Figure 2.

 $<sup>^2</sup>$  ± 5% for 66 MHz parts; ± 10% for 50 MHz & 35 MHz parts;  $t_{15}$  measured at  $V_{AA}$  = 5 V for 66 MHz parts.

<sup>&</sup>lt;sup>3</sup>Temperature Range (T<sub>min</sub> to T<sub>max</sub>): 0 to +70°C.

<sup>4</sup>t<sub>3</sub> and t<sub>4</sub> are measured with the load circuit of Figure 3 and defined as the time required for an output to cross 0.4 V or 2.4 V.

st, and t, are derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 3. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the times, t, and t, quoted in the timing characteristics are the true values for the device and as such are independent of external bus loading capacitances.

<sup>&</sup>lt;sup>6</sup>Settling time does not include clock and data feedthrough.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
POWER SUPPLY 66 MHz Parts 50, 35 MHz Parts	V <sub>AA</sub>	4.75 4.5	5.00 5.00	5.25 5.5	Volts Volts
AMBIENT OPERATING TEMPERATURE	T <sub>A</sub>	0		+70	°C
OUTPUT LOAD	$R_L$		37.5		Ω
VOLTAGE REFERENCE CONFIGURATION Voltage Reference	V <sub>REF</sub>	1.14	1.235	1.26	Volts
CURRENT REFERENCE CONFIGURATION  I <sub>REF</sub> CURRENT STANDARD RS-343A PS/2 Compatible	I <sub>REF</sub>	-3 -3	-8.39 -8.88	-10 -10	mA mA

#### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



#### ABSOLUTE MAXIMUM RATINGS

$V_{AA}$ to GND
Voltage on Any Digital Pin GND $-0.5$ V to $V_{AA} + 0.5$ V
Ambient Operating Temperature $(T_A) \dots -55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature $(T_S) \dots -45^{\circ}C$ to $+125^{\circ}C$
Junction Temperature $(T_1) \dots + 175^{\circ}C$
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase Soldering (2 minutes) +220°C
IOR, IOG, IOB to GND <sup>1</sup> 0 V to V <sub>AA</sub>

#### NOTES

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Analog output short circuit to any power supply or common can be of an indefinite duration.


#### ORDERING GUIDE

Model <sup>1</sup>	Speed	Resolution <sup>2</sup>	Package Option <sup>3, 4</sup>
ADV7146KN66	66 MHz	6-Bit	N-28
ADV7146KN50	50 MHz	6-Bit	N-28
ADV7146KN35	35 MHz	6-Bit	N-28
ADV7141KP66	66 MHz	6-Bit	P-44A
ADV7141KP50	50 MHz	6-Bit	P-44A
ADV7141KP35	35 MHz	6-Bit	P-44A
ADV7148KP66	66 MHz	8-Bit/6-Bit	P-44A
ADV7148KP50	50 MHz	8-Bit/6-Bit	P-44A
ADV7148KP35	35 MHz	8-Bit/6-Bit	P-44A


#### NOTES

- <sup>1</sup>All devices are specified for 0°C to +70°C operation.
- <sup>2</sup>Refers to "Compatibility Mode." In "CEG Mode," resolution for all options
- <sup>3</sup>28-pin DIP devices are packaged in 28-pin 0.6" plastic dual-in-line packages. 44-pin PLCC devices are packaged in 44-pin plastic leaded (J-lead) chip carriers.
- <sup>4</sup>N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC). For outline information see Package Information section.

#### PIN CONFIGURATIONS 28-Pin DIP



#### 44-Pin PLCC



\* (NC) INDICATES THE ADV7141 ONLY

Pin Mnemonic	Function				
BLANK	Composite blank control input (TTL compatible). A Logic 0 drives the analog outputs to the blanking level. It is latched on the rising edge of CLOCK. When BLANK is a logical zero, the pixel and overlay inputs are ignored.				
SETUP	Setup control input. Used to sp (ADV7141/ADV7148 only).	Setup control input. Used to specify either a 0 IRE (SETUP = GND) or 7.5 IRE (SETUP = V <sub>AA</sub> ) blanking pedestal (ADV7141/ADV7148 only).			
SYNC	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the analog outputs. SYNC does not override any other control or data input, therefore it should be asserted only during the blanking interval. It is latched on the rising edge of CLOCK (ADV7141/ADV7148 only).				
CLOCK					, SYNC, and BLANK inputs. It is typibe driven by a dedicated TTL buffer.
P0-P7	Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which one of the 256 entries in the color palette RAM is to be used to provide color information. They are latched on the rising edge of CLOCK. P0 is the LSB. Unused inputs should be connected to GND.				
IOR, IOG, IOB	Red, green, and blue current outputs. These high impedance current sources are capable of directly driving a doubly terminated 75 $\Omega$ coaxial cable.				
$I_{REF}$	Current Reference input (Curre	nt Reference con	figuration)/l	Full-scale adjust co	ontrol (Voltage Reference configuration).
	When using an external voltage reference, a resistor $(R_{SET})$ connected between this pin and GND controls the magnitude of the full-scale video signal. The relationship between $R_{SET}$ and the full-scale output current on each output is $R_{SET}(\Omega) = K \times I,000 \times V_{REF}(v)/I_{OUT}(mA)$				
	K is defined in the table below, along with corresponding $R_{SET}$ values for doubly terminated 75 $\Omega$ loads.				
	When using an external curren output is:	reference, the re	elationship b	etween I <sub>REF</sub> and	the full-scale output current on each
		$I_{REF}$ (mA	$I_{OUT} = I_{OUT} $	nA)/K	
	Mode	Pedestal	K	$R_{SET}(\Omega)^*$	
	6-Bit 8-Bit	7.5 IRE 7.5 IRE	3.170 3.195	147 147	
	6-Bit 8-Bit	0 IRE 0 IRE	3.000 3.025	147 147	

Compensation pin. If an external voltage reference is used, this pin should be connected to OPA. If an external current reference is used, this pin should be connected to $I_{REF}$ . A 0.1 $\mu$ F ceramic capacitor must always be used to bypass this pin to $V_{AA}$ (ADV7141/ADV7148 only).
Voltage reference input. If an external voltage reference is used, it must supply this input with a 1.2 V (typical) reference. If an external current reference is used, this pin should be left floating, except for the bypass capacitor. A 0.1 $\mu$ F ceramic capacitor must always be used to decouple this input to $V_{AA}$ (ADV7141/ADV7148 only).
Reference amplifier output. If an external voltage reference is used, this pin must be connected to COMP. When using an external current reference, this pin should be left floating (ADV7141/ADV7148 only).
Analog power. All V <sub>AA</sub> pins must be connected.
Analog ground. All GND pins must be connected.
Write control input (TTL compatible). D0-D7 data is latched on the rising edge of $\overline{WR}$ , and RS0-RS1 are latched on the falling edge of $\overline{WR}$ during MPU write operations.

on the falling edge of RD during MPU read operations.

the least significant bit.

one) or 6 bits (logical zero) of color information each cycle. For 8-bit operation, D7 is the most significant bit (MSB) while for 6-bit operation, D5 is the MSB. D6 and D7 are ignored during 6-bit operation. All parts operate in 8-bit format while in CEG mode. 6-Bit operation is the default VGA mode on the ADV7146 and ADV7141. The 8/6 bit must be set to Logical 0 on the ADV7148 to make it VGA compatible. If left unconnected, this pin remains in a low state.

Read control input (TTL compatible). To read data from the device, RD must be a logical zero. RS0-RS1 are latched

Data bus (TTL compatible). Data is transferred into and out of the device over this 8-bit bidirectional data bus. D0 is

8-bit/6-bit select input (TTL compatible). This input specifies whether the MPU is reading and writing 8 bits (logical

Register select inputs (TTL compatible). RS0-RS1 specify the type of read or write operation being performed.

CEG disable (TTL compatible). Driving this pin active high disables all CEG functions. Software will detect a non-CEG device if this pin is high (ADV7141/ADV7148 only). If left unconnected, this pin remains in a low state.


**CEGDIS** 

 $\overline{RD}$ 

RS0, RS1

D0-D7

8/6



Functional Block Diagram of CEG/DAC

#### TERMINOLOGY

#### Blanking Level

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

#### Color Video (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

#### Composite Sync Signal (SYNC)

The position of the composite video signal which synchronizes the scanning process.

#### Composite Video Signal

The video signal with or without setup, plus the composite SYNC signal.

#### **Gray Scale**

The discrete levels of video signal between Reference Black and Reference White levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

#### Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

#### Reference Black Level

The maximum negative polarity amplitude of the video signal.

#### Reference White Level

The maximum positive polarity amplitude of the video signal.

#### Setur

The difference between the reference black level and the blanking level.

#### Sync Level

The peak level of the composite SYNC signal.


#### Video Signal

That portion of the composite video signal which varies in gray scale levels between Reference White and Reference Black. Also referred to as the picture signal, this is the portion which may be visually observed.

#### ANTIALIASING

Antialiasing is a technique used to smooth the jagged edges associated with lines, circles, and other nonrectangular objects represented on a CRT screen. Without antialiasing, each pixel (picture element) on a CRT is either "on" or "off." If the edge of a smooth shape passes through a pixel, the software is forced to approximate the edge as best it can (i.e., the pixel is "on" if more than half of the pixel is covered by the object). Even when a large number of pixels are used to represent an object, the eye quickly detects the series of "on" and "off" dots along the picture edge.

CEG achieves antialiasing by allowing the software to choose not only the discrete palette colors, but also a linear mix of those colors. For example, if only 1/3 of the pixel is covered by an object, the pixel would be displayed in the ratio of 33:67 between the object color and the background color. The eye perceives the new boundary as a completely smooth edge. The software driver defines the value of every pixel on a shape boundary, thereby dramatically increasing the perceived resolution of any computer display. By mixing colors in real time, the CEG/DAC can generate up to 800,000 simultaneously display-



ACTUAL COLOR 2 - %
Figure 4. An Edge Crossing Scan Line

able colors without altering the contents of the standard 256 color look-up-table.

Figure 4 shows an enlargement of an object edge, with each square representing a screen pixel. An object is drawn in Color 2 on a background of Color 1—the actual colors are determined by the contents of the CLUT.

Without CEG, pixels labelled "A" through "E" will be displayed as Color 1 (Figure 5). Pixels are defined as Color 2 when more than 50% of the pixel is defined by that color, as shown in pixels "F" through "J." CEG blends colors to more closely approximate the intended color boundary as shown in Figure 6.





Figure 5. Traditional Pixel Coverage (Aliasing)

ACTUAL COLOR 2 - %



ACTUAL COLOR 2 - %
Figure 6. Dejagging or Antialiasing Using CEG

rigure 6. Dejagging or Antialiasing Using CEG

#### **CEG FUNCTIONAL DESCRIPTION**

CEG uses two data ports, a pixel port and an MPU data port. Three analog signals are produced which can directly drive the red, green, and blue inputs of a standard analog display monitor. The CEG/DAC consists of four major blocks: CEG logic, three 8-bit DACs, 256  $\times$  24 lookup table RAM, and MPU control.

The CEG/DAC is a real-time signal processor which interprets data in the frame buffer as either colors, mix commands, or both. CEG uses a special sequence of lookup table accesses to enable and disable the CEG logic. The nonCEG mode allows full backward compatibility with current video palette products. The circuit is powered-up in nonCEG mode. CEG-aware software activates CEG modes and provides the advantages of aliasfree images.

In nonCEG systems and software applications, the CEG/DAC behaves identical to normal palette DACs, providing complete physical and functional compatibility with all VGA compatible PCs. The CEG/DAC is available in packages compatible with the most popular palette DACs, including ADV471, ADV476, and ADV478 devices.

#### **MPU Data Port**

The MPU data port allows the system processor to access the color palette address register, color palette RAM and pixel mask register. Register selection is identical to the associated non-CEG, VGA compatible parts.

If the CEG device is operating in 8-bit mode, all 8 bits of the lookup table color data register are significant. In 6-bit modes, lookup table color data should be written and read back right-justified to/from D5-D0. During readback, in 6-bit modes, D6 and D7 are forced to Logic 0.

#### **Pixel Port**

Pixel information is latched into the CEG/DAC via the pixel port. For each clock cycle, the state of the P7-P0, BLANK and SYNC define the state of the DAC outputs.

Pixel port inputs are logically "AND"ed with the contents of the pixel mask register, for simple animation applications. The pixel mask register is accessed via the MPU interface. In general, the pixel mask register should be set to FFH for any of the CEG modes. See Appendix A for sample code to access the pixel mask register.

Two selectable features in CEG mode are "partial shading" and "pixel replication." Certain video controllers repeat each pixel twice in low resolution modes. In these modes, the pixel data is sampled every other CLOCK.

Systems which use only 4 bits per pixel should be connected to P3-P0, tying P7-P4 to ground. This type of system must use the "partial shading" Advanced-4 Method, which allows 8 colors (0-7) and 8 mix commands (8-15) in increments of 12%.

### **CEG PROGRAMMING BASICS**

#### **CEG** Computation

When CEG is active, the CEG/DAC computes a real time weighted average on each of the primary colors which are read out of the palette RAM. This calculation, as represented by the generalized diagram of Figure 7, is expressed by the following equation:

$$P_{MC} = [(Color B \times Mix) + (Color A \times (31-Mix) + 16)]$$
 131 where:  $P_{MC} = mixed color$ .

Or alternatively, it can be described by:

Mixed color = (ratio of previous color  $\times$  previous color) + (ratio of new color  $\times$  new color)

The mixed colors, one mixed color each for red, green and blue are then input to a gamma correction circuit. The output of this circuit drive each of the three RGB-DACs.

#### **CEG MODES**

Although there is one algorithm in the CEG/DAC, there are three ways of encoding the pixels in the frame buffer, namely, the Basic-8, Advanced-4 and Advanced-8 methods. These are described as follows:

Basic-8

16 drawing colors with 8 mixes plus explicit loading of new or old color (suitable for CAD type applications where few colors are needed).

Advanced-4 8 drawing colors with 8-mix shading (suitable for antialiasing in 4-bits/pixel systems).

Advanced-8 223 drawing colors with full 32-mix

223 drawing colors with full 32-mix shading (suitable for 3-D solid modeling and true-color image rendition).




Figure 7. Block Diagram Representation of the CEG Algorithm

#### CIRCUIT DESCRIPTION

#### MPU Interface

As illustrated in the functional block diagram, the ADV7141/ADV7146/ADV7148 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM, pixel mask register and address register.

The RS0-RS1 select inputs specify whether the MPU is accessing the address register, color palette RAM, or pixel mask register, as illustrated in Table I. The 8-bit address register is used to address the color palette RAM.

Table I. Control Input Truth Table

RS1	RS0	Addressed by MPU
0	0	Address Register (RAM Write Mode)
1	1	Address Register (RAM Read Mode)
0	1	Color Palette RAM
1	0	Pixel Read Mask Register

To write color data, the MPU writes the address register with the address of the color palette RAM location to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green and blue). During the blue write cycle, the three bytes of color information are concatenated into a 24-bit word (18-bit word for VGA backward compatible data). This color value is then written to the location in the palette RAM pointed to by the address register. The address register then increments and points to the next palette RAM location which the MPU may modify by simply writing another sequence of red, green and blue data. See Appendix A for sample code to write to the palette.

To read color data, the MPU loads the address register with the address of the color palette RAM location to be read. The MPU performs three successive read cycles (8 or 6 bits each of red, green, and blue), using RS0–RS1 to select the color palette RAM. Following the blue read cycle, the address register increments to the next location which the MPU may read by simply reading another sequence of red, green, and blue data. See Appendix A for sample code to read from the palette.

When accessing the color palette RAM, the address register resets to 00H following a blue read or write cycle to RAM location FFH.

For 8-bit operation, D0 is the LSB, and D7 is the MSB of color data.

For 6-bit operation, color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

See Compatibility section for details of 6/8-bit operation.

Table II. Address Register (ADDR) Operation

	Value	RS1	RS0	Addressed by MPU
ADDRa, b				
Counts Modulo 3	00			Red Value
	01			Green Value
	10		Ì	Blue Value
ADDR0-7				
Counts Binary	00H-FFH	0	1	Color Palette RAM

The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM and the color registers (R, G, and B in the block diagram) are synchronized by internal logic, and occur in the period between MPU accesses. As only one pixel clock cycle is required to complete the transfer, the color palette RAM may be accessed at any time with no noticeable disturbance on the display screen.

To keep track of the red, green, and blue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table II. They are reset to zero when the MPU writes to the address register, and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register (ADDR0-7), incremented following a blue read or write cycle, are accessible to the MPU, and are used to address color palette RAM locations, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

Figure 1 illustrates the MPU read/write timing.

#### Frame Buffer Interface


The P0-P7 inputs are used to address the color palette RAM, as shown in Table III.

Table III. Pixel Input Truth Table (Pixel Read Mask Register = FFH)

P0P7	Addressed by Frame Buffer
00H	Color Palette RAM Location 00H
01H	Color Palette RAM Location 00H Color Palette RAM Location 01H
FFH	Color Palette RAM Location FFH

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0-P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides 24 bits (18 bits in compatibility mode) of color information to the three D/A converters.

(See Application Note entitled "Animation Using the Pixel Read Mask Register of the ADV47X Series of Video RAM-DACs" available from Analog Devices, Publication No. E1316-15-10/89.)



#### NOTES

- 1. CONNECTED WITH A 75  $\Omega$  DOUBLY TERMINATED LOAD.
- 2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67 mA FULL SCALE OUTPUT.
- 3. RS 343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 8. ADV7141/ADV7148 RGB Video Output Waveform (SETUP =  $V_{AA}$ )

Table IV. ADV7141/ADV7148 RGB Video Output Truth Table (SETUP = V<sub>AA</sub>)

Description	I <sub>OUT</sub> (mA) <sup>1</sup>	SYNC	BLANK	DAC Input Data
WHITE	26.67	1	1	FFH
DATA	Data + 9.05	1	1	Data
DATA-SYNC	Data + 1.44	0	1	Data
BLACK	9.05	1	1	00H
BLACK-SYNC	1.44	0	1	00H
BLANK	7.62	1	0	xxH
SYNC	0	0	0	xxH


NOTES

<sup>1</sup>Typical with full-scale IOG = 26.67 mA.

External voltage or current reference adjusted for 26.67 mA full-scale output.

The  $\overline{SYNC}$  and  $\overline{BLANK}$  inputs, also latched on the rising edge of CLOCK to maintain synchronization with the color data, add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 8, 9 and 10. Tables IV, V and VI detail how the  $\overline{SYNC}$  and  $\overline{BLANK}$  inputs modify the output levels.

The SETUP input, on the ADV7141 and ADV7148, is used to specify whether a 0 IRE (SETUP = GND) or 7.5 IRE (SETUP =  $V_{AA}$ ) blanking pedestal is to be used.



#### NOTES

- 1. CONNECTED WITH A 75  $\Omega$  DOUBLY TERMINATED LOAD.
- 2. EXTERNAL VOLTAGE OR CURRENT REFERENCE ADJUSTED FOR 26.67 mA FULL SCALE OUTPUT.
- 3. RS 343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.


Figure 9. ADV7141/ADV7148 RGB Video Output Waveform (SETUP = GND)

Table V. ADV7141/ADV7148 RGB Video Output Truth Table (SETUP = GND)

Description	$I_{OUT} (mA)^1$	SYNC	BLANK	DAC Input Data
WHITE	26.67	1	1	FFH
DATA	Data + 8.05	1	1	Data
DATA-SYNC	Data	0	1	Data
BLACK	8.05	1	1	00H
BLACK-SYNC	0	0	1	00H
BLANK	8.05	1	0	xxH
SYNC	0	0	0	xxH

#### NOTE

External voltage or current reference adjusted for 26.67 mA full-scale output.



- 1. CONNECTED WITH A 75 Ω DOUBLY TERMINATED LOAD.
- 2. EXTERNAL CURRENT REFERENCE ADJUSTED FOR 19.05 mA FULL SCALE OUTPUT.
- 3. RS 343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.

Figure 10. ADV7146 RGB Video Output Waveform

Table VI. ADV7146 RGB Video Output Truth Table

Description	$I_{OUT} (mA)^1$	BLANK	DAC Input Data
WHITE Level	19.05	1	FFH
VIDEO	Video	1	Data
BLACK Level	0	1	00H
BLANK Level	0	0	xxH


#### NOTE

<sup>&</sup>lt;sup>1</sup>Typical with full-scale IOG = 26.67 mA.

<sup>&</sup>lt;sup>1</sup>Typical with full-scale IOR, IOG, IOB = 19.05 mA, I<sub>REF</sub> = 8.88 mA.

#### PC BOARD LAYOUT CONSIDERATIONS

The ADV7141, ADV7146 and ADV7148 CEG/DACs are optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of these parts, it is imperative that great care be given to the PC board layout. Figures 11, 12 and 13 show recommended connection diagrams for the ADV7141/ADV7148 in voltage reference and current reference modes and the ADV7146.



COMPONENT	DESCRIPTION	VENDOR PART NUMBER
C1-C5	0.1μF CERAMIC CAPACITOR	
C6	10µF TANTALUM CAPACITOR	
L1	FERRITE BEAD	FAIR-RITE 274300111 OR/ MURATA BL01/02/03
R1, R2, R3	75 $\Omega$ 1% METAL FILM RESISTOR	DALE CMF-55C
R <sub>SET</sub>	147 $\Omega$ 1% METAL FILM RESISTOR	DALE CMF-55C
Z1	1.235V VOLTAGE REFERENCE	ANALOG DEVICES AD589JH

Figure 11. ADV7148/ADV7141 Typical Connection Diagram and Component List (Voltage Reference Configuration)




Figure 12. ADV7148/ADV7141 Typical Connection Diagram and Component List (Current Reference Configuration)




Figure 13. ADV7146 Typical Connection Diagram and Component List (Current Reference Configuration)

The layout should be optimized for lowest noise on the CEG/DAC power and ground lines. This is achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{\rm AA}$  and GND pins should by minimized so as to minimize inductive ringing.

#### **Ground Planes**

The ground plane should encompass all the CEG/DAC ground pins, current/voltage reference circuitry, power supply bypass circuitry, the analog output traces, any output amplifiers and all the digital signal traces leading up to the CEG/DAC.

#### **Power Planes**

The PC board layout should have two distinct power planes, one for analog circuitry and one digital circuitry. The analog power plane should encompass all the CEG/DAC power pins and all associated analog circuitry. This power plane should be connected to the regular PCB power plane ( $V_{\rm CC}$ ) at a single point through a ferrite bead, as illustrated in Figures 11, 12 and 13. This bead should be located within three inches of the part.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all the CEG/DACs power pins, voltage reference circuitry and any output amplifiers.

The PCB power and ground planes should not overlay portions of the analog power plane. Keeping the PCB power and ground planes from overlaying the analog power plane will contribute to a reduction in plane-to-plane noise coupling.

#### Supply Decoupling

Noise on the analog power plane can be further reduced by the use of multiple decoupling capacitors.

Optimum performance is achieved by the use of 0.1  $\mu F$  ceramic capacitors. Each of the two groups of  $V_{AA}$  (ADV7141/AD7148) should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.

It is important to note that while the CEG/DAC contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) will provide EMI suppression between the switching power supply and the main PCB. Alternatively, consideration could be given to using a three terminal voltage regulator.

#### **Digital Signal Interconnect**

The digital signal lines to the CEG/DAC should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.

Due to the high clock rates used, long clock lines to the CEG/DAC should be avoided so as to minimize noise pickup.

Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{\rm CC}$ ), and not the analog power plane.

#### **Analog Signal Interconnect**

The CEG/DAC should be located as close as possible to the output connectors thus minimizing noise pick-up and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, thereby maximizing the high frequency power supply rejection.

For optimum performance, the analog outputs should each have a source termination resistance to ground of 75  $\Omega$  (doubly terminated 75  $\Omega$  configuration). This termination resistance should be as close as possible to the CEG/DAC so as to minimize reflections.

Additional information on PCB design is available in an Application Note entitled "Design and Layout of a Video Graphics System for Reduced EMI." This application note is available from Analog Devices, Publication No. E1309-15-10/89.

## REGISTER LEVEL PROGRAMMING OF THE CEG/DAC Compatibility

CEG/DACs are available in several plug-in compatible replacements for most popular palette DACs including the Analog Devices ADV471, ADV476 and ADV478, the Inmos IMSG171 and IMSG176 and the Brooktree BT471 and BT478. All are compatible with standard VGA controllers.

The CEG/DAC powers-up in compatibility mode with the CEG circuitry bypassed. CEG mode is enabled with a software key sequence of reserved palette accesses. See Appendix A for a software example of setting the CEG mode.

In compatibility mode the ADV7141 and ADV7146 always use six bits for each red, green and blue palette component. The ADV7148 uses either 6 or 8 bits, depending on the setting of the  $8/\overline{6}$  pin (see Table VII below).

Table VII. CEG/DAC Bits per Color Component

	Compatib	CEG Mode		
CEG/DAC	6-Bit Colors	8-Bit Colors	8-Bit Colors	
ADV7141	*		*	
ADV7146	*	ĺ	*	
ADV7148	*	*	*	

In 6-bit compatibility mode the CEG/DAC shifts color data as it writes to and reads from the palette. The microprocessor writes right justified data in bits D5 to D0 into the palette. In the palette the data is stored left justified with bits D1 and D0 set to 0. During palette read operations the data is returned to the microprocessor in bits D5 to D0 with bits D7 and D6 set to 0.

The CEG mode byte, which is written to the blue palette location 223, is also shifted when it is written, but not when read.

All eight bits of the palette data register are significant when CEG is enabled. Set the CEG mode before writing CEG 8-bit palette information to avoid the shifting operations that occur when the chip is in compatibility mode.

### The Encoding Methods

The Continuous Edge Graphics Level 3 specification describes in detail the two advanced encoding methods. Table VIII lists the characteristics of each CEG encoding method.

Basic-8 encoding provides 16 colors with 8 mixes, plus explicit loading of the A or B color registers. The Basic-8 method is appropriate for applications where 8-bits per pixel are available and a moderate number of colors are required, such as CAD applications.

Table VIII. CEG Encoding Methods

Encoding Method	Bits per Pixel	Palette Colors	Mixes	CEG Colors	DPL	Notes
Basic-8	8	16 + 16	8	$16 \times 16 \times 8 = 2048$	i	Mixes and Colors in the Same Pixel
Advanced-4	4	8	8	$8 \times 8 \times 7/2 = 224$	Yes	Mixes and Colors in Different Pixels
Advanced-8	8	223	32	$223 \times 222 \times 32/2 = 792,096$	Yes	Mixes and Colors in Different Pixels

The two Advanced methods store colors and op codes in different pixels. The Advanced-4 encoding supports 4-bits-per-pixel graphics, making it the CEG method to use in 4-bit systems such as the standard IBM VGA. Advanced-4 provides eight palette colors and eight mixes. Advanced-8 provides 223 drawing colors with full 32-mix shading. Use the Advanced-8 encoding method when there is a requirement for many colors, such as solid model rendering and computer imaging.

In the Advanced methods, an entry in the palette can also be reserved for the DPL op code. The dynamic palette further expands the number of colors available.

#### **Basic-8 Encoding**

The Basic-8 method encodes the 16 drawing colors and eight mixes into the eight bit pixel as shown in Figure 14. Table IX below shows the mix ratios that correspond to each pixel value in the mix field.

P7	P6	P5	P4	Р3	P2	P1	P0
<	< MIX 0-7>		i	< COLOR 0-15 -		>	
			REGISTER				

Figure 14. Pixel Encoding for Basic-8

Table IX. Basic-8 Mix Values

Mix	Ratio				
Value	Color A	Color B			
0	31/31	0/31			
1	27/31	4/31			
2	22/31	9/31			
3	18/31	13/31			
4	13/31	18/31			
5	9/31	22/31			
6	4/31	27/31			
7	0/31	31/31			

The register bit selects whether the color is placed in the A register or the B register. When the register bit is set to 0, the A register is used. When the register bit is set to 1, the B register is used. The register bit also selects which portion of the palette is accessed by the color field, because the A and B registers use different palette ranges.

The color field of the pixel data refers to the first 16 colors in the palette (Colors 0–15) when the register bit equals 0 (for the A register). When the register bit equals 1 (for the B register), the color field refers to the second 16 colors in the palette (colors 16 to 31). To find the palette location for the B register, add 16 to the color bits in P0–P3 (e.g., when the register bit = 1, color 0 refers to palette location 16). Generally, these two palette banks are loaded with the same sets of colors, but different colors can be used to increase the possible number of colors.

#### **Advanced Encoding**

In the two Advanced encoding methods, the pixel contains either a color or an op code. Mix op codes operate on the colors in the A and B registers. The companion publication, Continuous Edge Graphics Level 3, describes how the two colors are stored in the registers and how they are displayed. The Advanced-4 encoding method combines eight palette colors with eight mixes in the 4-bit pixel, providing 224 CEG colors. The 4 LSBs of the pixel value refer to either palette locations 0–7 or a mix op code as shown in Table X below.

As shown in the Figure 15, when using the Advanced-4 encoding, inputs P3-P0 contain data and inputs P7-P4 are ignored.

P7	P6	P5	P4	Р3	P2	P1	P0
< N	OT CON	ISIDERE	D>	CO	LOR OF	OP CC	DE ->

Figure 15. Pixel Encoding for Advanced-4

Table X. Advanced-4 Mix Values

Mix	Ra	ıtio	
Value	Color A	Color B	Description
0			Palette Color 0
1	-	-	Palette Color 1
2	-	-	Palette Color 2
3	-	-	Palette Color 3
4	-	-	Palette Color 4
5	-	-	Palette Color 5
6	-	١ -	Palette Color 6
7	-	-	Palette Color 7
		1	or DPL Op Code
8	31/31	0/31	Mix Op Code
9	27/31	4/31	Mix Op Code
10	22/31	9/31	Mix Op Code
11	18/31	13/31	Mix Op Code
12	13/31	18/31	Mix Op Code
13	9/31	22/31	Mix Op Code
14	4/31	27/31	Mix Op Code
15	0/31	31/31	Mix Op Code

Advanced-8 encoding uses 8-bit pixels and offers 223 palette colors with 32 mixes, resulting in 792,096 CEG colors. The eight bits of the pixel value refer to either a color in the palette or to an op code as shown in Table XI.

Table XI. Advanced-8 Mix Values

Mix	Ra	tio	
Value	Color A	Color B	Description
0-190	-	-	Palette Colors
191	-	-	Palette Color
			or DPL Op Code
192	31/31	0/31	Mix Op Code
193	30/31	1/31	Mix Op Code
194	29/31	2/31	Mix Op Code
195	28/31	3/31	Mix Op Code
	•		
221	2/31	29/31	Mix Op Code
222	1/31	30/31	Mix Op Code
223	0/31	31/31	Mix Op Code
224-255	Ì -	1 -	Palette Colors

#### DYNAMIC PALETTE LOADING (DPL)

The two Advanced CEG encoding methods can use dynamic palette loading, allowing the CEG/DAC to load palette colors from the bit map. With DPL enabled, an entry from the color palette is reserved as the DPL op code (7 in Advanced-4, 191 in Advanced-8). The data following this op code describes the new color to load and specifies the palette address. Note that CEG/DAC addresses are ANDed with the pixel mask register. To avoid misaddressing a DPL entry, load the mask with 255. See Mask Register for more information.

The DPL op code and data are not displayed on the screen. Instead, the color value preceding the DPL op code is repeated in place of the palette load sequence pixels. The two pixels preceding the DPL op code must be of the same kind (two colors or two mixes). For example, Color 1 Color 2 DPL is a valid sequence but Color Mix DPL is not.

#### **DPL Examples**

In the Advanced-8 encoding method, a DPL sequence requires five pixels, one for the op code, three for the new color and one for the palette address. Table XII below shows the sequence.

Table XII. DPL Op Code Sequence for Advanced-8

Pixel No.	1	2	3	4	5
Contents	DPL	New	New	New	Palette
	Op Code	Red	Green	Blue	Address

In 4-bits-per-pixel graphics two pixels are needed to specify one 8-bit color value. Therefore, in the Advanced-4 encoding, a DPL requires eight pixels; one for the op code, six for the new color (two each red, green and blue), and one for the palette address. Table XII shows the DPL op code sequence.

Figure 16 shows an example of a DPL op code sequence in the Advanced-4 encoding method and how the op code alters the palette and affects the display. In this example the color at palette address 2 is reassigned with the DPL. As the new color is loaded into the palette the CEG chip displays the pixel color to the left of the op code, Color 3, on the screen. After CEG loads the new color (shown as R2G2B2) at palette address 2, it is displayed whenever Color 2 is used.

#### Pixel Replication Compensation

Some VGA controllers repeat each pixel twice in low resolution displays (such as 320  $\times$  200). The CEG chip, however, expects pixels in sequences and therefore it provides pixel replication compensation to undo this duplication. When pixel replication compensation is enabled, the CEG/DAC chip samples P7–P0 on every second CLOCK to ignore the repeated data (see Figure 17). Because the CEG/DAC is reversing a duplication made by the controller hardware, the compensation does not affect the graphics programmer. The bit map is written as before.

If the scan line period (video time plus  $\overline{BLANK}$  time) has an even number of clock cycles, then even numbered pixels are displayed. That is, after the end of  $\overline{BLANK}$ , the first pixel is ignored, the second displayed, the third ignored, the fourth displayed etc. If the scan line period has an odd number of clock periods, then the first pixel after the end of  $\overline{BLANK}$  is displayed, and the second is also displayed, and thereafter only even numbered pixels are displayed (the fourth, the sixth, etc.).




Figure 16. DPL Op Code in the Bit Map

Table XIII. DPL Op Code Sequence for Advanced-4

Pixel No.	1	2	3	4	5	6	7	8
Contents	DPL Op code	New Red	New Red	New Green	New Green	New Blue	New Blue	Palette Address
Color bits		R7-R4	R3-R0	G7-G4	G3-G0	B7-B4	B3-B0	




Figure 17. Pixel Replication Compensation

#### CEG/DAC MODES

The CEG/DAC supports a number of modes. A mode is a combination of attributes. The possible attributes are:

- CEG Encoding (Basic-8 or Advanced-4 or Advanced-8)
- Dynamic Palette Loading (DPL)
- Pixel Replication Compensation

The mode is selected under software control by a key sequence followed by a mode byte.

#### **Enabling CEG**

The CEG/DAC employs an unused sequence of palette accesses to enable the CEG logic. This long sequence was specially designed to prevent accidental mode changes. To enable the CEG/DAC the software must perform the following steps:

- 1. Write a palette read address (222).
- 2. Write three specific bytes of palette RAM data.
- 3. Repeat Steps 1 and 2 twice more.

There are eight bytes of special palette RAM data followed by the CEG mode byte. The mode byte determines the CEG functionality. Table XIV shows the special palette RAM data and the mode byte. The CEG/DAC Modes table shows the mode byte values. Appendix A contains sample software routines to set the VGA CEG/DAC mode.

Table XIV. CEG Key Sequence (Decimal Values)

Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
67	69	71	69	68	83	85	78	Mode

The key sequence must be written exactly as shown and cannot be interrupted by any other palette accesses. The entire key sequence must be reentered to change CEG modes. If the key sequence is wrong or the CEGDIS pin is high, the chip remains in compatibility mode. After the mode is set it can be read from palette location 223 blue. Note that, as with other palette data, the mode byte is shifted as it is written to the palette (see Compatibility section).

Table XV shows the CEG/DAC modes. Unpredictable results can occur if a mode not listed in the table is used.

Table XV. CEG/DAC Modes

Mode	CEG Encoding Method	DPL	Pixel Replication
5	Basic-8		
6	Basic-8	1	*
9	Advanced-4		
10	Advanced-4		*
11	Advanced-4	*	
13	Advanced-8		
14	Advanced-8		*
15	Advanced-8	*	

Writing palette data to location 223 immediately disables CEG operations and returns the device to full power-up compatibility mode (there are no side effects to this and no need to clear any registers). Appendix A contains sample software that clears the CEG/DAC mode and returns the hardware to its initial power-up compatibility mode (in a VGA system).

#### Gamma Correction

The CEG/DAC automatically applies full gamma correction in all CEG modes. Gamma correction is required to compensate for the nonlinear relationship between the CEG/DAC outputs and the CRT display. To avoid any incompatibility, gamma correction is disabled in compatibility mode. The CEG/DAC uses a gamma value of 2.3 to perform this correction.

#### Identifying a CEG/DAC

Software determines whether a CEG/DAC is present by reading the mask register. Whenever a CEG mode set is selected, the four most significant bits of the mask register become write only. When read, these four MSBs do not relay the contents of the mask, but rather, give information about the CEG hardware installed.

Mask register Bit D7 is reserved and Bits D6-D4 read back the revision code of the CEG/DAC chip. The revision number always contains at least one "0" to allow software to distinguish CEG/DAC chips from other DACs. An ordinary palette DAC returns the full eight bits of the mask register.

In other words, by enabling CEG, loading the mask register with 255 and then reading the mask register, the software can determine whether or not the hardware uses a CEG/DAC. Devices that return the value loaded (those which read back 255) do not have CEG. Those that return a different value use a CEG/DAC. Appendix A contains sample software which determines the version by inspecting the mask register.

#### APPENDIX A. CEG SAMPLE CODE

The following code samples are available on diskette

### Setting the CEG/DAC Mode

SET_CEG_MODE:		; Set the CEG/DAC mode by entering a key sequence. ; 8086/286/386/486 assembler for a CEG/DAC in a VGA ; Desired MODE is passed in AL			
	PUSH PUSH AX	DX		; Save DX ; Save MODE for later	
RVRT	equ	00001000b		; Vertical retrace bit	
	MOV	DX,	03DAH	; Set to Video status port	
SYNC0:	IN TEST JNZ	AL, AL, SYNC0	DX RVRT	; Get from Status Port ; Are we in vertical retrace ? ; Yes, wait until we aren't	
SYNC1:	IN TEST JZ	AL, AL, SYNC1	DX RVRT	; Get from status port ; Are we in vertical retrace ? ; No, loop until we are	
ENTER_KE	Y:				
	MOV MOV OUT	DX, AL, DX,	03C7H 222 AL	; Set up DAC for read from 222	
	MOV	DX,	03C9H	; Put write data address in DX	
	MOV OUT	AL, DX,	67 AL	; Write key byte 1	
	MOV OUT	AL, DX,	69 AL	; Write key byte 2	
	MOV OUT	AL, DX,	71 <b>AL</b>	; Write key byte 3	
	MOV MOV OUT	DX, AL, DX,	03C7H 222 AL	; Set up DAC for read from 222	
	MOV MOV OUT	DX, AL, DX,	03C9H 69 AL	; Put write data address in DX ; Write key byte 4	
	MOV OUT	AL, DX,	68 AL	; Write key byte 5	
	MOV OUT	AL, DX,	83 AL	; Write key byte 6	
	MOV MOV OUT	DX, AL, DX,	03C7H 222 AL	; Set up DAC for read from 222	
	MOV	DX,	03C9H	; Put write address in DX	
	MOV OUT	AL, DX,	85 AL	; Write key byte 7	
	MOV OUT	AL, DX,	78 AL	; Write key byte 8	
	POP OUT POP RET	AX DX, DX	AL	; Retrieve desired MODE ; Write the MODE ; Restore DX ; return from subroutine	

#### Clearing the CEG/DAC Mode

```
CLEAR CEG MODE:
```

```
: Clear CEG mode and return to
                                                   ; power-up compatibility mode
; 8086/286/386/486 assembler code to clear the CEG/DAC mode and
; return the hardware to its initial power-up Compatibility mode
; (in a VGA system)
             To clear CEG mode:
             1) Wait for the Beginning of a vertical retrace
             2) Write to palette location 223d
             PUSH
                     DX
                                                   ; Save DX
             PUSH
                     AX
                                                   ; Save MODE for later
RVRT
                      00001000b
                                                   ; Vertical retrace bit
             equ
; Trigger during vertical retrace so DPLs won't interrupt reset
             MOV
                      DX,
                                  03DAH
                                                   ; Set to Video status port
             IN
                                  DX
SYNC0:
                      AL,
                                                   ; Get from Status Port
             TEST
                      AL,
                                  RVRT
                                                   ; Are we in vertical retrace?
             JNZ
                      SYNC0
                                                   ; Yes, wait until we aren't
SYNC1:
             IN
                      AL.
                                  DX
                                                   ; Get from status port
             TEST
                     AL,
                                  RVRT
                                                   ; Are we in vertical retrace?
                      SYNC1
             JΖ
                                                   ; No, loop until we are
                                                   ; Safe to write
             MOV
                     DX,
                                  03C8H
             MOV
                                  223
                      AL,
                                                   ; Set write address
             OUT
                      DX,
                                  AL
             MOV
                      DX,
                                  03C9H
                                                   ; Clear CEG mode
             MOV
                      AL.
             OUT
                      DX,
                                  AL
                                                   ; Write the byte
             POP
                      AX
                                                   ; Restore AX
             POP
                      DX
                                                   ; Restore DX
             RET
```

#### Determining the CEG/DAC Version (Reading the Mask Register)

#### GET\_VERSION:

; Identify CEG version number

- ; 8086\286\386\486 assembler code for the VGA sequence to
- ; determine the version by inspecting the mask register

AL, SET_CI	013DH EG_MODE	; Any legal mode will do ; Set the mode
DX,	03C6H 255	; Set DX to mask reg. address; Write mask bits to all ones
DX,	AL	, with minor one to all ones
AL,	DX	; Read contents of mask reg
AL,	1	; Shift result to lowest bits
AL,	1	
AL,	1	
AL,	1	
AX,	7	; Mask to keep only three bits
	SET_CI DX, AL, DX, AL, AL, AL, AL,	SET_CEG_MODE  DX, 03C6H  AL, 255  DX, AL  AL, DX  AL, 1  AL, 1  AL, 1  AL, 1

- ; The revision code is now in the low nibble of AL
- ; Valid revision codes are 0-6
- ; Revision code 7 indicates Non CEG compatible device
- ; This specification refers to chip revision 00

## Writing the Palette

; 8086/286/386/486 assembler code for the VGA sequence to

; write to the palette

WRITE_PAL:	MOV MOV OUT	DX, AL, DX,	03C8h 0 AL	; Write to Palette locations ; Set up CEG/DAC for Write ; Will write location zero ;	
	MOV OUT OUT OUT	DX, DX, DX, DX,	03C9h AL AL AL	; Put data address into DX ; Write Red Byte ; Write Green Byte ; Write Blue Byte	Location 0 Location 0 Location 0
; Palette Address will Auto-increment	t – keep	writing			
	OUT OUT OUT	DX, DX, DX,	AL AL AL	; Write Red Byte ; Write Green Byte ; Write Blue Byte	Location 1 Location 1 Location 1

# Reading the Palette

; 8086/286/386/486 assembler code for the VGA sequence to

; read from the palette

READ_PAL:				; Read From Palette locations
	MOV	DX,	03C7h	; Set up CEG/DAC for read
	MOV	AL,	50	; Will read from location 50
	OUT	DX,	AL	;
	MOV	DX,	03C9h	; Put Data address into DX
	IN	AL,	DX	; Read Red Byte into AL
	IN	AH,	DX	; Read Green Byte into AH
	IN	BL,	DX	; Read Blue Byte into BL
: Palette Address will Auto-inci	rement – keen	readino		

Palette Address will Auto-increment – keep reading

IN	AL,	DX	; Read Red Byte	Location 51
IN	AH,	DX	; Read Green Byte	Location 51
IN	BL,	DX	; Read Blue Byte	Location 51

# Accessing the Pixel Mask Register

; 8086/286/386/486 assembler code for the VGA sequence to access the

; Pixel Mask Register

ACCESS\_REG

MOV	DX,	3C6h	; Pixel Mask Register Port Address
MOV	AL,	255	; Write all ones to register
OUT	DX,	AL	;
IN	DX,	AL	; Read back contents of register



# **CMOS 170 MHz True-Color Graphics** 10-Bit Video RAM-DACs

# ADV7150/ADV7152

**FEATURES** 

170 MHz Pipelined Operation Triple 10-Bit D/A Converters Triple 256 × 10 (256 × 30) Color Palette RAM **On-Chip Clock Control Circuit Palette Priority Select Registers** RS-343A/RS-170 Compatible Analog Outputs **TTL Compatible Digital Inputs** Standard MPU I/O Interface

10-Bit Parallel Structure

8+2 Byte Structure

Pixel Data Serializer

Multiplexed Pixel Input Ports; 1:1, 2:1, 4:1 (ADV7150) Multiplexed Pixel Input Ports: 1:1, 2:1 (ADV7152)

+5 V CMOS Monolithic Construction

160-Pin PQFP (ADV7150) 100-Pin PQFP (ADV7152)

SPEED GRADES

170 MHz

135 MHz 110 MHz 85 MHz

MODES FOR ALL SPEED GRADES 24-Bit True Color Three 8-Bit Pseudo-Color Modes

On Red Pixel Port

On Green Pixel Port

On Blue Pixel Port

15-Bit True Color


5 Bits Red, 5 Bits Green and 5 Bits Blue


8 Bits Red and 7 Bits Green

### GENERAL DESCRIPTION

The ADV7150/ADV7152 (ADV®) is a complete analog output, Video RAM-DAC on a single CMOS monolithic chip. The part is specifically designed for use in the graphics systems of high performance, color graphics workstations. The ADV7150/ ADV7152 integrates a number of graphic functions onto one device allowing 24-bit direct True-Color operation at the maximum screen update rate of 170 MHz. It can also be used in other modes, including 15-bit true color and 8-bit pseudo or indexed color. Either the RED, GREEN or BLUE input pixel ports can be used for pseudo color.

Continued on page 2-893





NOTE: THE ADV7152 HAS A MAXIMUM MULTIPLEX RATE OF 2:1. HENCE IT HAS 48 PIXEL INPUTS AS DISTINCT TO 96 ON THE ADV7150.

ADV is a registered trademark of Analog Devices, Inc.

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	10	Bits	
Accuracy (Each DAC)			
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale max	
Coding	Binary		
DIGITAL INPUTS (Excluding CLOCK, CLOCK			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±10	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub>	10	pF max	
CLOCK INPUTS (CLOCK, CLOCK)			
Input High Voltage, V <sub>INH</sub>	$V_{AA} - 1.0  V_{AA} - 1.6$	V min	
Input Low Voltage, V <sub>INL</sub>	$V_{AA} - 1.6$	V max	
Input Current, I <sub>IN</sub>	±10	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub>	10	pF max	
DIGITAL OUTPUTS			
Output High Voltage, V <sub>OH</sub>	2.4	V min	$I_{SOURCE} = 400 \mu A$
Output Low Voltage, V <sub>OL</sub>	0.4	V max	$I_{SINK} = 3.2 \text{ mA}$
Floating-State Leakage Current	20	μA max	
Floating-State Output Capacitance	20	pF typ	
ANALOG OUTPUTS			40.
Gray Scale Current Range	15	mA min	
	22	mA max	
Output Current	1000		
White Level Relative to Blank	17.69	mA min	Typically 19.05 mA
Wiking I and Dalating to Disale	20.40	mA max	T
White Level Relative to Black	16.74 18.50	mA min mA max	Typically 17.62 mA
Black Level Relative to Blank	0.95	mA max	Typically 1.44 mA
DIACK LEVEL RELATIVE TO DIALIK	1.90	mA max	y Typicany 1.44 mA
Blank Level on RED OUT, BLUE OUT	0	μA min	Typically 5 μA
	50	μA max	1 Jpromisj 5 pm.
Blank Level on GREEN OUT	6.29	mA min	Typically 7.62 mA
	8.96	mA max	
Sync Level on GREEN OUT	0	μA min	Typically 5 μA
* OP 01	50	μA max	
LSB Size	17.22	μA typ	TD : 11 20/
DAC-to-DAC Matching	5	% max	Typically 2%
Output Compliance, V <sub>OC</sub>	-1	V min	
Outmost Towns day on D	+1.4	V max	
Output Impedance, R <sub>OUT</sub> Output Capacitance, C <sub>OUT</sub>	100 30	kΩ typ pF max	I <sub>OUT</sub> = 0 mA
VOLTAGE REFERENCE		br mmv	-001 0 mm
	1.14/1.26	V min/V max	V = 1 225 V for Specified Performance
Voltage Reference Range, V <sub>REF</sub> Input Current, I <sub>VREF</sub>	-5	mA typ	$V_{REF} = 1.235 \text{ V for Specified Performance}$
<del></del>		ша тур	
POWER REQUIREMENTS	5	V nom	
VAA	-		170 MHz Posts
I <sub>AA</sub>	500	mA max	170 MHz Parts
Power Supply Rejection Ratio Power Dissipation	0.5 2500	%/% max mW max	Typically 0.12%/%: $f = 1 \text{ kHz}$ , COMP = 0.1 $\mu$ l
•	2300	III W IIIAX	170 MHz Parts: V <sub>AA</sub> = 5 V
DYNAMIC PERFORMANCE Clock and Data Feedthrough <sup>3, 4</sup>	-30	dP tree	
Glitch Impulse	50	dB typ pV secs typ	
DAC-to-DAC Crosstalk <sup>5</sup>	-23		
DUC-10-DUC CIOSSISIK	1 -23	dB typ	1

### NOTES

<sup>1±5%</sup> for all versions.

<sup>&</sup>lt;sup>2</sup>Temperature range (T<sub>MIN</sub> to T<sub>MAX</sub>); 0°C to +70°C.

<sup>3</sup>Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

<sup>&</sup>lt;sup>4</sup>TTL input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured the 10% and 90% points. Timing reference points at 50% for inputs and outputs. 
<sup>5</sup>DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS $^{1}$ $^{(V_{AA}{}^{2}}=+5$ V; $V_{REF}=+1.235$ V; $R_{L}=37.5$ $\Omega$ , $C_{L}=10$ pF; $R_{SET}=280$ $\Omega$ . All specifications $T_{MIN}$ to $T_{MAX}{}^{3}$ unless otherwise noted.)

Parameter	170 MHz Version	135 MHz Version	110 MHz Version	85 MHz Version	Units	Conditions/Comments
$f_{MAX}$	170	135	110	85	MHz	Clock Rate
LOADOUT			<u> </u>		(	
1:1 MUX Mode					[	
Frequency	68	68	68	68	MHz	LOADOUT Clocking Rate
Period	14.71	14.71	14.71	14.71	ns max	LOADOUT Period
High Time	6	6	6	6	ns min	LOADOUT High Time
Low Time	6	6	6	6	ns min	LOADOUT Low Time
2:1 MUX Mode		Į	1	]	Į į	
Frequency	68	68	55	42.5	MHz	LOADOUT Clocking Rate
Period	14.71	14.81	18.18	21.25	ns max	LOADOUT Period
High Time	6	6	8	8.5	ns min	LOADOUT High Time
Low Time	6	6	8	8.5	ns min	LOADOUT Low Time
4:1 MUX Mode				,		
Frequency	42.5	33.75	27.5	21,25	MHz	LOADOUT Clocking Rate
Period	23.5	30	36.4	47	ns max	LOADOUT Period
High Time	10	12	14.5	18.8	ns min	LOADOUT High Time
Low Time	10	12	14.5	18.8	ns min	LOADOUT Low Time
+	15	15	15	15	ns max	Pixel CLOCK to LOADOUT Delay
t <sub>1</sub>	15	15	15	15	ns max	Pixel CLOCK to PRGCKOUT Delay
t <sub>2</sub>	5	5	13		ns min	LOADIN to LOADOUT Setup Time
t <sub>3</sub>	0		0	0	ns min	Video and Pixel Data Setup Time
t <sub>4</sub>	5	5		5	ns min	Video and Pixel Data Hold Time
t <sub>5</sub>			3		Y	
t <sub>6</sub>	5	5	5	5	ns max	SCKIN to SCKOUT Delay
t <sub>7</sub>	5.88	7.4	9.09	11.77	ns min	Clock Cycle Time
t <sub>8</sub>	2.5	3	4	5	ns min	Clock Pulse Width High Time
t <sub>9</sub>	2.5	3	4	5	ns min	Clock Pulse Width Low Time
t <sub>10</sub>	12	12	12	12	ns min	Analog Output Delay
t <sub>11</sub>	2	2	2	3	ns min	Analog Output Rise/Fall Time
t <sub>12</sub> <sup>4</sup>	6	8	8	12	ns min	Analog Output Settling Time
t <sub>13</sub>	0	0	0	0	ns min	R/W, C0, C1 Setup Time
t <sub>14</sub>	15	15	15	15	ns min	R/W, C0, C1 Hold Time
t <sub>15</sub>	50	50	50	50	ns min	CE Low Time
	25	25	25	25	ns min	CE High Time
$t_{16}$ $t_{17}^{5}$ $t_{18}^{5}$ $t_{19}^{6}$	5	5	5	5	ns min	CE Asserted to Data Bus Driven
t <sub>10</sub> 5	50	50	50	50	ns max	CE Asserted to Data Valid
t <sub>10</sub> 6	15	15	15	15	ns max	CE Disabled to Data Bus Three States
-17	5	5	5	5	ns min	
t <sub>20</sub>	20	20	20	20	ns min	Write Data Setup Time
t <sub>21</sub>	5	5	5	5	ns min	Write Data Hold Time
	2	2	2	2		Analog Output Skew
t <sub>SK</sub>	0	0	0	0	ns max	Analog Output Skew
	6	6	6	6	ns typ	Dinalina Dalau
t <sub>PD</sub> NOTES	0	0	0	0	Clocks	Pipeline Delay

 $<sup>^1</sup>$ TTL input values are 0 to 3 volts, with input rise/fall times  $\leq 3$  ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load  $\leq 10$  pF, D0-D7 output load  $\leq 50$  pF. See timing notes in Figure 5.

<sup>2±5%</sup> for all versions.

 $<sup>^3</sup>$ Temperature range ( $T_{MIN}$  to  $T_{MAX}$ ); 0°C to + 70°C.

<sup>&</sup>lt;sup>4</sup>Settling time does not include clock and data feedthrough.

<sup>5</sup>t<sub>17</sub> and t<sub>18</sub> are measured with the load circuit of Figure 1 and are defined as the time required for an output to cross 0.4 V or 2.4 V.

<sup>&</sup>lt;sup>6</sup>t<sub>19</sub> is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the time, t<sub>19</sub>, quoted in the timing characteristics is the true value for the device and as such is independent of external bus loading capacitances.




Figure 1. Load Circuit for Bus Access and Relinquish Time




Figure 4. Video Data Serial Clock Input (SCKIN) vs. Serial Clock Output (SCKOUT)

### TIMING WAVEFORMS





Figure 2. Video Output Clock Controls vs. Pixel Clock Input



1. OUTPUT DELAY MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.

2. SETTLING TIME MEASURED FROM 50% POINT OF FULL-SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN ±1LSB.

3. OUTPUT RISE/FALL TIME MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.

Figure 5. Analog Outputs vs. Pixel Clock




Figure 3. LOADOUT Timing vs. LOADIN and Pixel Data

\*PIXEL DATA INCLUDES THE RED. GREEN AND BLUE PIXEL PORTS (A - D)




Figure 6. MPU Port Read/Write Timing

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply	V <sub>AA</sub>	4.75	5.00	5.25	Volts
Ambient Operating Temperature	TA	0		+70	.€
Reference Voltage	$V_{REF}$	1.14	1.235	1.26	Volts
Output Load	$R_L$		37.5		Ω

### ABSOLUTE MAXIMUM RATINGS1

V <sub>AA</sub> to GND
Voltage on any Digital Pin GND-0.5 V to V <sub>AA</sub> +0.5 V
Ambient Operating Temperature (T <sub>A</sub> )55°C to +125°C
Storage Temperature ( $T_s$ )65°C to +150°C
Junction Temperature $(T_J) \dots + 175^{\circ}C$
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase Soldering (2 minutes) +220°C
IOR, IOG, IOB to $GND^2$ 1.5 V to $V_{AA}$

#### NOTES

### ORDERING GUIDE

Model	Speed	Temperature Range	No. of Pins	Package Option*
ADV7150KS170	170 MHz	0°C to +70°C	160	S-160
ADV7150KS135	135 MHz	0°C to +70°C	160	S-160
ADV7150KS110	110 MHz	0°C to +70°C	160	S-160
ADV7150KS85	85 MHz	0°C to +70°C	160	S-160
ADV7152KS170	170 MHz	0°C to +70°C	100	S-100
ADV7152KS135	135 MHz	0°C to +70°C	100	S-100
ADV7152KS110	110 MHz	0°C to +70°C	100	S-100
ADV7152KS85	85 MHz	0°C to +70°C	100	S-100

\*\$ = Plastic Quad Flatpack. For outline information see Package Information section.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



### Continued from page 2-889

The device consists of three, high speed, 10-bit, video D/A converters (RGB), three  $256 \times 10$  (one  $256 \times 30$ ) color look-up tables, palette priority registers, a pixel input data multiplexer/ serializer and a clock generator/divider circuit. The ADV7150 is capable of 1:1, 2:1 and 4:1 multiplexing while the ADV7152 implements 1:1 and 2:1 multiplexing. The on-board palette priority select registers enable multiple palette devices to be connected together for use in multipalette and window applications. The part is controlled (i.e., mode selection and multiplex selection) through the MPU port by the various on-board control/command registers. The part also contains a number of on-board test registers, associated with self diagnostic testing of the device.

The individual red, green and blue pixel input ports allow truecolor, image rendition. True-color image rendition, at speeds of up to 170 MHz, is achieved through the use of the on-board data multiplexer/serializer. The pixel input port's flexibility allows for direct interface to most standard frame buffer memory configurations, including general purpose DRAM and VRAM designs.

The 30 bits of resolution, associated with the color look-up table and triple 10-bit DAC, realizes 24-bit true color resolution, while also allowing for the on-board implementation of linearization algorithms, such as gamma correction.

The on-chip video clock controller circuit generates all the internal clocking and some additional external clocking signals. An external ECL oscillator with differential outputs is all that is required to drive the CLOCK and CLOCK inputs of the ADV7150/ADV7152. The part can also be driven by an external clock generator chip circuit.

The ADV7150/ADV7152 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

Test diagnostic circuitry has been included to complement the user's system level debugging.

The ADV7150/ADV7152 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation.

The ADV7150 is packaged in a 160-pin plastic quad flatpack (PQFP). The ADV7152 is packaged in a 100-pin plastic quad flatpack (PQFP).

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Analog output short circuit to any power supply or common can be of an indefinite duration.

# ADV7150 PIN ASSIGNMENTS

Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic
1	G3 <sub>A</sub>	41	PS1 <sub>D</sub>	81	NC*	121	R1 <sub>A</sub>
2	G3 <sub>B</sub>	42	B0 <sub>A</sub>	82	D2	122	R1 <sub>B</sub>
3	G3 <sub>C</sub>	43	B0 <sub>B</sub>	83	NC*	123	R1 <sub>C</sub>
4	G3 <sub>D</sub>	44	B0 <sub>C</sub>	84	NC*	124	R1 <sub>D</sub>
5	G4 <sub>A</sub>	45	B0 <sub>D</sub>	85	GND	125	R2 <sub>A</sub>
6	G4 <sub>B</sub>	46	B1 <sub>A</sub>	86	GND	126	R2 <sub>B</sub>
7	G4 <sub>C</sub>	47	Bl <sub>B</sub>	87	D3	127	R2 <sub>C</sub>
8	G4 <sub>D</sub>	48	B1 <sub>C</sub>	88	D4	128	R2 <sub>D</sub>
9	G5 <sub>A</sub>	49	B1 <sub>D</sub>	89	D5	129	R3 <sub>A</sub>
10	G5 <sub>B</sub>	50	B2 <sub>A</sub>	90	V <sub>AA</sub>	130	R3 <sub>B</sub>
11	G5 <sub>C</sub>	51	B2 <sub>B</sub>	91	D6	131	R3 <sub>C</sub>
12	G5 <sub>D</sub>	52	B2 <sub>C</sub>	92	D7	132	R3 <sub>D</sub>
13	CLKIN	53	B2 <sub>D</sub>	93	D8	133	R4 <sub>A</sub>
14	CLKIN	54	B3 <sub>A</sub>	94	D9	134	R4 <sub>B</sub>
15	LOADIN	55	B3 <sub>B</sub>	95	GND	135	R4 <sub>C</sub>
16	LOADOUT	56	B3 <sub>C</sub>	96	GND	136	R4 <sub>D</sub>
17	V <sub>AA</sub>	57	B3 <sub>D</sub>	97	GND	137	R5 <sub>A</sub>
18	V <sub>AA</sub>	58	B4 <sub>A</sub>	98	IOB	138	R5 <sub>B</sub>
19	PRGCKOUT	59	B4 <sub>B</sub>	99	ĪŌR	139	R5 <sub>C</sub>
20	SCKIN	60	B4 <sub>C</sub>	100	ĪOG	140	R5 <sub>D</sub>
21	SCKOUT	61	B4 <sub>D</sub>	101	IOB	141	R6 <sub>A</sub>
22	GND	62	B5 <sub>A</sub>	102	JOG	142	R6 <sub>B</sub>
23	GND	63	B5 <sub>B</sub>	103	VAA	143	R6 <sub>C</sub>
24	GND	64	B5 <sub>C</sub>	104	V <sub>AA</sub>	144	R6 <sub>D</sub>
25	GND	65	B5 <sub>D</sub>	105	V <sub>AA</sub>	145	R7 <sub>A</sub>
26	G6 <sub>A</sub>	66	B6 <sub>A</sub>	106	IOR	146	R7 <sub>B</sub>
27	G6 <sub>B</sub>	67	B6 <sub>B</sub>	107	COMP	147	R7 <sub>C</sub>
28	G6 <sub>C</sub>	68	B6 <sub>C</sub>	108	V <sub>REF</sub>	148	R7 <sub>D</sub>
29	G6 <sub>D</sub>	69	B6 <sub>D</sub>	109	R <sub>SET</sub>	149	G0 <sub>A</sub>
30	G7 <sub>A</sub>	70	B7 <sub>A</sub>	110	I <sub>PLL</sub>	150	G0 <sub>B</sub>
31	G7 <sub>B</sub>	71	В7 <sub>в</sub>	111	GND	151	G0 <sub>C</sub>
32	G7 <sub>C</sub>	72	B7 <sub>C</sub>	112	V <sub>AA</sub>	152	G0 <sub>D</sub>
33	G7 <sub>D</sub>	73	B7 <sub>D</sub>	113	V <sub>AA</sub>	153	G1 <sub>A</sub>
34	PSO <sub>A</sub>	74	CE	114	V <sub>AA</sub>	154	Gl <sub>B</sub>
35	PS0 <sub>B</sub>	75	R/W	115	SYNC	155	G1 <sub>C</sub>
36	PSO <sub>C</sub>	76	C0 .	116	BLANK	156	G1 <sub>D</sub>
37	PSO <sub>D</sub>	77	C1	117	R0 <sub>A</sub>	157	G2 <sub>A</sub>
38	PS1 <sub>A</sub>	78	D0	118	R0 <sub>B</sub>	158	G2 <sub>B</sub>
39	PS1 <sub>B</sub>	79	D1	119	R0 <sub>C</sub>	159	G2 <sub>C</sub>
40	PS1 <sub>C</sub>	80	NC*	120	R0 <sub>D</sub>	160	G2 <sub>D</sub>

\*NC = NO CONNECT.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

#### ADV7152 PIN ASSIGNMENTS PIN CONFIGURATIONS Pin No. Mnemonic Pin No. Mnemonic Pin No. Mnemonic 100-Pin POFP 1 SYNC 41 SCKOUT 81 D5 BLANK 2 42 GND 82 $V_{AA}$ 3 RO. 43 **GND** 83 D6 ROW D GND D7 4 $R0_{R}$ 44 84 PIN NO. 1 45 5 **GND GND** 85 D8IDENTIFIER 6 $R1_A$ 46 GND 86 D9 7 47 87 $R1_{R}$ G6<sub>A</sub> **GND** 8 48 88 **GND** $R2_A$ G<sub>6</sub><sub>R</sub> ADV7152 PQFP ROW C G7<sub>A</sub> **TOB** 9 $R2_{R}$ 49 89 ROW **TOP VIEW** 10 R3<sub>A</sub> 50 G7<sub>B</sub> 90 ĪOR (Not to Scale) **IOG** 11 R3<sub>R</sub> 51 PSO<sub>4</sub> 91 R4<sub>A</sub> IOB 12 52 PSO<sub>B</sub> 92 13 R<sub>4</sub><sub>R</sub> 53 PS1<sub>A</sub> 93 IOG 14 $R5_A$ 54 PS1<sub>B</sub> 94 $V_{AA}$ 15 $R5_B$ 55 $B0_A$ 95 $I_{PLL}$ ROW B 56 $B0_B$ IOR 16 $R6_A$ 96 57 COMP 17 B1<sub>A</sub> R<sub>6</sub><sub>R</sub> 18 58 $B1_B$ 98 $R7_A$ $\mathsf{V}_{\mathsf{REF}}$ B2<sub>A</sub> 19 R7<sub>B</sub> 59 R<sub>SET</sub> 20 100 GO<sub>A</sub> 60 B2<sub>B</sub> 160-Pin POFP B3<sub>A</sub> 21 $G0_{R}$ 61 121 22 $G1_A$ 62 B3<sub>B</sub> 23 B4<sub>A</sub> $G1_B$ 63 ROW D B4<sub>B</sub> 120 24 $G2_A$ 64 25 $B5_A$ $G2_{R}$ 65 PIN NO. 1 26 NC\* 66 B<sub>5</sub><sub>B</sub> IDENTIFIER 27 $G3_A$ 67 B<sub>6</sub> $B6_B$ 28 $G3_B$ 68 29 69 $B7_A$ G4<sub>A</sub> ADV7150 PQFP 30 G<sub>4</sub><sub>R</sub> 70 B7<sub>B</sub> **TOP VIEW** $\overline{CE}$ 31 $G5_A$ 71 (Not to Scale) 32 $G5_B$ 72 R/W **CLOCK** 73 33 C1 CLOCK 74 34 C0 35 LOADIN 75 D0 36 LOADOUT D1 76 37 $V_{AA}$ 77 D2 $V_{AA}$ 38 78 **GND** ROW B

**PRGCKOUT** 

**SCKIN** 

79

80

D3

D4

39

40

<sup>\*</sup>NC = NO CONNECT.

#### PIN DESCRIPTION

Pin	Function
$\begin{array}{c} \overline{RED} \; (R0_{A} - R0_{D} / R7_{A} - R7_{D}), \\ GREEN \; (G0_{A} - G0_{D} / G7_{A} - G7_{D}), \\ BLUE \; (B0_{A} - B0_{D} / B7_{A} - B7_{D}) \end{array}$	Pixel Port: 96 pixel select inputs, 8 bits for red, green and blue. Each bit is multiplexed (A-D)* 4:1, 2:1 or 1:1. All inputs are TTL compatible.
PS0 <sub>A</sub> -PS0 <sub>D</sub> , PS1 <sub>A</sub> -PS1 <sub>D</sub>	Palette Priority Select Inputs: These inputs allow for switching between multiple palette devices at the pixel rate. The device can be preprogrammed to completely shut off the DAC analog O/Ps. If the values of PS0 and PS1 match the values programmed into bits MR16 and MR17 of the Mode Register, then the device is selected. Each bit is multiplexed (A-D)* 4:1, 2:1 or 1:1. All inputs are TTL compatible.
LOADIN, LOADOUT, PRGCKOUT SCKIN, SCKOUT	Video Data Control Inputs/Outputs: These inputs/outputs are used to load pixel data and, optionally, to control external video frame buffer timing and control synchronization.
CLOCK, CLOCK	Clock Inputs: These differential clock inputs are designed to be driven by ECL logic configured for single supply (+5 V) operation. The clock rate is typically the pixel clock rate of the system.
BLANK	Composite Blank: Drives the analog outputs to the blanking level.
SYNC	Composite Sync Input: Drives the IOG analog output to the sync level. It can only be asserted during the blanking period.
D0-D9	Data Bus: Data is written to and is read from the device over this 10-bit, bidirectional databus. 10-bit data or 8-bit data can be used. The databus can be configured for either 10-bit parallel data or byte data (8+2).
$\overline{\text{CE}}$ , $\mathbb{R}/\overline{\mathbb{W}}$ , CO, C1	Control Inputs: These inputs control the writing to and reading from the address reg, color palette, palette select registers, mode control registers, etc., of the device.
IOR, IOG, IOB (IOR, IOG, IOB)	Analog Video Current Outputs (Differential Outputs): These RGB video outputs are capable of directly driving RS-343A and RS-170 video levels into doubly terminated 75 $\Omega$ loads. $\overline{\text{IOR}}$ , $\overline{\text{IOG}}$ and $\overline{\text{IOB}}$ can be tied to GND if it is not required to have differential outputs.
$V_{REF}$	Voltage Reference Input: An external 1.235 V voltage reference is required to drive this input. The use of an AD589 (2-terminal voltage reference) is recommended.
R <sub>SET</sub>	Output Full-Scale Adjust Control: A resistor connected between this pin and analog ground controls the absolute amplitude of the output video signal. To maintain RS-343A video output levels, $R_{\rm SET}=280~\Omega$ .
COMP	Compensation Pin: A 0.1 µF capacitor should be connected between this pin and VAA.
$I_{PLL}$	Phase Lock Loop Output Current: This is used to enable multiple ADV7150/ADV7152s along with ADV7151s to be synchronized with pixel resolution.
$V_{AA}$	Power Supply (+5 V $\pm$ 5%): The part contains multiple power supply pins; all should be connected to one common +5 V analog power supply.
GND	Analog Ground: The part contains multiple ground pins; all should be connected to one common analog ground.
*The ADV7152 has only hits A-R (2:1 and 1:1;	

\*The ADV7152 has only bits A-B (2:1 and 1:1 multiplexing).

# COLOR VIDEO MODES (PIXEL PORT) 24-BIT TRUE COLOR

This mode is selected by writing to Command Register 2. In this mode 24-bit true color images can be generated on screen at video rates of up to 170 MHz. A 24-bit pixel word is latched at the pixel clock rate to the RAM and out to the RGB DACs.

# 15-BIT TRUE COLOR

The ADV7150/ADV7152 can be programmed to run in 15-bit true-color mode. There are two 15-bit true-color modes; the first mode uses the red, green and blue pixel ports while the second mode uses only the red and green pixel ports. Command Register 2 sets the various 15-bit modes. The diagrams show the various pixel port mapping schemes for 15-bit true-color.

## 15-Bit True Color (Mode 1)

When this mode is set, 15 bits of video data are latched to the device over the upper five bits of each of the RED (R7-R3), GREEN (G7-G3) and BLUE (B7-B3) pixel ports (see Figure 7). The lower 3 bits are ignored. Internally this data is shifted to the lower 5 bits of the LUT decode register, therefore addressing locations 0 to 32 of the look-up table. Each of these 32 addressed locations for the red, green and blue channels can contain an 8- or 10-bit color value, which is latched to each of the three DACs.

### 15-Bit True Color (Mode 2)

When this mode is set, 15 bits of video data are latched to the device over all 8 bits of the RED (R7-R0) and 7 bits of the

GREEN (G6-G0) pixel ports (see Figure 8). G7 and the data on the BLUE (B7-B0) pixel port is ignored. Internally, this data is shifted to the lower 5 bits of the red, green and blue LUT decode registers, therefore addressing locations 0 to 32 of the look-up table. Each of these 32 addressed locations for the red, green and blue channels can contain an 8- or 10-bit color value which is latched to each of the three DACs.

### 8-BIT PSEUDO COLOR

This mode is again selected by writing to Command Register 2. In this mode 8-bit pseudo color images can be generated on

screen at video rates of up to 170 MHz. 256 colors can be displayed out of a total color palette of 16.7 million addressable colors.

This mode has three further submodes. The pixel input data can be encoded onto either the RED, GREEN or BLUE input pixel stream.

SUBMODE a: 8-bit pseudo color on RED SUBMODE b: 8-bit pseudo color on GREEN SUBMODE c: 8-bit pseudo color on BLUE




Figure 7. 15-Bit True-Color Mapping Using Red, Green and Blue Pixel Ports (Mode 1)

Figure 8. 15-Bit True-Color Mapping Using Red and Green Pixel Ports (Mode 2)

## MPU INTERFACE & CONTROL

The ADV7150/ADV7152 supports a standard MPU Interface. All the functions of the part are controlled via this MPU port. Direct access is gained to the address register, mode register and

all the control registers as well as the color palette. The following tables describe the setup for reading and writing to all of the devices registers.

Table I. Interface Truth Table (A)

R/W	Cı	C0	D9-D0	Action <sup>1</sup>
0	0	0	DB7-DB0	Write DB7-DB0 to Address Register (A7-A0)
0	1	1	DB7-DB0	Write DB7-DB0 to Mode Register (MR7-MR0)
0	0	1	DB9-DB0	Write DB9-DB0 to Red RAM Latch
0	0	1	DB9-DB0	Write DB9-DB0 to Green RAM Latch
0	0	1	DB9-DB0	Write DB9-DB0 to Blue RAM Latch &
				Write RGD Data to RAM Location A7-A0 &
	l			Address Register = Address Register + 1
0	1	0	DB7-DB0	Write to Register (A2-A0) <sup>2</sup>
1	0	0	DB7-DB0	Read Address Register (A7-A0)
1	1	1	DB7-DB0	Read Mode Register (MR17-MR10)
1	0	1	DB9—DB0	Read Red RAM Location A7-A0
1	0	1	DB9-DB0	Read Green RAM Location A7-A0
1	0	1	DB9-DB0	Read Blue Ram Location A7-A0
			Ì	Address Register = Address Register + 1
1	1	0	DB7-DB0	Read Register (A2-A0) <sup>2</sup>

<sup>&</sup>lt;sup>1</sup>10-bit wide databus, i.e., MR12 = "1" and 10-bit RAM & DACs, i.e., MR11 = "1" or 10-bit wide databus, i.e., MR12 = "1" and 8-Bit RAM & DACs, i.e., MR11 = "0" or 8-bit wide databus, i.e., MR12 = "0" and 8-Bit RAM & DACs, i.e., MR11 = "0." <sup>2</sup>Refer to Table III.

Table II. Interface Truth Table (B)

R/W	C1 C	D7-D0	Action <sup>1</sup>
0	0 0	DB7-DB0	Write DB7-DB0 to Address Register (A7-A0)
0	1 1	DB7-DB0	Write DB7-DB0 to Mode Register (MR7-MR0)
0	0 1	DB9-DB2	Write DB9-DB2 to Red RAM Latch (9-2)
0	0 1	DB1-DB0	Write DB1-DB0 to Red RAM Latch (1-0)
0	0 1	DB9-DB2	Write DB9-DB2 to Green RAM Latch (9-2)
0	0 1	DB1-DB0	Write DB1-DB0 to Green RAM Latch (1-0)
0	0 1	DB9-DB2	Write DB9-DB2 to Blue RAM Latch (9-2)
0 .	0 1	DB1-DB0	Write DB1-DB0 to Blue RAM Latch (1-0) &
	1		Write RGB Data to RAM Location A7-A0 &
			Address Register = Address Register + 1
0	1 0	DB7-DB0	Write to Register (A2-A0) <sup>2</sup>
1 .	0 0	DB7-DB0	Read Address Register (A7-A0)
1	1 1	DB7-DB0	Read Mode Register (MR17-MR10)
1	0 1	DB9-DB2	Read Red RAM (9-2) Location A7-A0
1	0 1	DB1-DB0	Read Red RAM (1-0) Location A7-A0
1	0 1	DB9-DB2	Read Green RAM (9-2) Location A7-A0
1	0 1	DB1-DB0	Read Green RAM (1-0) Location A7-A0
1	0 1	DB9-DB2	Read Blue RAM (9-2) Location A7-A0
1	0 1	DB1-DB0	Read Blue RAM (1-0) Location A7-A0
			Address Register = Address Register + 1
1	1 0	DB7-DB0	Read Register (A2-A0) <sup>2</sup>

<sup>&</sup>lt;sup>1</sup>8-bit wide databus, i.e., MR12 = "0" and 10-Bit RAM & DACs, i.e., MR11 = "1."

<sup>&</sup>lt;sup>2</sup>Refer to Table III.

### REGISTER PROGRAMMING

Direct writes and reads can be made to the address register and the mode register. The control registers, seven of which are listed in the table, are indexed addressable. The first write to the control register specifies which particular register is to be accessed.

### Address Register (ADDR) A7-A0

As illustrated in the previous tables, the C0 and C1 control inputs, in conjunction with this address register, specify which control/mode register or color palette location is accessed by the MPU port. The address register is 8 bits wide and can be read from as well as written to. When writing to or reading from the color palette on a sequential basis, only the start address needs to be written. After a red, green and blue write sequence, the address register is automatically incremented.

# Mode Register 1 (MR1)

The mode register is a 10-bit wide register. However, for programming purposes it may be considered as an 8-bit wide register (MR18 and MR19 are both reserved).

The diagram below shows the various operations under the control of the mode register. This register can be read from as well as written to. In read mode, MR18 and MR19 are both returned as zeros.

# MODE REGISTER (MR1) BIT DESCRIPTION

Reset Control (MR10)

This bit is used to reset the pixel port sampling sequence. This ensures that the pixel sequence ABCD starts at A. It is reset by writing a 1 followed by a zero followed by a 1.

### RAM-DAC Resolution Control (MR11)

When this is programmed with a 1, the RAM is 30 bits deep (10 bits each for red, green and blue), and each of the three DACs is configured for 10-bit resolution.

When MR11 is programmed with a 0, the RAM is 24 bits deep (8 bits each for red, green and blue), and the DACs are configured for 8-bit resolution. The two LSBs of the 10-bit DACs are pulled down to zero.


### MPU Data Bus Width (MR12)

This bit determines the width of the MPU port. It is configured as either a 10-bit wide (D9-D0) or 8-bit wide (D7-D0) bus. 10-bit data can be written to the device when configured 8-bit wide mode. The eight MSBs are first written on D7-D0, then the two LSBs are written over D1-D0. Bits D9-D8 are zeros in 8-bit mode.

Operational Mode Control (Test/Normal) (MR14-MR13)
When these bits are zero, the part operates in normal mode. All other combinations are used in conjunction with the device's various test/diagnostic modes (see Test Diagnostics section).

### Palette Select Match Bits Control (MR17-MR16)

These bits allow multiple palette devices to work together. When PS1-PS0 match MR17-MR16, the device is selected (see Palette Priority Select Inputs section).



Mode Register 1 (MR1)

### CONTROL REGISTERS

The ADV7150/ADV7152 has seven control registers. To access each register, two write operations must be performed. The first write to the address register specifies which of the seven registers is to be accessed. The second access determines the value written to that particular control register.

Table III lists the various control registers and their respective addresses.

Table III. Control Registers Descriptions

ADDR Register	Control Registers* (A2-A0)		
00H	Pixel Test Register		
01H	DAC Test Register		
02H	SYNC, BLANK and I <sub>PLL</sub> Test Register		
03H	ID Register (Read Only)		
04H	Pixel Mask Register		
05H	Reserved		
06H	Command Register 2		
07H	Command Register 3		

<sup>\*</sup>C1 = 1; C0 = 0.

### Pixel Test Register

This register is used when the device is in test/diagnostic mode. It is an 8-bit wide read-only register which allows MPU access to the pixel port (see Test Diagnostics section).

# **DAC Test Register**

This register is used when the device is in test/diagnostic mode. It is a 10-bit wide read/write register which allows MPU access to the DAC port (see Test Diagnostics section).

# $\overline{\text{SYNC}}$ , $\overline{\text{BLANK}}$ & $I_{\text{PLL}}$ Test Register:

This register is used when the device is in test/diagnostic mode. It is a 3-bit wide (3 LSBs) read/write register which allows MPU access to these particular pixel control bits (see Test Diagnostics section).

### ID Register

This is an 8-bit wide read-only register. For the ADV7150, it will always return the hexadecimal value 8EH and for the ADV7152, 8CH will be returned.


# Pixel Mask Register

The contents of the pixel read mask register are individually bitwise logically ANDed with the red, green and blue pixel input stream of data. It is an 8-bit read/write register with D0 corresponding to R0, G0 and B0.

## Command Register 2 (CR2)

This register contains a number of control bits as shown in the diagram. CR2 is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit wide register (CR28 and CR29 are both reserved).

The diagram below shows the various operations under the control of CR2. This register can be read from as well written to. In read mode, CR28 and CR29 are both returned as zeros.



Command Register 2 (CR2)

### **COMMAND REGISTER 2 (CR2) BIT DESCRIPTION**

### **R7 Trigger Polarity Control (CR20)**

This bit is used when the device is in test/diagnostic mode. It determines whether the pixel data is latched into the test registers in the rising or falling edge of R7 (see test diagnostics section).

# I<sub>PLL</sub> Trigger Control (CR21)

This bit specifies whether the PLL output is triggered from BLANK or SYNC.

### SYNC Recognition Control (CR22)

This bit specifies whether the video SYNC input is to be encoded onto the IOG analog output or ignored.

### Pedestal Enable Control (CR23)

This bit specifies whether a 0 IRE or a 7.5 IRE blanking pedestal is to be generated on the video outputs.

## True-Color/Pseudo-Color Mode Control (CR27-CR24)

These 4 bits specify the various color modes. These include a 24-bit true-color mode, two 15-bit true-color modes and three 8-bit pseudo color modes.

### Command Register 3 (CR3)

This register contains a number of control bits as shown in the

diagram. CR3 is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit wide register (CR38 and CR39 are both reserved).

The diagram below shows the various operations under the control of CR3. This register can be read from as well as written to. In read mode, CR38 and CR39 are both returned as zeros.

# COMMAND REGISTER 3 (CR3) BIT DESCRIPTION PRGCKOUT Frequency Control (CR31-CR30)


These bits specify the output frequency of the PRGCKOUT output. PRGCKOUT is a divided down version of the pixel CLOCK.

### BLANK Pipeline Delay Control (CR35-CR32)

These bits specify the additional pipeline delay that can be added to the  $\overline{BLANK}$  function, relative to the overall device pipeline delay ( $t_{PD}$ ). As the  $\overline{BLANK}$  control normally enters the video DAC from a shorter pipeline than the video pixel data, this control is useful in deskewing the pipeline differential.

## Pixel Multiplex Control (CR37-CR36)

These bits specify the device's multiplex mode. It, therefore, also determines the frequency of the LOADOUT signal. LOADOUT is a divided down version of the pixel CLOCK.



\*ON THE ADV7152, THIS STATE IS RESERVED.

Command Register 3 (CR3)




Figure 9. RS-343A Termination




Figure 10. RS-343 Video Waveform

Table IV. Video Output Truth Table

Description	GREEN OUT (mA)	RED OUT, BLUE OUT (mA)	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	19.05	1	1	3FFH
VIDEO	video + 9.05	video + 1.44	1	1	data
VIDEO to BLANK	video + 1.44	video + 1.44	0	1	data
BLACK LEVEL	9.05	1.44	1	1	000H
BLACK to BLANK	1.44	1.44	0	1	000H
BLANK LEVEL	7.62	0	1	0	XXXH
SYNC LEVEL	0	0	0	0	XXXH

## CLOCK CONTROLLER CIRCUIT

The ADV7150/ADV7152 has an on-board clock controller circuit. This is driven by an external crystal oscillator which must be capable of generating differential clock inputs to drive CLOCK and CLOCK of the ADV7150/ADV7152.

No additional external clocking devices are necessary. A sophisticated on-board clocking arrangement generates all the required internal clocking signals.

Additional functions are included to ease system design. The PRGCKOUT can be sufficiently divided down and can be used to drive the video clock of the graphics processor.

In its simplest form, the LOADOUT pin can be tied directly to the LOADIN pin, as shown. The pixel data LOADIN rate will be determined by the multiplex rate.




Figure 11. Clock Circuitry

#### TEST DIAGNOSTICS

Test diagnostic circuitry on the ADV7150/ADV7152 allows the user to debug both the device itself and its interface to other components in the system. Essentially, the video or pixel path through the device can be monitored via the MPU. Monitoring points, in the form of test registers are positioned at the PIXEL PORT, RAM and DAC PORT. Control of the test modes is determined by the Mode Register (MR1) and Command Register 2. Data is latched to the various test registers along the video path by either the pixel CLOCK or by using one bit of pixel data as a trigger bit (R7). This latter case is useful when the pixel CLOCK is connected to a free running source.





Figure 12.

### Mode 0

Normal Chip Operation. In this mode, the test registers are configured as in Figure 13. Both the pixel test register and the DAC test register are triggered every clock cycle. This is transparent to the general user. It becomes useful when there is

independent control over the CLOCK. By stopping the clock in the low state, the data in the test registers can be read out and verified.



Mode 1

Pixel Data-Path Trigger. In this mode, the test register trigger is activated by a transition on the R7 bit of the pixel port, Figure 13. Bit 0 of command register 2 controls whether the trigger is activated by a rising edge or a falling edge of R7. The trigger bit is piped through the chip along with the pixel data. This means that each test register captures the pixel with the transition on R7 as it is piped through the chip. Once the data has been captured, it can be read out at any time, even if the pattern is cyclical with the same pixel repeatedly activating the trigger.




Figure 14.

### Mode 2

RAM Fast-Port Test. Is this mode, the pixel test register is configured as in Figure 13, and the DAC test register configured as in Figure 14. The DAC test register is triggered every clock cycle. Data written into the pixel test register enters the fast data path, passes through the palette, and gets captured at the DAC test register.

# Mode 3

DAC Test. In this mode, the DAC test register and the SYNC, BLANK & PLL test register are configured as in Figure 14.
Data written to the DAC test register, and the SYNC, BLANK and PLL test register is reflected at the DAC outputs. This allows the DACs to be tested over the microport.

# Palette Priority Select Inputs

The palette priority selection function allows up to 4 palette devices to be used with their analog O/Ps connected together.

ADV7150

During initialization, internal registers, which prioritize each device, are programmed. PS0 and PS1 inputs will select one of the preprogrammed devices at any instant. PS0 and PS1 are multiplexed similar to the pixel data, thus allowing for subpixel resolution. This enables the user to have multiple palettes and/or windows.

Note: Only one palette device is selected at any particular instant. The analog O/Ps of the unselected devices should be




Figure 15.

### **PC Board Considerations**

The layout should be optimized for lowest noise on the ADV7150/ADV7152 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{\rm AA}$  and GND pins should by minimized so as to minimize inductive ringing.

### **Ground Planes**

The ground plane should encompass all ADV7150/ADV7152 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7150/ADV7152, the analog output traces, and all the digital signal traces leading up to the ADV7150/ADV7152.

#### Power Planes

The ADV7150/ADV7152 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( $V_{\rm CC}$ ) at a single point through a ferrite bead. This bead should be located within three inches of the ADV7150/ADV7152.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7150/ADV7152 power pins and voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

### Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a  $0.1~\mu F$  ceramic capacitor decoupling each of the two groups of  $V_{AA}$  pins to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV7150/ADV7152 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three terminal voltage regulator for supplying power to the analog power plane.

### **Digital Signal Interconnect**

The digital inputs to the ADV7150/ADV7152 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV7150/ADV7152 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{\rm CC}$ ), and not the analog power plane.

### **Analog Signal Interconnect**

The ADV7150/ADV7152 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

For maximum performance, the analog outputs should each have a 75 ohm load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV7150/ADV7152 to minimize reflections.



# CMOS 170 MHz Pseudo-Color Graphics 10-Bit Video RAM-DAC

# **ADV7151**

FEATURES
170 MHz Pipelined Operation
Triple 10-Bit D/A Converters
Triple 256 × 10 (256 × 30) Color Palette RAM
On-Chip Clock Control Circuit
Palette Priority Select Registers
RS-343A/RS-170 Compatible Analog Outputs
TTL Compatible Digital Inputs
32-Bit Pixel Input Port (8-Bit Pixel Words)
Standard MPU I/O Interface
10-Bit Parallel Structure
8+2 Byte Structure
Pixel Data Serializer
Multiplexed Pixel Input Ports; 1:1, 2:1, 4:1

+5 V CMOS Monolithic Construction

100-Pin PQFP SPEED GRADES

170 MHz

135 MHz

110 MHz 85 MHz

GENERAL DESCRIPTION


The ADV7151 (ADV®) is a complete analog output, Video RAM-DAC on a single CMOS monolithic chip. The part is spe-

cifically designed for use in the graphics systems of high performance, color graphics workstations. The ADV7151 integrates a number of graphic functions onto one device allowing 8-bit indexed Pseudo-Color operation at the maximum screen update rate of 170 MHz.

The device consists of three, high speed, 10-bit, video D/A converters (RGB), three 256  $\times$  10 (one 256  $\times$  30) color look-up tables, palette priority registers, a pixel input data multiplexer/ serializer and a clock generator/divider circuit. The on-board palette priority select registers enable multiple palette devices to be connected together for use in multipalette and window applications. The part is controlled (i.e., mode selection and multiplex selection) through the MPU port by the various on-board control/command registers. The part also contains a number of on-board test registers, associated with self diagnostic testing of the device.

Pseudo-color image rendition, at speeds of up to 170 MHz, is achieved through the use of the on-board data multiplexer/serializer. The pixel input port's flexibility allows for direct interface to most standard frame buffer memory configurations, including general purpose DRAM and VRAM designs.

(continued on page 2-911)



ADV is a registered trademark of Analog Devices, Inc.

# **ADV7151** — **SPECIFICATIONS** $(V_{AA}^{1} = +5 \text{ V}; V_{REF} = +1.235 \text{ V}; R_{L} = 37.5 \Omega, C_{L} = 10 \text{ pF}; R_{SET} = 280 \Omega.$ All specifications $T_{MIN}$ to $T_{MAX}^{2}$ unless otherwise noted.)

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	10	Bits	,
Accuracy (Each DAC)			
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±1	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale max	
Coding		Binary	,
DIGITAL INPUTS (Excluding CLOCK, CLOCK)			
Input High Voltage, V <sub>INH</sub>	2	V min	
Input Low Voltage, V <sub>INL</sub>	0.8	V max	
Input Current, I <sub>IN</sub>	±10	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C <sub>IN</sub>	10	pF max	VIN O. V OI 2. V
CLOCK INPUTS (CLOCK, CLOCK)	<del> </del>	•	
Innut High Voltage V	37 - 10	V min	
Input High Voltage, V <sub>INH</sub>	$V_{AA} - 1.0  V_{AA} - 1.6$	V max	
Input Low Voltage, V <sub>INL</sub>	±10	μA max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Current, I <sub>IN</sub>	10		V <sub>IN</sub> - 0.4 V 01 2.4 V
Input Capacitance, C <sub>IN</sub>	10	pF max	
DIGITAL OUTPUTS			
Output High Voltage, V <sub>OH</sub>	2.4	V min	I <sub>SOURCE</sub> = 400 μA
Output Low Voltage, V <sub>OL</sub>	0.4	V max	$I_{SOURCE} = 400 \mu A$ $I_{SINK} = 3.2 \text{ mA}$
Floating-State Leakage Current	20	μA max	
Floating-State Output Capacitance	20	pF typ	
ANALOG OUTPUTS		4 1 1 1 1	<b>*</b>
Gray Scale Current Range	15	mA min	
,	22	mA max	
Output Current	- A		
White Level Relative to Blank	17.69	mA min	Typically 19.05 mA
	20.40	mA max	
White Level Relative to Black	16.74	mA min	Typically 17.62 mA
	18.50	mA max	
Black Level Relative to Blank	0.95	mA min	Typically 1.44 mA
	1.90	mA max	
Blank Level on RED OUT, BLUE OUT	0	μA min	Typically 5 μA
	50	μA max	
Blank Level on GREEN OUT	6.29	mA min	Typically 7.62 mA
O I I OPPENIOUS	8.96	mA max	m . n .c .
Sync Level on GREEN OUT	0	μA min	Typically 5 μA
rop o	50	μA max	
LSB Size	17.22	μA typ	T
DAC-to-DAC Matching	5	% max	Typically 2%
Output Compliance, V <sub>OC</sub>	$\begin{vmatrix} -1 \\ +1.4 \end{vmatrix}$	V min V max	
Outmut Immedence D	100		
Output Impedance, R <sub>OUT</sub>	30	kΩ typ	I -0m4
Output Capacitance, C <sub>OUT</sub>	30	pF max	I <sub>OUT</sub> = 0 mA
VOLTAGE REFERENCE			
Voltage Reference Range, V <sub>REF</sub>	1.14/1.26	V min/V max	$V_{REF} = 1.235 \text{ V for Specified Performance}$
Input Current, I <sub>VREF</sub>	10	μA typ	'
POWER REQUIREMENTS			
$V_{AA}$	5	V nom	
I <sub>AA</sub>	500	mA max	170 MHz Parts
Power Supply Rejection Ratio	0.5	%/% max	Typically 0.12%/%: $f = 1 \text{ kHz}$ , COMP = 0.1 $\mu$ F
Power Dissipation	2500	mW max	170 MHz parts: $V_{AA} = 5 \text{ V}$
DYNAMIC PERFORMANCE			
Clock and Data Feedthrough <sup>3, 4</sup>	-30	dB typ	A Company of the Comp
Glitch Impulse	50	pV secs typ	
DAC-to-DAC Crosstalk <sup>5</sup>	-23	dB typ	
NOTES			<del></del>

# NOTES

<sup>1±5%</sup> for all versions.

<sup>\*±5%</sup> for all versions.

Temperature range (T<sub>MIN</sub> to T<sub>MAX</sub>); 0°C to +70°C.

Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

TDLC input values are 0 to 3 volts, with input rise/fall times ≤3 ns, measured the 10% and 90% points. Timing reference points at 50% for inputs and outputs.

DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Specifications subject to change without notice.

# TIMING CHARACTERISTICS $^{1}$ $^{(V_{AA}{}^{2}}=+5$ V; $V_{REF}=+1.235$ V; $R_{L}=37.5$ $\Omega$ , $C_{L}=10$ pF; $R_{SET}=280$ $\Omega$ . All specifications $T_{MIN}$ to $T_{MAX}{}^{3}$ unless otherwise noted.)

Parameter	170 MHz Version	135 MHz Version	110 MHz Version	85 MHz Version	Units	Conditions/Comments
$\overline{f_{MAX}}$	170	135	110	85	MHz	Clock Rate
LOADOUT						
1:1 MUX Mode						
Frequency	68	68	68	68	MHz	LOADOUT Clocking Rate
Period	14.71	14.71	14.71	14.71	ns max	LOADOUT Period
High Time	6	6	6	6	ns min	LOADOUT High Time
Low Time	6	6	6	6	ns min	LOADOUT Low Time
2:1 MUX Mode						
Frequency	68	67.5	55	42.5	MHz	LOADOUT Clocking Rate
Period	14.71	14.81	18.18	21.25	ns max	LOADOUT Period
High Time	6	6	8	8.5	ns min "	LOADOUT High Time
Low Time	6	6	8	8.5	ns min	LOADOUT Low Time
4:1 MUX Mode			_			
Frequency	42.5	33.75	27.5	21.25	MHz	LOADOUT Clocking Rate
Period	23.5	30	36.4	47	ns max	LOADOUT Period
High Time	10	12	14.5	18.8	ns min	LOADOUT High Time
Low Time	10	12	14.5	18.8	ns min	LOADOUT Low Time
	1.5	1.5	2 43	15	1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	<u> </u>
t <sub>1</sub>	15 15	15	15	15	ns max	Pixel CLOCK to LOADOUT Delay Pixel CLOCK to PROGCKOUT Delay
<b>t</b> <sub>2</sub>		15	15	15 5	ns max	
t <sub>3</sub>	5		3		ns min	LOADIN to LOADOUT Setup Time
t <sub>4</sub>	0	0	U	0	ns min	Video and Pixel Data Setup Time Video and Pixel Data Hold Time
t <sub>5</sub>	5	5	5		ns min	
t <sub>6</sub>	5	5	5	5	ns max	SCKIN to SCKOUT Delay
t <sub>7</sub>	5.88	7.4	9.09	11.77	ns min	Clock Cycle Time
t <sub>8</sub>	2.5	3	4	5	ns min	Clock Pulse Width High Time
t <sub>9</sub>	2.5	3	4	5	ns min	Clock Pulse Width Low Time
t <sub>10</sub>	12	12	12	12	ns min	Analog Output Delay
t <sub>11</sub>	2	2	2	3	ns min	Analog Output Rise/Fall Time
t <sub>12</sub> <sup>4</sup>	6	8	8	12	ns min	Analog Output Settling Time
t <sub>13</sub>	0	0	0	0	ns min	R/W, C0, C1 Setup Time
t <sub>14</sub>	15	15	15	15	ns min	R/W, C0, C1 Hold Time
t <sub>15</sub>	50	50	50	50	ns min	CE Low Time
	25	25	25	25	ns min	CE High Time
t <sub>17</sub> 5	5	5	5	5	ns min	CE Asserted to Data Bus Driven
t <sub>16</sub> t <sub>17</sub> <sup>5</sup> t <sub>18</sub> <sup>5</sup>	50	50	50	50	ns max	CE Asserted to Data Valid
t <sub>19</sub> <sup>6</sup>	15	15	15	15	ns max	CE Disabled to Data Bus Three Stated
-17	5	5	5	5	ns min	
t <sub>20</sub>	20	20	20	20	ns min	Write Data Setup Time
t <sub>21</sub>	5	5	5	5	ns min	Write Data Hold Time
t <sub>sk</sub>	2	2	2	2	ns max	Analog Output Skew
S.K.	0	0	ō	0	ns typ	3
t <sub>PD</sub>	6	6	6	6	Clocks	Pipeline Delay
-ru						

NOTES

Specifications subject to change without notice.

 $<sup>^1</sup>$ TTL input values are 0 to 3 volts, with input rise/fall times  $\leq$  3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load  $\leq$  10 pF, D0-D7 output load  $\leq$  50 pF. See timing notes in Figure 5.

<sup>&</sup>lt;sup>2</sup>±5% for all versions.

 $<sup>^3</sup>$ Temperature range ( $T_{MIN}$  to  $T_{MAX}$ ); 0°C to +70°C.

<sup>&</sup>lt;sup>4</sup>Settling time does not include clock and data feedthrough.

<sup>5</sup>t<sub>17</sub> and t<sub>18</sub> are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.4 V or 2.4 V.

<sup>&</sup>lt;sup>6</sup>t<sub>19</sub> is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging the 50 pF capacitor. This means that the time, t<sub>19</sub>, quoted in the timing characteristics is the true value for the device and, as such, is independent of external bus loading capacitances.




Figure 1. Load Circuit for Bus Access and Relinquish Time




Figure 2. Video Output Clock Controls vs. Pixel Clock Input




Figure 3. LOADOUT Timing vs. LOADIN and Pixel Data





Figure 4. Video Data Serial Clock Input (SCKIN) vs. Serial Clock Output (SCKOUT)



#### NOTES:

- 1. OUTPUT DELAY MEASURED FROM THE 50% POINT OF THE RISING
- EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.

  2. SETTLING TIME MEASURED FROM 50% POINT FULL-SCALE
- TRANSITION TO THE OUTPUT REMAINING WITHIN ± 1LSB.

  3. OUTPUT RISE/FALL TIME MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.

Figure 5. Analog Outputs vs. Pixel Clock




Figure 6. MPU Port Read/Write Timing

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units Volts	
Power Supply	V <sub>AA</sub>	4.75	5.00	5.25		
Ambient Operating Temperature	T <sub>A</sub>	0		+70	∞	
Reference Voltage	$V_{REF}$	1.14	1.235	1.26	Volts	
Output Load	R <sub>L</sub>		37.5		Ω	

### ABSOLUTE MAXIMUM RATINGS1

### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. <sup>2</sup>Analog output short circuit to any power supply or common can be of an indefinite duration.

### CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



(continued from page 2-907)

The 30 bits of resolution, associated with the color look-up table and triple 10-bit DAC, realizes 8-bit pseudo-color resolution, while also allowing for the on-board implementation of linearization algorithms, such as gamma correction.

The on-chip video clock controller circuit generates all the internal clocking and some additional external clocking signals. An external ECL oscillator with differential outputs is all that is required to drive the CLOCK and CLOCK inputs of the ADV7151. The part can also be driven by an external clock generator chip circuit.

The ADV7151 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

Test diagnostic circuitry has been included to complement the users system level debugging.

The ADV7151 is fabricated in a +5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with low power dissipation.

The part is packaged in an 100-lead PQFP.

### ORDERING GUIDE

 Model	Speed	Temperature Range	No. of Pins	Package Option*
ADV7151KS170	170 MHz	0°C to +70°C	100	S-100
ADV7151KS135	135 MHz	0°C to +70°C	100	S-100
ADV7151KS110	110 MHz	0°C to +70°C	100	S-100
ADV7151KS85	85 MHz	0°C to +70°C	100	S-100

<sup>\*</sup>S = Plastic Quad Flat Pack. For outline information see Package Information section.

# **ADV7151**

## PIN ASSIGNMENTS

# PIN CONFIGURATION 100-Pin PQFP

ADV7151 PQFP TOP VIEW (Not to Scale)

PIN NO. 1 IDENTIFIER

100

	Pin	Pin	Pin	Pin	Pin
No.	Mnemonic	No.	Mnemonic	No.	Mnemonic
1	V <sub>AA</sub>	41	GND	81	$V_{AA}$
2	SYNC	42	GND	82	D6
3	BLANK	43	NC*	83	D7
4	NC*	44	GND	84	D8
5	NC*	45	GND	85	D9
6	NC*	46	NC*	86	GND
7	PO <sub>A</sub>	47	NC*	87	GND
8	PO <sub>B</sub>	48	PSO <sub>A</sub>	88	<del>IOB</del>
9	P0 <sub>C</sub>	49	PSO <sub>B</sub>	89	<del>IOR</del>
10	$P0_{D}$	50	PSO <sub>C</sub>	90	ĪOG
11	Pl <sub>A</sub>	51	PSO <sub>D</sub>	91	IOB
12	$Pl_{B}$	52	PS1 <sub>A</sub>	92	IOG
13	$Pl_{C}$	53	PS1 <sub>B</sub>	93	$V_{AA}$
14	$Pl_{D}$	54	PS1 <sub>C</sub>	94	V <sub>AA</sub>
15	NC*	55	PS1 <sub>D</sub>	95	IOR
16	P2 <sub>A</sub>	56	P5 <sub>A</sub>	96	COMP
17	P2 <sub>B</sub>	57	P5 <sub>B</sub>	97	V <sub>REF</sub>
18	P2 <sub>C</sub>	58	P5 <sub>C</sub>	98	R <sub>SET</sub>
19	P2 <sub>D</sub>	59	P5 <sub>D</sub>	99	I <sub>PLL</sub>
20	NC*	60	P6 <sub>A</sub>	100	GND
21	NC*	61	P6 <sub>B</sub>		
22	P3 <sub>A</sub>	62	P6 <sub>C</sub>	100	
23	P3 <sub>B</sub>	63	P6 <sub>D</sub>		
24	P3 <sub>C</sub>	64	NC*	500	
25	P3 <sub>D</sub>	65	P7 <sub>A</sub>		
26	NC*	66	P7 <sub>B</sub>		
27	NC*	67	P7 <sub>C</sub>		
28	P4 <sub>A</sub>	68	P7 <sub>D</sub>		
29	P4 <sub>B</sub>	69	NC*		
30	P4 <sub>C</sub>	70	CE		
31	P4 <sub>D</sub>	71	R/W		
32	CLOCK	72	C0		
33	CLOCK	73	C1		
34	LOADIN	74	D0		
35	LOADOUT	75	D0		
36		76	D1 D2		
37	V <sub>AA</sub>	77	GND		
38	V <sub>AA</sub>	78	į.		
	PRGCKOUT		D3		
39	SCKIN SCKOUT	79 80	D4 D5		

<sup>\*</sup>NC = NO CONNECT.

## PIN DESCRIPTION

Pin	Function
Pixel Select Inputs	Pixel Port: 32 Pixel Select Inputs. Each 8-bit index word selects either a 24-bit or 30-bit
$(P0_A \dots P0_D - P7_A \dots P7_D)$	color value. Each bit is multiplexed (A-D) 4:1, 2:1 or 1:1. All inputs are TTL compatible.
$PS0_A PS0_D, PS1_A PS1_D$	Palette Priority Select Inputs: These inputs allow for switching between multiple palette devices at the pixel rate. The device can be preprogrammed to completely shut off the DAC analog O/Ps. If the values of PS0 and PS1 match the values programmed into bits MR6 and MR7 of the Mode Register, then the device is selected.
LOADIN, LOADOUT, PRGCKOUT, SCKIN, SCKOUT	Video Data Control Inputs/Outputs: These inputs/outputs are used to load pixel data and, optionally, to control external video frame buffer timing and control synchronization.
CLOCK, CLOCK	Clock Inputs: These differential clock inputs are designed to be driven by ECL logic configured for single supply (+5 V) operation. The clock rate is typically the pixel clock rate of the system.
BLANK	Composite Blank: Drives the analog outputs to the blanking level.
SYNC	Composite Sync Input: Drives the IOG analog output to the sync level. It can only be asserted during the blanking period.
D0-D9	Data Bus: Data is written to and is read from the device over this 10-bit, bidirectional data bus. 10-bit data or 8-bit data can be used. The data bus can be configured for either 10-bit parallel data or byte data (8+2). Byte data is right justified, i.e., 8 LSBs first, then 2 MSBs.
$\overline{\text{CE}}$ , R/ $\overline{\mathbb{W}}$ , CO, C1	Control Inputs: These inputs control the writing to and reading from the address reg, color palette, palette select registers, mode control registers etc., of the device.
$\frac{IOR, IOG, IOB}{(\overline{IOR}, \overline{IOG}, \overline{IOB})}$	Analog Video Current Outputs (Differential Outputs): These RGB video outputs are capable of directly driving RS-343A and RS-170 video levels into doubly terminated 75 $\Omega$ loads. $\overline{IOR}$ , $\overline{IOG}$ and $\overline{IOB}$ can be tied to GND if it is not required to have differential outputs.
V <sub>REF</sub>	Voltage Reference Input: An external 1.235 V voltage reference is required to drive this input. The use of an AD589 (2-terminal voltage reference) is recommended.
R <sub>SET</sub>	Output Full-Scale Adjust Control: A resistor connected between this pin and analog ground controls the absolute amplitude of the output video signal. To maintain RS-343A video output levels, $R_{\rm SET}=280~\Omega$
COMP	Compensation Pin: A 0.1 µF capacitor should be connected between this pin and VAA.
$I_{PLL}$	Phase Lock Loop Output Current: This is used to enable multiple ADV7151s and ADV7150/ADV7152s to be synchronized with pixel resolution.
$V_{AA}$	Power Supply (+5 V $\pm$ 5%): The part contains multiple power supply pins; all should be connected to one common +5 V analog power supply.
GND	Analog Ground: The part contains multiple ground pins; all should be connected to one common analog ground.

# COLOR VIDEO MODES (PIXEL PORT) 8-BIT PSEUDO COLOR

This mode is selected by writing to Command Register 2. In this mode 8-bit pseudo color images can be generated on screen at video rates of up to 170 MHz. Two hundred fifty-six colors

can be displayed out of a total color palette of 16.7 million addressable colors. The 8-bit pixel select or pixel index word selects a 24-bit or 30-bit RGB value which drives the red, green and blue DACs.




Figure 7. 8-Bit Pseudo-Color (Indexed Color) Mapping

## MPU INTERFACE & CONTROL

The ADV7151 supports a standard MPU Interface. All the functions of the part are controlled via this MPU port. Direct access is gained to the address register, mode register and all the

control registers as well as the color palette. The following tables describe the setup for reading and writing to all of the devices registers.

R/W	C1	C0	D9-D0	Action <sup>1</sup>
0	0	0	DB7-DB0	Write DB7-DB0 to Address Register (A7-A0)
0	1	1	DB7-DB0	Write DB7-DB0 to Mode Register (MR7-MR0)
0	0	1	DB9-DB0	Write DB9-DB0 to Red RAM Latch
0	0	1	DB9-DB0	Write DB9-DB0 to Green RAM Latch
0	0	1	DB9-DB0	Write DB9-DB0 to Blue RAM Latch &
			}	Write RGB Data To RAM Location A7-A0 &
				Address Register = Address Register + 1
0	1	0	DB7-DB0	Write to Register (A2-A0) <sup>2</sup>
1	0	0	DB7-DB0	Read Address Register (A7-A0)
1	1	1	DB7-DB0	Read Mode Register (MR17-MR10)
1	0	1	DB9-DB0	Read Red RAM Location A7-A0
1	0	1	DB9-DB0	Read Green RAM Location A7-A0
1	0	1	DB9-DB0	Read Blue Ram Location A7-A0
				Address Register = Address Register + 1
1	1	0	DB7-DB0	Read Register (A2-A0) <sup>2</sup>

<sup>10-</sup>bit wide databus, i.e., MR12 = "1" and 10-bit RAM & DACs, i.e., MR11 = "1" or 10-bit wide databus, i.e., MR12 = "1" and 8-Bit RAM & DACs, i.e., MR11 = "0" or 8-bit wide databus, i.e., MR12 = "0" and 8-Bit RAM & DACs, i.e., MR11 = "0." 2Refer to table entitled "Control Registers Description."

R/W	C1 (	20	D7-D0	Action <sup>1</sup>
0	0 0	)	DB7-DB0	Write DB7-DB0 to Address Register (A7-A0)
0	1 1	.	DB7-DB0	Write DB7-DB0 to Mode Register (MR7-MR0)
0	0 1		DB9-DB2	Write DB9-DB2 to Red RAM Latch (9-2)
0	0 1	.	DB1-DB0	Write DB1-DB0 to Red RAM Latch (1-0)
0	0 1	.	DB9-DB2	Write DB9-DB2 to Green RAM Latch (9-2)
0	0 1		DB1-DB0	Write DB1-DB0 to Green RAM Latch (1-0)
0	0 1	.	DB9-DB2	Write DB9-DB2 to Blue RAM Latch (9-2)
0	0 1	.	DB1-DB0	Write DB1-DB0 to Blue RAM Latch (1-0) &
				Write RGB Data to RAM Location A7-A0 &
	Ì			Address Register = Address Register + 1
0	1 0	)	DB7-DB0	Write to Register (A2-A0) <sup>2</sup>
1	0 0		DB7-DB0	Read Address Register (A7-A0)
1	1 1	.	DB7-DB0	Read Mode Register (MR17-MR10)
1	0 1		DB9-DB2	Read Red RAM (9-2) Location A7-A0
1	0 1	.	DB1-DB0	Read Red RAM (1-0) Location A7-A0
1	0 1	.	DB9-DB2	Read Green RAM (9-2) Location A7-A0
1	0 1	.	DB1-DB0	Read Green RAM (1-0) Location A7-A0
1	0 1	.	DB9-DB2	Read Blue RAM (9-2) Location A7-A0
1	0 1	.	DB1-DB0	Read Blue RAM (1-0) Location A7-A0
				Address Register = Address Register + 1
1	1 0		DB7-DB0	Read Register (A2-A0) <sup>2</sup>

 $<sup>^{1}</sup>$ 8-bit wide databus, i.e., MR12 = "0" and 10-Bit RAM & DACs, i.e., MR11 = "1."

<sup>&</sup>lt;sup>2</sup>Refer to table entitled "Control Registers Description."

### REGISTER PROGRAMMING

Direct writes and reads can be made to the address register and the mode register. The control registers, the 7 of which are listed in the table are indexed adressable. The first write to the control register specifies which particular register is to be accessed.

### Address Register (ADDR) A7-A0

As illustrated in the previous tables, the C0 and C1 control inputs, in conjunction with this address register specify which control/mode register, or color palette location is accessed by the MPU port. The address register is 8 bits wide and can be read from as well as written to. When writing to or reading from the color palette on a sequential basis, only the start address needs to be written. After a red, green and blue write sequence, the address register is automatically incremented.

### Mode Register 1 (MR1)

The mode register is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit wide register (MR18 and MR19 are both reserved).

The diagram below shows the various operations under the control of the mode register. This register can be read from as well written to. In read mode, MR18 and MR19 are both returned as zeroes.

## MODE REGISTER (MR1) BIT DESCRIPTION Reset Control (MR10)

This bit is used to reset the pixel port sampling sequence. This ensures that the pixel sequence ABCD starts at A. It is reset by writing a 1 followed by a zero followed by a 1.

## RAM-DAC Resolution Control (MR11)

When this is programmed with a 1, the RAM is 30-bits deep (10 bits each for red, green and blue) and each of the three DACs is configured for 10-bit resolution.

When MR11 is programmed with a 0, the RAM is 24-bits deep (8 bits each for red, green and blue) and the DACs are configured for 8-bit resolution. The two LSBs of the 10-bit DACs are pulled down to zero.

## MPU Data Bus Width (MR12)

This bit determines the width of the MPU port. It is configured as either a 10-bit wide (D9-D0) or 8-bit wide (D7-D0) bus. 10-bit data can be written to the device when configured 8-bit wide mode. The 8 MSBs are first written on D7-D0, then the two LSBs are written over D1-D0. Bits D9-D8 are zeroes in 8-bit mode.

## Operational Mode Control (Test/Normal) (MR14-MR13)

When these bits are zero the part operates in normal mode. All other combinations are used in conjunction with the devices various test/diagnostic modes (see Test Diagnostics section).

### Palette Select Match Bits Control (MR17-MR16)

These bits allow multiple palette devices to work together. When PS1-PS0 match MR17-MR16, the device is selected (see Palette Priority Select Inputs section).

### **Control Registers**


The ADV7151 has 7 control registers. To access each register, two write operations must be performed. The first write to the address register specifies which of the 7 registers is to be accessed. The second access determines the value written to that particular control register.

The table below lists the various control registers and their respective addresses.

# **Control Registers Descriptions**

۱	ADDR Registe	r						
À	(A2-A0)		Control Registers*					
-01	00H		Pixel Test Register					
	01H		DAC Test Register					
h	02H		SYNC, BLANK and I <sub>PLL</sub> Test Register					
	03H		ID Register (Read Only)					
	04H		Pixel Mask Register					
	05H		Reserved					
	06H		Command Register 2					
	07H		Command Register 3					

\*C1 = 1: C0 = 0.



Mode Register 1 (MR1)

### Pixel Test Register

This register is used when the device is in test/diagnostic mode. It is an 8-bit wide read-only register which allows MPU access to the pixel port (see Test Diagnostics section).

### **DAC Test Register**

This register is used when the device is in test/diagnostic mode. It is a 10-bit wide read/write register which allows MPU access to the DAC port (see Test Diagnostics section).

# SYNC, BLANK & I<sub>PLL</sub> Test Register

This register is used when the device is in test/diagnostic mode. It is a 3-bit wide (3 LSBs) read/write register which allows MPU access to these particular pixel control bits (see Test Diagnostics section).

### ID Register

This is an 8-bit wide read-only register. For the ADV7151 it will always return the hexadecimal value 8FH.

### Pixel Mask Register

The contents of the pixel read mask register are individually bitwise logically ANDed with the red, green and blue pixel input stream of data. It is an 8-bit read/write register with D0 corresponding to R0, G0 and B0.

### Command Register 2 (CR2)

This register contains a number of control bits as shown in the diagram. CR2 is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit wide register (CR28 and CR29 are both reserved).

The diagram below shows the various operations under the control of CR2. This register can be read from as well as written to. In read mode, CR28 and CR29 are both returned as zeroes.

## COMMAND REGISTER 2 (CR2) BIT DESCRIPTION P7 Trigger Polarity Control (CR20)

This bit is used when the device is in test/diagnostic mode. It determines whether the pixel data is latched into the test registers in the rising or falling edge of R7 (see Test Diagnostics section).

### Ip. 1. Trigger Control (CR21)

This bit specifies whether the PLL output is triggered from BLANK or SYNC.

### SYNC Recognition Control (CR22)


This bit specifies whether the video SYNC input is to be encoded onto the IOG analog output or ignored.

### Pedestal Enable Control (CR23)

This bit specifies whether a 0 IRE or a 7.5 IRE blanking pedestal is to be generated on the video outputs.

### Pseudo-Color Mode Control (CR27-CR24)

These 4 bits are used to set up the 8-bit pseudo-color mode. These bits must be set as described in the figure.



Command Register 2 (CR2)

# **ADV715**

### Command Register 3 (CR3)

This register contains a number of control bits as shown in the diagram. CR3 is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit wide register (CR38 and CR39 are both reserved).

The diagram below shows the various operations under the control of CR3. This register can be read from as well written to. In read mode, CR38 and CR39 are both returned as zeroes.

# COMMAND REGISTER 3 (CR3) BIT DESCRIPTION PRGCKOUT Frequency Control (CR31-CR30)


These bits specify the output frequency of the PRGCKOUT output. PRGCKOUT is a divided down version of the pixel CLOCK.

## BLANK Pipeline Delay Control (CR35-CR32)

These bits specify the additional pipeline delay that can be added to the  $\overline{BLANK}$  function, relative to the overall device pipeline delay ( $t_{PD}$ ). As the  $\overline{BLANK}$  control normally enters the video DAC from a shorter pipeline than the video pixel data, this control is useful in deskewing the pipeline differential.

# Pixel Multiplex Control (CR37-CR36)

These bits specify the device's multiplex mode. It, therefore, also determines the frequency of the LOADOUT signal. LOADOUT is a divided down version of the pixel CLOCK.



Command Register 3 (CR3)




Figure 8. RGB Output Termination for RS-343A




Figure 9. RGB Video Output Waveform

# Video Output Truth Table

Description	GREEN OUT (mA)	RED OUT, BLUE OUT (mA)	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	19.05	1	1	3FFH
VIDEO	video + 9.05	video + 1.44	1	1	data
VIDEO to BLANK	video + 1.44	video + 1.44	0	1	data
BLACK LEVEL	9.05	1.44	1	1	000H
BLACK to BLANK	1.44	1.44	0	1	000H
BLANK LEVEL	7.62	0	1	0	XXXH
SYNC LEVEL	0	0	0	0	XXXH

# ADV715

### Clock Controller Circuit

The ADV7151 has an on-board clock controller circuit. This is driven by an external crystal oscillator which must be capable of generating differential clock inputs to drive CLOCK and CLOCK of the ADV7151.

No additional external clocking devices are necessary. A sophisticated on-board clocking arrangement generates all the required internal clocking signals.

Additional functions are included to ease system design. The PRGCKOUT can be sufficiently divided down and can be used to drive the video clock of the graphics processor.

In its simplest form, the LOADOUT pin can be tied directly to the LOADIN pin, as shown. The pixel data LOADIN rate will be determined by the multiplex rate.




Figure 10.

# TEST DIAGNOSTICS

Test diagnostic circuitry on the ADV7151 allows the user to debug both the device itself and its interface to other components in the system. Essentially, the video or pixel path through the device can be monitored via the MPU. Monitoring points, in the form of test registers, are positioned at the PIXEL PORT, RAM and DAC PORT. Control of the test modes is determined by the Mode Register (MR1) and Command Register 2. Data is




Figure 11.

latched to the various test registers along the video path by either the pixel CLOCK or by using one bit of pixel data as a trigger bit (P7). This latter case is useful when the pixel CLOCK is connected to a free running source.

#### Mode (

Normal chip operation. In this mode, the test registers are configured as in Figure. 12. Both the pixel test register and the DAC test register are triggered every clock cycle. This is transparent to the general user. It becomes useful when there is independent control over the CLOCK. By stopping the clock in the low state, the data in the test registers can be read out and verified.





Figure 12.

### Mode 1

Pixel Data Path Trigger. In this mode, the test register trigger is activated by a transition on the P7 bit of the pixel port, Figure 12. Bit 0 of Command Register 2 controls whether the trigger is activated by a rising edge or a falling edge of P7. The trigger bit is piped through the chip along with the pixel data. This means that each test register captures the pixel with the transition on P7 as it is piped through the chip. Once the data has been captured, it can be read out at any time, even if the pattern is cyclical with the same pixel repeatedly activating the trigger.

### Mode 2

RAM Fast Port Test. In this mode, the pixel test register is configured as in Figure 12, and the DAC test register configured as in Figure 13. The DAC test register is triggered every clock cycle. Data written into the pixel test register enters the fast data path, passes through the palette, and gets captured at the DAC test register.



### Mode 3

DAC Test. In this mode, the DAC test register and the \$\overline{SYNC}\$, \$\overline{BLANK}\$ & PLL test register are configured as in Figure 13.

Data written to the DAC test register, and the \$\overline{SYNC}\$, \$\overline{BLANK}\$ and PLL test register is reflected at the DAC outputs. This allows the DACs to be tested over the MPU port.

## Palette Priority Select Inputs

The palette priority selection function allows up to four palette devices to be used with their analog O/Ps connected together.

During initialization, internal registers, which prioritize each device, are programmed. PS0 and PS1 inputs will select one of the preprogrammed devices at any instant. PS0 and PS1 are multiplexed similar to the pixel data, thus allowing for subpixel resolution. This enables the user to have multiple palettes and/or windows.

Note: Only one palette device is selected at any particular instant. The analog O/Ps of the unselected devices should be at 0 mA.




Figure 14.

# ADV7151

### **PC Board Considerations**

The layout should be optimized for lowest noise on the ADV7151 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{AA}$  and GND pins should by minimized so as to minimize inductive ringing.

### **Ground Planes**

The ground plane should encompass all ADV7151 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7151, the analog output traces, and all the digital signal traces leading up to the ADV7151.

#### Power Planes

The ADV7151 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane ( $V_{\rm CC}$ ) at a single point through a ferrite bead. This bead should be located within three inches of the ADV7151.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7151 power pins and voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

### Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with a 0.1  $\mu$ F ceramic capacitor decoupling each of the two groups of  $V_{AA}$  pins to GND. These capacitors should be placed as close as possible to the device. It is important to note that while the ADV7151 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and should consider using a three terminal voltage regulator for supplying power to the analog power plane.

### Digital Signal Interconnect

The digital inputs to the ADV7151 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV7151 should be avoided to reduce noise pickup.


Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{CC}$ ), and not the analog power plane.

### Analog Signal Interconnect

The ADV7151 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

For maximum performance, the analog outputs should each have a 75  $\Omega$  load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV7151 to minimize reflections.





# 8-Bit, High Speed, Multiplying D/A Converter (Universal Digital Logic Interface)

**DAC-08** 

#### **FEATURES**

• Fast Settling Output Current 85ns
Full-Scale Current Prematched to ±1 LSB
<ul> <li>Direct Interface to TTL, CMOS, ECL, HTL, PMOS</li> </ul>
• Nonlinearity to .0.1% Maximum Over Temperature Range
High Output Impedance and
Compliance10V to +18V
Complementary Current Outputs
• Wide Range Multiplying Capability 1MHz Bandwidth
• Low FS Current Drift ±10ppm/°C
• Wide Power Supply Range $\pm$ 4.5V to $\pm$ 18V
• Low Power Consumption
Low Cost

#### **GENERAL DESCRIPTION**

Available in Die Form

The DAC-08 series of 8-bit monolithic digital-to-analog converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85ns settling times with very low "glitch" energy and at low power consumption. Monotonic multiplying performance is attained over a wide 20 to 1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full-scale trimming in most applications. Direct

interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic input.


High voltage compliance complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.

All DAC-08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as  $\pm$  0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the  $\pm$ 4.5 to  $\pm$ 18V power supply range, with 33mW power consumption attainable at  $\pm$ 5V supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications; devices processed to MIL-STD-883, Level B are available.

DAC-08 applications include 8-bit,  $1\mu s$  A/D converters, servo motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high-speed modems and other applications where low cost, high speed and complete input/output versatility are required.

#### **EQUIVALENT CIRCUIT**



#### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Operating Temperature	
DAC-08AQ, Q	55°C to +125°C
DAC-08HQ, EQ, CQ, HP, EP, CP, CS	0°C to +70°C
Junction Temperature (T <sub>i</sub> )	65°C to +150°C
Storage Temperature Q Package	65°C to +150°C
Storage Temperature P Package	65°C to +125°C
Lead Temperature (Soldering, 60 sec)	300°C
V+ Supply to V- Supply	
Logic Inputs	V- to V- plus 36V
V <sub>LC</sub>	V- to V+
Analog Current Outputs (at V <sub>S</sub> -= 15V)	4.25mA
Reference Input (V., to V.,)	

#### Reference Input Differential Voltage

Reference Input Current (I <sub>14</sub> )5.0mA						
PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 2)	Θ <sub>jC</sub>	UNITS			
16-Pin Hermetic DIP (Q)	100	16	°C/W			
16-Pin Plastic DIP (P)	82	39	°C/W			
20-Contact LCC (RC)	76	36	°C/W			
16-Pin SO (S)	111	35	°C/W			

(V<sub>14</sub> to V<sub>15</sub>).....±18V

#### NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- O<sub>|A</sub> is specified for worst case mounting conditions, i.e., O<sub>|A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; O<sub>|A</sub> is specified for device soldered to printed circuit board for SO package.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 2.0$ mA,  $-55^{\circ}$  C  $\leq T_A \leq +125^{\circ}$  C for DAC-08/08A,  $0^{\circ}$  C  $\leq T_A \leq +70^{\circ}$  C for DAC-08C, E & H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

PARAMETER SYMB		SYMBOL CONDITIONS		DAC-08A/H DAC-08E MIN TYP MAX MIN TYP		BE MAX						
Resolution			8	_	_	8	_	_	8	-	_	Bits
Monotonicity			8	_	_	8	_		8	_	_	Bits
Nonlinearity	NL			_	±0.1	_	_	±0.19		_	±0.39	%FS
Settling Time	t <sub>S</sub>	To $\pm 1/2$ LSB, all bits switched ON or OFF, $T_A = 25^{\circ}$ C, (Note)	_	85	135	_	85	150	_	85	150	ns
Propagation Delay												
Each bit All bits switched	t <sub>PLH</sub> t <sub>PHL</sub>	T <sub>A</sub> = 25°C (Note)	-	35 35	60 60	_	35 35	60 60		35 35	60 60	ns
Full-Scale Tempco (Note)	TCI <sub>FS</sub>	DAC-08E	_	±10	±50 —	_	± 10	±80 ±50	_	± 10	±80 —	ppm/°C
Output Voltage Compliance	v <sub>oc</sub>	Full-Scale current change <1/2 LSB, R <sub>OUT</sub> > 20MΩ typical	-10	_	+18	10	_	+18	-10	_	+18	v
Full Range Current	1 <sub>FR4</sub>	$V_{REF} = 10.000V$ $R_{14}$ , $R_{15} = 5.000k\Omega$ $T_{A} = +25^{\circ}C$	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full Range Symmetry	IFRS	I <sub>FR4</sub> - I <sub>FR2</sub>	_	±0.5	±4	_	±1	±8	_	±2	±16	μΑ
Zero-Scale Current	Izs		_	0.1	1	_	0.2	2	_	0.2	4	μΑ
Output Current Range	IOR <sub>1</sub>	$R_{14}$ , $R_{15} = 5.000k\Omega$ $V_{REF} = +15.0V$ , $V_{-} = -10V$ $V_{RFF} = +25.0V$ , $V_{-} = -12V$	2.1 4.2	_		2.1 4.2	_	_	2.1 4.2	_	_	mA
Output Current Noise	,	I <sub>REF</sub> = 2mA		25	_		25		_	25	_	nA
Logic Input Levels Logic "0" Logic Input "1"	V <sub>IL</sub> V <sub>IL</sub>	V <sub>LC</sub> = 0V	_ 2	_	0.8	_ 2	_	0.8	_ 2	_	0.8	٧
Logic Input Current Logic "0" Logic Input "1"	I <sub>IL</sub>	$V_{LC} = 0V$ $V_{IN} = -10V \text{ to } +0.8V$ $V_{IN} = 2.0V \text{ to } 18V$	_	-2 0.002	-10 10	_ _	-2 0.002	-10 10	_	-2 0.002	-10 10	μΑ
Logic Input Swing	V <sub>IS</sub>	V-=-15V	-10	_	+18	-10	-	+18	-10	_	+18	V
Logic Threshold Range	V <sub>THR</sub>	V <sub>S</sub> = ±15V, (Note)	-10	_	+13.5	-10	-	+13.5	-10	_	+13.5	V
Reference Bias Current	I <sub>15</sub>		_	-1	-3	_	-1	-3	_	-1	-3	μΑ
Reference Input Slew Rate	dI/dt	$R_{EQ} = 200\Omega$ See fast pulsed $R_L = 100\Omega$ ref. info. $C_C = 0pF$ following. (Note)	4	8	_	4	8	_	4	8	_	mA/μs
Power Supply Sensitivity	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V+ = 4.5V to 18V V- = -4.5V to -18V $I_{REF} = 1.0$ mA		±0.002	±0.01 ±0.01		0.0003 ±0.002	±0.01 ±0.01		0.0003 ±0.002		-۷۲%/ <sup>O</sup> ا7% -۸۲%/ <sup>O</sup> ا7%

NOTE: Guaranteed by design.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 2.0$ mA,  $-55^{\circ}$ C  $\leq T_A \leq + 125^{\circ}$ C for DAC-08/08A,  $0^{\circ}$ C  $\leq T_A \leq + 70^{\circ}$ C for DAC-08C, E & H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ . (Continued)

			DA	C-08/	A/H	D	AC-08	BE	D	AC-08	BC	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	1+	V <sub>S</sub> = ±5V, I <sub>REF</sub> = 1.0mA	_	2.3	3.8	_	2.3	3.8		2.3	3.8	
	I <del></del>	-	_	-4.3	-5.8		-4.3	~5.8		-4.3	-5.8	
D	I+	$V_S = +5V, -15V, I_{REF} = 2.0 \text{mA}$	_	2.4	3.8	-	2.4	3.8	-	2.4	3.8	
Power Supply Current	1-			-6.4	-7.8	_	-6.4	-7.8	_	-6.4	-7.8	mA
	<b>i</b> +	$V_S = \pm 15V$ , $I_{REF} = 2.0 mA$	_	2.5	3.8	_	2.5	3.8	_	2.5	3.8	
	l	-	_	-6.5	-7.8		-6.5	-7.8	_	-6.5	-7.8	
		±5V, I <sub>REF</sub> = 1.0mA	_	33	48	_	33	48	_	33	48	
Power Dissipation	$P_d$	+5V, -15V, I <sub>REF</sub> = 2.0mA	_	108	136	_	103	136	_	108	136	mW
	-	$\pm$ 15V, I <sub>REF</sub> = 2.0mA		135	174		135	174		135	174	


NOTE: Guaranteed by design.

#### **ORDERING INFORMATION†**

	16-PIN I	ACKAGE	OPERATING TEMPERATURE	
NL	HERMETIC	PLASTIC	LCC	RANGE
0.1%	DAC08AQ*	_	_	MIL
0.1%	DAC08HQ	DAC08HP		СОМ
0.400/	DAC08Q*	_	DAC08RC/883	MIL
0.19%	DAC08EQ	DAC08EP	-	COM
0.000/	DAC08CQ	DAC08CP	_	2014
0.39%		DAC08CS††		сом

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.


#### **PIN CONNECTIONS**



<sup>†</sup> Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

ft For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### DICE CHARACTERISTICS (125°C TESTED DICE AVAILABLE)



DIE SIZE  $0.087 \times 0.063$  inch, 5,270 sq. mils (2.209  $\times$  1.60 mm, 3.54 sq. mm)

1. V<sub>LC</sub>
2. I<sub>OUT</sub>
3. V4. I<sub>OUT</sub>
5. BIT 1 (MSB)
6. BIT 2
7. BIT 3
8. BIT 4

9. BIT 5 10. BIT 6 11. BIT 7 12. BIT 8 (LSB) 13. V+ 14. V<sub>REF</sub> (+) 15. V<sub>REF</sub> (-) 16. COMP

**WAFER TEST LIMITS** at  $V_S = \pm$  15V,  $I_{REF} = 2.0$ mA,  $T_A = 125^{\circ}$ C for DAC-08NT, DAC-08GT devices;  $T_A = 25^{\circ}$ C for DAC-08N, DAC-08G and DAC-08GR devices, unless otherwise noted. Output characteristics apply to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

PARAMETER	SYMBOL	CONDITIONS	DAC-08NT LIMIT	DAC-08N	DAC-08GT LIMIT	DAC-08G LIMIT	DAC-08GR LIMIT	UNITS
Resolution			8	8	8	8	8	Bits MIN
Monotonicity			8	8	8	8	8	Bits MIN
Nonlinearity	NL	de Calaine, Marien germania, Mariena, Francis, germania germania germania germania germania germania germania	± 0.1	±0.1	±0.19	±0.19	±0.39	%FS MAX
Output Voltage Compliance	V <sub>OC</sub>	Full-Scale Current Change < 1/2 LSB	+ 18 -10	+ 18 10	+ 18 - 10	+18 -10	+ 18 - 10	V MAX V MIN
Full-Scale Current	I <sub>FS4</sub> or I <sub>FS2</sub>	V <sub>REF</sub> = 10.000V R <sub>14</sub> , R <sub>15</sub> = 5.000kΩ	2.04 1.94	2.04 1.94	2.04 1.94	2.04 1.94	2.04 1.94	mA MAX mA MIN
Full-Scale Symmetry	I <sub>FSS</sub>		±8	±8	±8	±8	±16	μΑ ΜΑΧ
Zero-Scale Current	Izs		2	2	4	4	4	μΑ ΜΑΧ
Output Current Range	I <sub>FS1</sub> or	V = -10V, $V_{REF} = +15V$ V = -12V, $V_{REF} = +25V$ $R_{14}$ , $R_{15} = 5.000k\Omega$	2.1 4.2	2.1 4.2	2.1 4.2	2.1 4.2	2.1	mA MIN
Logic Input "0"	V <sub>IL</sub>	1114, 1115 0.000112	0.8	0.8	0.8	0.8	0.8	V MAX
Logic Input "1"	VIH		2	2	2	2	2	
Logic Input Current Logic "0" Logic "1"  Logic Input Swing	I <sub>IL</sub> I <sub>IH</sub> V <sub>IS</sub>	$V_{LC} = 0V$ $V_{IN} = -10V \text{ to } +0.8V$ $V_{IN} = 2.0V \text{ to } 18V$ $V_{-} = -15V$	±10 +18	±10 ±10 +18	±10 ±10 +18	±10 ±10 +18	±10 ±10 +18	μΑ MAX V MAX
Reference Bias Current	I <sub>15</sub>		-10 -3	-10 -3	-10 -3	-10 -3	-10 -3	V MIN μΑ MAX
Power Supply Sensitivity	PSSI <sub>FS+</sub>	V+ = 4.5V  to  18V V- = -4.5V  to  -18V $I_{REF} = 1.0\text{mA}$	0.01	0.01	0.01	0.01	0.01	%FS/%V MAX
Power Supply Current	1+	$V_S = \pm 15V$ $I_{REF} \le 2.0 \text{mA}$	3.8 -7.8	3.8 -7.8	3.8 -7.8	3.8 -7.8	3.8 -7.8	mA MAX
Power Dissipation	P <sub>d</sub>	$V_S = \pm 15V$ $I_{REF} \le 2.0 \text{mA}$	174	174	174	174	174	mW MAX

#### NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


**TYPICAL ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ , and  $I_{REF} = 2.0$ mA, unless otherwise noted. Output characteristics apply to both  $I_{OUT}$  and  $I_{OUT}$ .

PARAMETER	SYMBO	L CONDITIONS	ALL GRADES TYPICAL	UNITS
Reference Input Slew Rate	dI/dt		8	mA/μs
Propagation Delay	t <sub>PLH</sub> , t <sub>PF</sub>	L T <sub>A</sub> = 25°C, Any Bit	35	ns
Settling Time	t <sub>S</sub>	To $\pm$ 1/2 LSB, All Bits Switched ON or OFF, T <sub>A</sub> = 25° C	85	ns

#### NOTE:


For DAC08NT & GT 25°C characteristics, see DAC08N & G characteristics respectively.


#### **PULSED REFERENCE OPERATION**



# FAST PULSED REFERENCE OPERATION 2.5V 0.5V -0.5mA IOUT -2.5mA REQ $\approx 200\Omega$ RL = $100\Omega$ CC = 0


#### **BURN-IN CIRCUIT**






IREF = 2mA

(1111)1111)




#### FULL-SCALE SETTLING TIME





SETTLING TIME FIXTURE 50NSEC/DIVISION IFS = 2mA,  $R_L$  =  $1k\Omega$  1/2LSB =  $4\mu A$ 


(0000|0000)


#### TYPICAL PERFORMANCE CHARACTERISTICS





















**OUTPUT CURRENT vs** 






#### **TYPICAL PERFORMANCE CHARACTERISTICS**









#### **BASIC CONNECTIONS**


#### **ACCOMMODATING BIPOLAR REFERENCES**



#### **BASIC POSITIVE REFERENCE OPERATION**




#### **BASIC UNIPOLAR NEGATIVE OPERATION**




#### **BASIC CONNECTIONS**

#### **BASIC BIPOLAR OUTPUT OPERATION**



#### RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT




#### **BASIC NEGATIVE REFERENCE OPERATION**

0 0 0

0 0 0 0 0 1

0 0 0 0 0



Eo

0

1

0

1 + 0.080

0

0

0

1

- 9.920 +10.000

- 9.840 + 9.920

- 0.080 + 0.160

+ 9.920 - 9.840

+ 0.080


- 9.920

0.000

0.000


0 +10.000

#### **OFFSET BINARY OPERATION**




#### **BASIC CONNECTIONS**


#### **POSITIVE LOW IMPEDANCE OUTPUT OPERATION**



#### **NEGATIVE LOW IMPEDANCE OUTPUT OPERATION**



#### INTERFACING WITH VARIOUS LOGIC FAMILIES



#### **APPLICATIONS INFORMATION**

#### REFERENCE AMPLIFIER SET-UP

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0mA. The full-scale output current is a linear function of the reference current and is given by:

$$I_{FR} = \frac{255}{256} \times I_{REF}$$
, where  $I_{REF} = I_{14}$ .

In positive reference applications, an external positive reference voltage forces current through  $R_{14}$  into the  $V_{REF(+)}$  terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to  $V_{REF(-)}$  at pin 15; reference current flows from ground through  $R_{14}$  into  $V_{REF(+)}$  as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin

15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier.  $R_{15}$  (nominally equal to  $R_{14}$ ) is used to cancel bias current errors;  $R_{15}$  may be eliminated with only a minor increase in error.

Bipolar references may be accommodated by offsetting  $V_{REF}$  or pin 15. The negative common-mode range of the reference amplifier is given by:  $V_{CM-} = V - \text{plus} \ (I_{REF} \times 1 \text{k}\Omega) \ \text{plus 2.5V}$ . The positive common-mode range is V + less 1.5V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. if a regulated power supply is used as a reference,  $R_{14}$  should be split into two resistors with the junction bypassed to ground with a  $0.1\mu F$  capacitor.

For most applications the tight relationship between I<sub>REF</sub> and I<sub>FS</sub> will eliminate the need for trimming I<sub>REF</sub>. If required, full-scale trimming may be accomplished by adjusting the value of R<sub>14</sub>, or by using a potentiometer for R<sub>14</sub>. An improved

method of full-scale trimming which eliminates potentiometer T.C. effects is shown in the recommended full-scale adjustment circuit.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common-mode range. The recommended range for operation with a DC reference current is +0.2mA to +4.0mA.

## REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V–. The value of this capacitor depends on the impedance presented to pin 14: for  $R_{14}$  values of 1.0, 2.5 and 5.0k $\Omega$ , minimum values of  $C_C$  are 15, 37, and 75pF. Larger values of  $R_{14}$  require proportionately increased values of  $C_C$  for proper phase margin, such that the ratio of  $C_C(pF)$  to  $R_{14}(k\Omega) = 15$ .

For fastest response to a pulse, low values of  $R_{14}$  enabling small  $C_C$  values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For  $R_{14}=1 k\Omega$  and  $C_C=15 pF$ , the reference amplifier slews at  $4 mA/\mu s$  enabling a transition from  $I_{REF}=0$  to  $I_{REF}=2 mA$  in 500ns.

Operation with pulse inputs to the reference amplifier may be accomodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff (I\_{REF}=0) condition. Full-scale transition (0 to 2mA) occurs in 120ns when the equivalent impedance at pin 14 is  $200\Omega$  and  $C_C\!=\!0$ . This yields a reference slew rate of  $16\text{mA}/\mu\text{s}$  which is relatively independent of  $R_{IN}$  and  $V_{IN}$  values.

#### **LOGIC INPUTS**

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability,  $2\mu A$  logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus ( $I_{REF} \times 1k\Omega$ ) plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V<sub>LC</sub>). The appropriate graph shows the relationship between V<sub>LC</sub> and V<sub>TH</sub> over the temperature range, with V<sub>TH</sub> nominally 1.4 above V<sub>LC</sub>. For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an I<sub>REF</sub> = 1mA is recommended. For interfacing other logic families, see preceding page. For general set-up of the logic control circuit, it should be noted that pin 1 will source 100 µA typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a  $1k\Omega$  divider, for example, it should be bypassed to ground by a  $0.01\mu F$  capacitor.

#### **ANALOG OUTPUT CURRENTS**

Both true and complemented output sink currents are provided where  $I_O + \overline{I_O} = I_{FS}$ . Current appears at the "true" ( $I_O$ ) output when a "1" (logic high) is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases  $\overline{I_O}$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must be connected to ground or to a point capable of sourcing  $I_{FS}$ ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V- and is independent of the positive supply. Negative compliance is given by V- plus  $(|_{\text{RFF}} \times 1 \text{k}\Omega)$  plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

#### POWER SUPPLIES

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating at supplies of  $\pm 5$ V or less,  $I_{REF} \leq 1$ mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5V with  $I_{REF} = 2$ mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:

 $P_d = (I+) \ (V+) + (I-) \ (V-)$ . A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

#### **TEMPERATURE PERFORMANCE**

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is low, typically  $\pm 10 ppm/^{\circ}$  C, with zero-scale output current and drift essentially negligible compared to 1/2 LSB.

The temperature coefficient of the reference resistor  $R_{14}$  should match and track that of the output resistor for min-

imum overall full-scale drift. Settling times of the DAC-08 decrease approximately 10% at -55°C; at +125°C an increase of about 15% is typical.

The reference amplifier must be compensated by using a capacitor from pin 16 to V-. For fixed reference operation, a  $0.01\mu\text{F}$  capacitor is recommended. For variable reference applications, see previous section entitled "Reference Amplifier Compensation for Multiplying Applications".

#### **MULTIPLYING OPERATION**

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between  $I_{FS}$  and  $I_{REF}$  over a range of 4mA to 4 $\mu$ A. Monotonic operation is maintained over a typical range of  $I_{REF}$  from  $100\mu$ A to 4.0mA.

#### **SETTLING TIME**

The DAC-08 is capable of extremely fast settling times, typically 85ns at  $I_{REF}=2.0\text{mA}.$  Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35ns for each of the 8 bits. Settling time to within 1/2 LSB of the LSB is therefore 35ns, with each progressively larger bit taking successively longer. The MSB settles in 85ns, thus determining the overall settling time of 85ns. Settling to 6-bit accuracy requires about 65 to 70ns. The output capacitance of the DAC-08 including the package is approximately 15pF, therefore the output RC time constant dominates settling time if  $R_{\rm L} > 500\Omega.$ 

Settling time and propagation delay are relatively insensitive


to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for  $I_{\rm REF}$  values. The principal advantage of higher  $I_{\rm REF}$  values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve  $\pm 4\mu A,$  therefore a  $1k\Omega$  load is needed to provide adequate drive for most oscilloscopes. The settling time fixture shown in schematic labelled "Settling Time Measurement" uses a cascode design to permit driving a  $1k\Omega$  load with less than 5pF of parasitic capacitance at the measurement node. At  $I_{REF}$  values of less than 1.0mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 01111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within  $\pm 0.2\%$  of the final value, and thus settling times may be observed at lower values of  $I_{RFF}$ .

DAC-08 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu F$  capacitors at the supply pins provide full transient protection.

#### **SETTLING TIME MEASUREMENT**





# 10-Bit High-Speed Multiplying D/A Converter (Universal Digital Logic Interface)

DAC-10

#### **FEATURES**

- Nonlinearity to 0.05% Max Over Temp Range
- Complementary Current Outputs ...... 0 to 4mA
- Wide Range Multiplying Capability ... 1MHz Bandwidth
- Wide Power Supply Range . . +5, −7.5 Min to ±18V Max
- Direct Interface to TTL, CMOS, ECL, PMOS, NMOS
- Available in Die Form

#### ORDERING INFORMATION <sup>†</sup>

	PACKAGE: 18-PIN CERDIP
NL LSB	COMMERCIAL TEMPERATURE 0°C to +70°C
±1/2	DAC10FX
±1	DAC10GX
±1	DAC10GS

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

#### **GENERAL DESCRIPTION**

The DAC-10 series of 10-bit monolithic multiplying digital-to-analog converters provide high-speed performance and full-scale accuracy.


Advanced circuit design achieves 85ns settling times with very low 'glitch' energy and low power consumption. Direct interface to all-popular logic families with full noise immunity is provided by the high-swing, adjustable-threshold logic inputs.

All DAC-10 series models guarantee full 10-bit monotonicity, and nonlinearities as tight as  $\pm 0.05\%$  over the entire operating temperature range are available. Device performance is essentially unchanged over the  $\pm 18V$  power supply range, with 85mW power consumption attainable at lower supplies.


A highly stable, unique trim method is used, which selectively shorts zener diodes, to provide 1/2 LSB full-scale accuracy without the need for laser trimming.

Single-chip reliability coupled with low cost and outstanding flexibility make the DAC-10 device an ideal building block for A/D converters, Data Acquisition systems, CRT display, programmable test equipment, and other applications where low power consumption, input/output versatility, and long-term stability are required.

#### **PIN CONNECTIONS**



#### SIMPLIFIED SCHEMATIC



Manufactured under one or more of the following patents. 4,055,770, 4,056,740, 4,092,639

#### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

	1010 1/
Operating Temperature	
DAC-10FX, GX, GS	0°C to +70°C
Junction Temperatre (T <sub>i</sub> )	65°C to +150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	
V+ Supply to V- Supply	
Logic Inputs	
V <sub>LC</sub> Analog Current Outputs	V– to V+
Analog Current Outputs	+18V to -18V

Reference Inputs (V <sub>16</sub> to V <sub>17</sub> )	V- to V	+
Reference Input Differential Voltage		

. 1 0\/

Reference Input Curre	••••••	2.5mA	
PACKAGE TYPE	Θ <sub>jA</sub> (NOTE 2)	Θ <sub>IC</sub>	UNITS
18-Pin Hermetic DIP (X)	84	15	°C/W

- NOTES:
- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 2.  $\Theta_{|A}$  is specified for worst case mounting conditions, i.e.,  $\Theta_{|A}$  is specified for device in socket for CerDIP packages.

**ELECTRICAL CHARACTERISTICS** at  $V_{\underline{S}} = \pm 15V$ ;  $I_{REF} = 2mA$ ;  $0^{\circ}C \le T_{\underline{A}} \le 70^{\circ}C$  FOR DAC-10F and G, unless otherwise noted. Output characteristics apply to both  $I_{QUIT}$  and  $I_{QUIT}$ .


				DAC-10F			DAC-10G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Monotonicity			10	_	_	10	_		Bits	
Nonlinearity	NL			0.3	0.5	-	0.6	1	LSB	
Differential Nonlinearity	DNL		_	0.3	1	_	0.7	_	LSB	
Settling Time	t <sub>S</sub>	All Bits Switched ON or OFF Settle to 0.05% of FS (See Note)	_	85	135	_	85	150	ns	
Output Capacitance	Со		_	18			18	_	pF	
Propagation Delay	t <sub>PLH</sub> t <sub>PHL</sub>	All Bits Switched $R_L = 5k\Omega$ $R_L = 0$		50 50	_	_	50 50	******	ns	
Output Voltage Compliance	V <sub>oc</sub>	Full-Scale Current Change <1 LSB		-5.5 +10	_	_	-5.5 +10	_	v	
Gain Tempco	TCIFS	(See Note)	-	±10	±25	-	±10	±50	ppm/°C	
Full-Scale Symmetry	I <sub>FSS</sub>	I <sub>FR</sub> - I <sub>FR</sub>		0.1	4	_	0.1	4	μΑ	
Zero-Scale Current	Izs		-	0.01	0.5		0.01	0.5	μА	
Full-Scale Current	I <sub>FR</sub>	(See Note)	3.960	3.996	4.032	3.920	3.996	4.072	mA	
Reference Input Slew Rate	DI/dt			6	_	-	6		mA/μs	
Reference Bias Current	I <sub>B</sub>		_	-1	-3	_	-1	-3	μА	
Power Supply Sensitivity	PSSI <sub>FS</sub> + PSSI <sub>FS</sub> -	$4.5V \le V + \le 18V$ -18V \le V - \le -10V		0.001 0.0012	0.01 0.01	_	0.001 0.0012	0.01 0.01	%ΔI <sub>FS</sub> /%ΔV	
Power Supply Current	+  -  +	$V_S = \pm 15V; I_{REF} = 2mA$	=	2.3 -9 1.8	4 -15 4	=	2.3 -9 1.8	4 -15 4	mA	
	1	$V_S = +5V, -7.5V; I_{REF} = 1mA$		-5.9	-9		-5.9	-9		
Power Dissipation	P <sub>d</sub>	$V_S = \pm 15V$ ; $I_{REF} = 2mA$ $V_S = +5V$ , $-7.5V$ ; $I_{REF} = 1mA$		231 85	285 88		231 85	285 88	mW	
Logic Input Levels	V <sub>IL</sub> V <sub>IH</sub>	V <sub>LC</sub> = 0		_	0.8 —	_ 2		0.8	V	
Logic Input Currents	I <sub>IL</sub>	$V_{LC} = 0; V_{IN} = 0.8V$ $V_{IN} = 2.0V$	-10 	-5 0.001	10	-10 —	-5 0.001	10	μА	

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ;  $I_{REF} = 2mA$ ;  $T_A = 25^{\circ}C$ , unless otherwise noted. Output characteristics apply to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

				DAC-10F			DAC-10G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Monotonicity			10	_	_	. 10	_	_	Bits	
Nonlinearity	NL		-	0.3	0.5		0.6	1	LSB	
Differential Nonlinearity	DNL		_	0.3	1		0.7	_	LSB	
Output Voltage Compliance	v <sub>oc</sub>	Full-Scale Current <1 LSB	-5	-6/+18	+10	-5	-6/+15	+10	V	
Full-Scale Current	I <sub>FS</sub>	$V_{REF} = 10.000V,$ $R_{14} = R_{15} = 5.000k\Omega$	3.978	3.996	4.014	3.956	3.996	4.036	mA	
Full-Scale Symmetry	I <sub>FSS</sub>	I <sub>FR</sub> - Ī <sub>FR</sub>	_	0.1	4	_	0.1	4	μА	
Zero-Scale Current	Izs		. —	0.01	0.5		0.01	0.5	μА	

NOTE: Guaranteed by design.

#### **DICE CHARACTERISTICS**



DIE SIZE  $0.091 \times 0.087$  inch, 7917 sq. mils  $(2.311 \times 2.210 \text{ mm}, 5.107 \text{ sq. mm})$ 

- 1. V<sub>LC</sub> (LOGIC)

  THRESHOLD CONTROL

  2. IO
- 3. V-4. I<sub>O</sub> 5. B1 (MSB)
- 6. B2 7. B3
- 8. B4 9. B5

- 10. B6
- 11. B7 12. B8
- 13. B9 14. B10 (LSB)
- 15. V+
- 16. V<sub>REF</sub> (+)
- 17. V<sub>REF</sub> (-)
- 18. COMPENSATION

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $I_{REF} = 2mA$ ,  $T_A = 25$  °C, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

PARAMETER	SYMBOL	CONDITIONS	DAC-10N LIMIT	DAC-10G LIMIT	UNITS
Resolution		· · · · · · · · · · · · · · · · · · ·	10	10	Bits MIN
Monotonicity			10	10	Bits MIN
Nonlinearity	NL		±0.5	±1	LSB MAX
Output Voltage Compliance	Voc	True 1 LSB	+10 -5	+10 -5	V MAX V MIN
Output Current Range		I <sub>FS</sub> ±3.996 MA	±18	±40	μΑ MAX
Zero-Scale Current	Izs	All Bits OFF	0.5	0.5	μΑ ΜΑΧ
Logic Input "1"	V <sub>IH</sub>	I <sub>IN</sub> = 100nA	2	2	V MIN
Logic Input "0"	V <sub>IL</sub>	V <sub>LC</sub> @ Ground I <sub>IN</sub> = -100µA	0.8	0.8	V MAX
Positive Supply Current	1+	V+= 15V	4	4	mA MAX
Negative Supply Current	I-	V-=-15V	-15	-15	mA MAX

#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

**TYPICAL ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ , and  $I_{REF} = 2mA$ , unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .


PARAMETER	SYMBOL	CONDITIONS	DAC-10N TYPICAL	DAC-10G TYPICAL	UNITS
Settling Time	t <sub>S</sub>	To $\pm$ 1/2 LSB When Output is Switched from 0 to FS	85	85	ns
Gain Temperature Coefficient (TC)		V <sub>REF</sub> Tempco Excluded	±10	±10	ppm FS/°C
Output Capacitance			18	18	pF
Output Resistance			10	10	МΩ

#### TYPICAL PERFORMANCE CHARACTERISTICS







#### OUTPUT CURRENT VS OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)




#### OUTPUT VOLTAGE COMPLIANCE vs TEMPERATURE




#### **POWER SUPPLY CURRENT vs V+**



#### POWER SUPPLY CURRENT vs V-




## POWER SUPPLY CURRENT vs TEMPERATURE




#### **BASIC CONNECTIONS**


#### **BASIC POSITIVE REFERENCE OPERATION**




#### **ACCOMMODATING BIPOLAR REFERENCES**




#### BASIC NEGATIVE REFERENCE OPERATION




#### RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT




#### **BASIC UNIPOLAR NEGATIVE OPERATION**




#### **BASIC BIPOLAR OUTPUT OPERATION**




#### **OFFSET BINARY OPERATION**




#### SETTLING TIME MEASUREMENT




#### POSITIVE LOW IMPEDANCE OUTPUT OPERATION




#### **NEGATIVE LOW IMPEDANCE OUTPUT OPERATION**



#### INTERFACING WITH VARIOUS LOGIC FAMILIES



#### **PULSED REFERENCE OPERATION**



#### APPLICATIONS INFORMATION

#### REFERENCE AMPLIFIER SETUP

The DAC-10 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to 2mA. The full-scale output current is a linear function of the reference current and is given by:

$$I_{FR} = \frac{1023}{1024} \times 2 \times (I_{REF})$$
 where  $I_{REF} = I_{16}$ 

In positive reference applications, an external positive reference voltage forces current through R16 into the  $V_{REF}$  (+) terminal (pin 16) of the reference amplifier. Alternatively, a negative reference may be applied to  $V_{REF}$  (–) at pin 17; reference current flows from ground through R16 into V(+) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 17. R17 (nominally equal to R16) is used to cancel bias current errors; R17 may be eliminated with only a minor increase in error.

Bipolar references may be accomodated by offsetting V<sub>REF</sub> or pin 17. The negative common-mode range of the reference amplifier is given by: V<sub>CM</sub>=V-plus (I<sub>REF</sub> $\times$ 2k $\Omega$ ) plus 2V. The positive common-mode range is V+ less 1.8V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R16 should be split into two resistors with the junction bypassed to ground with a  $0.1\mu$ F capacitor.

For most applications the tight relationship between I<sub>REF</sub> and I<sub>FS</sub> will eliminate the need for trimming I<sub>REF</sub>. If required, full-scale trimming may be accomplished by adjusting the value of R16, or by using a potentiometer for R16. An improved method effects is shown in the Recommended Full-Scale Adjustment circuit.

The reference amplifier must be compensated by using a capacitor from pin 18 to V-. For fixed reference operation, a  $0.01\mu\text{F}$  capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

#### MULTIPLYING OPERATION

The DAC-10 provides excellent multiplying performance with an extremely linear relationship between  $I_{FS}$  and  $I_{REF}$  over a range of 4mA to 4 $\mu$ A. Monotonic operation is maintained over a typical range of  $I_{REF}$  from  $100\mu$ A to 2mA.

## REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 18 to V–. The value of this capacitor depends on the impedance presented to pin 16 for R16 values of 1.0, 2.5 and 5.0k $\Omega$ , minimum values of  $C_C$  are 15, 37, and 75pF. Larger values of R16 require proportionately increased values of  $C_C$  for proper phase margin.

For fastest response to a pulse, low values of R16 enabling small  $C_C$  values should be used. If pin 16 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R16 =  $1k\Omega$  and  $C_C$  = 15pF, the reference amplifier slews at  $4\text{mA}/\mu\text{s}$  enabling a transition from  $I_{REF}=0$  to  $I_{REF}=2\text{mA}$  in 500ns.

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( $I_{REF}=0$ ) condition. Full-scale transition (0 to 2mA) occurs in 120ns when the equivalent impedance at pin 16 is 200 $\Omega$  and  $C_C=0$ . This yields a reference slew rate of  $16\text{mA}/\mu\text{s}$  which is relatively independent of  $R_{IN}$  and  $V_{IN}$  values.

#### **LOGIC INPUTS**

The DAC-10 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 2µA logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -5 and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-10 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V-plus ( $I_{RFF} \times 2k\Omega$ ) plus 3V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V<sub>LC</sub>). The appropriate graph shows the relationship between V<sub>LC</sub> and V<sub>TH</sub> over the temperature range, with V<sub>TH</sub> nominally 1.4V above V<sub>LC</sub>. For TTL interface, simply ground pin 1. When interfacing ECL, an I<sub>REF</sub> = 1mA is recommended. For interfacing other logic families, see previous page. For general setup of the logic control circuit, it should be noted that pin 1 will sink 1. 1mA typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a  $1k\Omega$  divider, for example, it should be bypassed to ground by a  $0.01\mu F$  capacitor.

#### ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided where  $I_O+\overline{I_O}=I_{FS}.$  Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases  $\overline{I_O}$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing  $I_{FS};$  DO NOT LEAVE AN UNUSED OUTPUT PIN OPEN.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V- and is independent of the positive supply. Negative compliance is +10V above V-.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

#### **POWER SUPPLIES**

The DAC-10 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating with V-supplies of –10V or less,  $I_{\rm REF} \! \leq \! 1 \rm mA$  is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at –9V with  $I_{\rm REF} = 2 \rm mA$  is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-10 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain within acceptable limits.

#### **TEMPERATURE PERFORMANCE**

The nonlinearity and monotonicity specifications of the DAC-10 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically  $\pm 10 \text{ppm/}^{\circ}\text{C}$ , with zero-scale output current and drift essentially negligible compared to 1/2 LSB.

The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for minimum overall full-scale drift. Settling times of the DAC-10 decrease approximately 10% at -55°C; at +125°C an increase of about 15% is typical.

#### **SETTLING TIME**

The DAC-10 is capable of extremely fast settling times; typically 85ns at  $I_{\rm REF}=2{\rm mA}.$  Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35ns for each of the 10 bits. Settling time to within 1/2 LSB of the LSB is therefore 35ns, with each progressively larger bit taking successively longer. The MSB settles in 85ns, thus determining the overall settling time of 130ns. Settling to 8-bit accuracy requires about 60 to 78ns. The output capacitance of the DAC-10 including the package is approximately 18pF; therefore the output RC time constant dominates settling time if  $R_{\rm L} > 500\Omega$ .

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for  $I_{\rm REF}$  values down to 1mA, with gradual increases for lower  $I_{\rm REF}$  values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve  $\pm 2\mu A$ , therefore a  $4k\Omega$  load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of schematic titled "Settling Time Measurement" uses a cascode design to permit driving a  $4k\Omega$  load with less than 5pF of parasitic capacitance at the measurement node. At I\_REF values of less than 1mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 0111111111 to 10000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within  $\pm 0.2\%$  of the final value, and thus settling times may be observed at lower values of  $I_{REF}$ .

DAC-10 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu F$  capacitors at the supply pins provide full transient protection.



## 16-Bit, High Speed Multiplying DAC

DAC-16

#### **FEATURES**

±1 LSB Differential Linearity
±2 LSB Integral Linearity
500 ns Settling Time
4 mA Full-Scale Output
2 MHz Multiplying Bandwidth
TTL/CMOS Compatible
10:1 Reference Input Range
Monotonic over Full Temperature Range
Available in Die Form

APPLICATIONS
Communications
Process Control
Digital Attenuators
Servos

#### GENERAL DESCRIPTION

The DAC-16 is a 16-bit high speed, multiplying, current output digital-to-analog converter with a settling time of 500 ns max and a multiplying bandwidth of 2 MHz. A unique combination of low distortion, high signal-to-noise ratio, and high speed make the DAC-16 ideally suited to performing waveform synthesis and modulation in communications, instrumentation, and ATE systems. Input reference current is buffered with a gain of eight, resulting in a full-scale output current of 4 mA from a reference current of only 500  $\mu$ A. The 16-bit parallel digital input bus is TTL/CMOS compatible. Operating from +5 V and





Figure 1. Full-Scale Transient Response

#### FUNCTIONAL BLOCK DIAGRAM



-15 V supplies, the DAC-16 consumes 190 mW typ and is available in a 24-pin plastic skinny-DIP package and in die form.

For applications conforming to MIL-STD-883B, contact your local ADI sales office for DAC-16 specifications for operation over the -55°C to +125°C temperature range.




Figure 2. Multiplying Bandwidth

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

## DAC-16—SPECIFICATIONS

## **ELECTRICAL CHARACTERISTICS** (@ $V_{CC}=+5.0$ V, $V_{EE}=-15.0$ V, $I_{REF}=0.5$ mA, $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ unless otherwise specified. See Note 1 for supply variations.)

Parameter		Condition	Min	Тур	Max	Units
Integral Linearity "E"	INL	$T_A = +25^{\circ}C$	-2	±1.2	+2	LSB
Integral Linearity "E"	INL		-4	$\pm 1.6$	+4	LSB
Differential Linearity "E"	DNL	$T_A = +25^{\circ}C$	-1	$\pm .5$	+1	LSB
Differential Linearity "E"	DNL		-1	$\pm.7$	+1.5	LSB
Integral Linearity "F"	INL	$T_A = +25^{\circ}C$	-4	±1.4	+4	LSB
Integral Linearity "F"	INL		-6	$\pm 2$	+6	LSB
Differential Linearity "F"	DNL	$T_A = +25^{\circ}C$	-1	$\pm .5$	+1.5	LSB
Differential Linearity "F"	DNL		-1	±.6	+2	LSB
Zero Scale Error	I <sub>ZSE</sub>				±2	LSB
Gain Error	$I_{FSE}$				0.3	% FS
Zero Scale Tempco	$TCI_{ZE}$			0.025		ppm/°C
Gain Tempco	TCI <sub>FS</sub>			5		ppm/°C
REFERENCE <sup>2</sup>			4			
Reference Input Current	I <sub>REF</sub>		50		500	μA
Multiplying Bandwidth		-3 dB	10.18	2		MHz
OUTPUT CHARACTERISTICS		(A)				
Output Current	$I_{OUT}$			+4		mA
Output Capacitance	C <sub>OUT</sub>			10		pF
Settling Time	t <sub>S</sub>	to 1 LSB		500		ns
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V <sub>INH</sub>	$T_A = +25^{\circ}C$	2.4			V
Logic Input Low Voltage	Vinl	$T_A = +25$ °C			0.8	V
Logic Input Current	$I_{\rm DN}$	$V_{IN} = 5.0 \text{ V}, DB0-DB10$			5	μA
Logic Input Current	$I_{IN}$	$V_{IN} = 5.0 \text{ V, DB}11-DB15$			75	μΑ
Input Capacitance	C <sub>IN</sub>			8		pF
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	$P_{ss}$		1		10	ppm/V
Positive Supply Current	$I_{cc}$			15	20	mA
Negative Supply Current	IEE			7.5	10	mA
Power Dissipation	P <sub>DISS</sub>			190	250	mW

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature Range40°C to +85°C
Junction Temperature65°C to +150°C
Storage Temperature +150°C
Lead Temperature (Soldering, 60 sec) + 300°C
V <sub>CC</sub> to GND8 V
V <sub>EE</sub> to GND

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

<sup>&</sup>lt;sup>1</sup>All supplies can be varied ±5% and operation is guaranteed. Device is tested with nominal supplies.

<sup>&</sup>lt;sup>2</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

<sup>&</sup>lt;sup>3</sup>These proposed specifications are prior to complete electrical characterization and are not guaranteed. Contact your local sales office for complete information. Specifications subject to change without notice.



## 10-Bit Current-Output D/A Converter

**DAC-100** 

#### **FEATURES**

- Fast Settling ....... 225nsec (8 Bits), 375nsec (10 Bits)
   Stable ...... Tempcos to ±15ppm/°C Max
- Commercial, Industrial and Military Models Available
- TTL Compatible Logic Inputs
- Wide Supply Range ..... ±6V to ±18V
- Available in Die Form


The small size, wide operating temperature range, and high reliability construction make the DAC-100 ideal for aerospace applications. Other applications include use in servo-positioning systems, X-Y plotters, CRT displays, programmable power supplies, analog meter movement drivers, waveform generators and high speed analog-to-digital converters.

#### **GENERAL DESCRIPTION**

The DAC-100 is a complete 10-bit resolution digital-to-analog converter constructed on two monolithic chips in a single 16-pin DIP. Featuring excellent linearity vs. temperature performance, the DAC-100 includes a low tempco voltage reference, ten current source/switches and a high stability thin-film R-2R ladder network. Maximum application flexibility is provided by the fast current output, matched bipolar offset and feedback resistors. Resistors are included for use with an external op amp for voltage output applications.

Although all units have 10-bit resolution, a wide choice of linearity and temperature coefficient options are provided to allow price/performance optimization.

#### PIN CONNECTIONS




#### ORDERING INFORMATION †

N.L.* %FS		MILITARY TE	MPERATURE	INDUSTRIAL 1	EMPERATURE	COMMERCIAL	TEMPERATURE
MAX	MAX	$V_0 = \pm 5V/10V$	$V_0 = \pm 2.5 V/5 V$	$V_0 = \pm 5V/10V$	$V_0 = \pm 2.5 V/5 V$	$V_0 = \pm 5V/10V$	$V_0 = \pm 2.5 V/5 V$
±0.05	5 ±60	DAC100ACQ5/883	DAC100ACQ6/883	DAC100ACQ7	DAC100ACQ8	DAC100ACQ3	DAC100ACQ4
±0.10	) ±30	-	-	DAC100BBQ7	DAC100BBQ8	-	-
±0.10	) ±60	DAC100BCQ5/883	-	-	-	DAC100BCQ3	DAC100BCQ4
±0.20	) ±60	DAC100CCQ5/883	DAC100CCQ6/883	DAC100CCQ7	-	DAC100CCQ3	DAC100CCQ4
±0.30	±120	_	-	-	-	DAC100DDQ3	-

Part number construction: The 1st letter following DAC-100 (A-D) refers to the nonlinearity specification; the 2nd letter (A-D) refers to the full-scale tempoo; the letter Q refers to the package; and the end numeral indicates the output voltace and temperature.

#### SIMPLIFIED SCHEMATIC



t Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

• •,
0 to +36V
0 to +18V
0 to -18V
1V to +6V
0°C to +70°C
55°C to +125°C
25°C to +150°C

Storage Temperature R	Storage Temperature Range65°C to						
Lead Temperature (Solo	dering, 60 sec)		+300°C				
PACKAGE TYPE	Θ <sub>JA</sub> (Note 2)	Θ <sub>IC</sub>	UNITS				
16-Pin Hermetic DIP (Q)	94	12	°C/W				

#### NOTES:

- 1. Ratings apply to DICE and packaged parts, unless otherise noted.
- Θ<sub>jA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>jA</sub> is specified for device in socket for CerDIP package.


**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $-25^{\circ}$  C  $\leq T_A \leq +85^{\circ}$  C for Q7 and Q8 devices;  $0^{\circ}$  C  $\leq T_A \leq +70^{\circ}$  C for Q3 and Q4;  $-55^{\circ}$  C  $\leq T_A \leq +125^{\circ}$  C for Q5 and Q6 devices, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	DAC-100	MIN	TYP	MAX	UNITS
Resolution				10	_		Bits
Nonlinearity		(±1/2LSB — 10 bits)	A	_		±0.05	
(For nonlinearity/tempco	NL	(±1/2LSB — 9 bits)	В	_		±0.1	%FS
combinations, see Ordering	NL	(±1/2LSB — 8 bits)	C	_		±0.2	701-3
Information)		(±3/4LSB — 8 bits)	D			±0.3	
Full-Scale Tempco			—В		_	±30	ppm/°C
(See Full-Scale Test Circuit)	T <sub>C</sub>		C	_	_	±60	PP 0
			. —D			± 120	
		to ±0.05% FS	ALL		_	375	
		to ±0.1% FS	ALL	-	-	300	
Settling Time T <sub>A</sub> = 25°C	.ts	to ±0.2% FS	ALL		_	225	ns
		to ±0.4% FS	ALL	_	_	150	
		to ±0.8% FS	ALL			100	
Full-Range Output Voltage		Connect FS Adjust to V-					
(Limits guarantee adjustability		10V Models (Q3, Q5, Q7)		10		11.1	
to exact 10.0 (5.0)V with a	V <sub>FR</sub>	(See Full-Scale Test Circuit)					V
200Ω Trimpot® between	· FH	5V Models (Q4, Q6, Q8)					•
Adjust and V-)		$V_{IN} = 0.7V$		5	-	5.55	
		(See Basic Unipolar Voltage Output	Circuit)				
Zero-Scale Output Voltage	V <sub>zs</sub>	V <sub>IN</sub> = 2.1V	ALL	-		0.013	%FS
Logic Inputs: High	V <sub>INH</sub>	Measured with respect to output pin	ALL	2.1	_	_	٧
Logic Inputs: Low	V <sub>INL</sub>	Measured with respect to output pin	ALL	_	_	0.7	V
Logic Input Current, Each Input	I <sub>IN</sub>	V <sub>IN</sub> = 0 to +6V	ALL	_	_	5	μΑ
Logic Input Resistance	R <sub>IN</sub>	V <sub>IN</sub> = 0 to +6V	ALL	_	3	_	mΩ
Logic Input Capacitance	C <sub>IN</sub>		ALL		2		pF
Output Resistance	Ro		ALL	_	500		kΩ
Output Capacitance	co		ALL		13		pF
Applied Power Supplies: V+			ALL	+6	. —	+18	v
Applied Power Supplies: V-			ALL	-6	_	-18	٧
Power Supply Sensitivity	P <sub>SS</sub>	$V_S = \pm 6V \text{ to } \pm 18V$	ALL			±0.10	% per Volt
		$V_S = \pm 15V$	Q3, Q4	_	200	300	
Power Consumption	P <sub>D</sub>	$V_S = \pm 6V$	Q3, Q4		80	_	mW
		$V_S = \pm 15V$	Q5, Q6, Q7, Q8	_	200	250	
D C		V <sub>S</sub> = +15V	Q3, Q4			10	
Positive Supply Current	1+	V <sub>S</sub> = +15V	Q5, Q6, Q7, Q8		_	8.33	mA
		V <sub>S</sub> = -15V	Q3, Q4		_	-10	
Negative Supply Current	1	V <sub>S</sub> = -15V	Q5, Q6, Q7, Q8	_		-8.33	mA

#### NOTE:

For applications where long-term stability is critical, an external voltage reference is recommended (see PMI REF-01/02).

#### **DICE CHARACTERISTICS**



DIE SIZE  $.090 \times .064$  inch, 5760 sq. mils (2.286  $\times$  1.701 mm, 3.888 sq. mm)

- 1. R<sub>B</sub>
- 2. V-
- 3. OUTPUT
- 15. FULL-SCALE ADJ
- 16. Rs
- R Pads are connected to similarly marked pads on DAI-01

Note: Pads 4 -- 14, See DAI-01

**DAI-01** 

DIE SIZE 0.080 x 0.067 inch, 5,360 sq. mils (2.032 x 1.702 mm, 3.458 sq. mm)

2. V-

10. BIT 4

3. OUTPUT

11. BIT 3

4. BIT 10 (LSB) 5. BIT 9 12. BIT 2 13. BIT 1 (MSB)

6. BIT 8

14. V+

7. BIT 7 8. BIT 6 9. BIT 5

R — Pads are connected to similarly marked pads on DAR-01

Note: Pads 1, 2, 15, 16, See DAR-01

These die versions are available on special order; contact your PMI sales office.

**WAFER TEST LIMITS** at  $T_A = 25^{\circ}$ C for the R-2R Ladder Network comprised of R1—R8, R12, R23, R34, R45 and R56 when connected to an ideal DAI-01, unless otherwise noted.

		D	AR-01-	N	D/	AR-01-	G	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Nonlinearity	VR1 = 3.2V	_		$\pm 0.035$		_	±0.05	%

#### WAFER TEST LIMITS at T<sub>A</sub> = 25°C, VR1 = 3.2V, unless otherwise noted.

	DAR-01							
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
Resistance R1	Absolute Measurement	2.56		3.84	kΩ			
Ratio RC1 to R1	Ideal = 1.00503 to 1	-1	_	+1	%			
Ratio R1 to RS1	Ideal = 1.29959 to 1	-1	_	+1	%			
Ratio R1 to RS2	Ideal = 1.29959 to 1	-1	_	+1	%			
Ratio RB to R1	Ideal = 1.92211 to 1	-1	_	+1	%			

#### NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

#### TYPICAL ELECTRICAL CHARACTERISTICS in common to all grades.

			DAR-0	1	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Absolute Temperature Coefficient	All Resistors	_	±180		ppm/°C
Tracking Temperature Coefficient	All Resistors with Respect to R1		3	· . <del>-</del>	ppm/°C

#### WAFER TEST LIMITS at TA = 25°C when connected to an ideal DAR-01, unless otherwise noted.

			DAI-01-N			D	DAI-01-G			
PARAMETER	SYMBOL	CONDITIONS	 MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Nonlinearity	NL	$V_S = \pm 15V$	_		±0.05	_	_	±0.1	%	
Internal Reference Voltage	V <sub>MCR</sub>	V <sub>S</sub> = ±15V	6.6	_	6.900	6.6		6.900	V	

#### WAFER TEST LIMITS at $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ when connected to an ideal DAR-01, unless otherwise noted.

			DAI-0	1	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution		10	_	10	Bits
Analog Output Current	All Bits Low, V- Connected to FS Adjust	1840	_	2274	μА
Zero-Scale Output Current	All Bits High, V- Connected to FS Adjust	_	_	±0.011	%I <sub>FS</sub>
Logic Input "0"	Measured with Respect to Output	_		0.7	V
Logic Input "1"	Measured with Respect to Output	2.1			V
Supply Current	All Bits High, V- Connected to FS Adjust		_	8.33	mA .
Power Supply Rejection	$V_S = \pm 6V \text{ to } \pm 18V$	_	_	0.1	%I <sub>FS</sub> /V

#### NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## **TYPICAL ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , and when connected to an ideal DAR-01, unless otherwise noted.


			AI-01-N	1	D/	AI-01-G	i	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Full-Scale Temperature C	oefficient (Note)	<del>-</del>	±60	_	_	±60	_	ppm/°C

#### NOTE:


Full-Scale Temperature Coefficient is defined as the change in output voltage measured in the basic unipolar voltage output test circuit shown on the DAC-100 data sheet and is expressed in ppm between 25°C and either temperature extreme divided by the corresponding temperature change.

#### **BASIC CONNECTIONS**

#### **BASIC UNIPOLAR VOLTAGE OUTPUT CIRCUIT**



#### **BASIC BIPOLAR VOLTAGE OUTPUT CIRCUIT**




#### **APPLICATIONS INFORMATION**

**FULL RANGE OUTPUT ADJUSTMENT** — The output current of the DAC-100 may be reduced to produce an exact 10.000~(5.000) volt output by connecting a  $200\Omega$  adjustable resistance between the full-scale adjust pin and V-. Adjustment should be made with an input of all "zeroes."

**LOWER RESOLUTION APPLICATIONS** — The DAC-100 may be used in applications requiring less than 10 bits of resolution. All unused logic inputs **must** be tied to logic high for proper operation. "Floating" logic inputs can cause improper operation.

#### REDUCED RESOLUTION APPLICATION



**LOGIC CODING** — The DAC-100 uses complementary or inverted binary logic coding, i.e., an all "zeroes" input produces a full range output, while an all "ones" input produces a zero-scale output. Each lesser significant bit's weight is one-half the previous more significant bit's value. High logic input turns the bit "OFF," low logic input level turns the bit "ON".

**LOGIC COMPATIBILITY** — The input logic levels are directly compatible with TTL logic and may also be used with CMOS logic powered from a single +5 volt supply.


**NONLINEARITY (NL)** — The maximum deviation from an ideal straight line drawn between the end points, expressed as a percent of full-scale range (FSR) or given in terms of LSB value. The end points are zero-scale output to full-scale output for unipolar operation and minus full-scale to positive full-scale for bipolar operation.

**BIPOLAR OPERATION** — The DAC-100 may be converted to bipolar operation by injecting a half-scale current into the output; this is accomplished by connecting the internal bipolar resistor to a +6.4 volt reference. Trimming of the zero output may be facilitated by placing a  $500\Omega$  adjustable resistance in series with the +6.4 volts.


**VOLTAGE AT OUTPUT PIN** — The DAC-100 is designed to be operated with the voltage at the output pin held very close to zero volts. Input logic threshold levels are directly affected by output pin voltage changes; voltage swings at the output may cause loss of linearity due to improper switching of bits. Large voltage swings may cause permanent damage and should be avoided. Proper operation can be obtained with output voltages held within  $\pm 0.7$  volts; a pair of back-to-back silicon diodes tied from the output to ground is a convenient way of clamping the output to this limit.

#### **TYPICAL APPLICATIONS**


#### **EXTERNAL REFERENCE CONNECTION**




#### **ANALOG SUM OF TWO DIGITAL NUMBERS**



#### DIGITALLY PROGRAMMED LEVEL DETECTOR



#### BINARY-CODED-DECIMAL D/A CONVERSION




#### INTERFACING WITH CMOS LOGIC

The DAC-100 requires only about  $1\mu A$  of input current into each logic stage. This enables use with CMOS inputs as long as one rule is observed; logic input voltages should not exceed 6.5 volts or V+, whichever is smaller. To provide an understanding of this rule, it is necessary to discuss the logic input stage design.

#### LOGIC INPUT STAGE DESIGN

For simplicity, only one of the ten identical input circuits is shown below. The DAC-100 uses a fast current-steering technique that switches a bit-weighted current between the positive supply (V+) and the analog output, which is usually constrained to be at zero volts (virtual ground) by an external summing amplifier.

#### DAC-100 - LOGIC INPUT STAGE



Switching is accomplished by forward biasing Q4, diodeconnected transistor, for the bit "ON" condition and back biasing Q4 in the "OFF" condition. For the "ON" condition  $(V_{IN} \leq 0.7 \text{ volts})$ , Q3 is "OFF" — all of the bit-weighted current,  $I_1$ , flows from the analog output through Q4 and ultimately to V–. In the "OFF" condition  $(V_{IN} \geq 2.1 \text{ volts})$ , Q3 is "ON", Q4 is back biased, and the bit-weighted current is sourced from the positive power supply instead of the analog output.

If  $V_{\rm IN}$  is too high, Q4's emitter-base junction will experience reverse breakdown and a fault condition will occur. Equation 1 describes this condition:


1) 
$$BV_{IH} = V_{BE1} + V_{BE2} + V_{BE3} + BV_{EB4} \approx 7.7 \text{ volts}$$

Using this relationship, it can be seen that a conservative input voltage limit would be around 6.5 volts. When the 6.5V input limit is observed, DAC-100 operation with CMOS inputs is easily achieved.

#### $\pm 6$ VOLT POWER SUPPLY OPERATION

This is the most convenient method of interfacing the DAC-100 with CMOS logic. At  $\pm 6$  volts the DAC-100 power dissipation is only 80mW, which is very small considering the inclusion of a complete internal reference. No interfacing components are required with  $\pm 5\%$  power supplies, and the CMOS logic and DAC-100 can use the same +6 volt power supply. In this application the device is directly CMOS compatible.

#### BLOCK DIAGRAM — CMOS TO DAC-100 INTERFACE



#### HIGH LEVEL CMOS INTERFACING

The block diagram below illustrates a convenient method for interfacing CMOS input levels between 6.5 volts and 15 volts with the DAC-100. Inexpensive and readily available CMOS hex buffer/converters step down the high-level inputs to TTL levels that cannot exceed 5 volts — clearly satisfying the input stage voltage rule.


In addition to level shifting, buffer/converters provide input coding flexibility since they are available as inverting (CD4049A) or non-inverting (CD4050A) devices. This gives the user a choice between negative-true and positive-true binary coding and allows the same basic DAC-100 to CMOS interfacing method to be used in either type of application.

Since buffer/converter power consumption is very low, the required +5 volts can be provided by a simple regulator or even a resistive divider in some applications. In a multi-DAC system, one central, inexpensive three-terminal IC regulator can supply several level shifting devices.


#### NOTE:

For a more complete explanation and detailed circuit connections, refer to AN-14, "Interfacing PMI D/A's with CMOS Logic."


#### **BURN-IN CIRCUIT**



#### SUCCESSIVE APPROXIMATION A/D CONVERTER (8-BIT)



#### TRACKING (SERVO-TYPE) A/D CONVERTER





# 12-Bit High-Speed Multiplying D/A Converter

**DAC-312** 

#### **FEATURES**

•	Differential Nonlinearity ±1/2LSB
	Nonlinearity 0.05%
	Fast Settling Time
•	High Compliance5V to +10V
•	Differential Outputs 0 to 4mA
•	Guaranteed Monotonicity 12 Bits
•	Low Full-Scale Tempco 10ppm/° C
•	Circuit Interface to TTL, CMOS, ECL, PMOS/NMOS
•	Low Power Consumption 225mW

- Industry Standard AM6012 Pinout
- Available in Die Form

#### ORDERING INFORMATION †

	PAC	KAGE	OPERATING		
DNL	CERDIP 20-PIN	PLASTIC 20-PIN	TEMPERATURE RANGE		
±1/2LSB	DAC312ER*	_	СОМ		
±1LSB	DAC312FR	_	XIND		
±1LSB	DAC312HR	_	XIND		
±1LSB	_	DAC312HP	XIND		
±1LSB	-	DAC312HS	XIND		

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.


#### **GENERAL DESCRIPTION**

The DAC-312 series of 12-bit multiplying digital-to-analog converters provide high speed with guaranteed performance to 0.012% differential nonlinearity over the full commercial operating temperature range.


Based on the segmented design approach pioneered by PMI with the COMDAC® line of data converters, the DAC-312 combines a 9-bit master D/A converter with a 3-bit (MSB's) segment generator to form an accurate 12-bit D/A converter at low cost. This technique guarantees a very uniform step size (up to  $\pm 1/2$  LSB from the ideal), monotonicity to 12 bits and integral nonlinearity to 0.05% at its differential current outputs. In order to provide the same performance with a 12-bit R-2R ladder design, an integral nonlinearity over temperature of 1/2 LSB (0.012%) would be required.

The 250ns settling time with low glitch energy and low power consumption are achieved by careful attention to the circuit design and stringent process controls. Direct interface with all popular logic families is achieved through the logic threshold terminal.

#### PIN CONNECTIONS



#### **FUNCTIONAL DIAGRAM**



Manufactured under one or more of the following patents: 4,055,773; 4,056,740; 4,092,639

High compliance and low drift characteristics (as low as 10ppm/°C) are also features of the DAC-312 along with an excellent power supply rejection ratio of  $\pm.001\%$  FS/% $\Delta V$ . Operating over a power supply range of +5/-11V to  $\pm18V$  the device consumes 225mW at the lower supply voltages with an absolute maximum dissipation of 375mW at the higher supply levels.

With their guaranteed specifications, single chip reliability and low cost, the DAC-312 device makes excellent building blocks for A/D converters, data acquisition systems, video display drivers, programmable test equipment and other applications where low power consumption and complete input/output versatility are required.

#### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Operating Temperature	
DAC-312E	0°C to +70°C
DAC-312F, DAC-312H	40°C to +85°C
Junction Temperature	65°C to +150°C
Storage Temperature (T,)	65°C to +125°C

Lead Temperature (Soldering, 60 sec)	300°C
Power Supply Voltage	±18V
Logic Inputs	5V to +18V
Analog Current Outputs	8V to +12V
Reference Inputs V <sub>14</sub> , V <sub>15</sub> Reference Input Differential Voltage (V <sub>14</sub> , V <sub>15</sub> ).	V- to V+
Reference Input Differential Voltage (V14, V15).	±18V
Reference Input Current (I14)	1.25mA

PACKAGE TYPE	Θ <sub>JA</sub> (Note 2)	Θ <sub>jC</sub>	UNITS
20-Pin Hermetic DIP (R)	76	. 11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Pin SOL (S)	88	25	°C/W

#### NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for CerDIP and P-DIP packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for SOL package.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 1.0$ mA,  $0^{\circ}$ C  $\leq T_A \leq 70^{\circ}$ C for DAC-312E and  $-40^{\circ}$ C  $\leq T_A \leq +85^{\circ}$ C for DAC-312F, DAC-312H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $I_{OUT}$ .

				DAC-31	2E		DAC-31	2F		DAC-3	12H		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Resolution			12			12	_		12	_	_	Bits	
Monotonicity			12	_		12	_	_	12			Bits	
Differential Nonlinearity	DNL	Deviation from ideal step size (Note 2)	_	_	±0.0125 ±0.5	_	_	±0.0250 ±1	_	_	±0.0250 ±1	%FS LSB	
Nonlinearity	INL	Deviation from ideal straight line (Note 2)	_	_	±0.05			±0.05	_	_	±0.05	%FS	
Full-Scale Current	I <sub>FS</sub>	$V_{REF} = 10.000V$ $R_{14} = R_{15} = 10.000k\Omega$ (Note 2)	3.967	3.999	4.031	3.935	3.999	4.063	3.935	3.999	4.063	mA	
Full-Scale Tempco	TCIFS		_	±5 ±0.005	±20 ±0.002	******	±10 ±0.001	±40 ±0.004	_	±80 ±0.008	_	ppm/°C %FS/°C	
Output Voltage Compliance	V <sub>oc</sub>	DNL Specification guaranteed over compliance range	-5	_	+10	-5	_	+10	5	_	+10	V	
Full-Scale Symmetry	FSS	I <sub>FS</sub>   -   I <sub>FS</sub>	_	±0.4	±1	_	±0.4	±2	_	±0.4	±2	μΑ	
Zero-Scale Current	I <sub>ZS</sub>		_	_	0.10	-	_	0.10		_	0.10	μΑ	
Settling Time	t <sub>S</sub>	To ±1/2 LSB, all bits switched ON or OFF (Note 1)	_	250	500	_	250	500	_	250	500	ns	
Propagation Delay — all bits	t <sub>PLH</sub> t <sub>PHL</sub>	All bits switched 50% point logic swing to 50% point output (Note 1)		25	50	_	25	50		25	50	ns	
Output Resistance	R <sub>O</sub>		_	> 10	_	_	>10		_	>10	_	МΩ	
Output Capacitance	C <sub>OUT</sub>			20		-	20	_	_	20	_	pF	

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 1.0$ mA,  $0^{\circ}$ C  $\leq T_A \leq 70^{\circ}$ C for DAC-312E and  $-40^{\circ}$ C  $\leq T_A \leq +85^{\circ}$ C for DAC-312F, DAC-312H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ . Continued


				DAC-31	2E		DAC-31	12F	F DAC-312H			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Logic Input Levels "0"	V <sub>IL</sub>	V <sub>LC</sub> = GND	_	_	0.8	_	_	0.8		_	0.8	V
Logic Input Levels "1"	V <sub>IH</sub>	V <sub>LC</sub> = GND	2	_	_	2	_	_	2	_	_	V
Logic Input Current	I <sub>IN</sub>	$V_{IN} = -5 \text{ to } + 18V$	_	_	40	_	-	40	_	_	40	μΑ
Logic Input Swing	V <sub>IS</sub>		-5	_	+ 18	5		+18	-5	17	+.18	V
Reference Bias Current	I <sub>15</sub>		0	-0.5	-2	0	-0.5	-2	0	-0.5	-2	μΑ
Reference Input Slew Rate	dl/dt	$R_{14(eq)} = 800\Omega$ $C_C = 0pF \text{ (Note 1)}$	4	8	_	4	8	_	4	8	_	mA/μs
Power Supply	PSSI <sub>FS+</sub>	V + = + 13.5V  to  + 16.5V, V - = -15V	_	±0.0005	±0.001	_	±0.0005	±0.001	_	±0.0005	±0.001	%FS/%ΔV
Sensitivity	PSSI <sub>FS</sub> -	V = -13.5V to $-16.5V$ , V + = +15V	— ±	0.00025	±0.001	_	±0.00025	±0.001	<del>-</del> :	±0.00025	±0.001	701 07 702 0
Power Supply Range	V+ V-	V <sub>OUT</sub> = 0V	4.5 -18	_	18 10.8	4.5 -18	Name .	18 - 10.8	4.5 -18		18 -10.8	V
Power Supply Current	+  -  +  -	V+=+5V, V-=-15V V+=+15V, V-=-15V		3.3 -13.9 3.9 -13.9	7 -18 7 -18		3.3 -13.9 3.9 -13.9	7 -18 7 -18	_ _ _	3.3 -13.9 3.9 -13.9	7 -18 7 -18	mA
Power Dissipation	P <sub>d</sub>	V+ = +5V, V- = -15V V+ = +15V, V- = -15V	_	225 267	305 375	_	225 267	305 375	_	225 267	305 375	mW

#### NOTES:

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup>  $T_A = 25$ °C for DAC-312H grade only.

#### **DICE CHARACTERISTICS**



1. B1 (MSB) 11. B11 2. B2 12. B12 (LSB) 3. B3 13. V<sub>LC</sub>/A<sub>GND</sub> 14. V<sub>REF</sub> (+) 4. B4 15. V<sub>REF</sub> (-) 16. COMP 5. B5 6. B6 7. B7 17. V-18. I<sub>O</sub> 8. B8 19. lo 9. B9 10. B10 20. V+

DIE SIZE 0.141 imes 0.096 inch, 13,536 sq. mils (3.58 imes 2.44 mm, 8.74 sq. mm)

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $I_{REF} = 1.0$ mA,  $T_A = 25$ °C, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

PARAMETER	SYMBOL	CONDITIONS	DAC-312N LIMIT	DAC-312G LIMIT	UNITS
Resolution			12	12	Bits MIN
Monotonicity			12	12	Bits MIN
Nonlinearity			±0.05	±0.05	%FS MAX
Output Voltage Compliance	V <sub>oc</sub>	Full-Scale Current Change <1/2 LSB	+ 10 -5	+10 -5	V MAX V MIN
Full-Scale Current		$V_{REF} = 10.000V$ $R_{14}$ , $R_{15} = 10.000k\Omega$	4.031 3.967	4.063 3.935	mA MAX mA MIN
Full-Scale Symmetry	I <sub>FSS</sub>		±1	±2	μΑ MAX
Zero-Scale Current	Izs		0.1	0.1	μΑ MAX
Differential Nonlinearity	DNL	Deviation from ideal step size	±0.012 ±1/2	±0.025 ±1	%FS MAX Bits (LSB) MAX
Logic Input Levels "0"	V <sub>IL</sub>	V <sub>LC</sub> = GND	0.8	0.8	V MAX
Logic Input Levels "1"	V <sub>IH</sub>	V <sub>LC</sub> = GND	2	2	V MIN
Logic Input Swing	V <sub>IS</sub>		+ 18 -5	+18 -5	V MAX V MIN
Reference Bias Current	1 <sub>15</sub>		-2	-2	μΑ ΜΑΧ
Power Supply Sensitivity	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V+=+13.5V to $+16.5V$ , $V-=-15VV-=-13.5V$ to $-16.5V$ , $V+=+15V$	±0.001 ±0.001	±0.001 ±0.001	%/% MAX
Power Supply Current	1+ 1-	$V_S = \pm 15V$ $I_{REF} \le 1.0 \text{mA}$	7 -18	7 -18	mA MAX
Power Dissipation	P <sub>D</sub>	V <sub>S</sub> = +15V I <sub>REF</sub> ≤ 1.0mA	375	375	mW MAX

#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

**TYPICAL ELECTRICAL CHARACTERISTICS** at 25°C;  $V_S = \pm 15V$ , and  $I_{REF} = 1.0$ mA, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $I_{OUT}$ .


PARAMETER	SYMBOL	CONDITIONS	DAC-312N TYPICAL	DAC-312G TYPICAL	UNITS
Reference Input Slew Rate	dI/dt		8	8	mA/μs
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	Any Bit	25	25	ns
Settling Time	ts	To ±1/2 LSB, All Bits Switched ON or OFF.	250	250	ns
Full-Scale	TC <sub>IFS</sub>		±10	±10	ppm/°C

#### TYPICAL PERFORMANCE CHARACTERISTICS


#### OUTPUT CURRENT vs OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)




## REFERENCE AMPLIFIER COMMON-MODE RANGE




## OUTPUT COMPLIANCE vs TEMPERATURE




#### POWER SUPPLY CURRENT vs POWER SUPPLY VOLTAGE




## POWER SUPPLY CURRENT vs TEMPERATURE




## TRUE AND COMPLEMENTARY OUTPUT OPERATION




#### REFERENCE AMPLIFIER SMALL-SIGNAL FREQUENCY RESPONSE



## REFERENCE AMPLIFIER LARGE-SIGNAL FREQUENCY RESPONSE




#### GAIN ACCURACY vs REFERENCE CURRENT




#### **BASIC CONNECTIONS**


#### **NEGATIVE LOW IMPEDANCE OUTPUT OPERATION**




#### POSITIVE LOW IMPEDANCE OUTPUT OPERATION




#### **ACCOMMODATING BIPOLAR REFERENCES**




#### BASIC NEGATIVE REFERENCE OPERATION




## RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT



#### **BASIC POSITIVE REFERENCE OPERATION**




#### **PULSED REFERENCE OPERATION**




#### **BASIC CONNECTIONS**

#### **INTERFACING WITH VARIOUS LOGIC FAMILIES**




#### **BIPOLAR OFFSET (TRUE ZERO)**




#### **BASIC CONNECTIONS**

#### **BASIC UNIPOLAR OPERATION**



#### SYMMETRICAL OFFSET OPERATION



# APPLICATIONS INFORMATION REFERENCE AMPLIFIER SETUP

The DAC-312 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full range output current is a linear function of the reference current and is given by:

$$I_{FR} = \frac{4095}{4096} \times 4 \times (I_{REF}) = 3.999 I_{REF},$$
where  $I_{REF} = I_{14}$ 

In positive reference applications, an external positive reference voltage forces current through R14 into the  $V_{REF(+)}$  terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to  $V_{REF(-)}$  at pin 15. Reference current flows from ground through R14 into  $V_{REF(+)}$  as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R15 (nominally equal to R14) is used to cancel bias current errors.

Bipolar references may be accomodated by offsetting  $V_{REF}$  or pin 15. The negative common-mode range of the reference amplifier is given by:  $V_{CM}$  = V - plus ( $I_{REF}$  X 3k $\Omega$ ) plus 1.23V. The positive common-mode range is V + less 1.8V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction bypassed to ground with a  $0.1\mu\mathrm{F}$  capacitor.

For most applications the tight relationship between  $I_{REF}$  and  $I_{FS}$  will eliminate the need for trimming  $I_{REF}$ . If required, full scale trimming may be accomplished by adjusting the value of R14, or by using a potentiometer for R14. An improved method of full-scale trimming which eliminates potentiometer T.C. effects is shown in the Recommended Full-Scale Adjustment circuit.

The reference amplifier must be compensated by using a capacitor from pin 16 to V–. For fixed reference operation, a  $0.01\,\mu\text{F}$  capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

#### **MULTIPLYING OPERATION**

The DAC-312 provides excellent multiplying performance with an extremely linear relationship between  $I_{FS}$  and  $I_{REF}$  over a range of 1mA to 1 $\mu$ A. Monotonic operation is maintained over a typical range of  $I_{REF}$  from  $100\mu$ A to 1.0mA. Although some degradation of gain accuracy will be realized

at reduced values of  $I_{\mbox{\scriptsize REF}}$ . (See Gain Accuracy vs Reference Current).

## REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V–. The value of this capacitor depends on the impedance presented to pin 14 for R14 values of 1.0, 2.5 and 5.0k $\Omega$ , minimum values of  $C_C$  are 5, 10, and 25pF. Larger values of R14 require proportionately increased values of  $C_C$  for proper phase margin.

For fastest response to a pulse, low values of R14 enabling small  $C_C$  values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R14 = 1k $\Omega$  and  $C_C$ =5pF, the reference amplifier slews at 4mA/ $\mu$ s enabling a transition from I<sub>REF</sub>=0 to I<sub>REF</sub>=1mA in 250ns.

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( $I_{REF}=0$ ) condition. Full-scale transition (0 to 1mA) occurs in 62.5ns when the equivalent impedance at pin 14 is  $800\Omega$  and  $C_{C}=0$ . This yields a reference slew rate of  $8mA/\mu s$  which is relatively independent of  $R_{IN}$  and  $V_{IN}$  values.

#### **LOGIC INPUTS**

The DAC-312 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 40 µA logic input current, and completely adjustable logic threshold voltage. For V-=-15V, the logic inputs may swing between -5 and +10V. This enables direct interface with +15V CMOS logic. even when the DAC-312 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by : V- plus (I<sub>REF</sub> X 3kΩ) plus 1.8V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, V<sub>LC</sub>). The appropriate graph shows the relationship between  $V_{LC}$  and  $V_{TH}$  over the temperature range, with  $V_{TH}$  nominally 1.4 above V<sub>LC</sub>. For TTL interface, simply ground pin 13. When interfacing ECL, an I<sub>REF</sub> ≤ 1mA is recommended. For interfacing other logic families, see block titled "Interfacing With Various Logic Families". For general setup of the logic control circuit, it should be noted that pin 13 will sink 7mA typical; external circuitry should be designed to accommodate this current.

#### **ANALOG OUTPUT CURRENTS**

Both true and complemented output sink currents are provided where  $I_O+\overline{I_O}=I_{FR}.$  Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increases  $\overline{I_O}$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing  $I_{FR}$ ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25V above V- and is independent of the positive supply. Negative compliance is + 10V above V-.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

#### **POWER SUPPLIES**

The DAC-312 operates over a wide range of power supply voltages from a total supply of 20V to 36V. When operating with V-supplies of –10V or less,  $I_{\rm REF}\!\leq\!1$  mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at –9V with  $I_{\rm REF}\!=\!1$  mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-312 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

#### **TEMPERATURE PERFORMANCE**

The nonlinearity and monotonicity specifications of the DAC-312 are guaranteed to apply over the entire rated operating temperature range. Full-Scale output current drift is tight, typically  $\pm\,10\text{ppm/}^{\circ}\,\text{C}$ , with zero-scale output current and drift essentially negligible compared to 1/2 LSB.

The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for min-

imum overall full-scale drift. Settling times of the DAC-312 decrease approximately 10% at  $-55^{\circ}$  C; at  $+125^{\circ}$  C an increase of about 15% is typical.

#### **SETTLING TIME**

The DAC-312 is capable of extremely fast settling times, typically 250ns at  $I_{\rm REF}=1.0 {\rm mA}.$  Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25ns for each of the 12 bits. Settling time to within 1/2 LSB of the LSB is therefore 25ns, with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250ns. Settling to 10-bit accuracy requires about 90 to 130ns. The output capacitance of the DAC-312 including the package is approximately 20pF; therefore, the output RC time constant dominates settling time if  $R_{\rm L} > 500\Omega$ 

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for  $I_{\rm REF}$  values down to 0.5mA, with gradual increases for lower  $I_{\rm REF}$  values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of the settling time requires the ability to accurately resolve  $\pm\,1/2$  LSB of current, which is  $\pm\,500$ nA for 4mA FSR. In order to assure the measurement is of the actual settling time and not the R.C. time of the output network, the resistive termination on the output of the DAC must be 500 ohms or less. This does, however, place certain limitations on the testing apparatus. At  $I_{REF}$  values of less than 0.5mA, it is difficult to prevent RC damping of the output and maintain adequate sensitivity. Because the DAC-312 has 8 equal current sources for the 3 most significant bits, the major carry occurs at the code change of 000111111111 to 111000000000. The worst case settling time occurs at the zero to full-scale transition and it requires 9.2 time constants for the DAC output to settle to within  $\pm\,1/2$  LSB (0.0125%) of its final value.

The DAC-312 switching transients or "glitches" are on the order of 500mV-ns. This is most evident when switching through the major carry and may be further reduced by adding small capacitive loads at the output with a minor sacrifice in transition speeds.


Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu F$  capacitors at the supply pins provide full transient protection.

#### DIFFERENTIAL VS INTEGRAL NONLINEARITY

Integral nonlinearity, for the purposes of the discussion, refers to the "straightness" of the line drawn through the individual response points of a data converter. Differential nonlinearity, on the other hand, refers to the deviation of the spacing of the adjacent points from a 1 LSB ideal spacing. Both may be expressed as either a percentage of full-scale output or as fractional LSBs or both. The following figures define the manner in which these parameters are specified. The left figure shows a portion of the transfer curve of a DAC with 1/2 LSB INL and the (implied) DNL spec of 1 LSB. Below this is a graphic representation of the way this would appear on a CRT, for example, if the D/A converter output were to be applied to the Y input of a CRT as shown in the application schematic titled "CRT Display Drive." On the right is a portion of the transfer curve of a DAC specified for 2 LSB INL with 1/2 LSB DNL specified and the graphic display below it.

One of the characteristics of an R-2R DAC in standard form is that any transition which causes a zero LSB change (i.e., the same output for two different codes) will exhibit the same output each time that transition occurs. The same holds true for transitions causing a 2 LSB change. These two problem transitions are allowable for the standard definition of monotonicity and also allow the device to be specified very tightly for INL. The major problem arising from this error type is in A/D converter implementations. Inputs producing the same output are now represented by ambiguous output codes for an identical input. Also, 2 LSB gaps can cause large errors at those input levels (assuming 1/2 LSB quantizing levels). It can be seen from the two figures that the DNL specified D/A converter will yield much finer grained data than the INL specified part, thus improving the ability of the A/D to resolve changes in the analog input.

#### DIFFERENTIAL LINEARITY COMPARISON




#### DESCRIPTION OF OPERATION


The DAC-312 is divided into two major sections, an 8-segment generator and a 9-bit master/slave D/A Converter. In operation the device performs as follows (See Simplified Schematic):

The three most significant bits (MSB's) are inputs to a 3-to-8 line decoder. The selected resistor (R5 in the figure) is connected to the master/slave 9-bit D/A Converter. All lower order resistors (R1 through R4) are summed into the Io line, while all higher order resistors (R6 through R8) are summed into the Io line. The R5 current supplies 512 steps of current (0 to 0.499mA for a 1mA reference current) which are also summed into the  $I_0$  or  $\overline{I_0}$  lines depending on the bits selected. In the figure, the code selected is: 100 110000000. Therefore, 2mA (4 X 0.5mA/segment) +0.375mA (from master/slave D/A Converter) are summed into  $I_O$  giving an  $I_O$  of 2.375mA.  $\overline{I_O}$ has a current of 1.625mA with this code. As the three MSB's are incremented, each successively higher code adds 0.5mA to Io and subtracts 0.5mA from Io, with the selected resistor feeding its current to the master/slave D/A Converter; thus each increment of the 3 MSB's allows the current in the 9-bit D/A Converter to be added to a pedestal consisting of the sum of all lower order currents from the segment generator. This configuration guarantees monotonicity.


# EXPANDED TRANSFER CHARACTERISTIC SEGMENT (001 010 011)



#### SIMPLIFIED SCHEMATIC



#### 12-BIT FAST A/D CONVERTER





# CMOS 12-Bit Multiplying D/A Converter "With Memory"

**DAC-8012** 

#### **FEATURES**

- Data Readback Capability for System Self Check
- Fast TTL/CMOS Compatible Data Register
- ±1/2 LSB Max Linearity Error Over the Full Operating Temperature Range
- ±1 LSB Max Gain Error No User Adjustment Required
- Less Than 0.04 LSB Max Zero Scale Error (10nA)
- Single +5V to +15V Supply
- Small 20-Pin 0.3" Wide DIP
- Improved ESD Resistance
- Latch-Up Resistant
- Adds Data Readback Feature to PM-7545 Pinout
- Available in Die Form

#### **GENERAL DESCRIPTION**

The DAC-8012 is a monolithic 12-bit CMOS multiplying DAC with internal data latches and three-state data readback buffers. The latches and readback buffers perform like a "memory" location. Data loads into the latches as a single 12-bit wide word allowing direct connection to 12-bit and 16-bit busses.

Four-quadrant multiplying capability and 12-bit linearity simplifies wide-bandwidth, low-distortion, digitally-controlled precision attenuator and filter applications.


The powerful data readback function allows users to perform data path verification between the controlling processor and the DAC-8012. System self check results after writing a data word to the DAC-8012, then reading it back to the processor, verifying no change in data takes place. The readback function simplifies the design of automatic test equipment, industrial automation, robotics, and processor-controlled instrumentation. Reduction of software coding results with processors using direct memory execution instructions. In remote systems, data set-points are held in the DAC register which can be interrogated upon system fault recovery.

#### ORDERING INFORMATION <sup>†</sup>


	E: 20-PIN			
RELATIVE ACCURACY	MAXIMUM GAIN ERROR T <sub>A</sub> = +25°C V <sub>DD</sub> = +5V	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C
±1/2 LSB	±1 LSB	DAC8012AR	DAC8012ER	DAC8012GP
±1 LSB	±3 LSB	DAC8012BR	DAC8012FR	DAC8012HP
±1 LSB	±3 LSB	-	DAC8012FP	-
±1 LSB	±3 LSB	-	DAC8012FPC	_

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### **PIN CONNECTIONS**



#### **FUNCTIONAL DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

ABOULUTE MAXIMOM HATINGO	
$(T_A = +25^{\circ}C, unless otherwise noted.)$	
V <sub>DD</sub> to DGND	0.3V, +17V
Digital Input Voltage to DGND	–0.3V, V <sub>nn</sub>
AGND to DGND	0.3, V
V <sub>RFB</sub> , V <sub>REF</sub> to DGND	±25̈V
V <sub>PIN 1</sub> to DGND	0.3V, V <sub>DD</sub>
Operating Temperature Range	
Military (AR, BR) Grades	55°C to +125°C
Industrial (ER, FR, FP, FPC) Grades	
Commercial (GP, HP) Grades	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	

PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	Θ <sub>IC</sub>	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Contact PLCC (PC)	73	33	°C/W

#### NOTE:

 Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for CerDIP and P-DIP packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for SO package.

#### CAUTION:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
- 2. Do not apply voltages higher than  $\rm V_{DD}$  or less than GND potential on any terminal except  $\rm V_{RFF}$
- The digital inputs are zener protected, however, permanent damage may
  occur on unprotected units from high-energy electrostatic fields. Keep units in
  conductive foam at all times until ready to use. Use proper antistatic handling
  procedures.
- 4. Remove power before inserting or removing units from their sockets.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V or +15V,  $V_{REF}$  = +10V,  $V_{OUT}$  = 0V, AGND = DGND = 0V,  $T_A$  = -55°C to +125°C apply for DAC-8012AR/BR,  $T_A$  = -40°C to +85°C apply for DAC-8012ER/FR/FP/FPC,  $T_A$  = 0°C to +70°C apply for DAC-8012GP/HP, unless otherwise noted.

			DAC	C-8012A	E/G	DAG	C-8012B	/F/H	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
STATIC ACCURACY									
Resolution			12		_	12	_	_	Bits
Relative Accuracy	INL	T <sub>A</sub> = Full Temp. Range	_		±1/2	_		±1	LSB
Differential Nonlinearity (Note 1)	DNL	T <sub>A</sub> = Full Temp. Range			±1	<del>-</del>	-	±1	LSB
Gain Error (Notes 2, 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	±1 ±2		_	±3 ±4	LSB
Gain Temperature Coefficient ΔGain/ΔTemperature (Notes 4, 5)	TCG <sub>FS</sub>		_	_	±5	_	_	±5	ppm/°C
DC Supply Rejection ΔGain/ΔV <sub>DD</sub> (Note 4)	PSR	$T_A = +25^{\circ}C$ $T_A = Full Temp. Range (\Delta V_{DD} = \pm 5\%)$	) _	_	0.002 0.004	_	-	0.002 0.004	%/%
Output Leakage		$T_A = +25$ °C, RD/ $\overline{WR} = \overline{DS} = 0$ V, All Digital Inputs = 0V	_	_	10	_		10	_ •
Current at OUT 1	ILKG -	T <sub>A</sub> = Full Temp. Range A/B Versions E/F/G/H Versions	_	_	200 25	_	_	200 25	nA
DYNAMIC PERFORMANCE									
Propagation Delay (Notes 4, 6, & 7)	t <sub>pD</sub>	$T_A = +25^{\circ}C$ (OUT 1 Load = 100 $\Omega$ , $C_{EXT} = 13pF$ )		_	300	_	_	300	ns
Current Settling Time (Notes 4, 7)	t <sub>s</sub>	$T_A$ = Full Temp. Range (To 1/2 LSB) $I_{OUT 1}$ Load = $100\Omega$	_	Manua	1	_	-	1	μs
Glitch Energy (Note 4)	Q .:	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range V <sub>REF</sub> = AGND		_	400 500		_	400 500	nVs
AC Feedthrough at I <sub>OUT 1</sub> (Note 4)	FT	T <sub>A</sub> = Full Temp. Range V <sub>REF</sub> = ±10V, f = 10kHz	_	_	5		_	5	mV <sub>p-p</sub>
REFERENCE INPUT									
Input Resistance (Pin 19 to GND)	R <sub>REF</sub>	T <sub>A</sub> = Full Temp. Range Input Resistance	7	11	15	7	11	15	kΩ

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ,  $V_{REF} = +10V$ ,  $V_{OUT,1} = 0V$ , AGND = DGND = 0V,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  apply for DAC-8012AR/BR,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  apply for DAC-8012ER/FR/FP/FPC,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  apply for DAC-8012GP/HP, unless otherwise noted.

				-8012A/			-8012B/		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ANALOG OUTPUTS									
Output Capacitance		$V_{DD} = +5V \text{ or } +15V$							
(Note 4)		$T_A = Full Temp. Range$ DB0-DB11 = 0V, RD/WR = DS = 0	ov —		70			70	
C <sub>OUT 1</sub>	C <sub>OUT</sub>	$DB0-DB11 = V_{DD}, RD/WR = DS = 0$		_	150	_	_	150	pF
DIGITAL INPUTS									
Input High Voltage	V <sub>INH</sub>	T <sub>A</sub> = Full Temp. Range	2.4	name.	_	2.4	_	_	V
Input Low Voltage	V <sub>INL</sub>	IA – Full lemp. Hange	_	_	0.8			0.8	v
Input Current	I <sub>IN</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	1 10	_	_	1 10	μΑ
Input Capacitance			*****						
DB0-DB11	_		and the same of th		12	-		12	
RD/WR, DS	CIN	T <sub>A</sub> = Full Temp. Range		-	6	_		6	pF
(Note 4)									
DIGITAL OUTPUTS						Auma			
Output High Voltage	V <sub>OH</sub>	Ι <sub>Ο</sub> = 400μΑ	4.0		_	4.0	_		٧
Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = -1.6mA			0.4			0.4	·V
Three-State Output Leakage Current			_	-	10	_	_	10	μΔ
SWITCHING CHARACTERIS (Note 8)	STICS	See Timing Diagram	405						
Write to Data Strobe		T <sub>A</sub> = +25°C	0		_	0		_	ns
Setup Time	t <sub>wsu</sub>	T <sub>A</sub> = Full Temp. Range	0	_	_	0	_	Market Market State Control of the C	113
Data Strobe to	t <sub>WH</sub>	$T_A = +25$ °C	0		_	0	-	_	ns
Write Hold Time	·vvn	T <sub>A</sub> = Full Temp. Range	0			0			
Read to Data Strobe	t <sub>RSU</sub>	$T_A = +25^{\circ}C$	0	_		0		_	ns
Setup Time	H30	T <sub>A</sub> = Full Temp. Range	0			0	-		
Data Strobe to	t <sub>RH</sub>	T <sub>A</sub> = +25°C	0	_	_	0	_	-	ns
Read Hold Time		T <sub>A</sub> = Full Temp. Range	0		_	0			
Write Mode Data Strobe	t <sub>was</sub>	$T_A = +25$ °C	180		_	180			ns
Width	·WHS	T <sub>A</sub> = Full Temp. Range	250			250			
Read Mode Data Strobe	t <sub>RDS</sub>	$T_A = +25^{\circ}C$	220		_	220			ns
Width	·HDS	T <sub>A</sub> = Full Temp. Range	290			290			
Data Setup Time	t	T <sub>A</sub> = +25°C	210			210	_	_	ns
	t <sub>DSU</sub>	T <sub>A</sub> = Full Temp. Range	250			250			110
Data Hold Time	t	T <sub>A</sub> = +25°C	0	_		0		_	ns
	t <sub>DH</sub>	T <sub>A</sub> = Full Temp. Range	0	_		0			
Data Strobe to		T <sub>A</sub> = +25°C	_		300	_	_	300	
Data Valid Time	t <sub>CO</sub>	T <sub>A</sub> = Full Temp. Range	_	_	400	-		400	ns
(Notes 4, 9)									
Output Active Time		T <sub>A</sub> = +25°C			215			215	
from Deselection (Notes 4, 9)	t <sub>OTD</sub>	T <sub>A</sub> = Full Temp. Range	_	_	375	_		375	ns
POWER SUPPLY									
		T <sub>A</sub> = Full Temp. Range			_				
0	I <sub>DD</sub>	(All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )			2		_	2	mA
Supply Current -	1	T <sub>A</sub> = Full Temp. Range		10	100		10	100	
	IDD	(All Digital Inputs 0V or V <sub>DD</sub> )	-	10	100		10	100	μΑ

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = \pm 15V$ ,  $V_{REF} = +10V$ ,  $V_{OUT 1} = 0V$ , AGND = DGND = 0V,  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  apply for DAC-8012AR/BR,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  apply for DAC-8012ER/FR/FP/FPC,  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  apply for DAC-8012GP/HP, unless otherwise noted.


			DAC-8012A/E/G			DAC-8012B/F/H		F/H	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DIGITAL INPUTS									
Input High Voltage Input Low Voltage	V <sub>INH</sub> V <sub>INL</sub>	T <sub>A</sub> = Full Temp. Range	13.5		 1.5	13.5	_	1.5	V
Input Current	I <sub>IN</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_		1 10		_	1 10	μΑ
Input Capacitance DB0-DB11 RD/WR, DS (Note 4)	C <sub>IN</sub>	T <sub>A</sub> = Full Temp. Range	<del>-</del>		12 10	_		12 10	pF
DIGITAL OUTPUTS									
Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> = 3mA	13.5	-	_	13.5		_	٧
Output Low Voltage	V <sub>OL</sub>	$I_O = -3mA$	_		1.5	_		1.5	V
Three-State Output Leakage Current			_	_	10	_	_	10	μΑ
SWITCHING CHARACTERIS	STICS	See Timing Diagram				ng Aldrich ing god British na gantana an asa			
Write to Data Strobe Setup Time	t <sub>WSU</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0	_		0	_	_	ns
Data Strobe to Write Hold Time	t <sub>WH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0		_	0		_	ns
Read to Data Strobe Setup Time	t <sub>RSU</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0	_		0	_	_	ns
Data Strobe to Read Hold Time	t <sub>RH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0	_	_	0	_	_	ns
Write Mode Data Strobe Width	t <sub>WRS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	100 120	_		100 120		_	ns
Read Mode Data Strobe Width	t <sub>RDS</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	110 150	_	_	110 150	_	_	ns
Data Setup Time	t <sub>DSU</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	90 120	_	_	90 120	_	_	ns
Data Hold Time	t <sub>DH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	0			0	_	_	ns
Data Strobe to Output Valid Time (Note 9)	t <sub>CO</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	180 220		_	180 220	ns
Output Active Time for Deselection (Note 9)	t <sub>OTD</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	_	180 250	_		180 250	ns
POWER SUPPLY									
Supply Current	I <sub>DD</sub>	T <sub>A</sub> = Full Temp. Range (All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> )	_	_	2	_	_	2	m <i>A</i>
Supply Current -	I <sub>DD</sub>	T <sub>A</sub> = Full Temp. Range (All Digital Inputs 0V or V <sub>DD</sub> )		10	100	-	10	100	μΑ
NOTES:									

#### NOTES

- 1. 12-bit monotonic over full temperature range.
- 2. Includes the effects of 5ppm max. gain T.C.
- Using internal R<sub>FB</sub>. DAC register loaded with 1111 1111. Gain error is adjustable using the circuits of Figures 4 and 5.
- 4. GUARANTEED but NOT TESTED.
- 5. Typical value is  $2ppm/^{\circ}C$  for  $V_{DD} = +5V$ .

- 6. From digital input change to 90% of final analog output.
- 7. All digital inputs = 0V to  $V_{DD}$ ; or  $V_{DD}$  to 0V.
- 8. Sample tested at +25°C to ensure compliance.
- 9. See load circuits for switching tests.

#### **DICE CHARACTERISTICS**



DIE SIZE 0.121 imes 0.112 inch, 13,552 sq. mils  $(3.07 \times 2.85 \text{ mm}, 8.75 \text{ sq. mm})$ 

1. OUT 1 11. DB4 2. AGND 12. DB3 3. DGND 13. DB2 4. DB11 (MSB) 14. DB1 5. DB10 15. DB0 (LSB) 6. DB9 16. DS 7. DB8 17. RD/WR 8. DB7 18. V<sub>DD</sub> 19. V<sub>REF</sub> 9. DB6 20. R<sub>FB</sub>

10. DB5

**WAFER TEST LIMITS** at  $V_{DD}$  = +5V or +15V,  $V_{REF}$  = +10V,  $V_{OUT}$  1 = 0V, AGND = DGND = 0V,  $V_{A}$  = 25°C, unless otherwise noted.

			DAC-8012G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Relative Accuracy	INL	Endpoint Linearity Error	±1/2	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111 1111	±3	LSB MAX
Output Leakage	I <sub>LKG</sub>	DAC Latches Loaded with 0000 0000 0000 Pad 1	±10	nA MAX
Input Resistance	R <sub>REF</sub>	Pad 19	6/15	kΩ MIN/ kΩ MAX
Output High Voltage	V <sub>OH</sub>	$V_{DD} = 5V$ , $I_{O} = 400 \mu A$	4.0	V MIN
Output Low Voltage	V <sub>OL</sub>	V <sub>DD</sub> = 5V, I <sub>O</sub> = -1.6mA	0.4	V MAX
Digital Input High	V <sub>INH</sub>	V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V	2.4 13.5	V MIN
Digital Input Low	V <sub>INL</sub>	V <sub>DD</sub> = 5V V <sub>DD</sub> = 15V	0.8 1.5	V MAX
Input Current	In	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μΑ MAX
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or V <sub>DD</sub>	2 0.1	mA MAX
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSRR	V <sub>DD</sub> = ±5%	0.004	%/% MAX


#### NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

#### $\textbf{TYPICAL ELECTRICAL CHARACTERISTICS} \text{ at } V_{DD} = +5V \text{ or } +15V, V_{REF} = +10V, V_{OUT\,1} = 0V; T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted}.$

PARAMETER	SYMBOL	CONDITIONS	DAC-8012G	UNITS
Digital Input Capacitance	CiN		12	pF
Output Capacitance	C <sub>OUT 1</sub>	DAC Latches Loaded with 0000 0000 0000	70	pF
	C <sub>OUT 1</sub>	DAC Latches Loaded with 1111 1111 1111	150	pF
Propagation Delay	t <sub>pD</sub>	$V_{DD} = 15V$ $V_{DD} = 5V$	300	ns

#### LOAD CIRCUITS FOR SWITCHING TESTS



#### PARAMETER DEFINITIONS

#### **RELATIVE ACCURACY**

Sometimes referred to as endpoint nonlinearity, and is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. Relative Accuracy is measured after the zero and full-scale points have been adjusted, and is normally expressed in LSB or as a percentage of full scale.

#### **DIFFERENTIAL NONLINEARITY**

This is the difference between the measured change and the ideal change between any two adjacent codes. A differential nonlinearity of  $\pm 1$  LSB maximum over the full operating temperature range will ensure that a device is monotonic (the output will not decrease for an increase in digital code applied).

#### **GAIN ERROR**

Gain or full scale error is the amount of output error between the ideal output and the actual output. The ideal output is  $V_{REF}$  minus 1 LSB. The gain error is adjustable to zero using external resistance.

#### **OUTPUT CAPACITANCE**

The capacitance from OUT1 to AGND.

#### PROPAGATION DELAY

This is measured from the digital input change to the analog output current reaching 90% of its final value.

#### **FEEDTHROUGH GLITCH ENERGY**

This is a measure of the amount of charge injected to the analog output from the digital inputs, when the digital inputs change states. It is the area of the glitch and is specified in nVsec; it is measured with  $V_{\rm RFF}$  = AGND.

#### LOGIC INFORMATION

#### D/A CONVERTER SECTION

Figure 1 shows a simplified circuit of the D/A Converter section of the DAC-8012, and Figure 2 gives an approximate equivalent switch circuit. R is typically  $11k\Omega$ .


The binary-weighted currents are switched between OUT 1 and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT 1 terminal, C<sub>OUT</sub> 1, is code dependent and varies from 70pF (all switches to AGND) to 150pF (all switches to OUT 1). One of the current switches is shown in Figure 2.

The input resistance at  $V_{REF}$  (Figure 1) is always equal to  $R_{LDR}$  is the R/2R ladder characteristics resistance and is equal to value "R"). Since the input resistance at the  $V_{REF}$  pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low-temperature-coefficient external  $R_{EB}$  is recommended to define scale factor.)

The internal feedback resistor ( $R_{FB}$ ) has a normally closed switch in series as shown in Figure 1. This switch improves performance over temperature and power supply rejection; however, when the circuit is not powered up the switch assumes an open state.

#### **BURN-IN CIRCUIT**



#### TIMING DIAGRAM




FIGURE 1: Simplified D/A Circuit of DAC-8012






FIGURE 2: N-Channel Current Steering Switch



#### **DIGITAL SECTION**

Figure 3 shows the digital I/O structure for one bit. When the data strobe ( $\overline{DS}$ ) and the RD/ $\overline{WR}$  lines are held low, data at the digital input is fed through the input buffers and the data latches which control the DAC current output switches are transparent. Data is latched when either  $\overline{DS}$  or RD/ $\overline{WR}$  go high. When the data strobe  $\overline{DS}$  is held low and the RD/ $\overline{WR}$  line is held high, the three-state buffer becomes active and the data from the latches is

FIGURE 3: Digital Input/Output Structure




fed through the three-state buffers to the digital input/output lines. This is known as the Read Cycle, or data readback.

The input buffers are simple CMOS inverters designed such that when the DAC-8012 is operated with  $V_{DD}$  = +5V, the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels. When the digital input is in the region of 1.0V to 3.0V, the input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents, it is recommended that the digital input voltages be as close to the supply rails ( $V_{DD}$  and  $D_{GND}$ ) as is practically possible. The DAC-8012 may be operated with any supply voltage in the range  $5V \leq V_{DD} \leq 15V$ . With  $V_{DD}$  = +15V, the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.

The three-state output buffers, in the active mode, provide TTL-compatible digital outputs with a fan-out of one TTL load when the DAC-8012 is operated with +5V power supply. When powered from +15V, the output buffers provide output logic levels of 1.5V and 13.5V. Three-state output leakage is typically 10nA.

FIGURE 4: Unipolar Binary Operation



#### **BASIC APPLICATIONS**

Figures 4 and 5 show simple unipolar and bipolar circuits using the DAC-8012. Resistor R1 is used to trim for full scale. The following versions: DAC-8012AR, DAC-8012ER, DAC-8012GP, have a guaranteed maximum gain error of  $\pm 1$  LSB at  $\pm 25\,^{\circ}$ C and  $V_{DD}=\pm 5V$ , and in many applications the gain trim resistors are not required. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. The circuits of Figures 4 and 5 have constant input impedance at the  $V_{REF}$  terminal.

The circuit of Figure 4 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to  $-V_{IN}$  (the inversion is introduced by the op amp); or  $V_{IN}$  can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier).  $V_{IN}$  can be any voltage in the range  $-20 \text{V} \leq V_{IN} \leq +20 \text{V}$  (provided the op amp can handle such voltages) since  $V_{REF}$  is permitted to exceed  $V_{DD}$ . Table II shows the code relationship for the circuit of Figure 4.

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code, and inverter  $U_1$  on the MSB line, converts 2's-complement input code to offset binary code. The inverter  $U_1$  may be omitted if the inversion is done in software, using an exclusive OR instruction.

R3, R4 and R5 must match within 0.01% and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 to R4 and R3 causes full scale error.

FIGURE 5: Bipolar Operation (2's Complement Code)

12 *SEE TABLE 1.
------------------

TABLE I: Recommended Trim Resistor Value vs. Grades

TRIM RESISTOR	HP/FR/BR	GP/ER/AR
R1	100Ω	20Ω
R2	33Ω	6.8Ω

TABLE II: Unipolar Binary Code Table for Circuit of Figure 4

	RY NUMB		ANALOG OUTPUT
1111	1111	1111	$-V_{IN} \cdot \left(\frac{4095}{4096}\right)$
1000	0000	0000	$-V_{IN} \cdot \left(\frac{2048}{4096}\right) = -1/2 V_{IN}$
0000	0000	0001	$-V_{IN} \cdot \left(\frac{1}{4096}\right)$
0000	0000	0000	0 Volts

TABLE III: 2's Complement Code Table for Circuit of Figure 5

			<u> </u>
	DATA INPU	Т	ANALOG OUTPUT
0111	1111	1111	$+V_{IN} \cdot \left(\frac{2047}{2048}\right)$
0000	0000	0001	$+V_{IN} \cdot \left(\frac{1}{2048}\right)$
0000	0000	0000	0 Volts
1111	1111	1111	$-V_{IN} \cdot \left(\frac{1}{2048}\right)$
1000	0000	0000	$-V_{IN} \cdot \left(\frac{2048}{2048}\right)$

#### APPLICATIONS HINTS

Output Offset: CMOS D/A converters exhibit a code-dependent output resistance that causes a code-dependent error voltage at the output of the amplifier. The maximum amplitude of this offset, which adds to the D/A converter nonlinearity, is 0.67  $V_{OS}$  where  $V_{OS}$  is the amplifier input-offset voltage. To maintain monotonic operation, it is recommended that  $V_{OS}$  be no greater than 10% of 1 LSB over the temperature range of operation.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the DAC-8012. It is recommended that two diodes (1N914 or equivalent) be connected in inverse parallel between AGND and DGND pins in complex systems where AGND and DGND tie on the backplane.

**Digital Glitches:** When RD/ $\overline{WR}$  and  $\overline{DS}$  are both low, the latches are transparent and the D/A converter inputs follow the data inputs. Some bus systems do not always have data valid for the whole period during which RD/ $\overline{WR}$  is low. This will allow invalid data to briefly appear at the DAC inputs during the write cycle. This can cause unwanted glitches at the DAC output. Retiming the write pulse RD/ $\overline{WR}$ , so that it only occurs when data is valid, will eliminate the problem.

#### INTERFACING THE DAC-8012 TO MICROPROCESSORS

Figure 6 shows the interface configuration for the 68000 16-bit microprocessor. No external logic is required to write data into the DAC or to readback data from the DAC-8012 latches. Analog circuitry has been removed for clarity.

FIGURE 6: 68000 16-Bit Microprocessor to DAC-8012 Interface





FIGURE 7: 8-Bit Processor to DAC-8012 Interface





# 12-Bit Serial Input Multiplying CMOS D/A Converter

DAC-8043

#### **FEATURES**

- 12-Bit Accuracy in an 8-Pin Mini-Dip
- Fast Serial Data Input
- Double Data Buffers
- Low ±1/2 LSB Max INL and DNL
- Max Gain Error: ±1 LSB
- Low 5ppm/°C Max Tempco
- ESD Resistant
- Low Cost
- Available in Die Form

#### **APPLICATIONS**


- Auto-Calibration Systems
- Process Control and Industrial Automation
- Programmable Amplifiers and Attenuators
- Digitally-Controlled Filters

#### ORDERING INFORMATION<sup>†</sup>

		PACKAGE	
RELATIVE ACCURACY	MILITARY* TEMPERATURE -55°CTO+125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°CTO+85°C	COMMERCIAL TEMPERATURE 0°C TO+70°C
±1/2 LSB	DAC8043AZ	DAC8043EZ	DAC8043GP
±1/2 LSB	DAC8043AZ/883	-	_
±1 LSB	-	DAC8043FZ	-
±1 LSB		DAC8043FP	

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- All commercial and industrial temperature range parts are available with burnin.


#### **PIN CONNECTIONS**



8-PIN EPOXY DIP (P-Suffix)

8-PIN CERDIP (Z-Suffix)

#### **BURN-IN CIRCUIT**



#### **GENERAL DESCRIPTION**


The DAC-8043 is a high accuracy 12-bit CMOS multiplying DAC in a space-saving 8-pin mini-DIP package. Featuring serial data input, double buffering, and excellent analog performance, the DAC-8043 is ideal for applications where PC board space is at a premium. Also, improved linearity and gain error performance permit reduced parts count through the elimination of trimming components. Separate input clock and load-DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in, parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial data is clocked into the input register on the rising edge of the CLOCK pulse. When the new data word has been clocked in, it is loaded into the DAC register with the  $\overline{LD}$  input pin. Data in the DAC register is converted to an output current by the D/A converter.

The DAC-8043's fast interface timing may reduce timing design considerations while minimizing microprocessor wait states. For applications requiring an asynchronous CLEAR function or more versatile microprocessor interface logic, refer to the PM-7543.

Operating from a single +5V power supply, the DAC-8043 is the ideal low power, small size, high performance solution to many application problems. It is available in plastic and cerdip packages that are compatible with auto-insertion equipment.

#### **FUNCTIONAL BLOCK DIAGRAM**



ABSOLUTE MAXIMUM RATINGS	
$(T_A = +25^{\circ}C \text{ unless otherwise noted.})$	t
V <sub>DD</sub> to GND	+17V
V <sub>REF</sub> to GND	±25V
V <sub>RFB</sub> to GND	±25V
Digital Input Voltage Range	0.3V to V <sub>DD</sub>
Output Voltage (Pin 3)	0.3V to V
Operating Temperature Range	
AZ Versions	55°C to +125°C
EZ/FZ/FP Versions	
GP Version	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 1)	Θ <sub>JC</sub>	UNITS
8-Pin Hermetic DIP (Z)	134	12	°C/W
8-Pin Plastic DIP (P)	96	37	°C/W

1. e<sub>jA</sub> is specified for worst case mounting conditions, i.e., e<sub>jA</sub> is specified for device in socket for CerDIP and P-DIP packages.

#### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub> (Pin 1) and R<sub>FB</sub> (Pin 2).
   The digital control inputs are zener-protected; however, permanent damage
- may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $I_{OUT} = GND = 0V$ ;  $T_A = Full Temperature Range specified under Absolute Maximum Ratings unless otherwise noted.$ 

				DAC-804	3	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N .		12	_	-	Bits
Nonlinearity	INL	DAC-8043A/E/G		_	±1/2	LSB
(Note 1)		DAC-8043F	-	-	1	
Differential Nonlinearity	DNL	DAC-8043A/E	· · -	-	±1/2	LSB
(Note 2)	DIVE	DAC-8043F/G		-	,±1	LOD
		T <sub>A</sub> = +25°C				
Gain Error		DAC-8043A/E	-	-	1	
(Note 3)	G <sub>FSE</sub>	DAC-8043F/G	_	_	2	LSB
(11010 0)		$T_A = Full Temperature Range$				
		All Grades	<del>-</del>	_	2	
Gain Tempco (Δ Gain/Δ Temp) (Note 5)	TC <sub>GFS</sub>		_	_	±5	ppm/°C
						·
Power Supply	nonn	. 17				
Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	_	±0.0006	±0.002	%/%
(Δ Gain/Δ V <sub>D D</sub> )						
		T <sub>A</sub> = +25°C	_	-	±5	
Output Leakage Current	1	$T_A = Full Temperature Range$				nA
(Note 4)	l <sub>LKG</sub>	DAC-8043A	_	-	±100	na.
		DAC-8043E/F/G	-	_	±25	
		T <sub>A</sub> = +25°C	_	_	0.03	
Zero Scale Error		Ta = Full Temperature Range				1.00
(Notes 7, 12)	Izse	DAC-8043A	· _	_	0.61	LSB
		DAC-8043E/F/G		-	0.15	
Input Resistance (Note 8)	R <sub>IN</sub>		7	11	15	kΩ
AC PERFORMANCE						
Output Current						
Settling Time (Notes 5, 6)	ts	T <sub>A</sub> = +25°C	-	0.25	1	μs

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $I_{OUT} = GND = 0V$ ;  $T_A = Full Temperature Range specified under Absolute Maximum Ratings unless otherwise noted.$ *Continued* 

				DAC-8043	3	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Digital to Analog Glitch Energy (Note 5,10)	Q	$V_{REF}$ = 0V $I_{OUT}$ Load = 100 $\Omega$ $C_{EXT}$ = 13pF DAC register loaded alternately with all 0s and all 1s	<u></u>	2	20	nVs
Feedthrough Error (V <sub>REF</sub> to I <sub>OUT</sub> ) (Note 5, 11)	FT	V <sub>REF</sub> = 20V <sub>p·p</sub> @ f = 10kHz Digital Input = 0000 0000 0000 T <sub>A</sub> = +25°C	-	0.7	1	mV <sub>p-p</sub>
Total Harmonic Distortion (Note 5)	THD	V <sub>REF</sub> = 6V RMS @ 1kHz DAC register loaded with all 1s	-	-85	-	dB
Output Noise Voltage Density (Notes 5, 13)	e <sub>n</sub>	10Hz to 100kHz between R <sub>FB</sub> and I <sub>OUT</sub>	-	-	17	nV/√Hz
DIGITAL INPUTS						
Digital Input HIGH	V <sub>IH</sub>		2.4	~	_	v
Digital Input LOW	V <sub>IL</sub>		_	_	0.8	V
Input Leakage Current (Note 9)	IIL	V <sub>IN</sub> = 0V to +5V	_	_	±1	μА
Input Capacitance (Note 5, 11)	CIN	V <sub>IN</sub> = 0V	_	_	8	pF
ANALOG OUTPUTS						
Output Capacitance	С <sub>оит</sub>	Digital Inputs = V <sub>IH</sub>	_	-	110	_
(Note 5)		Digital Inputs = V <sub>IL</sub>		_	80	pF
TIMING CHARACTERISTICS (	NOTES 5, 14)					
Data Setup Time	t <sub>DS</sub>	T <sub>A</sub> = Full Temperature Range	40	_	-	ns
Data Hold Time	t <sub>DH</sub>	T <sub>A</sub> = Full Temperature Range	80	_	_	ns
Clock Pulse Width High	t <sub>CH</sub>	T <sub>A</sub> = Full Temperature Range	90	-	-	ns
Clock Pulse Width Low	t <sub>CL</sub>	T <sub>A</sub> = Full Temperature Range	120	-	_	ns
Load Pulse Width	t <sub>LD</sub>	T <sub>A</sub> = Full Temperature Range	120	-	-	ns
LSB Clock Into Input Register to Load DAC Register Time	t <sub>ASB</sub>	T <sub>A</sub> = Full Temperature Range	0	-	_	ns
POWER SUPPLY						
Supply Voltage	V <sub>DD</sub>		4.75	5	5.25	v
Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0V or V <sub>DD</sub>		·- -	500 100	μΑ ΜΑΧ


#### NOTES:

- 1. ±1/2 LSB = ±0.012% of Full Scale.
- 2. All grades are monotonic to 12-bits over temperature.
- 3. Using internal feedback resistor.
- 4. Applies to  $I_{OUT}$ ; All digital inputs = 0V.
- 5. Guaranteed by design and not tested.
- 6.  $I_{OUT}$  Load = 100 $\Omega$ ,  $C_{EXT}$  = 13pF, digital input = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. Extrapolated to 1/2 LSB:  $t_S$  = propagation delay  $(t_{PD})$  +  $9\tau$  where  $\tau$  = measured time constant of the final RC decay.
- 7.  $V_{REF} = +10V$ , all digital inputs = 0V.
- Absolute temperature coefficient is less than +300ppm/°C.

- 9. Digital inputs are CMOS gates;  $\rm I_{1N}$  is typically 1nA at +25°C.
- 10.  $V_{REF} = 0V$ , all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 11. All digital inputs = 0V.
- 12. Calculated from worst case R<sub>REF</sub>:
  I<sub>ZSE</sub> (in LSBs) = (R<sub>REF</sub> x I<sub>LKG</sub> x 4096)/V<sub>REF</sub>
- 13. Calculations from en = √4K TRB where:

  K = Boltzmann constant. J/°K. R = resistance.
  - $K = Boltzmann constant, J/^{\circ}K, R = resistance, \Omega$  $T = resistor temperature, ^{\circ}K, B = bandwidth, Hz$
- 14. Tested at  $V_{IN} = 0V$  or  $V_{DD}$ .

#### **DICE CHARACTERISTICS**



(2.95 x 2.77 mm, 8.17 sq. mm)

8.  $V_{DD}$  Substrate (die backside) is internally connected to  $V_{DD}$ .

1. V<sub>REF</sub> 2. R<sub>FB</sub> 3. I<sub>OUT</sub> 4. GND 5. LD 6. SRI 7. CLK


WAFER TEST LIMITS at  $V_{DD}$  = +5V,  $V_{REF}$  = +10V;  $I_{OUT}$  = GND = 0V,  $T_A$  = +25°C.


			DAC-8043GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		12	Bits MIN
Integral Nonlinearity	INL	•	±1	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	Using internal feedback resistor	±2	LSB MAX
Power Supply Rejection Ratio	PSRR	ΔV <sub>DD</sub> = ±5%	±0.002	%/% MAX
Output Leakage Current (I <sub>OUT</sub> )	I <sub>LKG</sub>	Digital Inputs = V <sub>IL</sub>	±5	nA MAX
REFERENCE INPUT				
Input Resistance	R <sub>IN</sub>		7/15	kΩ MIN/MAX
DIGITAL INPUTS				
Digital Input HIGH	V <sub>iH</sub>		2.4	V MIN
Digital Input LOW	V <sub>IL</sub>		0.8	V MAX
Input Leakage Current	I <sub>IL</sub>	V <sub>IN</sub> = 0V to V <sub>DD</sub>	±1	μΑ ΜΑΧ
POWER SUPPLY				
Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0V or V <sub>DD</sub>	500 100	μА МАХ


#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


#### TYPICAL PERFORMANCE CHARACTERISTICS

















#### **PARAMETER DEFINITIONS**

#### INTEGRAL NONLINEARITY (INL)

This is the single most important DAC specification. PMI measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs.

Refer to PMI 1988 Data Book section 11 for additional digital-toanalog converter definitions.

#### INTERFACE LOGIC INFORMATION

The DAC-8043 has been designed for ease of operation. The timing diagram illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first.

Once the input register is full, the data is transferred to the DAC register by taking  $\overline{\text{LD}}$  momentarily low.

#### DIGITAL SECTION

The DAC-8043's digital inputs, SRI,  $\overline{LD}$ , and CLK, are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input  $(V_{IN})$  passes through the transition region. See the Supply Current vs. Logic Input Voltage graph located under the typical performance characteristics curves. Maintaining the digital input voltage levels as close as possible to the supplies,  $V_{DD}$  and GND, minimizes supply current consumption.

The DAC-8043's digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 1 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.

#### GENERAL CIRCUIT INFORMATION

The DAC-8043 is a 12-bit multiplying D/A converter with a very low temperature coefficient. It contains an R-2R resistor ladder network, data input and control logic, and two data registers.




FIGURE 1: Digital Input Protection


The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.

A simplified circuit of the DAC-8043 is shown in Figure 2. An inverted R-2R ladder network consisting of silicon-chrome, highly-stable (+50ppm/°C) thin-film resistors, and twelve pairs of NMOS current-steering switches.

These switches steer binarily weighted currents into either I  $_{\rm OUT}$  or GND; this yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at V  $_{\rm REF}$  equal to R. The V  $_{\rm REF}$  input may be driven by any reference voltage or current, AC or DC that is within the limits stated in the Absolute Maximum Ratings.

The twelve output current-steering NMOS FET switches are in series with each R-2R resistor, they can introduce bit errors if all are of the same  $R_{ON}$  resistance value. They were designed such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 2 was designed with an "ON" resistance of  $10\Omega$ , switch 2 for  $20\Omega$ , etc., a constant 5mV drop will then be maintained across each switch.

#### WRITE CYCLE TIMING DIAGRAM



To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit," Figure 2, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R\_FEEDBACK (such as incoming inspection), VDD must be present to turn "ON" these series switches.




FIGURE 2: Simplified DAC Circuit

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows an equivalent analog circuit for the DAC-8043. The (D x  $V_{REF}$ )/R current source is code dependent and is the current generated by the DAC. The current source  $I_{LKG}$  consists of surface and junction leakages and doubles approximately every 10°C.  $C_{OUT}$  is the output capacitance; it is the result of the N-channel MOS switches and varies from 80 to 110pF depending on the digital input code.  $R_O$  is the equivalent output resistance that also varies with digital input code. R is the nominal R-2R resistor ladder resistance.




FIGURE 3: Equivalent Analog Circuit

#### DYNAMIC PERFORMANCE

#### **OUTPUT IMPEDANCE**

The DAC-8043's output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $l_{\text{OUT}}$  terminal, may be between  $10 \text{k}\Omega$  (the feedback resistor alone when all digital inputs are LOW) and  $7.5 \text{k}\Omega$  (the feedback resistor in parallel with approximate30 k $\Omega$  of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.

This variation is best illustrated by using the circuit of Figure 4 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$

where  $R_O$  is a function of the digital code, and :

 $R_O^{}=10k\Omega$  for more than four bits of logic 1.  $R_O^{}=30k\Omega$  for any single bit of logic 1.

Therefore, the offset gain varies as follows:

at code 0011 1111 1111,

$$V_{ERROR_1} = V_{OS} \left( 1 + \frac{10k\Omega}{10k\Omega} \right) = 2 V_{OS}$$

at code 0100 0000 0000,

$$V_{ERROR_2} = V_{OS} \left( 1 + \frac{10k\Omega}{30k\Omega} \right) = 4/3 V_{OS}$$

The error difference is 2/3 V<sub>OS</sub>.

Since one LSB has a weight (for  $V_{REF}$  = +10V) of 2.4mV for the DAC-8043, it is clearly important that VOS be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include PMI's OP-77, OP-07, OP-27, and OP-42.




FIGURE 4: Simplified Circuit

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically damp the output. The DAC-8043's output capacitance and the  $\rm R_{FB}$  resistor form a pole that must be outside the amplifier's unity gain crossover frequency.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (see Figures 5 and 6).
- Power supply decoupling at the device socket and use of proper grounding techniques.

## APPLICATIONS INFORMATION APPLICATION TIPS

In most applications, linearity depends upon the potential of  $I_{OUT}$  and GND (pins 3 and 4) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 5 and 6). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $+200\mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The  $\rm V_{DD}$  power supply should have a low noise level with no transients greater than  $\rm +17V.$ 

#### UNIPOLAR OPERATION (2-QUADRANT)

The circuit shown in Figures 5 and 6 may be used with an AC or DC reference voltage. The circuit's output will range between 0V and approximately  $-V_{\rm REF}$  (4095/4096) depending upon the digital input code. The relationship between the digital input and




FIGURE 5: Unipolar Operation with High Accuracy Op Amp (2-Quadrant)




FIGURE 6: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

the analog output is shown in Table 1. The limiting parameters for the  $V_{REF}$  range are the maximum input voltage range of the op amp or  $\pm 25V$ , whichever is lowest.

Gain error may be trimmed by adjusting R<sub>1</sub> as shown in Figure 6. The DAC register must first be loaded with all 1s. R<sub>1</sub> may then be adjusted until V<sub>OUT</sub>=-V<sub>REF</sub> (4095/4096). In the case of an adjustable V<sub>REF</sub>, R<sub>1</sub> and R<sub>2</sub> may be omitted, with V<sub>REF</sub> adjusted to yield the desired full-scale output.

In most applications the DAC-8043's negligible zero scale error and very low gain error permit the elimination of the trimming components ( $\rm R_1$  and the external  $\rm R_2$ ) without adverse effects on circuit performance.

TABLE 1: Unipolar Code Table

DIC MSB	SITAL INF	PUT LSB	NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figures 5 and 6)	
1111	1111	1111	$-V_{REF}$ $\left(\frac{4095}{4096}\right)$	
1000	0 0 0 0	0 0 0 1	$-V_{REF}$ $\left(\frac{2049}{4096}\right)$	
1000	0000	0000	$-V_{REF} \left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$	
0111	1111	1111	$-V_{REF}$ $\left(\frac{2047}{4096}\right)$	
0000	0000	0001	$-V_{REF}\left(\frac{1}{4096}\right)$	
0000	0000	0 0 0 0	$-V_{REF} \left( \frac{0}{4096} \right) = 0$	

#### NOTES:

- 1. Nominal full scale for the circuits of Figures 5 and 6 is given by  $FS = -V_{REF} \left( \frac{4095}{4096} \right).$
- 2. Nominal LSB magnitude for the circuits of Figures 5 and 6 is given by  $LSB = V_{REF} \left( \frac{1}{4006} \right) \text{ or } V_{REF} \left( 2^{-n} \right).$

TABLE 2: Bipolar (Offset Binary) Code Table

	•	•	• •
MSB	GITAL INP	UT LSB	NOMINAL ANALOG OUTPUT (V <sub>OUT</sub> as shown in Figure 7)
1111	1111	1111	+V <sub>REF</sub> (2047)
1000	0000	0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000	0000	0000	0
0111	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000	0000	0001	$-V_{REF} \left( \frac{2047}{2048} \right)$
0000	0000	0000	-V <sub>REF</sub> (2048)

#### NOTES:

- 1. Nominal full scale for the circuit of Figure 7 is given by  $FS = V_{REF} \left( \frac{2047}{2048} \right).$
- 2. Nominal LSB magnitude for the circuit of Figure 7 is given by  $LSB = V_{REF} \left( \frac{1}{2048} \right).$

#### **BIPOLAR OPERATION (4-QUADRANT)**

Figure 7 details a suggested circuit for bipolar, or offset binary operation. Table 2 shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistors  $\rm\,R_3$ ,  $\rm\,R_4$ , and  $\rm\,R_5$  must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to

assure temperature coefficient matching. Mismatching between  $\rm R_3$  and  $\rm R_4$  causes offset and full scale errors while an  $\rm R_5$  to  $\rm R_4$  and  $\rm R_5$  mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting  $\rm R_1$  until  $\rm V_{OUT}$  = 0V.  $\rm R_1$  and  $\rm R_2$  may be omitted, adjusting the ratio of  $\rm R_3$  to  $\rm R_4$  to yield  $\rm V_{OUT}$  = 0V. Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and either adjusting the amplitude of  $\rm V_{REF}$  or the value of  $\rm R_5$  until the desired  $\rm V_{OUT}$  is achieved.

#### ANALOG/DIGITAL DIVISION

The transfer function for the DAC-8043 connected in the multiplying mode as shown in Figures 5, 6, and 7 is:

$$V_O = -V_{IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}} \right)$$

where  $A_{\chi}$  assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 8 and becomes:

$$V_O = \begin{pmatrix} \frac{-V_{IN}}{\frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}} \end{pmatrix}$$

The above transfer function is the division of an analog voltage  $(V_{REF})$  by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is  $1(\pm 1 \text{ LSB})$ . The gain becomes 4096 with the LSB, bit 12 "ON."




FIGURE 7: Bipolar Operation (4-Quadrant, Offset Binary)




FIGURE 8: Analog/Digital Divider

#### INTERFACING TO THE MC6800

As shown in Figure 9, the DAC-8043 may be interfaced to the 6800 by successively executing memory WRITE instructions while manipulating the data between WRITEs, so that each WRITE presents the next bit.

In this example the most significant bits are found in memory location 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the DB, line.

The serial data loading is triggered by the CLK pulse which is asserted by a decoded memory WRITE to memory location 2000,  $R/\overline{W}$ , and  $\phi 2$ . A WRITE to address 4000 transfers data from input register to DAC register.




FIGURE 9: DAC-8043-MC6800 Interface

#### **DAC-8043 INTERFACE TO THE 8085**

The DAC-8043's interface to the 8085 microprocessor is shown in Figure 10. Note that the microprocessor's SOD line is used to present data serially to the DAC.

Data is clocked into the DAC-8043 by executing memory write instructions. The clock input is generated by decoding address 8000 and WR. Data is loaded into the DAC register with a memory write instruction to address A000.

Serial data supplied to the DAC-8043 must be present in the right-justified format in registers H and L of the microprocessor.




FIGURE 10: DAC-8043-8085 Interface

#### DAC-8043 TO 68000 INTERFACING

The DAC-8043 interfacing to the 68000 microprocessor is shown in Figure 11. Again, serial data to the DAC is taken from one of the microprocessor's data bus lines.




FIGURE 11: DAC-8043-68000µP Interface



# 12-Bit Serial Daisy-Chain CMOS D/A Converter

**DAC-8143** 

#### **FEATURES**

- Fast, Flexible, Microprocessor Interfacing in Serially-Controlled Systems
- Buffered Digital Output-Pin for Daisy-Chaining Multiple DACs
- Minimizes Address-Decoding in Multiple DAC Systems Three Wire Interface for Any Number of DACs

One Data Line

One CLK Line

One Load Line

- Improved Resistance to ESD
- -40°C to +85°C for the Extended Industrial Temperature Range
- Available in Die Form

#### **APPLICATIONS**


- Multiple-Channel Data Acquisition Systems
- Process Control and Industrial Automation
- Test Equipment
- Remote Microprocessor-Controlled Systems

#### ORDERING INFORMATION †

	_	PACKAGE: 16-PIN				
NON- LINEARITY	GAIN ERROR	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C			
±1/2 LSB	±1 LSB	DAC8143AQ	DAC8143EQ			
±1/2 LSB	±1 LSB	DAC8143AQ/883	_			
±1 LSB	±2 LSB	<del>-</del> .	DAC8143FP			
±1 LSB	±2 LSB	-	DAC8143FS <sup>††</sup>			

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### GENERAL INFORMATION

The DAC-8143 is a 12-bit serial-input daisy-chain CMOS D/A converter, which features serial data input and buffered serial data output. It was designed for multiple serial DAC systems, where serially daisy-chaining one DAC after another is greatly simplified.


The DAC-8143 also minimizes address decoding lines enabling simpler logic interfacing. It allows 3-wire interface for any number of DACs: one data line, one CLK line, and one load line.

Serial data in the input register (MSB first) is sequentially clocked out to the SRO pin as the new data word (MSB first) is simultaneously clocked in from the SRI pin. The strobe inputs are used to clock in/out data on the rising or falling (user selected) strobe edges (STB<sub>4</sub>, STB<sub>2</sub>,  $\overline{\text{STB}}_2$ , STB<sub>3</sub>).


When the shift register's data has been updated, the new data word is transferred to the DAC register with use of  $\overline{\text{LD}_1}$  and  $\overline{\text{LD}_2}$  inputs.

Continued

#### PIN CONNECTIONS



#### **MULTIPLE DAC-8143s WITH 3-WIRE INTERFACE**



#### **GENERAL INFORMATION Continued**

Separate LOAD control inputs allow simultaneous output updating of multiple DACs. An asynchronous CLEAR input resets the DAC register without altering data in the input register.

Improved linearity and gain error performance permits reduced circuit parts count through the elimination of trimming components. Also, fast interface timing reduces timing design consideration while minimizing microprocessor wait states.

The DAC-8143 is available in standard cerdip and plastic packages that are compatible with auto-insertion equipment.

Cerdip and plastic packages devices come in the extended industrial temperature range of -40°C to +85°C.

#### **ABSOLUTE MAXIMUM RATINGS**

$\begin{array}{llllllllllllllllllllllllllllllllllll$	$(T_A = +25^{\circ}C, unless otherwise noted.)$	
$\begin{array}{llll} & & \pm 25 \text{V} \\ \text{AGND to DGND} & & & \pm 25 \text{V} \\ \text{AGND to DGND} & & & \text{V}_{\text{DD}} + 0.3 \text{V} \\ \text{DGND to AGND} & & & \text{V}_{\text{DD}} + 0.3 \text{V} \\ \text{Digital Input Voltage Range} & & & -0.3 \text{V to V}_{\text{DD}} \\ \text{Output Voltage (Pin 1, Pin 2)} & & & -0.3 \text{V to V}_{\text{DD}} \\ \text{Operating Temperature Range} & & & & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{AQ Version} & & & & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \end{array}$	V <sub>D</sub> to DGND	+17V
$\begin{array}{llll} & & \pm 25 \text{V} \\ \text{AGND to DGND} & & & \pm 25 \text{V} \\ \text{AGND to DGND} & & & \text{V}_{\text{DD}} + 0.3 \text{V} \\ \text{DGND to AGND} & & & \text{V}_{\text{DD}} + 0.3 \text{V} \\ \text{Digital Input Voltage Range} & & & -0.3 \text{V to V}_{\text{DD}} \\ \text{Output Voltage (Pin 1, Pin 2)} & & & -0.3 \text{V to V}_{\text{DD}} \\ \text{Operating Temperature Range} & & & & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{AQ Version} & & & & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \end{array}$	V <sub>BEE</sub> to DGND	±25V
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	V to DGND	+25\/
DGND to AGND	AGND to DGND	V <sub>DD</sub> +0.3V
Digital Input Voltage Range	DGND to AGND	V <sub>DD</sub> +0.3V
Operating Temperature Range AQ Version55°C to +125°C	Digital Input Voltage Range	–0.3V to V <sub>nn</sub>
Operating Temperature Range AQ Version55°C to +125°C	Output Voltage (Pin 1, Pin 2)	0.3V to V
	Operating Temperature Range	00
EQ/FP/FS Versions40°C to +85°C	AQ Version	55°C to +125°C
	EQ/FP/FS Versions	40°C to +85°C

Junction Temperature	+150C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 sec	) +300°C

PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 1)	Θ <sub>jC</sub>	UNITS
16-Pin Hermetic DIP (Q)	94	12	°C/W
16-Pin Plastic DIP (P)	76	33	°C/W
16-Pin SOL (S)	92	27	°C/W

#### NOTE:

 Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for CerDIP and P-DIP packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for SOL package.

- 1. Do not apply voltage higher than  ${\rm V}_{\rm D\,D}$  or less than DGND potential on any ter-
- minal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).

  2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  $T_A = Full Temperature$ Range specified under Absolute Maximum Ratings, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	DAC-8143 TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		12	_	_	Bits
Nonlinearity (Note 1)	INL	DAC-8143A/E DAC-8143F			±1/2 ±1	LSB
Differential Nonlinearity (Note 2)	DNL	DAC-8143A/E DAC-8143F	- -	-	±1/2	LSB
Gain Error (Note 3)	G <sub>FSE</sub>	T <sub>A</sub> = +25°C DAC-8143A/E DAC-8143F T <sub>A</sub> = Full Temp. Range All Grades		, <del>-</del>	±1 ±2 ±2	LSB
Gain Tempco (ΔGain/Δ Temp) (Note 5)	TC <sub>GFS</sub>		-	_	±5	ppm/°C
Power Supply Rejection Ratio (ΔGain/ΔV <sub>DD</sub> )	PSRR	ΔV <sub>DD</sub> = ±5%		±0.0006	±0.002	%/%
Output Leakage Current (Note 4)	I <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range DAC-8143A DAC-8143E/F	<del>-</del>	- - -	±5 ±100 ±25	<sub>,</sub> nA
Zero Scale Error (Note 7, 12)	Izse	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range DAC-8143A DAC-8143E/F	- - -	±0.002 ±0.05 ±0.01	±0.03 ±0.61 ±0.15	LSB
Input Resistance (Note 8)	R <sub>IN</sub>	V <sub>REF</sub> pin	7	11	15	kΩ

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  $T_{A} = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.$ *Continued* 

				DAC-8143		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AC PERFORMANCE						
Output Current Settling Time (Notes 5, 6)	t <sub>s</sub>		-	0.380	1	μs
AC Feedthrough Error (V <sub>REF</sub> to I <sub>OUT1</sub> ) (Notes 5, 11)	FT	$V_{REF} = 20V_{p-p} @ f = 10kHz$ $T_A = 25^{\circ}C$	_	_	2.0	mV <sub>p-p</sub>
Digital to Analog Glitch Energy (Notes 5, 10)	Q	$V_{REF} = 0V$ $I_{OUT} Load = 100\Omega$ $C_{EXT} = 13pF$	_	-	20	nVs
Total Harmonic Distortion (Note 5)	THD	V <sub>REF</sub> = 6V RMS @ 1kHz DAC register loaded with all 1s	_	_	-92	dB
Output Noise Voltage Density (Notes 5, 13)	e <sub>n</sub>	10Hz to 100kHz between R <sub>FB</sub> and I <sub>OUT</sub>	-	-	13	nV/√Hz
DIGITAL INPUTS/OUTPUT						
Digital Input HIGH	V <sub>IH</sub>		2.4	_		V
Digital Input LOW	V <sub>IL</sub>		_		0.8	V
Input Leakage Current (Note 9)	I <sub>IN</sub>	V <sub>IN</sub> = 0V to +5V	_	_	±1	μА
Input Capacitance (Note 5)	C <sub>IN</sub>	V <sub>IN</sub> = 0V	_	_	8	pF
Digital Output High	V <sub>OH</sub>	I <sub>OH</sub> = -200μA	4	_	_	V
Digital Output Low	V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA	_	_	0.4	V
ANALOG OUTPUTS						
Output Capacitance (Note 5)	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = all 1s Digital Inputs = all 0s	_		90 90	pF
Output Capacitance (Note 5)	C <sub>OUT1</sub> C <sub>OUT2</sub>	Digital Inputs = all 0s Digital Inputs = all 1s	-	-	60 60	pF
TIMING CHARACTERISTIC						
Serial Input to Strobe Setup Times (t <sub>STB</sub> = 80ns)	t <sub>DS1</sub>	STB <sub>1</sub> used as the strobe	50	_	_	
	t <sub>DS2</sub>	STB <sub>2</sub> used as the strobe	20	. –	_	_
	t <sub>DS3</sub>	STB <sub>3</sub> used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	10 20	-	_	- ns
	t <sub>DS4</sub>	STB <sub>4</sub> used as the strobe	20	-	_	_
Serial Input to Strobe Hold Times (t <sub>STB</sub> = 80ns)	t <sub>DH1</sub>	STB <sub>1</sub> used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	40 50	_	_	
	t <sub>DH2</sub>	STB <sub>2</sub> used $T_A = +25^{\circ}C$ as the strobe $T_A = Full Temp. Range$	50 60		-	-
	t <sub>DH3</sub>	STB <sub>3</sub> used as the strobe	80	_	_	- ns
	t <sub>DH4</sub>	STB <sub>4</sub> used as the strobe	80		_	-
			***************************************			

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = V_{AGND} = V_{DGND} = 0V$ ;  $T_A = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.$ *Continued* 

			DAC-8143			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STB to SRO Propagation Delay (Note 15)	t <sub>PD</sub>	T <sub>A</sub> = 25°C T <sub>A</sub> = Full Temp. Range	-	-	220 300	ns
SRI Data Pulse Width	t <sub>SRI</sub>		100	_	-	ns
STB <sub>1</sub> Pulse Width  (STB <sub>1</sub> = 80ns)  (Note 14)	<sup>t</sup> STB1		80	_		ns
STB <sub>2</sub> Pulse Width (STB <sub>2</sub> = 100ns) (Note 14)	<sup>t</sup> STB2		80	_	_	ns
STB <sub>3</sub> Pulse Width (STB <sub>3</sub> = 80ns) (Note 14)	t <sub>STB3</sub>		80	_	_	ns
STB <sub>4</sub> Pulse Width (STB <sub>4</sub> = 80ns) (Note 14)	t <sub>STB4</sub>		80	_	-	ns
Load Pulse Width	t <sub>LD1</sub> ,t <sub>LD2</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	140 180	-	-	ns
LSB Strobe into Input Register to Load DAC Register Time	t <sub>ASB</sub>		0	-		ns
CLR Pulse Width	t <sub>CLR</sub>		80	_	-	ns
POWER SUPPLY			The same of the sa			
Supply Voltage	V <sub>DD</sub>		4.75	5	5.25	v
Supply Current	I <sub>DD</sub>	All Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> All Digital Inputs = 0V or V <sub>DD</sub>	- -	-	2 0.1	mA
Power Dissipation	P <sub>D</sub>	Digital Inputs = 0V or V <sub>DD</sub> 5V x 0.1mA Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub>	_	_	0.5	mW
No. of the second secon		5V x 2mA	-		10	


- 1.  $\pm 1/2$  LSB =  $\pm 0.012\%$  of Full Scale.
- 2. All grades are monotonic to 12-bits over temperature.
- 3. Using internal feedback resistor.

- Using internal reeoloack resistor.
   Applies to I<sub>OUT1</sub>; all digital inputs = V<sub>IL</sub>, V<sub>REF</sub> = +10V; Specification also applies for I<sub>OUT2</sub> when all digital inputs = V<sub>IH</sub>.
   Guaranteed by design and not tested.
   I<sub>OUT1</sub> Load = 100Ω, C<sub>EXT</sub> = 13pF, digital input = 0V to V<sub>DD</sub> or V<sub>DD</sub> to 0V. Extrapolated to 1/2 LSB: ts = propagation delay (t<sub>PD</sub>) +9τ, where τ equals measured time constant of the final RC decay.
- V<sub>REF</sub> = +10V, all digital inputs = 0V.
   Absolute temperature coefficient is less than +300ppm/°C.

- 9. Digital inputs are CMOS gates;  $I_{1N}$  is typically 1nA at +25°C. 10.  $V_{REF} = 0V$ , all digital inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V. 11. All digital inputs = 0V.

- 12. Calculated from worst case R<sub>REF</sub>:
- $I_{ZSE}$  (in LSBs) = (R<sub>REF</sub> x  $I_{LKG}$  x 4096) /V<sub>REF</sub>. 13. Calculations from  $e_n = \sqrt{4KTRB}$  where:
- - K = Boltzmann constant, J/°KR = resistance Ω
- T = resistor temperature, °K B = bandwidth, Hz
- 14. Minimum low time pulse width for STB4, STB2, and STB4, and minimum high
- time pulse width for STB  $_{\rm 3}$  .

#### **DICE CHARACTERISTICS**



DIE SIZE 0.099 x 0.107 inch, 10,543 sq. mils (2.51 x 2.72 mm, 6.83 sq. mm)

- 1. I<sub>OUT1</sub>
- 9. LD
- 2. I<sub>OUT2</sub> 3. AGND
- 10. STB<sub>3</sub>
- 4. STB,
- 12. DGND
- 5. LD<sub>1</sub> 6. SR0
- 13. CLR14. V<sub>DD</sub> (Substrate)
- 7. SRI 8. STB<sub>2</sub>

connected to  $V_{\mathrm{DD}}$ .

15. V<sub>REF</sub>

Substrate (die backside) is internally

For additional DICE information, refer to 1990/91 Data Book, Section 2.


WAFER TEST LIMITS at  $V_{DD}$  = +5V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  =  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $T_A$  = +25°C.


PARAMETER	SYMBOL	CONDITIONS	DAC-8143G LIMITS	UNITS
STATIC ACCURACY				
Resolution	N		12	Bits MIN
Integral Nonlinearity	INL		±1	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	Using internal feedback resistor	±2	LSB MAX
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	±0.002	%/% MAX
Output Leakage Current (I <sub>OUT1</sub> )	I <sub>LKG</sub>	Digital Inputs = V <sub>IL</sub>	±5	nA MAX
REFERENCE INPUT				
Input Resistance	R <sub>IN</sub>	V <sub>REF</sub> pad	7/15	kΩ MIN/MAX
DIGITAL INPUTS/OUTPUT				
Digital Input HIGH	V <sub>IH</sub>		2.4	V MIN
Digital Input LOW	V <sub>IL</sub>		0.8	V MAX
Input Leakage Current	I <sub>IL</sub>	V <sub>IN</sub> = 0V to V <sub>DD</sub>	±1	дА МАХ
Digital Output HIGH	V <sub>OH</sub>	I <sub>OH</sub> = -200μΑ	4	V MIN
Digital Output LOW	V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA	0.4	V MAX
POWER SUPPLY				
Supply Current	I <sub>DD</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>IL</sub> Digital Inputs = 0V or V <sub>DD</sub>	2.0 0.1	mA MAX


#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


#### TYPICAL PERFORMANCE CHARACTERISTICS




















#### SPECIFICATION DEFINITIONS

#### RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where "n" is equal to the number of bits.

#### **SETTLING TIME**

Time required for the analog output of the DAC to settle to within 1/2 LSB of its final value for a given digital input stimulus; i.e., zero to full-scale.

#### **GAIN**

Ratio of the DAC's external operational amplifier output voltage to the  $V_{\text{REF}}$  input voltage when all digital inputs are HIGH.

#### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from  $V_{\rm REF}$  to output. Feedthrough error limits are specified with all switches off.

#### **OUTPUT CAPACITANCE**

Capacitance from I<sub>OUT1</sub> to ground.

#### **OUTPUT LEAKAGE CURRENT**

Current appearing at  $\rm I_{OUT1}$  when all digital inputs are LOW, or at  $\rm I_{OUT2}$  terminal when all inputs are HIGH.

Refer to PMI 1988 Data Book, Section 11, for additional digital-to-analog converter definitions.

#### **GENERAL CIRCUIT INFORMATION**

The DAC-8143 is a 12-bit serial-input, buffered serial-output, multiplying CMOS D/A converter. It has an R-2R resistor ladder network, a 12-bit input shift register, 12-bit DAC register, control logic circuitry, and a buffered digital output stage.

The control logic forms an interface in which serial data is loaded, under microprocessor control, into the input shift register and then transferred, in parallel, to the DAC register. In addition, buffered serial output data is present at the SRO pin when input data is loaded into the input register. This buffered data follows the digital input data (SRI) by 12 clock cycles and is available for daisy-chaining additional DACs.

An asynchronous CLEAR function allows resetting the DAC register to a zero code (0000 0000 0000) without altering data stored in the registers.

A simplified circuit of the DAC-8143 is shown in Figure 1. An inverted R-2R ladder network consisting of silicon-chrome, thinfilm resistors, and twelve pairs of NMOS current-steering switches. These switches steer binarily weighted currents into

either I $_{OUT1}$  or I $_{OUT2}$ . Switching current to I $_{OUT1}$  or I $_{OUT2}$  yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at V $_{REF}$  equal to R (typically 11k $\Omega$ ). The V $_{REF}$  input may be driven by any reference voltage or current, AC or DC, that is within the limits stated in the Absolute Maximum Ratings chart.

The twelve output current-steering switches are in series with the R-2R resistor ladder, and therefore, can introduce bit errors. It was essential to design these switches such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 1 was designed with an "ON" resistance of  $10\Omega$ , switch 2 for  $20\Omega$ , etc., a constant 5mV drop would then be maintained across each switch.

To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The Simplified DAC Circuit, Figure 1, shows the location of these switches. These series switches are equivalently scaled to two times switch 1 (MSB) and top switch 12 (LSB) to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or R<sub>FEEDBACK</sub> (such as incoming inspection), V<sub>DD</sub> must be present to turn "ON" these series switches.




FIGURE 1: Simplified DAC Circuit

#### **ESD PROTECTION**

The DAC-8143 digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry.

Figure 2 shows the input protection diodes. High voltage static charges applied to the digital inputs are shunted to the supply and ground rails through forward biased diodes.

These protection diodes were designed to clamp the inputs well below dangerous levels during static discharge conditions.




FIGURE 2: Digital Input Protection

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figures 3 and 4 show equivalent circuits for the DAC-8143's internal DAC with all bits LOW and HIGH, respectively. The reference current is switched to  $I_{\rm OUT_2}$  when all data bits are LOW, and to  $I_{\rm OUT_1}$  when all bits are HIGH. The  $I_{\rm LEAKAGE}$  current source is the combination of surface and junction leakages to the substrate. The 1/4096 current source represents the constant 1-bit current drain through the ladder's terminating resistor.

Output capacitance is dependent upon the digital input code. This is because the capacitance of a MOS transistor changes with applied gate voltage. This output capacitance varies between the low and high values.

#### **DYNAMIC PERFORMANCE**

#### **ANALOG OUTPUT IMPEDANCE**

The output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $l_{\text{OUT1}}$  terminal, varies between 11k $\Omega$  (the feedback resistor alone when all digital input are LOW) and 7.5k $\Omega$  (the feedback resistor in parallel with approximately 30k $\Omega$  of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.




FIGURE 3: DAC-8143 Equivalent Circuit (All Inputs LOW)




FIGURE 4: DAC-8143 Equivalent Circuit (All Inputs HIGH)

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the DAC-8143. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifiers feedback resistor to provide the necessary phase compensation to critically damp the output.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (see Figures 7 and 8).
- 2. Power supply decoupling at the device socket and use of proper grounding techniques.

#### **OUTPUT AMPLIFIER CONSIDERATIONS**

When using high speed op amps, a small feedback capacitor (typically 5-30pF) should be used across the amplifiers to minimize overshoot and ringing. For low speed or static applications,

AC specifications of the amplifier are not very critical. In high-speed applications, slew rate, settling time, open-loop gain, and gain/phase margin specifications of the amplifier should be selected for the desired performance. It has already been noted that an offset can be caused by including the usual bias current compensation resistor in the amplifier's noninverting input terminal. This resistor should not be used. Instead, the amplifier should have a bias current which is low over the temperature range of interest.

Static accuracy is affected by the variation in the DAC's output resistance. This variation is best illustrated by using the circuit of Figure 5 and the equation:

$$V_{ERROR} = V_{OS} \left( 1 + \frac{R_{FB}}{R_O} \right)$$




FIGURE 5: Simplified Circuit

Where RO is a function of the digital code, and:

$$\begin{split} R_O^{} &= 10 k \Omega \text{ for more than four bits of logic 1,} \\ R_O^{} &= 30 k \Omega \text{ for any single bit of logic 1.} \end{split}$$

Therefore, the offset gain varies as follows:

at code 0011 1111 1111,

$$V_{ERROR_1} = V_{OS} \left( 1 + \frac{10k\Omega}{10k\Omega} \right) = 2 V_{OS}$$

at code 0100 0000 0000.

$$V_{ERROR_2} = V_{OS} \left( 1 + \frac{10k\Omega}{30k\Omega} \right) = 4/3 V_{OS}$$

The error difference is 2/3 V<sub>OS</sub>.

Since one LSB has a weight (for  $V_{REF} = +10V$ ) of 2.4mV for the DAC-8143, it is clearly important that  $V_{OS}$  be minimized, using either the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low  $V_{OS}$ . Amplifiers with sufficiently low  $V_{OS}$  include PMI's OP-77, OP-97, OP-07, OP-27, and OP-42.

#### INTERFACE LOGIC OPERATION

The microprocessor interface of the DAC-8143 has been designed with multiple STROBE and LOAD inputs to maximize interfacing options. Control signals decoding may be done on-chip or with the use of external decoding circuitry (see Figure 12).




FIGURE 6: Timing Diagram

Serial data is clocked into the input register and buffered output stage with  $STB_1$ ,  $STB_2$ , or  $STB_4$ . The strobe inputs are active on the rising edge.  $\overline{STB_3}$  may be used with a falling edge clock data.

Serial data output (SRO) follows the serial data input (SRI) by 12 clocked bits.

Holding any STROBE input at its selected state (i.e.,  $STB_1$ ,  $STB_2$  or  $STB_4$  at logic HIGH or  $STB_3$  at logic LOW) will act to prevent any further data input.

When a new data word has been entered into the input register, it is transferred to the DAC register by asserting both LOAD inputs.

The  $\overline{\text{CLR}}$  input allows asynchronous resetting of the DAC register to 0000 0000 0000. This reset does not affect data held in the input registers. While in unipolar mode, a CLEAR will result in the analog output going to 0V. In bipolar mode, the output will go to  $-V_{\text{RFF}}$ .

#### INTERFACE INPUT DESCRIPTION

STB<sub>1</sub> (Pin 4), STB<sub>2</sub> (Pin 8), STB<sub>4</sub> (Pin 11) – Input Register and Buffered Output Strobe. Inputs Active on Rising Edge. Selected to load serial data into input register and buffered output stage. See Table 1 for details.

STB<sub>3</sub> (Pin 10) – Input Register and Buffered Output Strobe Input. Active on Falling Edge. Selected to load serial data into input register and buffered output stage. See Table 1 for details.

 $\overline{\text{LD}}_1$  (Pin 5),  $\overline{\text{LD}}_2$  (Pin9) – Load DAC Register Inputs. Active Low. Selected together to load contents of input register into DAC register.

CLR (Pin 13) – Clear Input. Active Low. Asynchronous. When LOW, 12-bit DAC register is forced to a zero code (0000 0000 0000) regardless of other interface inputs.

TABLE 1: DAC-8143 Truth Table

		DAC-814	43 Logic	Inputs			"	
Input Register/ Digital Output Control Inputs		DAC Register Control Inputs		ol Inputs	DAC-8143 Operation	Notes		
STB <sub>4</sub>	STB <sub>3</sub>	STB <sub>2</sub>	STB <sub>1</sub>	CLR	ĪD <sub>2</sub>	LD,	•	
0	1	0	<u> </u>	Х	Х	Х		
0	1	<u> </u>	0	Х	Х	Х	Serial Data Bit Loaded from SRI into Input Register and Digital Output	2, 3
0	Ł	0	0	Х	Х	Х	(SRO pin) after 12 clocked bits.	2, 0
<u> </u>	1	0	0	Х	Х	Х		
1	Х	Х	Х					
Х	0	Х	Х				No Operation (Input Register and SRO)	3
Х	X	1	Х				(input regions and erro)	Ū
Х	Х	Х	1					
				0	x	x	Reset DAC Register to Zero Code (Code: 0000 0000 0000) (Asynchronous Operation)	1,3
				1	1	Х	No Operation (DAC Register and SRO)	3
				1	Х	1	- No Operation (DAO Negister and SNO)	3
				1	0	0	Load DAC Register with the Contents of Input Register	3

CLR = 0 asynchronously resets DAC Register to 0000 0000 0000, but has no effect on Input Register.

Serial data is loaded into Input Register MSB first, on edges shown. 

 is positive edge, 

 is negative edge.

<sup>3. 0 =</sup> Logic LOW, 1 = Logic HIGH, X = Don't Care.

#### **APPLICATIONS INFORMATION**

#### **UNIPOLAR OPERATON (2-QUADRANT)**

The circuit shown in Figures 7 and 8 may be used with an AC or DC reference voltage. The circuit's output will range between 0V and +10(4095/4096)V depending upon the digital input code. The relationship between the digital input and the analog output is shown in Table 2. The  $V_{\rm REF}$  voltage range is the maximum input voltage range of the op amp or  $\pm 25$ V, whichever is lowest.




FIGURE 7: Unipolar Operation with High Accuracy Op Amp (2-Quadrant)




FIGURE 8: Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

In many applications, the DAC-8143's zero scale error and low gain error, permit the elimination of external trimming components without adverse effects on circuit performance.

For applications requiring a tighter gain error than 0.024% at 25°C for the top grade part, or 0.048% for the lower grade part, the circuit in Figure 8 may be used. Gain error may be trimmed by adjusting  $R_{\star}$ .

The DAC register must first be loaded with all 1s.  $R_1$  is then adjusted until  $V_{OUT} = -V_{REF}$  (4095/4096). In the case of an adjustable  $V_{REF}$ ,  $R_1$  and  $R_{FEEDBACK}$  may be omitted, with  $V_{REF}$  adjusted to yield the desired full-scale output.

TABLE 2: Unipolar Code Table

	DIGITA	L INPU	Г	NOMINAL ANALOG OUTPUT
MSB			LSB	(V <sub>OUT</sub> as shown in Figures 7 and 8)
1 1 1	1 1	111	1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1 0 0	0 0	000	0001	$-V_{REF} \left( \frac{2049}{4096} \right)$
1 0 0	0 0	000	0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0 1 1	1 1	111	1111	$-V_{REF}\left(\frac{2047}{4096}\right)$
0 0 0	0 0	000	0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0 0 0	0 0	000	0000	$-V_{REF}\left(\frac{0}{4096}\right)=0$

#### NOTES:

- 1. Nominal full scale for the circuits of Figures 7 and 8 is given by  $FS = V_{REF} \left( \frac{4095}{4096} \right).$
- Nominal LSB magnitude for the circuits of Figures 7 and 8 is given by LSB=V<sub>REF</sub> (1/4096) or V<sub>REF</sub> (2<sup>-n</sup>)




FIGURE 9: Bipolar Operation (4-Quadrant, Offset Binary)

#### **BIPOLAR OPERATION (4-QUADRANT)**

Figure 9 details a suggested circuit for bipolar, or offset binary operation. Table 3 shows the digital input-to-analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB intput.

Resistor  $R_3$ ,  $R_4$ , and  $R_5$  must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient match. Mismatching between  $R_3$  and  $R_4$  causes offset and full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting  $\rm R_1$  until  $\rm V_{OUT}$  = 0V.  $\rm R_1$  and  $\rm R_2$  may be omitted by adjusting the ratio of  $\rm R_3$  to  $\rm R_4$  to yield  $\rm V_{OUT}$  = 0V. Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and adjusting either the amplitude of  $\rm V_{REF}$  or the value of  $\rm R_5$  until the desired  $\rm V_{OUT}$  is achieved.

#### **DAISY-CHAINING DAC-8143s**

Many applications use multiple serial-input DACs that use numerous inter-connecting lines for address decoding and data

TABLE 3: Bipolar (Offset Binary) Code Table

_	IGITAL INPUT		NOMINAL ANALOG OUTPUT
MSB		LSB	(V <sub>OUT</sub> as shown in Figure 9)
1111	1111	1111	$+ V_{REF} \left( \frac{2047}{2048} \right)$
1000	0 0 0 0	0 0 0 1	$+ V_{REF} \left(\frac{1}{2048}\right)$
1000	0000	0000	0
0 1 1 1	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0 0 0 0	0000	0001	$-V_{REF} \left(\frac{2047}{2048}\right)$
0 0 0 0	0000	0000	$-V_{REF} \left(\frac{2048}{2048}\right)$

#### NOTES:

- 1. Nominal full scale for the circuits of Figure 9 is given by  $FS = V_{REF} \left( \frac{2047}{2048} \right).$
- 2. Nominal LSB magnitude for the circuits of Figure 9 is given by LSB= $V_{REF} \left( \frac{1}{2048} \right)$ .

lines. In addition, they use some type of buffering to reduce loading on the bus. The DAC-8143 is ideal for just such an application. It not only reduces the number of inter-connecting lines, but also reduces bus loading. The DAC-8143 can be daisy-chained with only three lines: one data line, one CLK line, and one Load line, see Figure 10.

#### ANALOG/DIGITAL DIVISION

The transfer function for the DAC-8143 connect in the multiplying mode as shown in Figures 7 and 8 is:

$$V_O = -V_{IN} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}} \right)$$

where  $A_{\chi}$  assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 11 and is:

$$V_O = \left( \frac{-V_{IN}}{\frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \dots \frac{A_{12}}{2^{12}}} \right)$$

The above transfer function is the division of an analog voltage  $(V_{REF})$  by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON" the gain is 1 ( $\pm$ 1 LSB). The gain becomes 4096 with the LSB, bit 12, "ON".

#### APPLICATION TIPS

In most applications, linearity depends upon the potential of  $I_{OUT_1},\,I_{OUT_2},\,$  and AGND (pins 1, 2 and 3)being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 7 and 8). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than  $\pm 200\mu V$  (less than 10% of 1 LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The  $\rm V_{\rm DD}$  power supply should have a low noise level with no transients greater than +17V.

It is recommended that the digital inputs be taken to ground or  $V_{DD}$  via a high value (1M $\Omega$ ) resistor; this will prevent the accumulation of static charge if the PC card is disconnected from the system.

Peak supply current flows as the digital input pass through the transition region (see the Supply Current vs. Logic Input Voltage graph under the Typical Performance Characteristics). The supply current decreases as the input voltage approaches the supply rails ( $V_{\rm DD}$  or DGND), i.e., rapidly slewing logic signals that settle very near the supply rails will minimize supply current.




FIGURE 10: Multiple DAC-8143s with 3-Wire Interface




FIGURE 11: Analog/Digital Divider

#### **INTERFACING TO THE MC6800**

As shown in Figure 12, the DAC-8143 may be interfaced to the 6800 by successively executing memory WRITE instruction while manipulating the data between WRITEs, so that each WRITE presents the next bit.

In this example, the most significant bits are found in memory locations 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the  $DB_2$  line.

The serial data loading is triggered by  ${\rm STB_4}$  which is asserted by a decoded memory WRITE to a memory location,  ${\rm R/W}$ , and  $\Phi 2$ . A WRITE to another address location transfers data from input register to DAC register.




FIGURE 12: DAC-8143 - MC6800 Interface

#### **DAC-8143 INTERFACE TO THE 8085**

The DAC-8143's interface to the 8085 microprocessor is shown in Figure 13. Note that the microprocessor's SOD line is used to present data serially to the DAC.

Data is strobed into the DAC-8143 by executing memory write instructions. The strobe 2 input is generated by decoding an address location and  $\overline{WR}$ . Data is loaded into the DAC register with a memory write instruction to another address location.

Serial data supplied to the DAC-8143 must be present in the right-justified format in registers H and L of the microprocessor.




FIGURE 13: DAC-8143 - 8085 Interface

#### **DAC-8143 INTERFACE TO THE 68000**

Figure 14 shows the DAC-8143 configured to the 68000 microprocessor. Serial data input is similar to that of the 6800 in Figure 12.




FIGURE 14: DAC-8143 to 68000uP Interface



# Dual 12-Bit Buffered Multiplying CMOS D/A Converter

DAC-8221

#### **FEATURES**

- Two Matched 12-Bit DACs on One Chip
- Packaged in a Narrow 0.3" 24-Pin DIP
- Direct Parallel Load of All 12 Bits for High DataThroughput
- On-Chip Latches for Both DACs
- 12-Bit Endpont Linearity (±1/2 LSB) Over Temperature
- +5V to +15V Single Supply Operation
- DACs Matched to 0.2% Typically
- Four-Quadrant Multiplication
- Improved ESD Resistance
- · Available in Die Form

#### **APPLICATIONS**

- Automatic Test Equipment
- Industrial Automation
- Robotics/Process Control
- Programmable Instrumentation Equipment
- Digital Gain/Attenuation Control
- · Ideal for Battery-Operated Equipment

#### ORDERING INFORMATION †

			PACKAGE		
RELATIVE ACCURACY (+5V or	GAIN ERROR +15V)	MILITARY* TEMPERATURE -55°C to +125°C	INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C	
±1/2 LSB	±1 LSB	DAC8221AW	DAC8221EW	_	
±1/2 LSB	±2 LSB	_	_	DAC8221GP	
±1 LSB	±4 LSB	-	DAC8221FW	DAC8221HP	
±1 LSB	±4 LSB	-	DAC8221FP	DAC8221HStt	

- For devices processed in total compliance to MIL-SDT-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- th For availability and burn-in information on SO and PLCC packages, contact your local sales office.


#### **GENERAL DESCRIPTION**

The DAC-8221 combines two identical 12-bit, multiplying, digital-to-analog converters into a single CMOS chip. This device is electrically similar to DAC-8212 with improved microprocessor interface timing and is packaged in a narrow 0.300" DIP. Monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The DAC-8221 consists of two thin-film R-2R resistor-ladder networks, two 12-bit data latches, one 12-bit input buffer, and control logic. The DAC-8221 operates on a single supply from +5V to +15V. Maximum power dissipation with 0V and +5V logic levels


and a +5V supply is less than 0.5mW. The DAC-8221 is manufactured using PMI's highly-stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS process. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

A common 12-bit (TTL/CMOS compatible) input port is used to load a 12-bit-wide word into either of the two DACs. This port, whose data loading is similar to that of a RAM's write cycle, interfaces directly with most 12-bit or wider bus systems. With WR and CS lines at logic LOW, the input data registers are transparent. This allows direct unbuffered data to flow directly to the DAC output selected by DAC A/DAC B control input. For applications requiring double-buffering, see the DAC-8222.

#### PIN CONNECTIONS



#### **FUNCTIONAL DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS

ADSOLUTE MAXIMUM RATINGS	
(T <sub>A</sub> = +25°C, unless otherwise noted.) V <sub>DD</sub> to AGND	
Vnn to AGND	0V, +17V
V <sub>DD</sub> to DGND	0V, +17V
AĞND to DGND	0.3V, V <sub>DD</sub> +0.3V
Digital Input Voltage to DGND	0.3V, V <sub>DD</sub> +0.3V
I <sub>OUT A</sub> , I <sub>OUT B</sub> to AGND	0.3V, V <sub>DD</sub> +0.3V
V <sub>BEE A</sub> , V <sub>BEE B</sub> to AGND	±25V
V <sub>BER A</sub> , V <sub>BER B</sub> to AGND	±25V
Operating Temperature Range	
AW Version	55°C to +125°C
EW, FW, FP Versions	
GP, HP, HS Versions	0°C to +70°C
Junction Temperature	+150C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	+300°C

Θ <sub>JA</sub> (NOTE 1)	θ <sub>jC</sub>	UNITS
69	10	°C/W
62	32	°C/W
72	24	°C/W
	69 62	69 10 62 32

#### NOTE:

 Θ<sub>jA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>jA</sub> is specified for device in socket for CerDIP, and P-DIP packages; Θ<sub>jA</sub> is specified for device soldered to printed circuit board for SOL package.

#### **CAUTION:**

- 1. Do no apply voltages higher than  $\rm V_{DD}$  or less than GND potential on any terminal except  $\rm V_{REF}$  and  $\rm R_{FB}$ .
- The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- Do not insert this device into powered sockets; remove power before insertion or removal.
- 4. Use proper anti-static handling procedures.
- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  or +15V,  $V_{REF\,A} = V_{REF\,B} = +10V$ ,  $V_{OUT\,A} = V_{OUT\,B} = 0V$ ; AGND = DGND = 0V;  $T_{A} = V_{BEF\,B} = +10V$ ,  $V_{A} = V_{A}$ 

					<b>DAC-82</b>	21	
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC ACCURACY							
Resolution	N			12	_	_	Bits
Relative Accuracy	INL	Endpoint Linearity Error	DAC-8221A/E/G DAC-8221B/F/H	-	±0.2 ±0.4	±1/2 ±1	LSB
Differential Nonlinearity	DNL	All Grades are Monotonic	,	_	±0.2	±1	LSB
Full Scale Gain Error (Note 1)	G <sub>FSE</sub>	DAC-8221A/E DAC-8221G DAC-8221B/F/H		-	±0.1 ±0.4 ±0.6	±1 ±2 ±4	LSB
Gain Temperature Coefficient ΔGain/ΔTemperature	TCG <sub>FS</sub>	(Notes 2, 7)		-	±2	±5	ppm/°C
Output Leakage Current I <sub>OUT A</sub> (Pin 2), I <sub>OUT B</sub> (Pin 24)	I <sub>LKG</sub>	All Digital Inputs = 0000 0000 0000	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		±1 ±2	±10 ±50	nA
Input Resistance (R <sub>REF A</sub> , R <sub>REF B</sub> )	R <sub>REF</sub>	(Note 9)		8	22	15	kΩ
Input Resistance Match (R <sub>REF A</sub> R <sub>REF B</sub> )	AR <sub>REF</sub>			_	±0.2	±1	%
DIGITAL INPUTS							
Digital Input High	V <sub>INH</sub>	V <sub>DD</sub> = +5V V <sub>DD</sub> = +15V		2.4 13.5	_	-	v
Digital Input Low	V <sub>INL</sub>	V <sub>DD</sub> = +5V V <sub>DD</sub> = +15V		-	-	0.8 1.5	V
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub> and V <sub>INL</sub> or V <sub>INH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	-	±0.006 ±0.1	±1 ±10	μА
Input Capacitance (Note 2)	C <sub>IN</sub>	DB0 – DB11 WR, CS, DAC A/DAC B		<u>-</u>	-	10 15	pF

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  or +15V,  $V_{REFA} = V_{REFB} = +10V$ ,  $V_{OUTA} = V_{OUTB} = 0V$ ; AGND = DGND = 0V;  $T_{A} = V_{BEFB} = +10V$ ,  $V_{A} = V_{$ Continued


SYMBOL	CONDITIONS			MIN	DAC-8		UNITS
STMBOL	CONDITIONS			MIII	117	WIAA	UNITS
	All Digital Inputs V <sub>INI</sub> or V <sub>INH</sub>			_	1	2	mA
I <sub>DD</sub> -					2	100	μА
PSRR	ΔV <sub>DD</sub> = ±5%			_		0.002	%/%
RACTERISTIC	CS (Note 2)						
t <sub>pd</sub>	T <sub>A</sub> = +25°C			_	_	350	ns
t <sub>s</sub>	T <sub>A</sub> = +25°C			_	0.45	1	μs
C <sub>OUT A</sub>	DAC Latches Loaded with 0000 0000 0000			-	30 60	90 120	
C <sub>OUT A</sub>	DAC Latches Loaded with 1111 1111 1111			_	60 30	120 90	pF
FTA	V <sub>REF A</sub> to I <sub>OUT A</sub> ; V <sub>REF A</sub> = 20V <sub>p-p</sub> ; f = 100kHz; T <sub>A</sub> = +25°C			_	_	-70	
FTB	V <sub>REF B</sub> to I <sub>OUT B</sub> ; V <sub>REF B</sub> = 20V <sub>p-p</sub> ; f = 100kHz; T <sub>A</sub> = +25°C	6-H-12		-	-	-70	dB
RISTICS			V <sub>D D</sub> = +5V			V <sub>DD</sub> = +15V	
		+25°C	-40°C TO +85°C (Note 8)	–55°C TO	+125°C	ALL TEMPS (Note 10)	
t <sub>cs</sub>		130	160	16	0	70	ns MIN
t <sub>CH</sub>		0	0	1	0	0	ns MIN
t <sub>AS</sub>		120	140	16	0	70	ns MIN
t <sub>AH</sub>		0	0	1	0	0	ns MIN
t <sub>DS</sub>		190	210	22	0	90	ns MIN
t <sub>DH</sub>		0	0	ı	0	10	ns MIN
twn		140	180	17	0	90	ns MIN
	PSRR  RACTERISTIC  tpd  ts  COUT A COUT B  COUT A COUT B  FTA  FTB  RISTICS  tcs  then then then then then then then the	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>

#### NOTES:

- 1. Measured using internal R  $_{\rm FB\ A}$  and R  $_{\rm FB\ B}$  . Both DAC digital inputs = 1111 1111 1111.
- 2. Guaranteed and not tested.
- 3. See timing diagram.
- 4. From 50% of digital input to 90% of final analog output current. V<sub>REF A</sub> =  $V_{REF B} = +10V$ ; OUT A, OUT B load =  $100\Omega$ ,  $C_{EXT} = 13pF$ .
- 5.  $\overline{WR}$ ,  $\overline{CS}$  = 0V; DB0 DB11 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.

- 6. Settling time is measured from 50% of the digital input change to where the output voltage settles within 1/2 LSB of full scale.
- Gain TC is measured from +25°C to T<sub>MIN</sub> or from +25°C to T<sub>MAX</sub>.
   These limits apply for the commercial and industrial grade products.
- 9. Absolute temperature coefficient is approximately +50ppm/°C.
- 10. These limits also apply as typical values for  $V_{DD} = +12V$  with +5V CMOS logic levels and T<sub>A</sub> = +25°C.

#### **DICE CHARACTERISTICS**



DIE SIZE 0.124 x 0.132 inch, 16,368 sq. mils (3.15 x 3.35 mm, 10.55 sq. mm)

1.	AGND	13.	DB4
2.	I <sub>OUT A</sub>	14.	DB3
3.	R <sub>FB A</sub>	15.	DB2
4.	V <sub>REF A</sub>	16.	DB1
5.	DGND	17.	DB0 (LSB)
6.	DB11 (MSB)	18.	DAC A/DAC B
7.	DB10	19.	CS
8.	DB9	20.	WR
9.	DB8	21.	V <sub>DD</sub>
10.	DB7	22.	V <sub>REF B</sub>
11.	DB6	23.	R <sub>FB B</sub>
12.	DB5	24.	I <sub>OUT B</sub>

Substrate (die backside) is internally connected to V<sub>DD</sub>.

**WAFER TEST LIMITS** at  $V_{DD} = +5V$  or +15V,  $V_{REF\,A} = V_{REF\,B} = +10V$ ,  $V_{OUT\,A} = V_{OUT\,B} = 0V$ ; AGND = DGND = 0V;  $T_A = 25^{\circ}C$ .


	DAC-8221GBC					
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS		
Relative Accuracy	INL	Endpoint Linearity Error	±1	LSB MAX		
Differential Nonlinearity	rity DNL All Grades are Guaranteed Mon		±1	LSB MAX		
Full Scale Gain Error (Note 1)	G <sub>FSE</sub>	Digital Inputs = 1111 1111 1111	±4	LSB MAX		
Output Leakage (I <sub>OUT A</sub> , I <sub>OUT B</sub> )	I <sub>LKG</sub>	Digital Inputs = 0000 0000 0000 Pads 2 and 24	±10	nA MAX		
Input Resistance (R <sub>REF A</sub> , R <sub>REF B</sub> )	R <sub>REF</sub>	Pads 4 and 22	8/15	kΩMIN/ kΩMAX		
R <sub>REF A</sub> , R <sub>REF B</sub> Input Resistance Match	ΔR <sub>REF</sub> R <sub>REF</sub>		±1	% MAX		
Digital Input High	V <sub>INH</sub>	V <sub>DD</sub> = +5V V <sub>DD</sub> = +15V	2.4 13.5	v min		
Digital Input Low	V <sub>INL</sub>	V <sub>DD</sub> = +5V V <sub>DD</sub> = +15V	0.8 1.5	V MAX		
Digital Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub> ; V <sub>INL</sub> or V <sub>INH</sub>	±1	μΑ ΜΑΧ		
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or V <sub>DD</sub>	2 0.1	mA MAX		
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSRR	$\Delta V_{DD} = \pm 5\%$	0.002	%/% MAX		


#### NOTES:


<sup>1.</sup> Measured using internal R<sub>FB A</sub> and R<sub>FB B</sub>.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed. for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


## TYPICAL PERFORMANCE CHARACTERISTICS
























**NONLINEARITY vs CODE AT** 





#### TYPICAL PERFORMANCE CHARACTERISTICS






















#### **BURN-IN CIRCUIT**



#### WRITE CYCLE TIMING DIAGRAM



#### PARAMETER DEFINITIONS

#### RESOLUTION (n)

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

#### RELATIVE ACCURACY (INL)

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight

line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

#### DIFFERENTIAL NONLINEARITY (DNL)

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than  $\pm 1$  LSB may be nonmonotonic.  $\pm 1/2$  LSB INL guarantees monotonicity and  $\pm 1$  LSB maximum DNL.

#### GAIN ERROR (G<sub>FSF</sub>)

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

Refer to PMI 1990/91 Data Book, Section 11, for additional digital-to-analog converter definitions.

#### GENERAL CIRCUIT DESCRIPTION

#### CONVERTER SECTION

The DAC-8221 incorporates two multiplying 12-bit current output CMOS digital-to-analog converters on one monolithic chip. It contains two highly-stable thin-film R-2R resistor-ladder networks, two 12-bit DAC registers, and one 12-bit input buffer. It also contains the DAC control logic circuitry and 24 single-pole, double-throw NMOS transistor current switches.

Figure 1 shows a simplified circuit for the R-2R ladder and transistor switches for a single DAC. R is typically  $11k\Omega$ . The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. This presents a constant current load to  $V_{REF}$  so that it can be driven by a reference voltage or current, AC or DC (positive or negative). It is recommended that a low temperature-coefficient external  $R_{FB}$  resistor be used if a current source is employed. Figure 2 shows a single NMOS transistor switch.

FIGURE 1: Simplified D/A Circuit





FIGURE 2: N-Channel Current Steering Switch



The binary-weighted currents are switched between  $I_{OUT}$  and AGND by the transistor switches. Selection between  $I_{OUT}$  and AGND is determined by the digital input code. It is important to keep the voltage difference between  $I_{OUT}$  and AGND terminals as close to zero as practical to preserve data sheet limits. It is easily accomplished by connecting the DAC's AGND to the noninverting input of an operational amplifier and  $I_{OUT}$  to the inverting input. The amplifier's feedback resistor can be eliminated by connecting the op amp's output directly to the DAC's  $R_{FB}$  terminal (by using the DAC's internal feedback resistor,  $R_{FB}$ ), see Figure 6. The amplifier also provides the current-to-voltage conversion for the DAC's output current.

The output voltage is dependent on  $V_{\mbox{\scriptsize REF}}$  and the digital input code and is given by:

$$V_{OUT} = -V_{REF} \times D/4096$$

where D is the digital input code integer number that is between 0 and 4095.

The DAC's output capacitance (C<sub>OUT</sub>) is code dependent and varies from 90pF (all digital inputs low) to 120pF (all digital inputs high).

To ensure accuracy over the full operating temperature range, a permanently turned "ON" MOS transistor switch was included in series with the feedback resistor (RFB) and the R-2R ladder's terminating resistor (see Figure 1). The gates of these NMOS transistors are internally connected to  $V_{DD}$  and will be turned "OFF" (open) when  $V_{DD}$  is not applied. If an op amp uses the DAC's  $R_{FB}$  resistor to close its feedback loop, then  $V_{DD}$  must be applied before or at the same time as the op amp's supply; this will ensure that the op amp's feedback loop will not be "open-circuited" and swing to either rail. In addition, some applications require the DAC's ladder resistance to fall within a certain range and are measured at incoming inspection;  $V_{DD}$  must be applied before these measurements can be made.

#### **DIGITAL SECTION**


The DAC-8221's digital inputs are TTL compatible at  $V_{DD}=+5V$  and CMOS compatible at  $V_{DD}=+15V$ . They were designed to convert TTL and CMOS input logic levels into voltage levels that will drive the internal circuitry. The DAC-8221 can use +5V CMOS logic levels with  $V_{DD}=+12V$ ; however, supply current will rise to approximately 5-6mA.

Figure 3 shows the digital input structure for one bit. This circuit drives the DAC register. Digital controls  $\phi$  and  $\overline{\phi}$  shown are generated from the DAC's input control logic circuitry.

The digital inputs are electrostatic-discharge (ESD) protected with two internal distributed diodes as shown in Figure 3; they are connected between  $V_{DD}$  and DGND. Each input has a typical input current of less than 1nA.

The digital inputs are CMOS inverters and draw supply current when operating in their linear region. Using a +5V supply, the linear region is between +1.2V to +2.8V with current peaking at +1.8V. Using a +15V supply, the linear region is between +1.8V to +12V (current peaking at +3.9V). It is recommended that the digital inputs be operated as close to the power supply voltage and DGND as is practically possible; this will keep supply currents to a minimum. The DAC-8221 may be operated with any supply voltage between the range of +5V to +15V and still perform to data sheet limits.

FIGURE 3: Digital Input Structure For One Bit



# INTERFACE CONTROL LOGIC INFORMATION DAC SELECTION

Both DAC registers share a common 12-bit input port. The control input (DAC A/DAC B) selects which DAC can accept data from the input port.

#### MODE SELECTION

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operating mode of the selected DAC. See Mode Selection Table below.

#### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to activity on DB0—DB11 pins.

#### HOLD MODE

The selected DAC register retains the data which was present on DB0—DB11 pins just prior to  $\overline{CS}$  or  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

#### **MODE SELECTION TABLE**

DAC A/ DAC B	cs	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
Н	L	L	HOLD	WRITE
X	Н	Х	HOLD	HOLD
X	Χ	Н	HOLD	HOLD

L = Low State H = High State X = Don't Care

# APPLICATIONS INFORMATION UNIPOLAR OPERATION

Figure 4 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC-8221 and OP-270 dual op amp (use two OP-42s for applications requiring higher speeds). Table 1 shows the corresponding code table. Table 3 shows the recommended values for R1, R2, R3, and R4. Low temperature-coefficient (approximately  $50\text{ppm/}^{\circ}\text{C}$ ) resistors or trimmers should be used. Resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Maximum full-scale error without these resistors for the top grade device where  $\text{V}_{\text{REF}} = \pm 10\text{V}$  is 0.048%, and 0.097% for the low grade. Capacitors C1 and C2 provide phase compensation to reduce overshoot and ringing when high-speed op amps are used.

TABLE 1: Unipolar Binary Code Table (Refer to Figure 4)

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub> (DAC A or DAC B)
1111 1111 1111	$-V_{REF}\left(\begin{array}{c} 4095 \\ \overline{4096} \end{array}\right)$
1000 0000 0000	$-V_{REF} \left( \begin{array}{c} 2048 \\ 4096 \end{array} \right) = -\frac{1}{2}  V_{REF}$
0000 0000 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000 0000 0000	0V

**NOTE:** 1 LSB =  $(2^{-12})$  (V<sub>REF</sub>) =  $\frac{1}{4096}$  (V<sub>REF</sub>)

FIGURE 4: Dual DAC Unipolar Operation (2-Quadrant Multiplication)




FIGURE 5: Dual DAC Bipolar Operation (4-Quadrant Operation)




TABLE 2: Bipolar (Offset Binary) Code Table (Refer to Figure 5)

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub> (DAC A or DAC B)
1111 1111 1111	$+V_{REF}\left(\begin{array}{c} 2047\\ \overline{2048} \end{array}\right)$
1000 0000 0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000 0000 0000	0V
0111 1111 1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 0000 0000	$-V_{REF} \left( \frac{2048}{2048} \right)$

1 LSB =  $(2^{-11})$   $(V_{REF}) = \frac{1}{2048} (V_{REF})$ 

**TABLE 3:** Recommended Trim Resistor Values vs Grade for Figures 4 and 5

TRIM RESISTOR	FW/HP	AW/EW/GP
R1, R3	$500\Omega$	200 $\Omega$
R2, R4	150Ω	82Ω

Full-scale adjustment is achieved by loading the appropriate DAC's digital input with 1111 1111 1111 code and adjusting R1 (or R3 for DAC B) so that:

$$V_{OUT} = V_{REF} \times (4095/4096)$$

If R1, R2, R3, and R4 are not used, then full-scale is adjusted by varying  $V_{REF}$  voltage. Zero adjustment is performed by loading the DAC's digital input with 0000 0000 0000 code and adjusting the op amp's offset voltage to 0V. It is recommended that the op amp offset voltage be less than 10% of 1 LSB (244 $\mu$ V), over the operating temperature range of interest. This will ensure the DAC's monotonicity and minimize gain and linearity errors.

#### **BIPOLAR OPERATION**

The bipolar (offset binary) 4-quadrant configuration using the DAC-8221 is shown in Figure 5, and the corresponding code is shown in Table 2. The circuit makes use of the OP-470, a quad op amp (use four OP-42s for applications requiring higher speeds).

Again, resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Maximum full-scale error without these resistors for the top grade device and  $V_{REF} = \pm 10V$  is 0.048%, and 0.097% for the low grade. See Table 3 for the recommended values. If they are used, then low temperature-coefficient (approximately 50ppm/°C) resistors or trimmers should be used.

If resistors R1 thru R4 are omitted, then R5, R6, R7 (R8, R9, and R10 for DAC B) should be ratio-matched to 0.01% to keep gain error within data sheet limits. They should also have matching temperature-coefficient characteristics if operating over the full temperature range.

Zero-output is adjusted by loading the appropriate DAC's digital input with 1000 0000 0000 code and varying R1 (R3 for

DAC B) so that  $V_{OUT\,A}$  (or  $V_{OUT\,B}$ ) equals 0V. If R1, R2 (R3, R4 for DAC B) are omitted, then zero output is adjusted by varying R6, R7 ratios (R9, R10 for DAC B). Full-scale is set by loading the appropriate DAC's digital inputs with 1111 1111 1111 code and varying R5 (R8 for DAC B) or  $V_{RFF}$ .

#### SINGLE SUPPLY OPERATION

#### **CURRENT SWITCHING MODE**

Because the DAC-8221's R-2R resistor-ladder terminating resistor is internally connected to AGND, it lends itself well for single supply operation in the current steering mode configuration. This means that AGND can be raised above system ground as shown in Figure 6. The output voltage will swing between +5V and +10V depending on the digital input code.

The output expression is given by:

$$V_{OUT} = V_{OS} + (D/4096) (V_{OS})$$

where V<sub>OS</sub> = Offset Reference Voltage (+5V in Figure 6) D = Decimal Equivalent of the Digital Input Word

FIGURE 6: Single Supply Operation (Current Switching Mode)





FIGURE 7: Single Supply Operation (Voltage Switching Mode)



#### **VOLTAGE SWITCHING MODE**

Figure 7 shows the DAC-8221 in another single supply configuration. The R-2R ladder is used in the voltage switching mode and functions as a voltage divider. The output voltage (at the  $V_{REF}$  pin) exhibits a constant impedance R (typically 11k $\Omega$ ) and must be buffered by an op amp. The  $R_{FB}$  pins are not used and are left open. The reference input voltage must be maintained within +1.25 V of AGND, and  $V_{DD}$  between +12 V and +15 V; this ensures that device accuracy is preserved.

The output voltage expression is given by:

$$V_{OUT} = V_{REF} (D/4096)$$

where D = Decimal Equivalent of the Digital Input Word

#### **APPLICATIONS TIPS**

#### **GENERAL GROUND MANAGEMENT**

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have low impedance.

To reduce digital transients from appearing at the analog output, the DAC-8221's AGND and DGND pins should be tied together at the device socket. This common point then becomes the single ground point connection. AGND and DGND is then brought out separately and tied to their respective power supply grounds. Ground loops can be created both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

The PC board ground plane can be used for the single point ground if the device socket connection is not practical. If neither of these connections are practical or allowed, then the DAC-8221 should be placed as close as possible to the system's single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

#### **POWER SUPPLY DECOUPLING**

Power supplies used with the DAC-8221 should be well filtered and regulated. Local supply decoupling consisting of a 1 to  $10\mu F$  tantalum capacitor in parallel with a  $0.1\mu F$  ceramic is highly recommended. The capacitors should be connected between  $V_{DD}$  and DGND and at the device socket.

FIGURE 8: Digitally-Programmable Window Detector (Upper/Lower Limit Detector)




FIGURE 9: DAC-8221 To 8086 Interface





FIGURE 10: DAC-8221 To 68000 Interface





# Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter

**DAC-8222** 

#### **FEATURES**

- Two Matched 12-Bit DACs on One Chip
- Direct Parallel Load of All 12 Bits for High Data Throughput
- Double-Buffered Digital Inputs
- 12-Bit Endpont Linearity (±1/2 LSB) Over Temperature
- +5V to +15V Single Supply Operation
- DACs Matched to 1% Max
- Four-Quadrant Multiplication
- Improved ESD Resistance
- Packaged in a Narrow 0.3" 24-Pin DIP and 0.3" 24-Pin SOL package
- Available in Die Form

#### **APPLICATIONS**

- Automatic Test Equipment
- Robotics/Process Control/Automation
- Digital Gain/Attenuation Control
- Ideal for Battery-Operated Equipment

#### ORDERING INFORMATION <sup>†</sup>


			PACKAGE	
RELATIVE ACCURACY (+5V or	GAIN ERROR +15V)	MILITARY* TEMPERATURE -55°C to +125°C	INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C
±1/2 LSB	±1 LSB	DAC8222AW	DAC8222EW	_
±1/2 LSB	±2 LSB	-	_	DAC8222GP
±1 LSB	±4 LSB	_	DAC8222FW	DAC8222HP
±1 LSB	±4 LSB	-	DAC8222FP	DAC8222HSff

- For devices processed in total compliance to MIL-SDT-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic dip, and TO-can packages.
- th For availability and burn-in information on SO and PLCC packages, contact your local sales office.


#### GENERAL DESCRIPTION

The DAC-8222 is a dual 12-bit, double-buffered, CMOS digital-to-analog converter. It has a 12-bit wide data port that allows a 12-bit word to be loaded directly. This achieves faster throughput time in stand-alone systems or when interfacing to a 16-bit processor. A common 12-bit input TTL/CMOS compatible data port is used to load the 12-bit word into either of the two DACs. This port, whose data loading is similar to that of a RAM's write cycle, interfaces directly with most 12-bit and 16-bit bus systems. (See PMI's DAC-8248 for a complete 8-bit data bus interface product.) A common bus allows the DAC-8222 to be packaged in a narrow 24-pin 0.3" DIP and save PCB space.

#### PIN CONNECTIONS



#### **FUNCTIONAL DIAGRAM**



The DAC is controlled with two signals,  $\overline{WR}$  and  $\overline{LDAC}$ . With logic low at these inputs, the DAC registers become transparent. This allows direct unbuffered data to flow directly to either DAC output selected by  $\overline{DAC}$  A/DAC B. Also, the DAC's double-buffered digital inputs will allow both DACs to be updated simultaneously.

DAC-8222's monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The chip consists of two thin-film R-2R resistor ladder networks, four 12-bit registers, and DAC control logic circuitry. The device has separate reference-input and feedback resistors for each DAC and operates on a single supply from +5V to +15V. Maximum power dissipation at +5V using zero or V<sub>DD</sub> logic levels is less than 0.5mW.

The DAC-8222 is manufactured with PMI's highly stable thinfilm resistors on an advanced oxide-isolated, silicon-gate, CMOS technology. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

#### **ABSOLUTE MAXIMUM RATINGS**

$(T_A = +25^{\circ}C, unless otherwise noted.)$	
Von to AGND	0V, +17V
V <sub>DD</sub> to AGND	0V, +17V
AĞND to DGND	0.3V, V <sub>DD</sub> +0.3V
Digital Input Voltage to DGND	–0.3V, V <sub>nn</sub> +0.3V
I <sub>OUT A</sub> , I <sub>OUT B</sub> to AGND	–0.3V, V <sub>DD</sub> +0.3V

V <sub>REF A</sub> , V <sub>REF B</sub> to AGND V <sub>RFB A</sub> , V <sub>REB B</sub> to AGND			±25V	
V <sub>BER</sub> A, V <sub>BER</sub> to AGND		±25V		
Operating Temperature	Range			
AW Version		55°C	to +125°C	
EW, FW, FP Versions.		–40°0	C to +85°C	
GP, HP, HS Versions .		–0°0	C to +70°C	
Junction Temperature		+150		
Storage Temperature		65°C	to +150°C	
Lead Temperature (Sold	ering, 60 sec.)		+300°C	
PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 1)	e <sub>jc</sub>	UNITS	
24-Pin Hermetic DIP (W)	69	10	°C/W	
24-Pin Plastic DIP (P)	62	32	•C/W	
24 Pin SOL (S)	72	24	°C AN	

#### NOTES:

 9j<sub>A</sub> is specified for worst case mounting conditions, i.e., 9j<sub>A</sub> is specified for device in socket for CerDIP, and P-DIP packages; 9j<sub>A</sub> is specified for device soldered to printed circuit board for SOL package.

#### CAUTION

- 1. Do no apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except  $V_{REF}$  and  $R_{ER}$ .
- The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- Do not insert this device into powered sockets; remove power before insertion or removal.
- 4. Use proper anti-static handling procedures.
- Devices can suffer permanent damage and/or reliability degradation if stressed above the limits listed under Absolute Maximum Ratings for extended periods.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  or +15V,  $V_{REF A} = V_{REF B} = +10V$ ,  $V_{OUT A} = V_{OUT B} = 0V$ ; AGND = DGND = 0V;  $V_{A} = V_{OUT B} = 0V$ ; AGND = DGND = 0V;  $V_{A} = V_{OUT B} = 0V$ ; AGND = DGND = 0V;  $V_{A} = V_{OUT B} = 0V$ ; AGND = DGND = 0V;  $V_{A} = V_{OUT B} = 0V$ ; AGND = DGND = 0V; AGND = DGND = 0V; AGND = 0V0 = 0V

					DAC-8222		
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC ACCURACY							
Resolution	N			12	_	_	Bits
Relative Accuracy	INL	Endpoint Linearity Error	DAC-8222A/E/G DAC-8222F/H	_		±1/2 ±1	LSB
Differential Nonlinearity	DNL	All Grades are Guaranteed M	Ionotonic	_	_	±1	LSB
Full Scale Gain Error (Note 1)	G <sub>FSE</sub>	DAC-8222A/E DAC-8222G DAC-8222F/H			- - -	±1 ±2 ±4	LSB
Gain Temperature Coefficient ΔGain/ΔTemperature	TCG <sub>FS</sub>	(Notes 2, 7)		_	±2	±5	ppm/°C
Output Leakage Current I <sub>OUT A</sub> (Pin 2), I <sub>OUT B</sub> (Pin 24)	I <sub>LKG</sub>	All Digital Inputs = 0000 0000 0000	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	<del>-</del>	±5 —	±10 ±50	nA
Input Resistance (V <sub>REF A</sub> , V <sub>REF B</sub> )	R <sub>REF</sub>	(Note 9)		8	11	15	kΩ
Input Resistance Match	ΔR <sub>REF</sub> R <sub>REF</sub>			_	±0.2	±1	%
DIGITAL INPUTS							
Digital Input High	V <sub>INH</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$		2.4 13.5	_	_	٧
Digital Input Low	V <sub>INL</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$		_	 -	0.8 1.5	٧
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub> and V <sub>INL</sub> or V <sub>INH</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	_	±0.001	±1 ±10	μΑ
Input Capacitance (Note 2)	C <sub>IN</sub>	DB0-DB11 WR, LDAC, DAC A/DAC B		_	_	10 15	pF


**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V or +15V,  $V_{REFA}$  =  $V_{REFB}$  = +10V,  $V_{OUTA}$  =  $V_{OUTB}$  = 0V; AGND = DGND = 0V;  $V_{CDTB}$  = Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B. Continued

PARAMETER	SYMBOL	CONDITIONS			MIN	AC-8	222 MAX	UNITS
POWER SUPPLY	STREET	CONDITIONS					IIIAA	011113
		All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub>			_		2	mA
Supply Current	I <sub>DD</sub> -						100	
DC Power Supply		All Digital Inputs 0V or V <sub>DD</sub>				10	100	μА
Rejection Ration (ΔGain/ΔV <sub>D D</sub> )	PSRR	$\Delta V_{DD} = \pm 5\%$			-	-	0.002	%/%
AC PERFORMANCE CH	IARACTERISTIC	S (Note 2)						
Propagation Delay (Notes 4, 5)	t <sub>PD</sub>	T <sub>A</sub> = +25°C			-	_	350	ns
Current Settling Time (Notes 5, 6)	t <sub>s</sub>	T <sub>A</sub> = +25°C				_	1	μs
Output Capacitance C <sub>O</sub>	Digital Inputs = All 0s C <sub>OUT A</sub> , C <sub>OUT B</sub>			-	-	90		
	c <sub>o</sub>	Digital Inputs = All 1s C <sub>OUT A</sub> , C <sub>OUT B</sub>			-	_	120	pF
FT <sub>A</sub>	$V_{REF\ A}$ to $I_{OUT\ A}$ ; $V_{REF\ A} = 20V_{p-p}$ ; $f = 100kHz$ ; $T_A = +25^{\circ}C$			_	_	-70		
OUT A OT OUT B	FTB	$V_{REF B}$ to $I_{OUT B}$ ; $V_{REF B} = 20V_{p-p}$ ; f = 100kHz; $T_A = +25^{\circ}C$			_	_	-70	dB
SWITCHING CHARACT	FRISTICS			V <sub>DD</sub> = +5V			V <sub>DD</sub> = +15V	
(Notes 2, 3)			+25°C	-40°C TO +85°C (Note 8)	-55°C TO +	125°C	ALL TEMPS (Note 10)	
DAC Select to Write Set-Up Time	t <sub>AS</sub>		150	180	210		60	ns MIN
DAC Select to Write Hold Time	t <sub>AH</sub>		0	0	0		0	ns MIN
LDAC to Write Set-Up Time	t <sub>LS</sub>		80	100	120		60	ns MIN
LDAC to Write Hold Time	t <sub>LH</sub>		20	20	20		20	ns MIN
Data Valid to Write Set-Up Time	t <sub>DS</sub>		220	240	260		100	ns MIN
Data Valid to Write Hold Time	t <sub>DH</sub>		0	0	0		10	ns MIN
Write Pulse Width	twn	The second state of the second state of the second state of the second state of the second state of the second	130	160	170		90	ns MIN
LDAC Pulse Width	t <sub>LWD</sub>		100	120	130		60	ns MIN

- 1. Measured using internal R<sub>FB A</sub> and R<sub>FB B</sub>. Both DAC digital inputs = 1111 1111 1111.
- 2. Guaranteed and not tested.
- 3. See timing diagram.
- 4. From 50% of digital input to 90% of final analog output current. V<sub>REF A</sub> =  $V_{REF~B}$  = +10V; OUT A, OUT B load = 100 $\Omega$ ,  $C_{EXT}$  = 13pF.
- 5.  $\overline{WR}$ ,  $\overline{LDAC} = 0V$ ; DBO DB11 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.

- 6. Settling time is measured from 50% of the digital input change to where the output voltage settles within 1/2 LSB of full scale.
- 7. Gain TC is measured from +25°C to T<sub>MIN</sub> or from +25°C to T<sub>MAX</sub>.
   8. These limits apply for the commercial and industrial grade products.
- 9. Absolute temperature coefficient is approximately +50ppm/°C.
- 10. These limits also apply as typical values for V<sub>DD</sub> = +12V with +5V CMOS logic levels and T<sub>A</sub> = +25°C.

#### **DICE CHARACTERISTICS**



1. AGND	13. DB4
2. I <sub>OUT A</sub>	14. DB3
3. R <sub>FB A</sub>	15. DB2
4. V <sub>REFA</sub>	16. DB1
5. DGND	17. DB0(LSB)
6. DB11(MSB)	18. DAC A/DAC B
7. DB10	19. LDAC
8. DB9	20. WR
9. DB8	21. V <sub>DD</sub>
10. DB7	22. V <sub>REF B</sub>
11. DB6	23. R <sub>FB B</sub>
12. DB5	24. I <sub>OUT B</sub>

Substrate (die backside) is internally connected to V<sub>DD</sub>.

DIE SIZE 0.124 × 0.132 inch, 16,368 sq. mils (3.15 × 3.55 mm, 10.56 sq. mm)

 $\textbf{WAFER TEST LIMITS} \text{ at V}_{DD} = +5 \text{V or } +15 \text{V, V}_{REF \, A} = \text{V}_{REF \, B} = +10 \text{V, V}_{OUT \, A} = \text{V}_{OUT \, B} = 0 \text{V; AGND} = \text{DGND} = 0 \text{V; T}_{A} = 25 ^{\circ} \text{C.}$ 


			DAC-8222G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Relative Accuracy	INL	Endpoint Linearity Error	±1	LSB MAX
Differential Nonlinearity	DNL	All Grades are Guaranteed Monotonic	±1	LSB MAX
Full Scale Gain Error (Note 1)	G <sub>FSE</sub>	Digital Inputs = 1111 1111 1111	±4	LSB MAX
Output Leakage (I <sub>OUT A</sub> , I <sub>OUT B</sub> )	LKG	Digital Inputs = 0000 0000 0000 Pad 2 and 24	±50	nA MAX
Input Resistance (V <sub>REF A</sub> , V <sub>REF B</sub> )	R <sub>REF</sub>	Pad 4 and 22	8/15	kΩ MIN/ kΩ MAX
Input Resistance Match	$\frac{\Delta R_{REF}}{R_{REF}}$		±1	% MAX
Digital Input High	V <sub>INH</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	2.4 13.5	V MIN
Digital Input Low	V <sub>INL</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	0.8 1.5	V MAX
Digital Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub> ; V <sub>INL</sub> or V <sub>INH</sub>	±1	μΑ MAX
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or V <sub>DD</sub>	2 0.1	mA MAX
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSR	$\Delta V_{DD} = \pm 5\%$	0.002	%/% MAX


#### NOTES


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


<sup>1.</sup> Measured using internal R<sub>FB A</sub> and R<sub>FB B</sub>.


#### TYPICAL PERFORMANCE CHARACTERISTICS
























**NONLINEARITY vs CODE AT** 




## TYPICAL PERFORMANCE CHARACTERISTICS










**SUPPLY CURRENT vs** LOGIC INPUT VOLTAGE 20 18 CURRENT (mA) VDD = +12V, 16 1600 14 1400 = QQA (Aμ) 12 1200 10 1000 SUPPLY CURRENT 800 600 400 200 12 13 14 DIGITAL INPUT (VOLTS)










## **BURN-IN CIRCUIT**



#### PARAMETER DEFINITIONS

#### **RESOLUTION (n)**

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

#### **RELATIVE ACCURACY (INL)**

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

#### **DIFFERENTIAL NONLINEARITY (DNL)**

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than ±1 LSB may be nonmonotonic. ±1/2 LSB INL guarantees monotonicity and ±1 LSB maximum DNL.

#### GAIN ERROR (GFSE)

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

#### **GENERAL CIRCUIT DESCRIPTION**

#### **CONVERTER SECTION**

The DAC-8222 contains four 12-bit registers (two input registers and two DAC registers), two highly-stable thin-film R-2R resistor ladder networks, and interface control logic circuitry. Also included are 24 single-pole, double-throw, NMOS transistor current switches.

FIGURE 1: Simplified Single DAC Circuit Configuration.
(Switches Are Shown For All Digital Inputs At Zero)




FIGURE 2: N-Channel Current Steering Switch




Figure 1 shows a simplified circuit for the R-2R ladder network and transistor switches for one DAC. R is typically  $11k\Omega$ . The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. Figure 2 shows a single NMOS transistor switch.

The binary-weighted currents are switched between  $I_{OUT}$  and AGND by the N-channel MOS transistor switches. The selection between  $I_{OUT}$  and AGND is determined by the digital input code. It is important to note here that the voltage difference

between I $_{
m OUT}$  and AGND terminals be as close to zero as practical in order to keep DAC errors to a minimum. This is normally done by connecting AGND to the noninverting input of an op amp and I $_{
m OUT}$ to the inverting input. The DAC's internal resistor (R $_{
m FB}$ ) can be used for the feedback resistor by connecting the op amp's output directly to the DAC's R $_{
m FB}$  terminal. The op amp also provides the current-to-voltage conversion for the DAC's output current. The output voltage is dependent on the DAC's digital input code and V $_{
m REF}$ , and is given by:

$$V_{OUT} = -V_{BEF} \times D/4096$$


where D is the digital input code integer number that is between 0 and 4095.

The DAC's input resistance,  $V_{REF}$  (Figure 1), is always equal to a constant value, R. This means that  $V_{REF}$  can be driven by a reference voltage or current, AC or DC (positive or negative). It is recommended that a low-temperature-coefficient external  $R_{FB}$  resistor be used if a current source is employed.

The DAC's output capacitance ( $C_{OUT}$ ) is code dependent and varies from 90pF (all digital inputs low) to 120pF (all digital inputs high).

Figure 1 shows a transistor switch in series with the R-2R ladder terminating resistor and  $R_{\rm FB}$  resistor. They were designed into the DAC to binarily match the ladder leg switches and improve power supply rejection and gain error temperature coefficient. The gates of these transistor switches are connected to  $V_{\rm DD}$ , so that an "open-circuit" exists when  $V_{\rm DD}$  is not applied. This means that an op amp's output voltage will go to either "rail" if powered up before the DAC. Also,  $R_{\rm FB}$  resistance cannot be measured without  $V_{\rm DD}$  being applied.

FIGURE 3: Digital Input Structure For One Bit



## FIGURE 4: Input Control Logic

#### **DIGITAL SECTION**

The DAC-8222's digital inputs are CMOS inverters. They were designed to convert TTL and CMOS input logic levels into voltage levels to drive the internal circuitry. The digital inputs are TTL compatible at  $\rm V_{DD}=+5V$  and CMOS compatible at  $\rm V_{DD}=+15V$ . The DAC-8222 can use +5V CMOS logic levels with  $\rm V_{DD}=+12V$ ; however, supply current will rise to approximately 5-6mA.

Figure 3 shows the DAC's digital input register structure for one bit. This circuit drives the DAC register. Digital controls  $\phi$  and  $\overline{\phi}$  shown are generated from  $\overline{DAC}$  A/DAC B and  $\overline{WR}$  control signals.


As shown in Figure 3, these inputs are electrostatic-discharge protected with two internal distributed diodes; they are connected between  $V_{DD}$  and DGND. Each digital input has a typical input current of less than 1nA.

When the digital inputs are in the region of +1.2V to +2.8V (peaking at +1.8V) using a +5V power supply, or in the region of +1.7V to +12V (peaking at +3.9V) with a +15V power supply, the input register transistors are operating in their linear region and draw current from the power supply. It is, therefore, recommended that the digital input voltages be as close to the supply rails ( $V_{DD}$  and DGND) as is practically possible to keep supply currents at a minimum. The DAC-8222 may be operated with any supply voltage between the range of +5V to +15V.

#### INTERFACE CONTROL LOGIC

The DAC-8222's input control logic circuitry is shown in Figure 4. Note how the WR signal is used in conjunction with DAC A/DAC B to load data into either input register. LDAC loads data from the input registers to the DAC register; the DAC's analog output voltage is determined by the data contained in each DAC register.

The truth table for the DAC registers is shown in the Mode Selection Table. Note how the input register is transparent when  $\overline{WR}$  is low and  $\overline{LDAC}$  is high, and that the DAC register is transparent when  $\overline{WR}$  is high and  $\overline{LDAC}$  is low ( $\overline{LDAC}$  updates the DAC's analog output voltage). The DAC is transparent from input to output when  $\overline{WR}$  and  $\overline{LDAC}$  are both low, and the DAC is latched (input and output is not being updated) when  $\overline{WR}$  and  $\overline{LDAC}$  are both high.



#### MODE SELECTION TABLE

DIGITAL INPUTS		REGISTER STATUS				
<u> </u>			DA	CA	DA	СВ
DAC A/B	WR	LDAC	INPUT REGISTER	DAC REGISTER	INPUT REGISTER	DAC REGISTER
L	L	L	WRITE	WRITE	LATCHED	WRITE
Н	L	L	LATCHED	WRITE	WRITE	WRITE
L	L	Н	WRITE	LATCHED	LATCHED	LATCHED
Н	L	н	LATCHED	LATCHED	WRITE	LATCHED
X	Н	L	LATCHED	WRITE	LATCHED	WRITE
X	Н	Н	LATCHED	LATCHED	LATCHED	LATCHED

L = Low H = High X = Don't Care

#### INTERFACE CONTROL LOGIC

DAC A/DAC B (Pin 18)–DAC Selection. Active low for DAC A and active high for DAC B.

WR (Pin 20)—WRITE. Active Low. Used to write data into either DAC A or DAC B input registers, or active high latches data into the input registers.

LDAC(Pin 19)—LOAD DAC. Active Low. Used to simultaneously transfer data from DAC A and DAC B input registers to both DAC outputs. The DAC becomes transparent (activity on the digital inputs appear at the analog output) when both WR and LDAC are low. Data is latched into the output registers on the rising edge of LDAC.

#### WRITE TIMING CYCLES

Two timing diagrams are shown and are at the user's discretion which to use.

The TWO CYCLE UPDATE, as the name implies, allows both DAC registers to be loaded and the outputs updated in two cycles. Data is first loaded into one DAC's input register on the first write cycle, and then new data loaded into the other DAC's input register while simultaneously updating both DAC outputs on the second cycle.

The THREE CYCLE UPDATE allows DAC A and DAC B registers to be loaded and analog output to be updated at a later time. The first two cycles load both DACs as above, and the third cycle updates the outputs.

The LDAC and DAC A/DAC B control pins can be tied together and controlled with a single strobe. When using the DAC in this configuration. DAC B must be loaded first.

#### WRITE CYCLE TIMING DIAGRAM





FIGURE 5: Unipolar Configuration (2-Quadrant Multiplication)



### **APPLICATIONS INFORMATION**

#### **UNIPOLAR OPERATION**

Figure 5 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC-8222 and OP-270 dual op amp (use two OP-42s for higher speeds), and Table 1 the corresponding code table. Resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Low-temperature coefficient (approximately 50 ppm/°C) resistors or trimmers should be used. Maximum full-scale error without these resistors for the top grade device and  $V_{\rm REF}\!=\!\pm10V$  is 0.024% and 0.097% for the low grade. C1 and C2 provide phase compensation to help reduce overshoot and ringing when high-speed op amps are used.

Full-scale adjustment is accomplished by loading the digital inputs with all 1s and adjusting R1 (or R3) so that

$$V_{OUT} = V_{REF} \times \left(\frac{4095}{4096}\right)$$

Full-scale can also be adjusted by varying  $V_{REF}$  voltage, thus eliminating R1, R2, R3 and R4. Zero adjustment is performed by setting the DAC's digital inputs to all 0s and adjusting the op amp's offset adjust so that  $V_{OUT} = 0V$ . To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than 10% of 1 LSB  $(244\mu V)$  over the operating temperature range of interest.

TABLE 1: Unipolar Binary Code Table (Refer to Figure 5)

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub> (DAC A or DAC B)
1111 1111 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 0000 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -1/2V_{REF}$
0000 0000 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000 0000 0000	0V

**NOTE:** 1 LSB =  $(2^{-12})$   $(V_{REF}) = \frac{1}{4096} (V_{REF})$ 

#### **BIPOLAR OPERATON**

The bipolar (offset binary) 4-quadrant operation configuration using the DAC-8222 is shown in Figure 6 and the corresponding code in Table 2. The circuit makes use of the OP-470, a quad op amp (use four OP-42s for higher speeds).

Resistors R1, R2, R3, and R4 may be omitted and full-scale output voltage may be adjusted by varying  $V_{REF}$  or the value of R5 and R8. If resistors R1, R2, R3, and R4 are omitted, then

FIGURE 6: Bipolar Configuration (4-Quadrant Multiplication)




TABLE 2: Bipolar (Offset Binary) Code Table (Refer to Figure 6)


(	/
BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub> (DAC A or DAC B)
1111 1111 1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000 0000 0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000 0000 0000	OV
0111 1111 1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 0000 0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

**NOTE:** 1 LSB =  $(2^{-11})$   $(V_{REF}) = \frac{1}{2048}$   $(V_{REF})$ 

resistors R5, R6, R7, should be ratio-matched to 0.01% so that gain error meets data sheet specifications. (Corresponding resistors, R8, R9, and R10 for DAC B should also be matched to 0.01%). The resistors should have identical temperature coefficients if operating over the full temperature range.

Zero and full-scale are adjusted one of two ways and are at the users discretion. Zero-output can be adjusted by first setting the digital inputs to 1000 0000 0000 and adjusting R1 (R3 for DAC B) so that  $V_{OUT\,A}$  (or  $V_{OUT\,B}$ ) equals 0V. If R1, R2 (R3, R4 for DAC B) are omitted, then  $V_{OUT\,B}$  = 0V can be adjusted by varying R6, R7 (R9, R10 for DAC B) ratios. Full-scale is adjusted by setting the digital inputs to 1111 1111 1111 and varying R5 (R8 for DAC B). Full-scale can also be adjusted by varying  $V_{REF}$  Full-scale output is equal to  $V_{REF}$  minus one LSB.

FIGURE 7: Single Supply Operation (Current Switching Mode)



#### SINGLE SUPPLY OPERATION

#### **CURRENT STEERING MODE**

Because the DAC-8222's R-2R resistor ladder terminating resistor is internally connected to AGND, it lends itself well to single supply operation in the current steering mode. This means that AGND can be raised above system ground as shown in Figure 7. The output voltage range will be from +5V to +10V depending on the digital input code and is given by:

 $V_{OUT} = V_{OS} + (n/4096) (V_{OS})$ 

where V<sub>OS</sub> = Offset Reference Voltage (+5V in Figure 7) n = Decimal Equivalent of the Digital Input Word

#### **VOLTAGE SWITCHING MODE**

Figure 8 shows the DAC-8222 in a single supply voltage switching mode of operation. In this configuration, the DAC's R-2R ladder acts as a voltage divider. The output voltage at the  $V_{REF}$  pin exhibits a constant impedance R (typically  $11k\Omega)$  and must be buffered by an op amp.  $R_{FB}$  pins are not used in this circuit configuration. The reference input voltage must be maintained within +1.25V of AGND and  $V_{DD}$  from +12V to +15V to preserve device accuracy.

The output voltage expression is given by:

 $V_{OUT} = V_{REF} (n/4096)$ 

where n = Decimal Equivalent of the Digital Input Word

#### APPLICATIONS TIPS

#### GENERAL GROUND MANAGEMENT

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have a low impedance.

The DAC-8222's AGND and DGND pins should be tied together at the device socket to prevent digital transients from appearing at the analog output. This common point then becomes the single ground point connection. AGND and DGND should then be brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

A PC board ground plane can be used for the single point ground connection should the connections not be practical at the device socket. If neither of these connections is practical or allowed, then the device should be placed as close as possible to the system's single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

#### POWER SUPPLY DECOUPLING

Power supplies used with the DAC-8222 should be well filtered and regulated. Local supply decoupling consisting of a 1 to  $10\mu F$  tantalum capacitor in parallel with a  $0.1\mu F$  ceramic is highly recommended. The capacitors should be connected between the  $V_{DD}$  and DGND pins and at the device socket.

FIGURE 8: Single Supply Operation (Voltage Switching Mode)





FIGURE 9: Digitally-Programmable Window Detector (Upper/Lower Limit Detector)



#### **BASIC APPLICATIONS**

#### PROGRAMMING WINDOW DETECTOR

Figure 9 shows the DAC-8222 used in a programmable window detector configuration. The required upper and lower limits for the test are loaded into DAC A and DAC B. If a signal at the test input is not within the programmed limits, the output will indicate a logic zero.

#### MICROPROCESSOR INTERFACE CIRCUITS

The DAC-8222's versatile loading structure greatly simplifies interfacing to 16-bit bus systems; it also reduces the number of "glue" logic components. Data loading into its 12-bit wide data input is achieved by use of only two control signals, WR and LDAC. DAC selection is controlled with a single DAC A/DAC B line.

Figures 10 and 11 show how easily the DAC-8222 interfaces with the 8086 and 68000 16-bit microprocessors.

FIGURE 10: DAC-8222 To 8086 Interface





FIGURE 11: DAC-8222 To 68000 Interface





# Dual 8-Bit CMOS D/A Converter with Voltage Output

**DAC-8228** 

#### **FEATURES**

- Two 8-Bit Voltage Out DACs in a Single Chip
- Fits 7528/7628 Sockets
- Adjustment Free Internal CMOS Op Amps
- Single +12V to +15V Operation
- TTL Compatible Over Full V<sub>DD</sub> Range
- Fast Interface Timing ......T<sub>WR</sub> = 50ns
- Improved Resistance to ESD
- · Available in Small Outline Package
- CerDIP and Epoxy Packages Come in the Extended Industrial Temperature Range of –40°C to +85°C
- · Available in Die Form

#### **APPLICATIONS**

- Disk Drive Systems
- Automatic Test Equipment
- Process/Industrial Controls
- Energy Controls
- Programmable Instrumentation
- Multi-Channel Microprocessor-Controlled Systems
- Servo Control Systems

#### ORDERING INFORMATION <sup>†</sup>

	PA	PACKAGE: 20-PIN DIP/SOL		
RELATIVE ACCURACY	GAIN ERROR	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C		
±1/2 LSB	±2 LSB	DAC8228FR		
±1/2 LSB	±2 LSB	DAC8228FP		
±1/2 LSB	±2 LSB	DAC8228FS		

<sup>†</sup> All commercial and industrial temperature range parts are available with burning


#### **GENERAL DESCRIPTION**


The DAC-8228 is a dual 8-bit, voltage output, CMOS, D/A converter in a single chip. It was designed to drop into AD7528/7628 sockets eliminating two external op amps in applications such as hard disk drives. These applications generally operate the AD7528/7628 with zero volts applied to  $V_{\rm REF}$  and offset AGND to +2.5 or +5 volts. The DAC-8228 is tested under both these conditions.

The DAC-8228 can also be used in those applications requiring a unipolar output voltage. It can deliver an output voltage between 0V and +10V with  $V_{\rm DD}$  = +14V (maximum output voltage is  $V_{\rm DD}$  -4V). The DAC-8228's reference input can accept a negative voltage from 0V to –10V (the DAC's internal unity-gain inverting amplifier inverts the input signal). Choose the DAC-8229 for bipolar operation.

Continued

#### PIN CONNECTIONS





#### **GENERAL DESCRIPTION Continued**

The DAC-8228 offers CerDIP and plastic packaged devices in the extended industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Applications requiring the military temperature range should use the DAC-8229. To make the DAC-8229 pin and functionally compatible with the DAC-8228, AGND A and AGND B should be tied together to function as  $V_{7}$ , and  $V_{88}$  connected to GND.

The DAC-8228 consists of two CMOS voltage output amplifiers, two high-accuracy R-2R resistor ladder networks, interface control logic, and two 8-bit registers. An internal regulator maintains TTL logic compatibility and fast microprocessor interface timing over the full  $V_{\rm DD}$  range.

The DAC-8228 dissipates only 90mW in the space saving 20pin 0.3" DIP or the 20-lead SO surface mount package. Its compact size, low power, and economical cost per channel, makes it attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. Reduced parts count also improves system reliability.

Using PMI's advanced oxide-isolated, silicon-gate CMOS process, coupled with its highly-stable thin-film resistor ladder, allows the DAC-8228 to offer superior matching and temperature tracking between DACs.

#### **ABSOLUTE MAXIMUM RATINGS**

$(T_A = +25^{\circ}C, unless otherwise noted.)$	
V <sub>DD</sub> to V <sub>Z</sub> or GND	0.3V, +17V
V <sub>z</sub> to GND	0.3V, V <sub>DC</sub>
Digital Input Voltage to GND	–0.3V, V
V <sub>BEE A</sub> , V <sub>BEE B</sub> to GND	–17V, Ŭ,
V <sub>REF A</sub> , V <sub>REF B</sub> to GND V <sub>OUT A</sub> , V <sub>OUT B</sub> to V <sub>Z</sub> (Note 1) Operating Temperature Range	–0.3V, V <sub>DE</sub>
Operating Temperature Range	
FR/FP/FS Versions	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	Θ <sub>jA</sub> (NOTE 3)	ejc	UNITS	
20-Pin Hermetic DIP (R)	76	11	°C/W	
20-Pin Plastic DIP (P)	69	27	°C/W	
20-Pin SOL (S)	88	25	°C/W	

#### NOTES:

- Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to GND is 50mA.
- 2. Use proper anti-static handling procedures when handling these devices.
- Θ<sub>jA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>jA</sub> is specified for device in socket for CerDIP and P-DIP packages; Θ<sub>jA</sub> is specified for device soldered to printed circuit board for SOL package.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +12V ±5%,  $V_{REF}$  = 0V,  $V_{Z}$  = +2.5V and  $V_{DD}$  = +15V ±5%,  $V_{REF}$  = 0V,  $V_{Z}$  = +5V.  $T_{A}$  = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.

PARAMETER	SYMBOL CONDIT		DAC-8228			
		CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY (Note 1)						
Resolution	N		8	_	_	Bits
Relative Accuracy (Note 2)	INL		_	_	±1	LSB
Differential Nonlinearity (Note 3)	DNL		_	-	±1	LSB
Gain Error	G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111	-	-	±2	LSB
Gain Error Temperature Coefficient (Note 4)	TCG <sub>FS</sub>		_	±0.0003	±0.002	%/°C
Zero Code Error	V <sub>zse</sub>		-	_	±15	mV
Zero Code Error Temperature Coefficient (Note 4)	TCV <sub>ZS</sub>			±10	_	μV/°C
REFERENCE INPUT (Note 8)						
Input Resistance (Note 5)	R <sub>IN</sub>	Pin 4 and Pin 18	7	_	15	kΩ
Input Resistance Match (V <sub>REF</sub> A/V <sub>REF</sub> B)	AR <sub>IN</sub>		_	±0.1	±1	%
Input Capacitance (Note 4)	C <sub>IN</sub>		<del>-</del> .	9	20	pF
V <sub>Z</sub> Input Resistance (Note 10)	R <sub>vz</sub>	Digital Inputs = 0V	2	_	_	kΩ

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +12V ±5%,  $V_{REF}$  = 0V,  $V_{Z}$  = +2.5V and  $V_{DD}$  = +15V ±5%,  $V_{REF}$  = 0V,  $V_{Z}$  = +5V. T<sub>A</sub> = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 

	0,445.01			DAC-8228	****	
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL INPUTS						
Digital Input High	V <sub>INH</sub>		2.4			v
Digital Input Low	V <sub>INL</sub>				0.8	V
Input Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DD}$			±1	μΑ
Input Capacitance (Note 4)	C <sub>IN</sub>		_	4	8	pF
POWER SUPPLIES						
Supply Current (Note 6)	I <sub>DD</sub>		_	_	7	mA
Power	P <sub>D</sub>	V <sub>DD</sub> = +12V 12 x 7mA	_	_	84	mW
Dissipation	' D	V <sub>DD</sub> = +15V 15 x 7mA	-	_	105	11100
DC Power Supply Rejection Ratio (ΔGain/ΔV <sub>D D</sub> )	PSRR	$\Delta V_{DD} = \pm 5\%$	_	-	0.01	%/%
DYNAMIC PERFORMANCE						
Slew Rate (V <sub>OUT</sub> ) (Note 4)	SR	T <sub>A</sub> = +25°C Digital Inputs = 0V to +5V	_	2.5	-	V/μs
Settling Time (V <sub>OUT</sub> ) Positive or Negative (Note 4, 7)	t <sub>s</sub>	Digital Inputs = 0V to +5V	-	2	5	μs
Channel-to-Channel Isolation (Note 4)	CCI	$T_A = +25^{\circ}C$ $V_{REF}B$ to $V_{OUT}A$ or $V_{REF}A$ to $V_{OUT}B$ $V_{REF}B = V_{REF}A = 20V_{p,p}@f = 10kHz$	-	-80	_	dB
Digital Crosstalk (Notes 4, 9)	Q	T <sub>A</sub> = +25°C For Code Transition 0000 0000 to 1111 1111	_	4	10	nVs
Digital Charge Injection	Q	T <sub>A</sub> = +25°C For Code Transition 0000 0000 to 1111 1111	-	100	-	nVs
AC Feedthrough (Notes 4, 11)	FT		_	_	-70	dB
Harmonic Distortion	THD	T <sub>A</sub> = +25°C V <sub>IN</sub> = 6V <sub>RMS</sub> @ f = 1kHz	_	-85	_	dB

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +12V ±5%,  $V_{REF}$  = 0V,  $V_{Z}$  = +2.5V and  $V_{DD}$  = +15V ±5%,  $V_{REF}$  = 0V,  $V_{Z}$  = +5V.  $T_{A}$  = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 


				DAC-8228		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTER	RISTICS (Note 4)					
Chip Select to Write Set-Up Time	<sup>t</sup> cs		60	-	-	ns
Chip Select to Write Hold Time	<sup>t</sup> cH		10	-	-	ns
DAC Select to Write Set-Up Time	t <sub>AS</sub>		60	_	-	ns
DAC Select to Write Hold Time	t <sub>AH</sub>		10	_	_	ns
Data Valid to Write Set-Up Time	t <sub>DS</sub>		60	_	-	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		10	_	-	ns
Write Pulse Width	twR		50	-	-	ns

#### NOTES:


- 1. Specifications apply to both DAC A and DAC B.
- 2. This is an endpoint linearity specification.
- 3. All devices are guaranteed to be monotonic over the full operating temperature range
- 4. These characteristics are for design guidance only and not subject to production test.
- 5. Input resistance temperature coefficient = +300ppm/°C.
- 6.  $V_{IN} = V_{INL}$  or  $V_{INH}$ ; outputs unloaded. 7.  $V_{REF} = \pm 2.5V$ ; to where output settles to  $\pm 1/2$  LSB.

- V<sub>REF</sub> voltage range is 0V to -10V; the absolute maximum negative value is: |V<sub>REF</sub>| = V<sub>DD</sub>-4V.
   Digital crosstalk is a measure of the amount of digital input pulse appearing at
- the analog output of the unselected DAC while applying it to the digital inputs of the other DAC.
- Resistance looking into the V<sub>Z</sub> terminal.
   V<sub>REF</sub>A, V<sub>REF</sub>B = 20V<sub>D-D</sub>, Sinewave @ f = 10kHz; V<sub>REF</sub>A to V<sub>OUT</sub>A or V<sub>REF</sub>B to V<sub>OUT</sub>B, both DAC latches loaded with 0000 0000.

#### **BURN-IN CIRCUIT**



#### **DICE CHARACTERISTICS**



DIE SIZE 0.082x 0.111 inch, 9,102 sq. mils (2.08 x 2.82 mm, 5.87 sq. mm)

- 1. AMPLIFIER REFERENCE (V<sub>7</sub>)

- 3. VOLTAGE OUTPUT (V<sub>OUT</sub>A)
  4. DAC A REFERENCE INPUT (V<sub>REF</sub>A)
- 5. GROUND (GND)
- 6. DAC SELECTION (DAC A/DAC B)
- 7. DIGITAL INPUT DB, (MSB)
- 8. DIGITAL INPUT DB
- 9. DIGITAL INPUT DB
- 10. DIGITAL INPUT DB

- 11. DIGITAL INPUT DB.
- 12. DIGITAL INPUT DB
- 13. DIGITAL INPUT DB.
- 14. DIGITAL INPUT DB (LSB)
- 15. CHIP SELECT (CS)
- 16. WRITE (WR)
- 17. POSITIVE POWER SUPPLY (VDD)
- 18. DAC B REFERENCE INPUT (VREFB)
- 19. VOLTAGE OUTPUT (V<sub>OUT</sub>B)
- 20. N.C.

Substrate (die backside) is internally connected to  $V_{\rm DD}$ .

# **WAFER TEST LIMITS** at $V_{DD} = V_{DD} = +12V \pm 5\%$ , $V_{REF} = 0V$ , $V_{Z} = 2.5V$ or $V_{DD} = +15V \pm 5\%$ , $V_{REF} = 0V$ , $V_{Z} = +5V$ , $V_{A} = +25^{\circ}C$ .


PARAMETER	SYMBOL	CONDITIONS	DAC-8228GBC LIMITS	UNITS
Relative Accuracy (Note 3)	INL	Endpoint Linearity Error	±1	LSB MAX
Differential Nonlinearity (Notes 1, 3)	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111	±2	LSB MAX
Zero Code Error	V <sub>ZSE</sub>		±15	mV MAX
Input Resistance	R <sub>IN</sub>	Pad 4 and 18	7/15	<b>k</b> Ω ΜΙΝ/ <b>k</b> Ω ΜΑΧ
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance Match	AR <sub>IN</sub> R <sub>IN</sub>		1	% MAX
V <sub>Z</sub> Input Resistance (Note 3)	R <sub>VZ</sub>	Digital Inputs = 0V	2	kΩ MIN
Digital Input High	V <sub>IH</sub>		2.4	V MIN
Digital Input Low	V <sub>IL</sub>		0.8	V MAX
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μΑ ΜΑΧ
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSRR	V <sub>DD</sub> = ±5%	0.01	%/% MAX
Positive Supply Current (Note 2)	I <sub>DD</sub>		7	mA MAX

#### NOTES:


- 1. All dice guaranteed monotonic over the full operating temperature range.
- 2.  $V_{IN} = V_{INL}$  or  $V_{INH}$ ; output unloaded.
- Resistance looking into the V<sub>7</sub> terminal.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


#### TYPICAL PERFORMANCE CHARACTERISTICS





#### TYPICAL PERFORMANCE CHARACTERISTICS Continued











#### PARAMETER DEFINITIONS

#### **RESOLUTION (N)**

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

#### **RELATIVE ACCURACY (INL)**

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bits (LSB), or as a percent of full-scale.

#### **DIFFERENTIAL NONLINEARITY (DNL)**

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than  $\pm 1$  may be non-monotonic.  $\pm 1/2$  LSB INL guarantees monotonicity and  $\pm 1$  LSB maximum DNL.

GAIN ERROR (G<sub>FSE</sub>)

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal. Zero code error is not included in this measurement.

ZERO CODE ERROR (V<sub>ZSE</sub>)

Zero Code Error means, for the DAC-8228 specification table, the amount of offset voltage referenced to  $V_z$ , i.e.,  $V_z$  = +2.5V, ±10mV offset is equal to +2.490V to +2.510V referenced to ground.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

#### **GENERAL CIRCUIT DESCRIPTION**

The DAC-8228 consists of two voltage output amplifiers, two high accuracy R-2R resistor ladder networks, an 8-bit input buffer, two 8-bit DAC registers, and interface control logic circuitry.

Also included are 16 single-pole, double-throw NMOS transistor switches. These switches, which are controlled by the digital

input code, were designed to switch each 2R resistor leg between the amplifier inverting input and  $V_{\rm Z}$ , see Figure 1. This configuration inverts the reference input voltage, and also allows biasing  $V_{\rm Z}$  above digital ground simplifying many applications.

#### REFERENCE INPUT

The DAC-8228's reference input voltage range is limited by the internal amplifier voltage swing. The amplifier output can swing from 0V to +10V when V $_{\rm DD}$  = +14V; note that the output voltage is 4 volts less than V $_{\rm DD}$ . V $_{\rm DD}$ -4V sets the maximum voltage that the reference input can accept (but in the negative direction due to the inverting amplifier, see Figure 1). V $_{\rm REF}$  voltage range is 0V to  $-\left|V_{\rm DD}-4V\right|$ ; in equation form:  $-V_{\rm REF}(\max) = \left|V_{\rm DD}-4V\right|$ .

#### **BUFFER AMPLIFIER SECTION**

The DAC-8228 internal amplifier's output stage is an NPN bipolar transistor connected to a  $450\mu\text{A}$  current source, see Figure 2. This transistor provides a low output impedance that can drive 5mA across a 2k load. In fact, it can drive up to 65mA, but with a reduced output amplitude. See the Output Voltage vs. Output Source Current graph under the typical electrical characteristics curves. The user must use caution that the package power dissipation is not exceeded when driving low impedances and high currents.




FIGURE 2: Amplifier Output Stage




FIGURE 1: Simplified single DAC configuration (switches shown for all digital inputs at logic "0").

Figure 3 depicts a typical output current-sink versus voltage graph for the amplifier's output stage. It shows the output coming out of its saturation region and starting to appear resistive as the output approaches zero volts.

The amplifier's internal gain stages were designed to maintain sufficient gain over its common mode range. This results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during manufacturing. This eliminates user offset trimming.




FIGURE 3: DAC Output Current Sink

#### **DIGITAL SECTION**

Figure 4 shows one digital input structure of the DAC-8228. A built-in 5V regulator and level shifter converts TTL digital input signals into CMOS levels to drive the internal circuitry. This provides full TTL compatibility over a  $V_{\rm DD}$  range of 5 to 15V.

As shown in Figure 4, each digital input is protected from electrostatic-discharge with two internal diodes connected between  $V_{\rm DD}$  and GND. Each input has a typical input current of less than 1nA

#### INTERFACE CONTROL INFORMATION

#### **DAC SELECTION**

DAC A and DAC B both share a common 8-bit input port. The control input, DAC A/DAC B, selects which DAC can accept data from the input port. A logic low selects DAC A and a logic high selects DAC B.

#### **DAC OPERATION**

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operation of the selected DAC. See Mode Selection Table below.

#### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to the codes on the digital input pins.

#### **HOLD MODE**

The selected DAC register latches the data present on the digital input pins just prior to  $\overline{CS}$  and  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

#### **MODE SELECTION TABLE**

DAC A/ DAC B	<u>cs</u>	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
Н	L	L	HOLD	WRITE
X	Н	Х	HOLD	HOLD
X	Χ	Н	HOLD	HOLD

L = Low State H = High State X = Don't Care





FIGURE 4: Simplified Digital Input Structure

#### APPLICATIONS INFORMATION

Figure 5 shows the DAC-8228 configured to operate with  $\rm V_Z$  biased above ground. Note how the reterence source is connected between  $\rm V_Z$  and ground; also note how the DAC's  $\rm V_{REF}$  pin is connected directly to ground. Not shown but equally important is that the reference voltage source at  $\rm V_Z$  is common to both DAC A and DAC B.



**FIGURE 5**: Single Supply Configuration ( $+2.5V \le V_{OUT} \le +5V$ )

The +2.5V reference voltage is obtained from PMI's REF-03; if greater accuracy is desired, use the REF-43. The REF-02 or REF-05, depending on accuracy required, can be used for +5V applications.

The transfer equation for the circuit of Figure 5 is:

$$V_{OUT} = V_{Z} (1 + D/256)$$

where

V<sub>Z</sub> = Reference voltage applied to V<sub>Z</sub> D = whole number binary digital input

With all 1s on the digital inputs for the circuit of Figure 5,  $V_{OUT}$  results in:

$$V_{OUT} = 2.5(1 + 255/256)$$

And with all 0s on all digital inputs:

$$V_{OUT} = +2.5V$$

Note that this configuration's output voltage range is determined by the input reference voltage and  $\rm V_Z$ . A digital zero input provides an output voltage equal to  $\rm V_Z$ . An all ones digital input provides an output voltage equal to:  $\rm 2(V_Z-V_{REF})$ .

Figure 6 shows a plot of Relative Accuracy versus V<sub>7</sub> voltage.

Figure 7 shows the DAC-8228 in another single supply configuration. In this circuit, a PMI REF-08 is used for the reference voltage source and  $V_z$  is grounded. The output swings from 0V to +10V, see Figure 8.






FIGURE 6: Relative Accuracy vs. AGND



**FIGURE 7**: Single Supply Configuration  $(V_O \le V_{OUT} \le +10V)$ 



**FIGURE 8**: Relative Accuracy vs.  $V_{RFF}$  ( $V_7 = 0V$ )

#### MICROPROCESSOR INTERFACE CIRCUITS

The DAC-8228's versatile input structure allows direct interface to 8- or 16-bit microprocessors. Its simplicity reduces the number of required glue logic components. Figures 9 and 10 show the DAC-8228 interface configurations with the 6800 and 8085 microprocessors.




FIGURE 9: DAC-8228 Interface to 6800 Microprocessor




FIGURE 10: DAC-8228 Interface to 8085 Microprocessor



# Dual 8-Bit CMOS D/A Converter with Voltage Output

**DAC-8229** 

#### **FEATURES**

- Two 8-Bit DACs In A Single Chip
- Adjustment-Free Internal CMOS Amplifiers
- Single or Dual Supply Operation
- TTL Compatible Over Full V<sub>DD</sub> Range
- 5 Microsecond Settling Time
- Fast Interface Timing ......t<sub>w B</sub> = 50ns
- Improved Resistance to ESD
- Fits AD/PM-7528 And AD/PM-7628 Sockets
- Available In Small Outline Package
- -40°C to +85°C for the Extended Industrial Temperature Range
- Available In Die Form

#### **APPLICATIONS**

- Automatic Test Equipment
- Process/Industrial Controls
- Energy Controls
- Programmable Instrumentation
- Disk Drive Systems
- Multi-Channel Microprocessor-Controlled Systems

#### **GENERAL DESCRIPTION**

The DAC-8229 is a dual 8-bit, voltage output, multiplying CMOS D/A converter. Its reference input accepts a  $\pm 2.5 V$  signal, inverts and delivers it to the output with an internal amplifier. It can also accept -10V at  $V_{\rm REF}$  with a corresponding +10V output (the maximum positive input signal that it can accept is +2.5 V).

The DAC-8229 was designed to operate with dual supplies; however, it can be operated with a single supply by connecting


Continued

#### ORDERING INFORMATION<sup>†</sup>


		PACKAGE: 20-PIN DIP/SOL			
RELATIVE ACCURACY	GAIN ERROR	MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED <sup>11</sup> INDUSTRIAL TEMPERATURE -40°C to +85°C		
±1/2LSB	±2LSB	DAC8229AR	DAC8229ER		
±1/2LSB	±2LSB		DAC8229FP		
±1/2LSB	±2LSB		DAC8229FS		

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † All commercial and industrial temperature range parts are available with burn-
- tt Cerdip and epoxy packaged devices available in the extended industrial temperature range.

#### **PIN CONNECTIONS**



#### **FUNCTIONAL DIAGRAM**



#### **GENERAL DESCRIPTION Continued**

 $V_{SS}$ , AGND A, and AGND B to ground. Its operating characteristics will then be similar to that of the DAC-8228 (whose pin-out allows it to drop into the AD/PM-7528 and AD/PM-7628 sockets).

An internal regulator provides TTL logic compatibility and fast microprocessor interface timing over the full V<sub>DD</sub> range. Also, each DAC input latch is addressable for easy microprocessor interfacing.

The DAC-8229 dissipates less than 109mW in the space-saving 20-pin 0.3" DIP or the 20-lead SO surface-mount package. Its compact size, low power, and economical cost per channel, make it attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. Reduced parts count also improves system reliability.

PMI's advanced oxide-isolated, silicon-gate CMOS process, coupled with PMI's highly-stable thin-film R-2R resistor ladder, offers superior matching and temperature tracking between DACs.

The DAC-8229 offers cerdip or epoxy packaged devices in the extended industrial temperature range of -40°C to +85°C.

# **ABSOLUTE MAXIMUM RATINGS** ( $T_A = +25$ °C, unless otherwise noted.)

V <sub>DD</sub> to AGND or DGND . VV <sub>SS</sub> to AGND or DGND . V <sub>DD</sub> to V <sub>SS</sub>			-0.3V, +17
VVs to AGND or DGND			7V, V <sub>DD</sub>
V <sub>DD</sub> to V <sub>SS</sub>		0	).3V, +24̈V
AĞND to DGND			-0.3V, V <sub>DD</sub>
Digital Input Voltage to G	ND		-0.3V, V
V <sub>REE</sub> to AGND			–17V, +4V
V <sub>OUT</sub> to AGND (Note 1).			V <sub>ss</sub> , V <sub>pp</sub>
Operating Temperature	Range		00 00
DAC-8229AR Version			
DAC-8229ER/FP/FS			
Junction Temperature			+150°C
Storage Temperature		–65°C	to +150°C
Lead Temperature (Sold	ering, 60 sec)		+300°C
PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 3)	Θ <sub>IC</sub>	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Pin SOL (S)	88	25	°C/W
NOTES			

#### NOTES:

- Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50mA.
- 2. Use proper antistatic handling procedures when handling these devices.
- O<sub>jA</sub> is specified for worst case mounting conditions, i.e., O<sub>jA</sub> is specified for device in socket for CerDIP and P-DIP packages; O<sub>jA</sub> is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at V<sub>DD</sub> = +11.4V or +15.75V; V<sub>SS</sub> = -5V ±10%; V<sub>REF</sub> = ±2.5V; AGND = 0V; T<sub>A</sub> = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.

. 30				DAC-8229		
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
STATIC ACCURACY (Note 1)						
Resolution	N		8	_	_	Bits
Relative Accuracy (Note 2,10)	INL		-	_	±1/2	LSB
Differential Nonlinearity (Note 3, 10)	DNL		-	_	±1	LSB
Gain Error (Note 10)	G <sub>FSE</sub>		-	_	±2	LSB
Gain Error Temperature Coefficient (Note 4, 10)	TCG <sub>FS</sub>		-	±0.0008	±0.002	%/°C
Zero Gain Error (Note 10)	V <sub>ZSE</sub>		· <u>-</u>	_	±10	mV
Zero Code Error Temperature Coefficient (Note 4, 10)	TCV <sub>zs</sub>		-	±5	-	μV/°C
REFERENCE INPUT (Note 8)						
Input Resistance (Note 5)	R <sub>IN</sub>		7	_	15	kΩ
Input Resistance Match (V <sub>REF</sub> A/V <sub>REF</sub> B)	ΔR <sub>IN</sub> R <sub>IN</sub>		-	±0.1	±1	%
Input Capacitance (Note 4)	C <sub>IN</sub>			9	20	pF

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +11.4V or +15.75V;  $V_{SS}$  = -5V ±10%;  $V_{REF}$  = ±2.5V; AGND = 0V;  $T_A$  = Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. Continued

PARAMETER	SYMBOL	CONDITIONS	MIN	DAC-8229 TYP	MAX	UNITS
DIGITAL INPUTS						
Digital Input High	V <sub>INH</sub>		2.4	_		٧
Digital Input Low	V <sub>INL</sub>		_	-	0.8	٧
Input Current	IIN	V <sub>IN</sub> = 0V or V <sub>DD</sub>	-	-	±1	μА
Input Capacitance (Note 4)	C <sub>IN</sub>		-	4 .	8	pF
POWER SUPPLIES						
Positive Supply Current (Note 6)	IDD		-	_	6	mA
Negative Supply Current (Note 6)	l <sub>ss</sub>		_	_	5	mA
DC Power Supply Rejection Ratio (Δ Gain/ΔV <sub>DD</sub> ) (Note 10)	PSRR	ΔV <sub>DD</sub> = ±5%	_	_	0.01	%/%
DYNAMIC PERFORMANCE						
Slew Rate (V <sub>OUT</sub> ) (Note 4)	SR	$T_A = 25^{\circ}$ C $V_{REF} = -2.5$ V Digital Inputs = 0V to +5V	_	2.5	-	V/μs
Settling Time (V <sub>OUT</sub> ) Positive or Negative (Notes 4,7)	t <sub>s</sub>	V <sub>REF</sub> = -2.5V Digital Inputs = 0V to +5V	-	2	5	μS
Channel-to-Channel Isolation (Note 4)	CCI	$V_{REF}B$ to $V_{OUT}A$ or $V_{REF}A$ to $V_{OUT}B$ $V_{REF}B = V_{REF}A = 20V_{p,p}@f = 10kHz$	-	-80	-	dB
Digital Crosstalk (Notes 4, 9)	Q	For Code Transition 0000 0000 to 1111 1111		4	10	nVs
AC Feedthrough (Notes 4, 11)	F <sub>T</sub>	T <sub>A</sub> = 25°C T <sub>A</sub> = Full Temp. Range	-	-	70 65	dB
SWITCHING CHARACTERIST	ICS (Note 4)					
Chip Select to Write Set-Up Time	<sup>t</sup> cs		60	_	_	ns
Chip Select to Write Hold Time	<sup>t</sup> сн		10	-	-	ns
DAC Select to Write Set-Up Time	t <sub>as</sub>		60	-	_	ns
DAC Select to Write Hold Time	t <sub>AH</sub>		10	<del>-</del> .	-	ns
Data Valid to Write Set-Up Time	t <sub>os</sub>		60	<del>-</del>	_	ns
Data Valid to Write Hold Time	t <sub>DH</sub>		10	_	_	ns
Write Pulse Width	t <sub>wa</sub>		50	-	-	ns


#### NOTES:

- 1. Specifications apply to both DAC A and DAC B.
- 2. This is an endpoint linearity specification.
- 3. All devices are guaranteed to be monotonic over the full operating temperature range.
- 4. These characteristics are for design guidance only and are not subject to production test.
- 5. Input resistance temperature coefficient = +300 ppm/°C.
- 6.  $V_{IN} = V_{INL}$  or  $V_{INH}$ ; outputs unloaded. 7.  $V_{REF} = \pm 2.5V$ ; to where output settles to  $\pm 1/2$  LSB.

- 8.  $V_{REF}$  voltage range is +3V to -10V; the absolute maximum negative value is:
- |VREF| = VDD-4V.

  9. Digital crosstalk is a measure of the amount of digital input pulse appearing at the analog output of the unselected DAC while applying it to the digital inputs of the other DAC.
- 10.  $V_{REF}$  = +2.5V,  $R_{PULLDOWN}$  = 20k $\Omega$  (a pulldown resistor to  $V_{SS}$  is used for these tests).
- 11.  $V_{REF}A$ ,  $V_{REF}B = 20V_{p-p}$  Sinewave @ f = 10kHz;  $V_{REF}A$  to  $V_{REF}B$  or  $V_{REF}B$  to  $V_{REF}A$ .

#### DICE CHARACTERISTICS



DIE SIZE 0.082 x 0.111 inch, 9,102 sq. mils (2.08 x 2.82 mm, 5.87 sq. mm)

- 1. ANALOG GROUND (AGND A) 2. NEGATIVE POWER SUPPLY (V<sub>SS</sub>)
- 3. VOLTAGE OUTPUT (V<sub>OUT</sub> A)
  4. DAC A REFERENCE INPUT (V<sub>REF</sub> A)
- 5. DIGITAL GROUND (DGND)
- 6. DIGITAL SELECTION (DAC A/DAC B)
- 7. DIGITAL INPUT DB, (MSB)
- 8. DIGITAL INPUT DB 9. DIGITAL INPUT DB
- 10. DIGITAL INPUT DB

- 11. DIGITAL INPUT DB.
- 12. DIGITAL INPUT DB
- 13. DIGITAL INPUT DB.
- 14. DIGITAL INPUT DB (LSB)
- 15. CHIP SELECT (CS)
- 16. WRITE (WR) 17. POSITIVE POWER SUPPLY (Vpp)
- 18. DAC B REFERENCE INPUT (VREF B)
- 19. VOLTAGE OUTPUT (VOUT B)
- 20. ANALOG GROUND (AGND B)

Substrate (die backside) is internally connected to V<sub>DD</sub>.

# **WAFER TEST LIMITS** at $V_{DD} = +11.4V$ or +15.75V; $V_{SS} = -5V \pm 10\%$ ; $V_{REF} = \pm 2.5V$ ; AGND = 0V; $T_A = +25^{\circ}C$ .


PARAMETER	SYMBOL	CONDITIONS	DAC-8229GBC	UNITS
Relative Accuracy (Note 3)	e Accuracy INI Endocint Linearity Error		±1/2	LSB MAX
Differential Nonlinearity (Notes 1, 3)	DNL		±1	LSBMAX
Gain Error (Note 3)	G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111	±2	LSBMAX
Zero Code Error (Note 3)	V <sub>ZSE</sub>		±10	mV MAX
Input Resistance	R <sub>IN</sub>	Pad 4 and 18	7/15	kΩ MiN/kΩ MAX
V <sub>REF</sub> A/V <sub>REF</sub> B Input Resistance Match	AR <sub>IN</sub>		1	% MAX
Digital Input High	V <sub>IH</sub>		2.4	VMIN
Digital Input Low	V <sub>IL</sub>		0.8	VMAX
Input Current	1 <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μΑ ΜΑΧ
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> ) (Note 3)	PSRR	V <sub>DD</sub> = ±5%	0.01	%/% MAX
Positive Supply Current (Note 2)	IDD		. 6	mA MAX
Negative Supply Current (Note 2)	I <sub>ss</sub>		5	mA MAX


#### NOTES:


- 1. All dice guaranteed monotonic over the full operating temperature range.
- 2.  $V_{IN} = V_{INL}$  or  $V_{INH}$ ; output unloaded.
- 3.  $V_{REF} = +2.5V$ ,  $R_{PULLDOWN} = 20k\Omega$  (a pulldown resistor to  $V_{SS}$  is used for these tests).


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


#### TYPICAL PERFORMANCE CHARACTERTISTICS



























#### TYPICAL PERFORMANCE CHARACTERISTICS Continued











#### WRITE CYCLE TIMING DIAGRAM



#### **BURN-IN CIRCUIT**



#### PARAMETER DEFINITIONS **RESOLUTION (N)**

The resolution of a DAC is the number of states (2<sup>n</sup>) that the fullscale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

#### RELATIVE ACCURACY (INL)

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

#### DIFFERENTIAL NONLINEARITY (DNL)

Differential nonlinearity is the worst case deviation of any adiacent analog output from the ideal 1 LSB step size. The deviation

of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than ±1 LSB may be non-monotonic. ±1/2 LSB INL guarantees monotonicity and ±1 LSB maximum DNL.

**GAIN ERROR**  $(G_{FSE})$  Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal. Zero code error is not included in this measurement.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

#### **GENERAL CIRCUIT DESCRIPTION**

The DAC-8229 consists of two voltage output amplifiers, two high accuracy R-2R resistor ladder networks, an 8-bit input buffer, two 8-bit DAC registers, and interface control logic circuitry.

Also included are 16 single-pole, double-throw NMOS transistor switches. These switches, which are controlled by the digital input code, were designed to switch each R-2R resistor lea between the amplifier inverting input and AGND.

A simplified circuit of the R-2R resistor ladder and output amplifier is illustrated in Figure 1. The signal is inverted from the  $V_{\rm RFF}$ input to the output. Note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the applications section under Single Supply Operation.

#### REFERENCE INPUT

The DAC-8229's internal output amplifier has a maximum voltage swing in the negative direction of -2.5V (limited by  $V_{SS}$ ). In




FIGURE 1: Simplified single DAC configuration (switches shown for all digital inputs at logic "0").

the positive direction, the voltage swing is limited to 4V less than  $\rm V_{DD}.$  These limitations set the maximum levels that the reference input (V $_{REF}$ ) can accept. Note that the positive V $_{REF}$  limit is set by the negative supply voltage, V $_{SS}$ , and the negative V $_{REF}$  limit is set by (V $_{DD}$ –4V).

For example, maximum  $V_{\rm REF}$  input in the positive direction is +2.5V and -11V with  $V_{\rm DD}$  = +15V. The equation for the absolute value in the negative direction takes the form of:

$$|-V_{REF} \max| = V_{DD} - 4V.$$

The equation shows that -8V is the maximum voltage that can be applied in the negative direction at  $V_{REF}$  with  $V_{DD} = +12V$ . The DAC-8229's output voltage equation is:

$$-V_{OUT} = V_{REF} \times D/256$$

where D is the digital input code number that is between 0 and 255.

#### **BUFFER AMPLIFIER SECTION**

The DAC-8229's amplifier output stage is an NPN bipolar transistor. This transistor provides a low-impedance high-output current capability. The emitter of the NPN transistor is loaded with a 450 $\mu$ A NMOS current source that is connected to V<sub>SS</sub>; (see Figure 2). This current is sunk into the negative supply allowing the amplifier's output to go to –2.5V.

Figure 3 depicts a typical output current-sink versus voltage graph for the DAC-8229. It shows the output amplifier's current sink capability with  $V_{SS} = -5V$  and 0V. With  $V_{SS} = -5V$ , the amplifier still operates in the saturation region as the output goes to zero; however, with  $V_{SS} = 0V$ , the amplifier comes out of its saturation region and starts appearing resistive as the output approaches zero.

The DAC-8229's internal amplifiers can each drive +10 volts across a 2kΩ load, sourcing 5mA. In fact, they can drive up to 65mA, but with a reduced output amplitude. See the Output Source Current graph under the typical electrical characteristic




FIGURE 2: Amplifier Output Stage

curves. The user must use caution that the package power dissipation is not exceeded when driving low impedances and high currents. However, as seen in Figure 3, the amplifier has limited current sink capability. Signal waveforms can be improved considerably by adding a pull-down resistor at each amplifier output. For example, pulling a  $2k\Omega$  load down to -2.5V requires a  $1k\Omega$  pull-down resister (connected to -5V) The accompanying scope photographs show the effects of operating






FIGURE 3: DAC Output Current Sink



**PHOTO A:** Multiplying Mode (f = 1kHZ, No Pull-down)



**PHOTO B:** Multiplying Mode (f = 1kHZ, with  $1k\Omega$  Pull-down)

the DAC-8229 with and without a  $1k\Omega$  pull-down resistor. Photo A is that without the pull-down resistor, and B with the  $1k\Omega$  pull-down resistor. Note signal improvement using the pull-down resistor. Figure 4 shows this circuit configuration and the table lists other resistor values.

PULL-DOWN RESISTOR vs LOAD RESISTOR VALUES

$(V_{DD} = +15V;$	V <sub>SS</sub> = -5V)
LOAD	PULL-DOWN
2kΩ	1kΩ
5kΩ	4kΩ
10kΩ	10kΩ
15kΩ	12kΩ
20kΩ	16kΩ
25kΩ	400kΩ
>30kΩ	None Required




FIGURE 4:  $R_{LOAD}$  and  $R_{PULL-DOWN}$  Circuit Configuration with the DAC-8229

The DAC-8229 can also operate with  $\pm 5V$  supplies,  $V_{DD}=\pm 5V$  and  $V_{SS}=\pm 5V$ . See the Relative Accuracy vs. Reference Voltage graphs under the typical characteristics curves. The graphs are shown with and without a  $2k\Omega$  pull-down resistor. Note how the DAC stays within the specified limit except when  $V_{REF}=\pm 2V$  and without the pull-down resistor.

The amplifier's internal gain stages were designed to maintain sufficient gain over its common mode range. This results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during manufacturing. This eliminates user offset trimming in many applications.

#### **DIGITAL SECTION**

Figure 5 shows one digital input structure of the DAC-8229. A built-in 5V regulator and level shifter converts TTL digital input signals into CMOS levels to drive the internal circuitry. This provides full TTL compatibility over a V<sub>DD</sub> range of 5 to 15V.

As shown in Figure 5, each digital input is protected from electrostatic-discharge with two internal diodes connected between  $V_{\rm DD}$  and DGND. Each input has a typical input current of less than 1nA.

#### INTERFACE CONTROL INFORMATION

#### DAC SELECTION

DAC A and DAC B both share a common 8-bit input port. The control input, DAC A/DAC B, selects which DAC can accept data from the input port. A logic low selects DAC A and a logic high selects DAC B.

#### **DAC OPERATION**

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operation of the selected DAC. See Mode Selection Table below.

#### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to the codes on the digital input pins.




FIGURE 5: Simplified Digital Input Structure

#### HOLD MODE

The selected DAC register latches the data present on the digital input pins just prior to  $\overline{CS}$  and  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

MODE SELECTION TABLE

DAC A/ DAC B	cs	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
Н	L	L	HOLD	WRITE
Х	Н	Х	HOLD	HOLD
X	Х	Н	HOLD	HOLD
L = Low State	H = 1	High State	X = Don't Care	

# APPLICATIONS INFORMATION UNIPOLAR OPERATION

Figure 6 shows the DAC-8229 configured to operate in the unipolar mode, and Table 1 shows the corresponding code table. The equation for 1 LSB and the analog output voltage is:

1 LSB = 
$$V_{REF} \times 2^{-8}$$
, or  $V_{REF} \times 1/256$ 

and

$$-V_{OUT} = V_{REF} \times D/256$$

where D is the digital input number between 0 and 255.




FIGURE 6: Unipolar Operation

TABLE 1: Unipolar Code Table (Refer to Figure 6)

	DAC DATA INPUT							
M	SB					LS	B	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$-V_{REF} \left( \frac{255}{256} \right)$
1	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{256}\right) = \frac{-V_{REF}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	0V

#### **BIPOLAR OPERATION**

Figure 7 shows the DAC-8229 configured in the bipolar mode of operation. This configuration requires an external amplifier and four resistors. To keep gain and offset errors at a minimum, the external resistors should be matched to  $\pm 0.1\%$  and track over the operating temperature range of interest.

Table 2 shows the corresponding code table.

**TABLE 2:** Bipolar (Offset Binary) Code Table (Refer to Figure 7)

	DA SB		DA	TAI	NP	UT		ANALOG OUTPUT
1	1	1	1	1	1	1	1	+V <sub>REF</sub> (127)
1	0	0	0	0	0	0	1	+V <sub>REF</sub> (1/128)
1	0	0	0	0	0	0	0	0V
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	-V <sub>REF</sub> (127)
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$




FIGURE 7: Bipolar Operation

#### SINGLE SUPPLY OPERATION

Some applications require the AGND pin to be biased above ground for single supply operation. A popular scheme is shown in Figure 8. It consists of connecting a +2.5 volt reference (such as PMI's REF-03) to the AGND pin,  $\rm V_{REF}$  and  $\rm V_{SS}$  pins grounded, and +12V to  $\rm V_{DD}$ . Both DAC A and DAC B AGND pins are separate and can be independently biased.

The resulting transfer equation is:

$$V_{OLLT}(D) = 2.5(1 + D/256)$$

where D is the whole number binary digital input.

V<sub>OUT</sub> for the circuit of Figure 8 results in:

$$V_{OUT}(255) = 2.5(1 + 255/256) = +5V$$

$$V_{OUT}(0) = +2.5V.$$




FIGURE 8: Single Supply Configuration

Figure 9 shows a typical plot of the DAC-8229 in the singlesupply configuration of Figure 8. It is plotted for various values of AGND voltage biased above ground. It shows relative accuracy degrading as AGND is taken above +4V; however, it contributes only 1 LSB error at +5V.




FIGURE 9: Relative Accuracy vs. AGND

#### MICROPROCESSOR INTERFACE CIRCUITS

The DAC-8229's versatile input structure allows direct interface to 8- or 16-bit microprocessors. Its simplicity reduces the number of required glue logic components. Figures 10 and 11 show the DAC-8229 interface configurations with the 6800 and 8085 microprocessors.




FIGURE 10: DAC-8229 Interface to 6800 Microprocessor




FIGURE 11: DAC-8229 Interface to 8085 Microprocessor



# Dual 12-Bit (8-Bit Byte) Double-Buffered CMOS D/A Converter

**DAC-8248** 

#### **FEATURES**

- Two Matched 12-Bit DACs on One Chip
- 12-Bit Resolution with an 8-Bit Data Bus
- Direct Interface with 8-Bit Microprocessors
- Double-Buffered Digital Inputs
- RESET to Zero Pin
- 12-Bit Endpont Linearity (±1/2 LSB) Over Temperature
- +5V to +15V Single Supply Operation
- Latch-Up Resistant
- Improved ESD Resistance
- Packaged in a Narrow 0.3" 24-Pin DIP and 0.3" 24-Pin SOL package
- Available in Die Form

#### **APPLICATIONS**

- Multi-Channel Microprocessor-Controlled Systems
- Robotics/Process Control/Automation
- Automatic Test Equipment
- Programmable Attenuator, Power Supplies, Window Comparators
- Instrumentation Equipment
- Battery Operated Equipment

#### **GENERAL DESCRIPTION**

The DAC-8248 is a dual 12-bit, double-buffered, CMOS digital-to-analog converter. It has an 8-bit wide input data port that

interfaces directly with 8-bit microprocessors. It loads a 12-bit word in two bytes using a single control; it can accept either a least significant byte or most significant byte first. For designs with a 12-bit or 16-bit wide data path, choose the DAC-8222 or DAC-8221.


The DAC-8248's double-buffered digital inputs allow both DAC's analog output to be updated simultaneously. This is particularly useful in multiple DAC systems where a common LDAC signal updates all DACs at the same time. A single RESET pin resets both outputs to zero.

#### **ORDERING INFORMATION†**

		PACKAGE				
RELATIVE ACCURACY (+5V or	GAIN ERROR +15V)	MILITARY* TEMPERATURE -55°C to +125°C	INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°C to +70°C		
±1/2 LSB	±1 LSB	DAC8248AW	DAC8248EW	_		
±1/2 LSB	±2 LSB	_		DAC8248GP		
±1 LSB	±4 LSB	_	DAC8248FW	DAC8248HP		
±1 LSB	±4 LSB	_	DAC8248FP	DAC8248HS††		

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### **FUNCTIONAL DIAGRAM**




# NAC-8248

The DAC-8248's monolithic construction offers excellent DACto-DAC matching and tracking over the full operating temperature range. The DAC consists of two thin-film R-2R resistor ladder networks, two 12-bit, two 8-bit, and two 4-bit data registers, and control logic circuitry. Separate reference input and feedback resistors are provided for each DAC. The DAC-8248 operates on a single supply from +5V to +15V, and it dissipates less than 0.5mW at +5V (using zero or VDD logic levels). The device is packaged in a space-saving 0.3", 24-pin DIP.

The DAC-8248 is manufactured with PMI's highly-stable thinfilm resistors on an advanced oxide-isolated, silicon-gate, CMOS technology, PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

#### PIN CONNECTIONS



#### **ABSOLUTE MAXIMUM RATINGS**

(T <sub>A</sub> = +25°C, unless otherwise noted.) V <sub>DD</sub> to AGND	
Vnn to AGND	0V, +17V
V <sub>D</sub> to DGND	0V, +17V
AGND to DGND	–0.3V, V <sub>55</sub> +0.3V
Digital Input Voltage to DGND	–0.3V. V <sub>55</sub> +0.3V
V <sub>REF A</sub> , V <sub>REF B</sub> to AGND	0.3V, V <sub>DD</sub> +0.3V
V <sub>BEE A</sub> , V <sub>BEE B</sub> to AGND	±25\
V <sub>RFB A</sub> , V <sub>RFB B</sub> to AGND	±25\
Operating Temperature Range	
AW Version	55°C to +125°C
EW, FW, FP Versions	40°C to +85°C
GP, HP, HS Versions	0°C to +70°C
Junction Temperature	
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	

PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	e <sub>jc</sub>	UNITS
24-Pin Hermetic DIP (W)	69	10	°C/W
24-Pin Plastic DIP (P)	62	32	°C/W
24-Pin SOL (S)	72	24	°C/W

#### NOTE:

- $\Theta_{jA}$  is specified for worst case mounting conditions, i.e.,  $\Theta_{jA}$  is specified for device in socket for CerDIP and P-DIP packages;  $\Theta_{jA}$  is specified for device soldered to printed circuit board for SOL package. CAUTION:
- 1. Do no apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except V<sub>REF</sub> and R<sub>FB</sub>.
- 2. The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Do not insert this device into powered sockets; remove power before insertion or removal.
- 4. Use proper anti-static handling procedures.
- 5. Devices can suffer permanent damage and/or reliability degradation if stressed above the limits listed under Absolute Maximum Ratings for extended periods. This is a stress rating only and functional operation at or above this specification is not implied.

ELECTRICAL CHARACTERISTICS at V<sub>DD</sub> = +5V or +15V; V<sub>REF A</sub> = V<sub>REF B</sub> = +10V; V<sub>OUT A</sub> = V<sub>OUT B</sub> = 0V; AGND = DGND = 0V; T<sub>A</sub> = Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B.

				DAC-8248		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		12	_	_	Bits
Relative Accuracy	INL	DAC-8248A/E/G	_	-	±1/2	LSB
neiative Accuracy	INL	DAC-8248F/H	_		±1	LOD
Differential Nonlinearity	DNL	All Grades are Guaranteed Monotonic		_	±1	LSB
Full Scale Gain Error		DAC-8248A/E	_	_	±1	
(Note 1)	G <sub>FSE</sub>	DAC-8248G	_	_	±2	LSB
(Note 1)		DAC-8248F/H	_	_	±4	
Gain Temperature Coefficient (ΔGain/ΔTemperature)	TCG <sub>FS</sub>	(Notes 2, 6)	<del>_</del>	±2	±5	ppm/°C

**ELECTRICAL CHARACTERISTICS** at V<sub>DD</sub> = +5V or +15V; V<sub>REF A</sub> = V<sub>REF B</sub> = +10V; V<sub>OUT A</sub> = V<sub>OUT B</sub> = 0V; AGND = DGND = 0V; T<sub>A</sub> = Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B. (Continued)

				DAC-8248		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Leakage Current		All Digital Inputs = 0s				
	LKG	$T_A = +25$ °C	_	±5	±10	- ^
I <sub>OUT A</sub> (Pin 2), I <sub>OUT B</sub> (Pin 24)		T <sub>A</sub> = Full Temp. Range			±50	nA
Input Resistance (V <sub>REF A, REF B</sub> )	R <sub>REF</sub>	(Note 9)	8	11	15	kΩ
Input Resistance Match	ΔR <sub>REF</sub> R <sub>REF</sub>		_	±0.2	±1	%
DIGITAL INPUTS						
		$V_{DD} = +5V$	2.4	<u>-</u>	_	
Digital Input High	V <sub>INH</sub>	V <sub>DD</sub> = +15V	13.5	_	_	V
		V <sub>DD</sub> = +5V	_	_	0.8	
Digital Input Low	V <sub>INL</sub>	$V_{DD} = +15V$	_	_	1.5	V
Input Current (V <sub>IN</sub> = 0V		T <sub>A</sub> = +25°C	_	±0.001	±1	
or V <sub>DD</sub> and V <sub>INL</sub> or V <sub>INH</sub> )	IN	T <sub>A</sub> = Full Temp. Range		_	±10	μΑ
Input Capacitance	_	DB0-DB11	_		10	
(Note 2)	CIN	WR, LDAC, DAC A/DAC B, LSB/MSB, RESET	_	-	15	рF
POWER SUPPLY						
Supply Current		Digital Inputs = V <sub>INL</sub> or V <sub>INH</sub>	_		2	mA
Supply Current	I <sub>DD</sub>	Digital Inputs = 0V or V <sub>DD</sub>		10	100	μΑ
DC Power Supply						
Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$			0.002	%/%
(ΔGain/ΔV <sub>DD</sub> )						
AC PERFORMANCE CHARACT	ERISTICS (N	ote 2)				
Propagation Delay (Notes 3, 4)	t <sub>PD</sub>	T <sub>A</sub> = +25°C		_	350	ns
Output Current Settling Time		T 1000				
(Notes 4, 5)	t <sub>s</sub>	T <sub>A</sub> = +25°C			1	μs
		Digital Inputs = all 0s			00	
Output Capacitance	Co	C <sub>OUT A</sub> , C <sub>OUT B</sub>			90	- pF
Output Oapaoitanos	00	Digital Inputs = all 1s			400	— рг
		C <sub>OUT A</sub> , C <sub>OUT B</sub>	_	_	120	
		V <sub>REF A</sub> to I <sub>OUT A</sub> ; V <sub>REF A</sub> = 20V <sub>p-p</sub>			70	
AC Feedthrough at	FTA	f = 100kHz; T <sub>A</sub> = +25°C	_	_	-70	
I <sub>OUT A</sub> or I <sub>OUT B</sub>		V <sub>REF B</sub> to I <sub>OUT B</sub> ; V <sub>REF B</sub> = 20V <sub>p-p</sub>				– dB
	FT <sub>B</sub>	f = 100kHz; T <sub>A</sub> = +25°C			-70	


**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  or +15V,  $V_{REFA} = V_{REFB} = +10V$ ;  $V_{OUTA} = V_{OUTB} = 0V$ ; AGND = DGND = 0V;  $T_A = Full$  Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B. Continued

PARAMETER	SYMBOL CONDITIONS	DAC-8248					
			V <sub>DD</sub> = +5V		V <sub>DD</sub> = +15V		
SWITCHING CHARACT (Notes 2, 7)	ERISTICS	+25°C	-40°C TO +85°C (Note 8)	-55°C TO +125°C	ALL TEMPS (Note 10)		
LSB/MSB Select to Write Set-Up Time	<sup>t</sup> cas	130	170	180	80	ns MIN	
LSB/MSB Select to Write Hold Time	<sup>t</sup> свн	0	0	0	0	ns MIN	
DAC Select to Write Set-Up Time	<sup>t</sup> as	180	210	220	80	ns MIN	
DAC Select to Write Hold Time	t <sub>AH</sub>	0	0	0	0	ns MIN	
LDAC to Write Set-Up Time	t <sub>LS</sub>	120	150	160	80	ns MIN	
LDAC to Write Hold Time	tн	0	0	0	0	ns MIN	
Data Valid to Write Set-Up Time	t <sub>DS</sub>	160	210	220	70	ns MIN	
Data Valid to Write Hold Time	t <sub>DH</sub>	0	0	0	10	ns MIN	
Write Pulse Width	t <sub>wa</sub>	130	150	170	90	ns MIN	
LDAC Pulse Width	t <sub>LWD</sub>	100	110	130	60	ns MIN	
Reset Pulse Width	t <sub>RWD</sub>	80	90	90	60	ns MIN	


#### NOTES:

- Measured using internal R<sub>FB A</sub> and R<sub>FB B</sub>. Both DAC digital inputs = 1111 1111 1111.
- 2. Guaranteed and not tested.
- From 50% of digital input to 90% of final analog output current. V<sub>REF A</sub> = V<sub>RFF R</sub> = +10V; OUT A, OUT B load = 100Ω, C<sub>FXT</sub> = 13pF.
- 4.  $\overline{WR}$ ,  $\overline{LDAC}$  = 0V; DB0-DB7 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- Settling time is measured from 50% of the digital input change to where the output settles within 1/2 LSB of full scale.
- 6. Gain TC is measured from +25°C to  $T_{MIN}$  or from +25°C to  $T_{MAX}$ .
- 7. See Timing Diagram.
- 8. These limits apply for the commercial and industrial grade products.
- 9. Absolute Temperature Coefficient is approximately +50 ppm/°C.
- 10. These limits also apply as typical values for  $V_{DD}$  = +12V with +5V CMOS logic levels and  $T_A$  = +25°C.

#### **BURN-IN CIRCUIT**



#### **DICE CHARACTERISTICS**



DIE SIZE  $0.124 \times 0.132$  inch, 16,368 sq. mils (3.15  $\times$  3.55 mm, 10.56 sq. mm)

1.	AGND	13.	N.C.
2.	I <sub>OUT A</sub>	14.	DB1
3.	R <sub>FB A</sub>	15.	DB0(LSB)
4.	V <sub>REF A</sub>	16.	RESET
5.	DGND	17.	LSB/MSB
6.	DB7(MSB)	18.	DAC A/DAC B
7.	DB6	19.	LDAC
8.	DB5	20.	WR
9.	DB4	21.	V <sub>DD</sub>
10.	DB3	22.	V <sub>REF B</sub>
11.	DB2	23.	R <sub>FB B</sub>
12.	N.C.	24.	I <sub>OUT B</sub>

Substrate (die backside) is internally connected to V<sub>DD</sub>.

 $\textbf{WAFER TEST LIMITS} \text{ at V}_{DD} = +5 \text{V or} + 15 \text{V, V}_{REF A} = \text{V}_{REF B} = +10 \text{V, V}_{OUT A} = \text{V}_{OUT B} = 0 \text{V; AGND} = \text{DGND} = 0 \text{V; T}_{A} = 25 ^{\circ}\text{C}.$ 


			DAC-8248G	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Relative Accuracy	INL	Endpoint Linearity Error	±1	LSB MAX
Differential Nonlinearity	DNL	All Grades are Guaranteed Monotonic	±1	LSB MAX
Full Scale Gain Error (Note 1)	G <sub>FSE</sub>	Digital Inputs = 1111 1111 1111	±4	LSB MAX
Output Leakage (I <sub>OUT A</sub> , I <sub>OUT B</sub> )	I <sub>LKG</sub>	Digital Inputs = 0000 0000 0000 Pad 2 and 24	±50	nA MAX
Input Resistance (V <sub>REF A</sub> , V <sub>REF B</sub> )	R <sub>REF</sub>	Pad 4 and 22	8/15	kΩMIN/ kΩMAX
V <sub>REF A</sub> , V <sub>REF B</sub> Input Resistance Match	ΔR <sub>REF</sub> R <sub>REF</sub>		±1	%MAX
Digital Input High	V <sub>INH</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	2.4 13.5	V MIN
Digital Input Low V VDI		$V_{DD} = +5V$ $V_{DD} = +15V$	0.8 . 1.5	V MAX
Digital Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub> ; V <sub>INL</sub> or V <sub>INH</sub>	±1	μΑ MAX
Supply Current	I <sub>DD</sub>	All Digital Inputs V <sub>INL</sub> or V <sub>INH</sub> All Digital Inputs 0V or V <sub>DD</sub>	2 0.1	mA MAX
DC Supply Rejection (ΔGain/ΔV <sub>DD</sub> )	PSR	$\Delta V_{DD} = \pm 5\%$	0.002	%/% MAX


#### NOTES:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


<sup>1.</sup> Measured using internal R<sub>FB A</sub> and R<sub>FB B</sub>.


#### TYPICAL PERFORMANCE CHARACTERISTICS




























#### TYPICAL PERFORMANCE CHARACTERISTICS


















#### WRITE TIMING CYCLE DIAGRAM



#### PARAMETER DEFINITIONS

#### **RESOLUTION (N)**

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

#### RELATIVE ACCURACY (INL)

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

#### **DIFFERENTIAL NONLINEARITY (DNL)**

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than ±1 LSB may be nonmonotonic. ±1/2 LSB INL guarantees monotonicity and ±1 LSB maximum DNL.

#### GAIN ERROR (G<sub>FSE</sub>)

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

Refer to PMI 1990/91 Data Book, Section 11, for additional digital-to-analog converter definitions.

#### **GENERAL CIRCUIT DESCRIPTION**

#### **CONVERTER SECTION**

The DAC-8248 incorporates two multiplying 12-bit current output CMOS digital-to-analog converters on one monolithic chip. It contains two highly-stable thin-film R-2R resistor ladder networks, two 12-bit DAC registers, two 8-bit input registers, and two 4-bit input registers. It also contains the DAC control logic circuitry and 24 single-pole, double-throw NMOS transistor current switches.

Figure 1 shows a simplified circuit for the R-2R ladder and transistor switches for a single DAC. R is typically  $11 \Omega$ . The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. Figure 2 shows a single NMOS transistor switch.

FIGURE 1: Simplified Single DAC Circuit Configuration.
(Switches Are Shown For All Digital Inputs At Zero)





FIGURE 2: N-Channel Current Steering Switch



The binary-weighted currents are switched between  $I_{OUT}$  and AGND by the transistor switches. Selection between  $I_{OUT}$  and AGND is determined by the digital input code. It is important to keep the voltage difference between  $I_{OUT}$  and AGND terminals as close to zero as practical to preserve data sheet limits. It is easily accomplished by connecting the DAC's AGND to the noninverting input of an operational amplifier and  $I_{OUT}$  to the inverting input. The amplifier's feedback resistor can be eliminated by connecting the op amp's output directly to the DAC's  $R_{FB}$  terminal (by using the DAC's internal feedback resistor,  $R_{FB}$ ). The amplifier also provides the current-to-voltage conversion for the DAC's output current.

The output voltage is dependent on the DAC's digital input code and  $V_{\text{REF}}$ , and is given by:

$$V_{OUT} = V_{REF} \times D/4096$$

where D is the digital input code integer number that is between 0 and 4095.

The DAC's input resistance,  $R_{REF}$  is always equal to a constant value, R. This means that  $V_{REF}$  can be driven by a reference voltage or current, AC or DC (positive or negative). It is recommended that a low-temperature-coefficient external  $R_{FB}$  resistor be used if a current source is employed.

The DAC's output capacitance ( $C_{OUT}$ ) is code dependent and varies from 90pF (all digital inputs low) to 120pF (all digital inputs high).


To ensure accuracy over the full operating temperature range, permanently turned "ON" MOS transistor switches were included in series with the feedback resistor (RFB) and the R-2R ladder's terminating resistor (see Figure 1). The gates of these NMOS transistors are internally connected to  $V_{DD}$  and will be turned "OFF" (open) if  $V_{DD}$  is not applied. If an op amp is using the DAC's  $R_{FB}$  resistor to close its feedback loop, then  $V_{DD}$  must be applied before or at the same time as the op amp's supply; this will prevent the op amp's output from becoming "opencircuited" and swinging to either rail. In addition, some applications require the DAC's ladder resistance to fall within a certain range and are measured at incoming inspection;  $V_{DD}$  must be applied before these measurements can be made.

#### **DIGITAL SECTION**

The DAC-8248's digital inputs are TTL compatible at  $V_{DD}$ =+5V and CMOS compatible at  $V_{DD}$ =+15V. They were designed to convert TTL and CMOS input logic levels into voltage levels that will drive the internal circuitry. The DAC-8248 can use+5V CMOS logic levels with  $V_{DD}$ =+12V; however, supply current will increase to approximately 5-6mA.

Figure 3 shows the DAC's digital input structure for one bit. This circuitry drives the DAC registers. Digital controls,  $\phi$  and  $\overline{\phi}$ , shown are generated from the DAC's input control logic circuitry.

FIGURE 3: Digital Input Structure For One Bit



The digital inputs are electrostatic-discharge (ESD) protected with two internal distributed diodes as shown in Figure 3; they are connected between V<sub>DD</sub> and DGND. Each input has a typical input current of less than 1nA.

The digital inputs are CMOS inverters and draw supply current when operating in their linear region. Using a +5V supply, the linear region is between +1.2V to +2.8V with current peaking at +1.8V. Using a +15V supply, the linear region is from +1.2V to +12V (current peaking at +3.9V). It is recommended that the digital inputs be operated as close to the power supply voltage and DGND as is practically possible; this will keep supply currents to a minimum. The DAC-8248 may be operated with any supply voltage between the range of +5V to +15V and still perform to data sheet limits.

The DAC-8248's 8-bit wide data port loads a 12-bit word in two bytes: 8-bits then 4-bits (or 4-bits first then 8-bits, at users discretion) in a right justified data format. This data is loaded into the input registers with the LSB/MSB and WR control pins.

Data transfer from the input registers to the DAC registers can be automatic. It can occur upon loading of the second data byte into the input register, or can occur at a later time through a strobed transfer using the  $\overline{\text{LDAC}}$  control pin.

FIGURE 4: Four Cycle Update Timing Diagram





FIGURE 5: Five Cycle Update Timing Diagram



#### **AUTOMATIC DATA TRANSFER MODE**

Data may be transferred automatically from the input register to the DAC register. The first cycle loads the first data byte into the input register; the second cycle loads the second data byte and simultaneously transfers the full 12-bit data word to the DAC register. It takes four cycles to load and transfer two complete digital words for both DAC's, see Figure 4 (Four Cycle Update Timing Diagram) and the Mode Selection Table.

#### STROBED DATA TRANSFER MODE

Strobed data transfer allows the full 12-bit digital word to be loaded into the input registers and transferred to the DAC registers at a later time. This transfer mode requires five cycles: four to load two new data words into both DACs, and the fifth to transfer all data into the DAC registers. See Figure 5 (Five Cycle Update Timing Diagram) and the Mode Selection Table.

Strobed data transfer separating data loading and transfer operations serves two functions: the DAC output updating may be more precisely controlled, and multiple DACs in a multiple DAC system can be updated simultaneously.


#### RESET

The DAC-8248 comes with a  $\overline{\text{RESET}}$  pin that is useful in system calibration cycles and/or during system power-up. All registers are reset to zero when  $\overline{\text{RESET}}$  is low, and latched at zero on the rising edge of the  $\overline{\text{RESET}}$  signal when  $\overline{\text{WRITE}}$  is high.

#### INTERFACE CONTROL LOGIC

The DAC-8248's control logic is shown in Figure 6. This circuitry interfaces with the system bus and controls the DAC functions.

FIGURE 6: Input Control Logic



#### MODE SELECTION TABLE

	GITAL INPUT	S		REGISTER STATUS						
						DAC A			DAC B	
_					INPUT R	EGISTER	_ DAC _	INPUT R	EGISTER	_ DAC
DAC A/B	WR	LSB/MSB	RESET	LDAC	LSB	MSB	REGISTER	LSB	MSB	REGISTER
L	L	L	Н	Н	WR	LAT	LAT	LAT	LAT	LAT
L	L	L	Н	L	WR	LAT	WR	LAT	LAT	WR
L	L	Н	н	н	LAT	WR	LAT	LAT	LAT	LAT
L	L	Н	Н	L	LAT	WR	WR	LAT	LAT	WR
Н	L	L	Н	Н	LAT	LAT	LAT	WR	LAT	LAT
Н	L	L	Н	L	LAT	LAT	WR	WR	LAT	WR
Н	L	Н	Н	Н	LAT	LAT	LAT	LAT	WR	LAT
Н	L	Н	Н	L	LAT	LAT	WR	LAT	WR	WR
Х	Н	X	Н	Н	LAT	LAT	LAT	LAT	LAT	LAT
X	Н	X	н	L	LAT	LAT	WR	LAT	LAT	WR
Х	Х	X	L	X		ALL REG	GISTERS ARE	RESET T	O ZEROS	
Χ	Н	X	₹	Х		ZEROS A	RE LATCHED	IN ALL R	EGISTERS	3

L = Low H = High X = Don't Care WR = Registers Being Loaded LAT = Registers Latched

#### INTERFACE CONTROL LOGIC PIN FUNCTIONS

LSB/MSB – (PIN 17) LEAST SIGNIFICANT BIT(Active Low)/
MOST SIGNIFICANT BIT (Active High). Selects lower 8-bits
(LSBs) or upper 4-bits (MSBs); either can be loaded first. It is
used with the WR signal to load data into the input registers.
Data is loaded in a right justified format.

DAC A/DAC B – (PIN 18) DAC SELECTION. Active low for DAC A and Active High for DAC B.

WR – (PIN 20) WRITE – Active Low. Used with the LSB/MSB signal to load data into the input registers, or Active High to latch data into the input registers.

LDAC – (PIN 19) LOAD DAC. Used to transfer data simultaneously from DAC A and DAC B input registers to both DAC output registers. The DAC register becomes transparent (activity on the digital inputs appear at the analog output) when both WR and LDAC are low. Data is latched into the output registers on the rising edge of LDAC.

RESET – (PIN 16) – Active Low. Functions as a zero override; all registers are forced to zero when the RESET signal is low. All registers are latched to zeros when the write signal is high and RESET goes high.

#### APPLICATIONS INFORMATION

#### UNIPOLAR OPERATION

Figure 7 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC-8248 and OP-270 dual op amp (use two OP-42s for applications requiring higher speeds), and Table 1 shows the corresponding code table. Resistors  $R_1$ ,  $R_2$ , and  $R_3$ , R4 are used only if full-scale gain adjustments are required.

TABLE 1: Unipolar Binary Code Table (Refer to Figure 7)

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub> (DAC A or DAC B)
1111 1111 1111	-V <sub>REF</sub> (4095)
1000 0000 0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{1}{2}V_{REF}$
0000 0000 0001	-V <sub>REF</sub> (1/4096)
0000 0000 0000	oV.

NOTE: 1 LSB =  $(2^{-12})$  (VREF) =  $\frac{1}{4096}$  (VREF)


Low temperature-coefficient (approximately 50ppm/°C) resistors or trimmers should be used. Maximum full-scale error without these resistors for the top grade device and  $V_{\rm REF}$  = ±10V is 0.024%, and 0.049% for the low grade. Capacitors  ${\rm C_1}$  and  ${\rm C_2}$  provide phase compensation to reduce overshoot and ringing when high-speed op amps are used.

Full-scale adjustment is achieved by loading the appropriate DAC's digital inputs with 1111 1111 1111 and adjusting  $R_1$  (or  $R_2$  for DAC B) so that:

$$V_{OUT} = V_{REF} \times \left( \frac{4095}{4096} \right)$$

Full-scale can also be adjusted by varying V<sub>REF</sub> voltage and eliminating R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>. Zero adjustment is performed by

FIGURE 7: Unipolar Configuration (2-Quadrant Multiplication)



loading the appropriate DAC's digital inputs with 0000 0000 0000 and adjusting the op amp's offset voltage to 0V. It is recommended that the op amp offset voltage be adjusted to less than 10% of 1 LSB (244 $\mu$ V), and over the operating temperature range of interest. This will ensure the DAC's monotonicity and minimize gain and linearity errors.

#### **BIPOLAR OPERATION**

The bipolar (offset binary) 4-quadrant configuration using the DAC-8248 is shown in Figure 8, and the corresponding code is shown in Table 2. The circuit makes use of the OP-470, a quad op amp (use four OP-42s for applications requiring higher speeds).

The full-scale output voltage may be adjusted by varying V<sub>REF</sub> or the value of R5 and R8, and thus eliminating resistors R1, R2, R3, and R4. If resistors R1 through R4 are omitted, then R5, R6, R7 (R8, R9, and R10 for DAC B) should be ratio-matched to 0.01% to keep gain error within data sheet specifications. The resistors should have identical temperature-coefficients if operating over the full temperature range.

Zero and full-scale are adjusted in one of two ways and are at the users discretion. Zero-output is adjusted by loading the appropriate DAC's digital inputs with 1000 0000 0000 and varying R1 (R3 for DAC B) so that V<sub>OUT A</sub> (or V<sub>OUT B</sub>) equals 0V. If R1, R2 (R3, R4 for DAC B) are omitted, then zero output can be adjusted by varying R6, R7 ratios (R9, R10 for DAC B). Full-scale is adjusted by loading the appropriate DAC's digital inputs with 1111 1111 and varying R5 (R8 for DAC B).

**TABLE 2:** Bipolar (Offset Binary) Code Table (Refer to Figure 8)

BINARY NUMBER IN DAC REGISTER MSB LSB	ANALOG OUTPUT, V <sub>OUT</sub> (DAC A or DAC B)
1111 1111 1111	$+V_{REF}\left(rac{2047}{2048} ight)$
1000 0000 0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000 0000 0000	ov
0111 1111 1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 0000 0000	$-V_{REF}\left(\frac{2048}{2048}\right)$


**NOTE:** 1 LSB =  $(2^{-11})$  (V<sub>REF</sub>) =  $\frac{1}{2048}$  (V<sub>REF</sub>)

#### SINGLE SUPPLY OPERATION

#### **CURRENT STEERING MODE**

Because the DAC-8248's R-2R resistor ladder terminating resistor is internally connected to AGND, it lends itself well for single supply operation in the current steering mode configuration. This means that AGND can be raised above system

FIGURE 8: Bipolar Configuration (4-Quadrant Multiplication)



ground as shown in Figure 9. The output voltage will be between +5V and +10V depending on the digital input code. The output expression is given by:

$$V_{OUT} = V_{OS} + (D/4096)(V_{OS})$$

where V<sub>OS</sub> = Offset Reference Voltage (+5V in Figure 9)
D = Decimal Equivalent of the Digital Input Word

#### **VOLTAGE SWITCHING MODE**

Figure 10 shows the DAC-8248 in another single supply configuration. The R-2R ladder is used in the voltage switching mode and functions as a voltage divider. The output voltage (at the  $V_{REF}$  pin) exhibits a constant impedance R (typically 11k $\Omega$ ) and must be buffered by an op amp. The R<sub>FB</sub> pins are not used and are left open. The reference input voltage must be maintained within +1.25V of AGND, and  $V_{DD}$  between +12V and +15V; this ensures that device accuracy is preserved.

The output voltage expression is given by:

$$V_{OUT} = V_{RFF} (D/4096)$$

where D = Decimal Equivalent of the Digital Input Word

#### **APPLICATIONS TIPS**

#### GENERAL GROUND MANAGEMENT

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have a low impedance.

The DAC-8248's AGND and DGND pins should be tied together at the device socket to prevent digital transients from appearing

at the analog output. This common point then becomes the single ground point connection. AGND and DGND is then brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

PC board ground plane can be used for the single point ground connection should the connections not be practical at the device socket. If neither of these connections are practical or allowed, then the device should be placed as close as possible to the systems single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

#### POWER SUPPLY DECOUPLING

Power supplies used with the DAC-8248 should be well filtered and regulated. Local supply decoupling consisting of a 1 to  $10\mu F$  tantalum capacitor in parallel with a  $0.1\mu F$  ceramic is highly recommended. The capacitors should be connected between the  $V_{DD}$  and DGND pins and at the device socket.

FIGURE 9: Single Supply Operation (Current Switching Mode)




FIGURE 10: Single Supply Operation (Voltage Switching Mode)




FIGURE 12: DAC-8248 To MC6809 Interface





FIGURE 13: DAC-8248 To MC68008 Interface





# Quad 8-Bit Multiplying CMOS D/A Converter with Memory

**DAC-8408** 

#### **FEATURES**

- Four DACs in a 28 Pin, 0.6 Inch Wide DIP or 28 Pin JEDEC Plastic Chip Carrier
- ±1/4 LSB End-Point Linearity
- Guaranteed Monotonic
- DACs Matched to Within 1%
- Microprocessor Compatible
- Read/Write Capability (with Memory)
- TTL/CMOS Compatible
- Four-Quadrant Multiplication
- Single-Supply Operation (+5V)
- Low Power Consumption
- Latch-Up Resistant
- Available in Die Form

#### ORDERING INFORMATION †

			PACKAGE	
INL	DNL	COMMERCIAL TEMPERATURE 0°C to +70°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	MILITARY* TEMPERATURE -55°C to +125°C
±1/4LSB	±1/2LSB	DAC8408GP	DAC8408ET	DAC8408AT
±1/2LSB	±1LSB	<u>-</u>	DAC8408FT	DAC8408BT
±1/2LSB	±1LSB	-	DAC8408FPC <sup>††</sup>	_
±1/2LSB	±1LSB	_	DAC8408FS	_
±1/2LSB	±1LSB		DAC8408FP	-

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

#### **APPLICATIONS**


- Voltage Set Points in Automatic Test Equipment
- Systems Requiring Data Access for Self-Diagnostics
- Industrial Automation
- Multi-Channel Microprocessor-Controlled Systems
- Digitally Controlled Op Amp Offset Adjustment
- Process Control
- Digital Attenuators

#### **GENERAL DESCRIPTION**

The DAC-8408 is a monolithic quad 8-bit multiplying digital-toanalog CMOS converter. Each DAC has its own reference input, feedback resistor, and on-board data latches that feature read/write capability. The readback function serves as memory for those systems requiring self-diagnostics.

A common 8-bit TTL/CMOS compatible input port is used to load data into any of the four DAC data-latches. Control lines DS1, DS2, and A/B determine which DAC will accept data. Data loading is similar to that of a RAM's write cycle. Data can be read back onto the same data bus with control line R/W. The DAC-8408 is bus compatible with most 8-bit microprocessors, including the 6800, 8080, 8085, and Z80. The DAC-8408 operates on a single +5 volt supply and dissipates less than 20mW. The DAC-8408 is manufactured using PMI's highly stable, thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS process. PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.


#### **FUNCTIONAL DIAGRAM**



Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

<sup>##</sup> For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### PIN CONNECTIONS



<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_A = +25$ °C, unless otherwise noted.)
V <sub>DD</sub> to I <sub>OUT 2A</sub> , I <sub>OUT 2B</sub> , I <sub>OUT 2C</sub> , I <sub>OUT 2D</sub>
V <sub>DD</sub> to DGND
OUT 1A' OUT 1B'
I <sub>OUT 1C</sub> , I <sub>OUT 1D</sub> to DGND0.3V to V <sub>DD</sub> + 0.3V
R <sub>FB</sub> A, R <sub>FB</sub> B, R <sub>FB</sub> C, R <sub>FB</sub> D to I <sub>OUT</sub> ±25V
OUT 2A' OUT 2B'
$I_{OUT\ 2C^{\prime}}$ $I_{OUT\ 2D}$ to DGND0.3V to $V_{DD}$ + 0.3V DB0 through DB7 to DGND0.3V to $V_{DD}$ + 0.3V
Control Logic
Input Voltage to DGND
V <sub>REF</sub> A, V <sub>REF</sub> B, V <sub>REF</sub> C, V <sub>REF</sub> D to
l <sub>OUT 2A'</sub> l <sub>OUT 2B'</sub> l <sub>OUT 2C'</sub> l <sub>OUT 2D</sub> ±25V Operating Temperature Range
Commercial Grade (GP) 0°C to +70°C
Industrial Grade (ET, FT, FP, FPC, FS)40°C to +85°C
Military Grade (AT, BT)55°C to +125°C
Junction Temperature +150°C

Storage remperature								
Lead Temperature (Soldering, 10 sec) +300°C								
PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	Θ <sub>jC</sub>	UNITS					
28-Pin Hermetic DIP (T)	55	10	°C/W					
28-Pin Plastic DIP (P)	53	27	°C/W					
28-Pin SOL (S)	68	23	°C/W					
28-Contact PLCC (PC)	66	29	°C/W					

#### NOTE

- O<sub>|A</sub> is specified for worst case mounting conditions, i.e., O<sub>|A</sub> is specified for device in socket for CerDIP and P-DIP packages; O<sub>|A</sub> is specified for device soldered to printed circuit board for SOL and PLCC packages.
   CAUTION:
- Do not apply voltages higher than V<sub>DD</sub> + 0.3V or less than -0.3V potential on
- any terminal except V<sub>REF</sub> and R<sub>FB</sub>.

  2. The digital control inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V;  $V_{REF}$  = ±10V;  $V_{OUT}$ A, B, C, D = 0V;  $T_A$  = -55°C to +125°C apply for DAC-8408AT/BT,  $T_A$  = -40°C to +85°C apply for DAC-8408ET/FT/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for DAC-8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D.

		* .		DAC-840	8	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N	1	8	_	. –	Bits
Nonlinearity (Notes 1, 2)	INL	DAC-8408A/E/G DAC-8408B/F/H			±1/4 ±1/2	LSB
Differential Nonlinearity	DNL	DAC-8408A/E/G DAC-8408B/F/H	-	_	±1/2 ±1	LSB
Gain Error	G <sub>FSE</sub>	(Using Internal R <sub>FB</sub> )		_	±1	LSB
Gain Tempco (Notes 3, 6)	TC <sub>GFS</sub>		_	±2	±40	ppm/°C
Power Supply Rejection $(\Delta V_{DD} = \pm 10\%)$	PSR		<u></u>	-	0.001	%FSR/%
I <sub>OUT 1A, B, C, D</sub> Leakage Current (Note 13)	I <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		_	±30 ±100	nA

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = \pm 10V$ ;  $V_{OUT}A$ , B, C, D = 0V;  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  apply for DAC-8408AT/BT,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  apply for DAC-8408ET/FT/FP/FPC/FS;  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  apply for DAC-8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D. *Continued* 

PARAMETER	SYMBOL	CONDITIONS	MIN	DAC-8408	MAX	UNITS
REFERENCE INPUT						
Input Voltage Range				_	±20	V
Input Resistance Match (Note 4)		R <sub>A, B, C, D</sub>	_	_	±1	%
Input Resistance	R <sub>IN</sub>		6	10	14	kΩ
DIGITAL INPUTS						
Digital Input Low	V <sub>IL</sub>		_	_	0.8	٧
Digital Input High	V <sub>IH</sub>		2.4	_		٧
Input Current (Note 5)	I <sub>IN</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		±0.01	±1.0 ±10.0	μΑ
Input Capacitance (Note 6)	C <sub>IN</sub>				8	pF
DATA BUS OUTPUTS						
Digital Output Low	V <sub>OL</sub>	1.6mA Sink	_		0.4	V
Digital Output High	V <sub>OH</sub>	400μA Source	4		_	V
Output Leakage Current	I <sub>LKG</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range		±0.005 ±0.075	±1.0 ±10.0	μΑ
DAC OUTPUTS (Note 6)						
Propagation Delay (Note 7)	t <sub>pD</sub>			150	180	ns
Settling Time (Notes 11, 12)	t <sub>s</sub>		_	190	250	ns
Output Capacitance	C <sub>OUT</sub>	DAC Latches All "0's" DAC Latches All "1's"	_	_	30 50	pF
AC Feedthrough	FT	$(20V_{p-p}   @ F = 100kHz)$	54			dB
SWITCHING CHARACTERISTI	<b>CS</b> (Notes 6, 10)					
Write to Data Strobe Time	t <sub>DS1</sub> or t <sub>DS2</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	90 145		_	ns
Data Valid to Strobe Set-Up Time	t <sub>DSU</sub>	T <sub>A</sub> = +25°C T <sub>A</sub> = Full Temp. Range	150 175	_	_	ns
Data Valid to Strobe Hold Time	t <sub>DH</sub>		10	_	_	ns
DAC Select to Strobe Set-Up Time	t <sub>AS</sub>		0	_	_	ns
DAC Select to Strobe Hold Time	t <sub>AH</sub>		0	_		ns
Write Select to Strobe Set-Up Time	t <sub>WSU</sub>		0	_	_	ns
Write Select to Strobe Hold Time	t <sub>WH</sub>		0	_	_	ns

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$ ;  $V_{REF} = \pm 10V$ ;  $V_{OUT}A$ , B, C, D = 0V;  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  apply for DAC-8408AT/BT,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  apply for DAC-8408ET/FT/FP/FPC/FS;  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  apply for DAC-8408GP, unless otherwise noted. Specifications apply for DAC A, B, C, & D. *Continued* 


				DAC-840	8	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Read to	•	T <sub>A</sub> = +25°C	220	_		
Data Strobe Width	t <sub>RDS</sub>	T <sub>A</sub> = Full Temp. Range	350	-		ns
Data Strobe to		T <sub>A</sub> = +25°C	320	_		
Output Valid Time	tco	T <sub>A</sub> = Full Temp. Range	430		_	ns
Output Data to	<u> </u>	T <sub>A</sub> = +25°C	200	_		
Deselect Time	t <sub>OTD</sub>	T <sub>A</sub> = Full Temp. Range	270	_		ns
Read Select to	•		0			ns
Strobe Set-Up Time	t <sub>RSU</sub>		0			115
Read Select to	+		0			ns
Strobe Hold Time	t <sub>RH</sub>		0			115
POWER SUPPLY						
Voltage Range	V <sub>DD</sub>		4.5	_	5.5	· V
Supply Current	1				50	
(Note 8)	I <sub>DD</sub>				50	μΑ
Supply Current	1	T <sub>A</sub> = +25°C	_	_	1.0	mA
(Note 9)	I <sub>DD</sub>	T <sub>A</sub> = Full Temp. Range		_	1.5	mA

#### NOTES:


- 1. This is an end-point linearity specification.
- 2. Guaranteed to be monotonic over the full operating temperature range.
- 3. ppm/°C of FSR (FSR = Full Scale Range = V<sub>REF</sub> 1 LSB.)
- 4. Input Resistance Temperature Coefficient = +300ppm/°C.
- Logic Inputs are MOS gates. Typical input current at +25°C is less than 10nA.
- 6. Guaranteed by design.

- 7. From Digital Input to 90% of final analog output current.
- 8. All Digital Inputs "0" or V<sub>DD</sub>.
- 9. All Digital Inputs VIH or VIL.
- 10. See Timing Diagram.
- 11. Digital Inputs = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- 12. Extrapolated:  $t_s$  (1/2 LSB) =  $t_{pD}$  + 6.2 $\tau$  where  $\tau$  = the measured first time constant of the final RC decay.
- 13. All Digital Inputs = 0V; V<sub>BEF</sub> = +10V.

#### **BURN-IN CIRCUIT**



#### **DICE CHARACTERISTICS**



DIE SIZE 0.130 × 0.124 inch, 16,120 sq. mils (3.30 × 3.15 mm, 10.4 sq. mm)

- 1. V<sub>DD</sub> 15. DB6 2. V<sub>REF</sub>A 3. R<sub>FB</sub>A 4. I<sub>OUT 1A</sub> 5. I<sub>OUT 2A</sub>/I<sub>OUT 2B</sub> 6. I<sub>OUT 1B</sub> 7. R<sub>FB</sub>B 8. V<sub>REF</sub>B 9. DB0 (LSB) 10. DB1 11. DB2 12. DB3
- 16. DB7 (MSB) 17. A/B 18. R/W 19. DS1 20. DS2 21. V<sub>REF</sub>D 22. R<sub>FB</sub>D 23. I<sub>OUT 1D</sub> 24. I<sub>OUT 2C</sub>/I<sub>OUT 2D</sub> 25. I<sub>OUT 1C</sub> 26. R<sub>FB</sub>C 13. DB4 27. VREFC 14. DB5 28. DGND

**WAFER TEST LIMITS** at  $V_{DD} = +5V$ ;  $V_{REF} = \pm 10V$ ;  $V_{OUT}A$ , B, C, D = 0V;  $T_A = +25^{\circ}C$ , unless otherwise noted. Specifications apply for DAC A, B, C, & D.

			DAC-8408G	
PARAMETER	SYMBOL	CONDITIONS	LIMITS	UNITS
STATIC ACCURACY				
Resolution	N		8	Bits MIN
Nonlinearity (Note 1)	INL		±1/2	LSB MAX
Differential Nonlinearity	DNL		±1	LSB MAX
Gain Error	G <sub>FSE</sub>	Using Internal R <sub>FB</sub>	±1	LSB MAX
Power Supply Rejection $(\Delta V_{DD} = \pm 10\%)$ (Note 2)	PSR	Using Internal R <sub>FB</sub>	0.001	%FSR/% MAX
I <sub>OUT 1A, B, C, D</sub> Leakage Current	I <sub>LKG</sub>	All Digital Inputs = 0V V <sub>REF</sub> = +10V	±30	nA MAX
REFERENCE INPUT				
Reference Input Resistance (Note 3)	R <sub>IN</sub>		6/14	kΩ MIN/MAX
Input Resistance Match	R <sub>IN</sub>		±1	% MAX
DIGITAL INPUTS				
Digital Input Low	V <sub>IL</sub>		0.8	V MAX
Digital Input High	V <sub>IH</sub>		2.4	V MIN
Input Current (Note 4)	I <sub>IN</sub>		±1.0	μΑ MAX

**WAFER TEST LIMITS** at  $V_{DD} = +5V$ ;  $V_{REF} = \pm 10V$ ;  $V_{OUT}A$ , B, C, D = 0V;  $T_A = +25^{\circ}$ C, unless otherwise noted. Specifications apply for DAC A, B, C, & D. (Continued)


SYMBOL	CONDITIONS	,	LIMITS	UNITS
V <sub>OL</sub>	1.6mA Sink		0.4	V MAX
V <sub>OH</sub>	400μA Source	•	4	V MIN
I <sub>LKG</sub>	÷ , ,		±1.0	μΑ ΜΑΧ
I <sub>DD</sub>			50	μΑ ΜΑΧ
I <sub>DD</sub>		1 2	1.0	mA MAX
	V <sub>OL</sub> V <sub>OH</sub> I <sub>LKG</sub>	V <sub>OL</sub> 1.6mA Sink V <sub>OH</sub> 400μA Source I <sub>LKG</sub>	SYMBOL CONDITIONS  V <sub>OL</sub> 1.6mA Sink  V <sub>OH</sub> 400μA Source  I <sub>LKG</sub> I <sub>DD</sub>	SYMBOL CONDITIONS         DAC-8408G           LIMITS           VOL         1.6mA Sink         0.4           VOH         400μA Source         4           I <sub>LKG</sub> ±1.0           I <sub>DD</sub> 50


#### NOTES:

- 1. This is an endpoint linearity specification.
- 2. FSR is Full Scale Range = V<sub>REF</sub> 1 LSB.
- Input Resistance Temperature Coefficient approximately equals +300ppm/°C.
- 4. Logic inputs are MOS gates. Typical input current at +25°C is less than 10nA.
- 5. All Digital Inputs are either "0" or V<sub>DD</sub>.
- 6. All Digital Inputs are either VIH or VIL.


Electrical tests are performed at wafer probe to the limits shown, Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

#### TYPICAL PERFORMANCE CHARACTERISTICS





#### **TIMING DIAGRAM**



#### PARAMETER DEFINITIONS

#### RESOLUTION

Resolution is the number of states (2<sup>n</sup>) that the full-scale range (FSR) of a DAC is divided (or resolved) into.

#### **NONLINEARITY**

Nonlinearity (Relative Accuracy) is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in LSB, %, or ppm of full-scale range.

#### **DIFFERENTIAL NONLINEARITY**

Differential Nonlinearity is the worst case deviation of any adjacent analog outputs from the ideal 1LSB step size. A specified differential nonlinearity of  $\pm 1$  LSB maximum over the operating temperature range ensures monotonicity.

#### **GAIN ERROF**

Gain Error (full-scale error) is a measure of the output error between the ideal and actual DAC output. The ideal full-scale output is  $V_{\text{REF}}-1$  LSB.

#### **OUTPUT CAPACITANCE**

Output Capacitance is that capacitance between  $I_{OUT\ 1A}$ ,  $I_{OUT\ 1B}$ ,  $I_{OUT\ 1C}$ , or  $I_{OUT\ 1D}$  and AGND.

#### **AC FEEDTHROUGH ERROR**

This is the error caused by capacitance coupling from  $V_{\mbox{\scriptsize REF}}$  to the DAC output with all switches off.

#### SETTLING TIME

Settling Time is the time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input signal.

#### PROPAGATION DELAY

This is a measure of the internal delays of the DAC. It is defined as the time from a digital input change to the analog output-current reaching 90% of its final value.

#### CHANNEL-TO-CHANNEL ISOLATION

This is the portion of input signal that appears at the output of a DAC from another DAC's reference input. It is expressed as a ratio in dB.

#### DIGITAL CROSSTALK

Digital Crosstalk is the glitch energy transferred to the output of one DAC due to a change in digital input code from other DACs. It is specified in nVs.

#### CIRCUIT INFORMATION

The DAC-8408 combines four identical 8-bit CMOS DACs onto a single monolithic chip. Each DAC has its own reference input, feedback resistor, and on-board data latches. It also features a read/write function that serves as an accessible memory location for digital-input data words. The DAC's three-state readback drivers place the data word back onto the data bus.

#### D/A CONVERTER SECTION

Each DAC contains a highly stable, silicon-chromium, thin-film, R-2R resistor ladder network and eight pairs of current steering switches. These switches are in series with each ladder resistor and are single-pole, double-throw NMOS transistors; the gates of these transistors are controlled by CMOS inverters. Figure 1 shows a simplified circuit of the R-2R resistor ladder section, and Figure 2 shows an approximate equivalent switch circuit. The current through each resistor leg is switched between  $I_{OUT\,1}$  and  $I_{OUT\,2}$ . This maintains a constant current in each leg, recardless of the digital input logic states.

Each transistor switch has a finite "ON" resistance that can introduce errors to the DAC's specified performance. These resistances must be accounted for by making the voltage drop across each transistor equal to each other. This is done by binarily-scaling the transistor's "ON" resistance from the most significant bit (MSB) to the least significant bit (LSB). With 10 volts applied at the reference input, the current through the MSB switch is 0.5mA, the next bit is 0.25mA, etc.; this maintains a constant 10mV drop across each switch and the converter's accuracy is maintained. It also results in a constant resistance appearing at the DAC's reference input terminal; this allows the DAC to be driven by a voltage or current source, AC or DC of positive or negative polarity.

Shown in Figure 3 is an equivalent output circuit for DAC A. The circuit is shown with all digital inputs high. The leakage current source is the combination of surface and junction leakages to the substrate. The 1/256 current source represents the constant 1-bit current drain through the ladder terminating resistor. The situation is reversed with all digital inputs low, as shown in Figure 4. The output capacitance is code dependent, and therefore, is modulated between the low and high values.

FIGURE 1: Simplified D/A Circuit of DAC-8408




FIGURE 2: N-Channel Current Steering Switch




FIGURE 3: Equivalent DAC Circuit (All digital inputs HIGH)






FIGURE 4: Equivalent DAC Circuit (All digital inputs LOW)



#### **DIGITAL SECTION**

Figure 5 shows the digital input/output structure for one bit. The digital WR, WR, and RD controls shown in the figure are internally generated from the external A/ $\overline{B}$ , R/ $\overline{W}$ ,  $\overline{DS1}$ , and  $\overline{DS2}$ signals. The combination of these signals decide which DAC is selected. The digital inputs are CMOS inverters, designed such that TTL input levels (2.4V and 0.8V) are converted into CMOS logic levels. When the digital input is in the region of 1.2 to 1.8V, the input stages operate in their linear region and draw current from the +5V supply (see Typical Supply Current vs Logic Level curve on page 6). It is recommended that the digital input voltages be as close to VDD and DGND as is practical in order to minimize supply currents. This allows maximum savings in power dissipation inherent with CMOS devices. The three-state readback digital output drivers (in the active mode) provide TTL-compatible digital outputs with a fan-out of one TTL load. The three-state digital readback leakage-current is typically 5nA.

FIGURE 5: Digital Input/Output Structure



#### INTERFACE LOGIC SECTION

#### **DAC Operating Modes**

- All DACs in HOLD MODE.
- DAC A. B. C. or D individually selected (WRITE MODE).
- DAC A, B, C, or D individually selected (READ MODE).
- DACs A and C simultaneously selected (WRITE MODE).
- DACs B and D simultaneously selected (WRITE MODE).

**DAC Selection:** Control inputs,  $\overline{DS1}$ ,  $\overline{DS2}$ , and  $A/\overline{B}$  select which DAC can accept data from the input port (see Mode Selection Table).

**Mode Selection:** Control inputs  $\overline{DS}$  and  $R/\overline{W}$  control the operating mode of the selected DAC.

Write Mode: When the control inputs  $\overline{DS}$  and  $R/\overline{W}$  are both low, the selected DAC is in the write mode. The input data latches of the selected DAC are transparent, and its analog output responds to activity on the data inputs DB0—DB7.

**Hold Mode:** The selected DAC latch retains the data that was present on the bus line just prior to  $\overline{DS}$  or  $R/\overline{W}$  going to a high state. All analog outputs remain at the values corresponding to the data in their respective latches.

**Read Mode:** When  $\overline{DS}$  is low and  $R/\overline{W}$  is high, the selected DAC is in the read mode, and the data held in the appropriate latch is put back onto the data bus.

#### **MODE SELECTION TABLE**

C	ONTRO	L LOG	IC		
DS1	DS2	A/B	R/W	MODE	DAC
L L H H	HLLL	HL	L L L	WRITE WRITE WRITE WRITE	A B C D
L H H	H H L	H L H L	H H H	READ READ READ READ	A B C D
L	L	H L	L L	WRITE WRITE	A&C B&D
H L L	H L L	X H L	X H H	HOLD HOLD HOLD	A/B/C/D A/B/C/D A/B/C/D

L = LOW STATE H = HIGH STATE X = IRRELEVANT

#### **BASIC APPLICATIONS**

Some basic circuit configurations are shown in Figures 6 and 7. Figure 6 shows the DAC-8408 connected in a unipolar configuration (2-Quadrant Multiplication), and Table I shows the Code Table. Resistors R1, R2, R3, and R4 are used to trim full scale output. Full-scale output voltage =  $V_{REF}-1\,LSB=V_{REF}(1-2^{-8})$  or  $V_{REF}\times(255/256)$  with all digital inputs high. Low temperature coefficient (approximately 50ppm/°C) resistors or trimmers should be selected if used. Full scale can also be adjusted using  $V_{REF}$  voltage. This will eliminate resistors R1, R2, R3, and R4. In many applications, R1 through R4 are not required, and the maximum gain error will then be that of the DAC.

Each DAC exhibits a variable output resistance that is code-dependent. This produces a code-dependent, differential non-linearity term at the amplifier's output which can have a maximum value of  $0.67\times$  the amplifier's offset voltage. This differential nonlinearity term adds to the R-2R resistor ladder differential-nonlinearity; the output may no longer be monotonic. To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than 10% of 1 LSB (1 LSB =  $2^{-8}\times V_{\rm REF}$ ), or less than 3.9mV over the operating temperature range. Zero-scale output voltage (with all digital inputs low) may be adjusted using the op amp offset adjustment. Capacitors C1, C2, C3, and C4 provide phase compensation and help prevent overshoot and ringing when using high speed op amps.

Figure 7 shows the recommended circuit configuration for the bipolar operation (4-quadrant multiplication), and Table II shows the Code Table. Trimmer resistors R17, R18, R19, and R20

are used only if gain error adjustments are required and range between 50 and  $1000\Omega$ . Resistors R21, R22, R23, and R24 will range betwen 50 and  $500\Omega$ . If these resistors are used, it is essential that resistor pairs R9—R13, R10—R14, R11—R15, R12—R16 are matched both in value and tempco. They should be within 0.01%; wire wound or metal foil types are preferred for best temperature coefficient matching. The circuits of Figure 6 and 7 can either be used as a fixed reference D/A converter, or as an attenuator with an AC input voltage.

TABLE I: Unipolar Binary Code Table (Refer to Figure 6.)

	D/	C I	DAT	ΆΙ	NP	UT		
M	SB					LS	SB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{255}{256}\right)$
1	Ó	0	0	0	0	0	1	$-V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{256}\right) = \frac{-V_{IN}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{0}{256}\right) = 0$

**NOTE:** 1 LSB =  $(2^{-8})$   $(V_{REF}) = \frac{1}{256} (V_{REF})$ 

FIGURE 6: Quad DAC Unipolar Operation (2-Quadrant Multiplication)





FIGURE 7: Quad DAC Bipolar Operation (4-Quadrant Multiplication)



**TABLE II:** Bipolar (Offset Binary) Code Table (Refer to Figure 7.)

M	D/ SB	AC I	DAT	ΓAΙ	NP		SB	ANALOG OUTPUT (DAC A OR DAC B)
1	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right)$

**NOTE:**  $1 \text{ LSB} = (2^{-7}) (V_{REF}) = \frac{1}{128} (V_{REF})$ 

#### **APPLICATION HINTS**

General Ground Management: AC or transient voltages between AGND and DGND can appear as noise at the DAC-8408's analog output. Note that in Figures 5 and 6, I<sub>OUT 2A</sub>/I<sub>OUT 2B</sub> and I<sub>OUT 2C</sub>/I<sub>OUT 2D</sub> are connected to AGND. Therefore, it is recommended that AGND and DGND be tied together at the DAC-8408 socket. In systems where AGND and DGND are tied together on the backplane, two diodes (1N914 or equivalent) should be connected in inverse parallel between AGND and DGND.

Write Enable Timing: During the period when both  $\overline{DS}$  and  $R/\overline{W}$  are held low, the DAC latches are transparent and the analog output responds directly to the digital data input. To prevent unwanted variations of the analog output, the  $R/\overline{W}$  should not go low until the data bus is fully settled (DATA VALID).

#### SINGLE SUPPLY, VOLTAGE OUTPUT OPERATION

The DAC-8408 can be connected with a single +5V supply to produce DAC output voltages from 0V to +1.5V. In Figure 8, the DAC-8408 R-2R ladder is inverted from its normal connection. A +1.500V reference is connected to the current output pin 4 ( $I_{OUT\,1A}$ ), and the normal  $V_{REF}$  input pin becomes the DAC output. Instead of a normal current output, the R-2R ladder outputs a voltage. The OP-490, consisting of four precision low-power op amps that can operate its inputs and outputs to zero volts, buffers the DAC to produce a low-impedance output voltage from 0V to +1.5V full-scale. Table III shows the code table.

With the supply and reference voltages as shown, better than 1/2 LSB differential and integral nonlinearity can be expected. To maintain this performance level, the +5V supply must not drop below 4.75V. Similarly, the reference voltage must be no higher than 1.5V. This is because the CMOS switches require a minimum level of bias in order to maintain the linearity performance.

**TABLE III:** Single Supply Binary Code Table (Refer to Figure 8)

_								
M	DA SB	AC I	DAT	A I	NP		SB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$V_{REF} \left( \frac{255}{256} \right), +1.4941 V$
1	0	0	0	0	0	0	1	$V_{REF} \left( \frac{129}{256} \right), +0.7559V$
1	0	0	0	0	0	0	0	$V_{REF} \left( \frac{128}{256} \right), +0.7500V$
0	1	1	1	1	1	1	1	$V_{REF} \left( \frac{127}{256} \right), +0.7441 V$
0	0	0	0	0	0	0	1	$V_{REF} \left( \frac{1}{256} \right), +0.0059V$
0	0	0	0	0	0	0	0	$V_{REF}\left(\frac{0}{256}\right)$ , 0.0000V

FIGURE 8: Unipolar Supply, Voltage Output DAC Operation





FIGURE 9: A Digitally Programmable Universal Active Filter




#### A DIGITALLY PROGRAMMABLE ACTIVE FILTER

A powerful D/A converter application is a programmable active filter design as shown in Figure 9. The design is based on the state-variable filter topology which offers stable and repeatable filter characteristics. DAC B and DAC D can be programmed in tandem with a single digital byte load which sets the center frequency of the filter. DAC A sets the Q of the filter. DAC C sets the gain of the filter transfer function. The unique feature of this design is that varying the gain of filter does not affect the Q of the filter. Similarly, the reverse is also true. This makes the programmability of the filter extremely reliable and predictable. Note that low-pass, high-pass, and bandpass outputs are available. This sophisticated function is achieved in only two IC packages.


The network analyzer photo shown in Figure 10 superimposes five actual bandpass responses ranging from the lowest frequency of 75Hz (1 LSB ON) to a full-scale frequency of 19.132kHz (all bits ON), which is equivalent to a 256 to 1 dynamic range. The frequency is determined by  $f_c=1/2\pi RC$  where R is the ladder resistance ( $R_{\text{IN}}$ ) of the DAC -8408, and C is 1000pF. Note that from device to device, the resistance  $R_{\text{IN}}$  varies. Thus some tuning may be necessary.

FIGURE 10: Programmable Active Filter Band-Pass Frequency Response



All components used are available off-the-shelf. Using low drift thin-film resistors, the DAC-8408 exhibits very stable performance over temperature. The wide bandwidth of the OP-470 produces excellent high frequency and high Q response. In addition, the OP-470's low input offset voltage assures an unusually low DC offset at the filter output.

FIGURE 11: A Digitally Programmable, Low-Distortion Sinewave Oscillator



# A LOW-DISTORTION, PROGRAMMABLE SINEWAVE OSCILLATOR

By varying the previous state-variable filter topology slightly, one can obtain a very low distortion sinewave oscillator with programmable frequency feature as shown in Figure 11. Again, DAC B and DAC D in tandem control the oscillating frequency based on the relationship  $f_{\rm c}=1/2\pi RC$ . Positive feedback is accomplished via the 82.5k $\Omega$  and the 20k $\Omega$  potentiometer. The Q of the oscillator is determined by the ratio of

 $10k\Omega$  and  $475\Omega$  in series with the FET transistor, which acts as an automatic gain control variable resistor. The AGC action maintains a very stable sinewave amplitude at any frequency. Again, only two ICs accomplish a very useful function.

At the highest frequency setting, the harmonic distortion level measures 0.016%. As the frequencies drop, distortion also drops to a low of 0.006%. At the lowest frequency setting, distortion came back up to a worst case of 0.035%.



# Quad, 12-Bit DAC Voltage Output with Readback

# DAC-8412/DAC-8413

#### **FEATURES**

+5 to ±15 Volt Operation Unipolar or Bipolar Operation True Voltage Output Double-Buffered Inputs Reset to Min or Center Scale Fast Bus Access Time Readback


APPLICATIONS
Automatic Test Equipment
Digitally Controlled Calibration
Servo Controls
Process Control Equipment

#### GENERAL DESCRIPTION

The DAC-8412 and DAC-8413 are quad, 12-bit, voltage output DACs with readback capability. Built using a complementary BiCMOS process, these monolithic DACs offer the user very high package density.

Output voltage swing is set by the two reference inputs  $V_{REFH}$  and  $V_{REFL}$ . By setting the  $V_{REFL}$  input to 0 volts and  $V_{REFH}$  to a positive voltage, the DAC will provide a unipolar positive output range. A similar configuration with  $V_{REFH}$  at 0 volts and  $V_{REFL}$  at a negative voltage will provide a unipolar negative output range. Bipolar outputs are configured by connecting both  $V_{REFH}$  and  $V_{REFL}$  to nonzero voltages. This method of setting output voltage range has advantages over other bipolar offsetting methods because it is not dependent on internal and external resistors with different temperature coefficients.

#### FUNCTIONAL BLOCK DIAGRAM




Digital controls allow the user to load or read back data from any DAC, load any DAC and transfer data to all DACs at one time

An active low  $\overline{RESET}$  loads all DAC output registers to mid-scale for the DAC-8412 and zero scale for the DAC-8413.

The DAC-8412/DAC-8413 are available in 28-pin plastic DIP, cerdip, PLCC and LCC packages. They can be operated from a wide variety of supply and reference voltages with supplies ranging from single +5 volt to  $\pm15$  volts, and references from +2.5 to  $\pm10$  volts. Power dissipation is less than 330 mW with  $\pm15$  volt supplies and only 60 mW with a +5 volt supply.

For MIL-STD-883 applications, contact your local ADI sales office for the DAC-8412/DAC-8413/883 data sheet which specifies operation over the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.



INL VS. CODE OVER TEMPERATURE

# DAC-8412/DAC-8413—SPECIFICATIONS

# ELECTRICAL CHARACTERISTICS $(@V_{DD} = +15.0 \text{ V}, V_{SS} = -15.0 \text{ V}, V_{LOGIC} = +5.0 \text{ V}, V_{REFH} = +10.0 \text{ V}, V_{REFL} = -10.0 \text{ V}, V_{$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Integral Linearity "E"	INL			0.25	±0.5	LSB
Integral Linearity "F"	INL				±1	LSB
Differential Linearity	DNL	Monotonic Over Temperature	-1			LSB
Min Scale Error	Vzse	$R_L = 2 k\Omega$			±2	LSB
Full-Scale Error	V <sub>FSE</sub>	$R_L = 2 k\Omega$		l	±2	LSB
Min Scale Tempco	TCVZSE	$R_{L} = 2 k\Omega$		15		ppm/°C
Full-Scale Tempco	$TCV_{FSE}$	$R_L = 2 k\Omega$		20		ppm/°C
MATCHING PERFORMANCE Linearity Matching				±1		LSB
REFERENCE						<u> </u>
Positive Reference Input Range		Note 2	$V_{REFL} + 2.5$	ĺ	$V_{DD} - 2.5$	v
Negative Reference Input Range		Note 2	-10	Į .	$V_{REFH} - 2.5$	$\mathbf{v}$
Reference High Input Current	IREFH		-2.75	+1.5		mA
Reference Low Input Current	IREFL		0	+2	+2.75	mA
AMPLIFIER CHARACTERISTICS						
Output Current	IOUT		-5	l	+5	mA
Settling Time	ts	to 0.01%		6		μsec
Slew Rate	SR	10% to 90%		2.2		V/µsec
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V <sub>INH</sub>	$T_A = +25^{\circ}C$	2.4			v
Logic Input Low Voltage	$V_{INL}$	$T_A = +25^{\circ}C$		ĺ	0.8	v
Logic Output High Voltage	$V_{OH}$	$I_{OH} = +0.4 \text{ mA}$	2.4	İ		v
Logic Output Low Voltage	$V_{OL}$	$I_{OL} = -1.6 \text{ mA}$		ĺ	0.4	v
Logic Input Current	$I_{IN}$			Į	1	μA
Input Capacitance	$C_{IN}$			8		pF
Crosstalk				>72	ļ	dB
Large Signal Bandwidth		$-3 \text{ dB}, V_{REFH} = 0 \text{ to } +10 \text{ V p-p}$		160		kHz
LOGIC TIMING CHARACTERISTICS WRITE		Note 3				
Chip Select Write Pulse Width	twcs		80	40	Ì	ns
Write Setup	tws	$t_{WCS} = 80 \text{ ns}$	0		1	ns
Write Hold	twH	$t_{WCS} = 80 \text{ ns}$	0		}	ns
Address Setup	t <sub>AS</sub>	-wcs	0			ns
Address Hold	t <sub>AH</sub>		0	1		ns
Load Setup	t <sub>LS</sub>	·	70	30		ns
Load Hold	t <sub>LH</sub>	'	30	10		ns
Write Data Setup	twos	$t_{WCS} = 80 \text{ ns}$	20			ns
Write Data Hold	twoH	$t_{WCS} = 80 \text{ ns}$	0			ns
Load Pulse Width	t <sub>LWD</sub>		170	130		ns
Reset Pulse Width	t <sub>RESET</sub>		140	100		ns
READ						
Chip Select Read Pulse Width	t <sub>RCS</sub>		130	100		ns
Read Data Hold	t <sub>RDH</sub>	$t_{RCS} = 130 \text{ ns}$	0			ns
Read Data Setup	t <sub>RDS</sub>	$t_{RCS} = 130 \text{ ns}$	0			ns
Data to Hi Z	t <sub>DZ</sub>	$C_L = 10 \text{ pF}$		150		ns
Chip Select to Data	t <sub>CSD</sub>	$C_L = 100 \text{ pF}$		120	160	ns
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	PSS	14.25 V≤V <sub>DD</sub> ≤15.75 V	1		150	ppm/V
Positive Supply Current	$I_{DD}$	$V_{REFH} = +2.5 \text{ V}$	1	8.5	12	mA
Negative Supply Current	Iss	1	-10	-6.5		mA
Power Dissipation	P <sub>DISS</sub>			l	330	mW

#### NOTES

<sup>&</sup>lt;sup>1</sup>All supplies can be varied ±5%, and operation is guaranteed. Device is tested with nominal supplies.

Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

<sup>&</sup>lt;sup>3</sup>All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.

(@  $V_{DD} = V_{LOGIC} = +5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $V_{REFH} = 2.5 \text{ V}$ ,  $V_{REFL} = 0.0 \text{ V}$ , and  $V_{SS} = -5.0 \text{ V} \pm 5\%$ ,  $V_{REFL} = -2.5 \text{ V}$ ,  $V_{REFL} = -2.5 \text{ V}$ ,  $V_{REFL} = -4.5 \text{ V}$  unless otherwise specified. See Note 1 for supply variations.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Integral Linearity "E" Integral Linearity "F" Integral Linearity "E" Integral Linearity "F" Differential Linearity Min Scale Error Full-Scale Error Full-Scale Error Full-Scale Error Full-Scale Error Min Scale Error Full-Scale Error	INL INL INL INL DNL Vzse Vrse Vzse Vzse Vrse TCVzse	$\begin{array}{c} V_{SS} = 0.0 \ V; \ Note \ 2 \\ V_{SS} = 0.0 \ V; \ Note \ 2 \\ Monotonic Over Temp \\ V_{SS} = -5.0 \ V \\ V_{SS} = -5.0 \ V \\ V_{SS} = 0.0 \ V \\ V_{SS} = 0.0 \ V \\ \end{array}$	-1	1/2 100 100	±1 ±2 ±2 ±4 ±4 ±4 ±8 ±8	LSB LSB LSB LSB LSB LSB LSB LSB
Full-Scale Tempco MATCHING PERFORMANCE Linearity Matching	TCV <sub>FSE</sub>			±1		ppm/°C
REFERENCE Positive Reference Input Range Negative Reference Input Range Negative Reference Input Range Reference High Input Current	I <sub>REFH</sub>	Note 3 $V_{SS} = 0.0 \text{ V}$ $V_{SS} = -5.0 \text{ V}$ Code 000H	V <sub>REFL</sub> + 2.5 0 -2.5 -1.0		$V_{\rm DD} - 2.5$ $V_{\rm REFH} - 2.5$ $V_{\rm REFH} - 2.5$ +1.0	V V V mA
AMPLIFIER CHARACTERISTICS Output Current Settling Time Slew Rate	I <sub>OUT</sub> t <sub>s</sub> SR	to 0.01% 10% to 90%	-1.25	6 2.2	+1.25	mA μs V/μs
LOGIC CHARACTERISTICS Logic Input High Voltage Logic Input Low Voltage Logic Output High Voltage Logic Output Low Voltage Logic Input Current Input Capacitance	V <sub>INH</sub> V <sub>INL</sub> V <sub>OH</sub> V <sub>OL</sub> I <sub>IN</sub> C <sub>IN</sub>	$T_A = +25$ °C $T_A = +25$ °C $I_{OH} = +0.4 \text{ mA}$ $I_{OL} = -1.6 \text{ mA}$	2.4	8	0.8 0.45 1	V V V V μA
LOGIC TIMING CHARACTERISTICS WRITE Chip Select Write Pulse Width Write Setup Write Hold Address Setup Address Hold Load Setup Load Hold Write Data Setup Write Data Hold Load Pulse Width Reset Pulse Width	twcs tws twh tas tah tls tlh twbs twoh tub	Note 4 $t_{WCS} = 150 \text{ ns}$ $t_{WCS} = 150 \text{ ns}$ $t_{WCS} = 150 \text{ ns}$ $t_{WCS} = 150 \text{ ns}$	150 0 0 0 0 0 70 50 20 0 180	90 30 20 130 110		ns
READ Chip Select Read Pulse Width Read Data Hold Read Data Setup Data to Hi Z Chip Select to Data SUPPLY CHARACTERISTICS	t <sub>RCS</sub> t <sub>RDH</sub> t <sub>RDS</sub> t <sub>DZ</sub> t <sub>CSD</sub>	$t_{RCS} = 170 \text{ ns}$ $t_{RCS} = 170 \text{ ns}$ $C_L = 10 \text{ pF}$ $C_L = 100 \text{ pF}$	170 20 0	120 200 220	320	ns ns ns ns ns
Power Supply Sensitivity Positive Supply Current Negative Supply Current	PSS I <sub>DD</sub> I <sub>SS</sub>	$V_{SS} = -5.0 \text{ V}$	-10	100 7	12	ppm/V mA mA

<sup>&</sup>lt;sup>1</sup>All supplies can be varied  $\pm 5\%$ , and operation is guaranteed. Device is tested with  $V_{DD} = +4.75$  V. <sup>2</sup>For single supply operation only ( $V_{REFL} = 0.0$  V,  $V_{SS} = 0.0$  V): Due to internal offset errors, INL and DNL are measured beginning at code 2 (002<sub>H</sub>).

<sup>&</sup>lt;sup>3</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

<sup>&</sup>lt;sup>4</sup>All input control signals are specified with tr = tf = 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.

# WAFER TEST LIMITS (@ $V_{DD} = +15.0$ V, $V_{SS} = -15.0$ V, $V_{LOGIC} = +5.0$ V, $V_{REFH} = +10.0$ V, $V_{REFL} = -10.0$ V, $V_{A} = +25^{\circ}$ C unless otherwise specified.)

Parameter	Symbol	Conditions	DAC-8412GBC DAC-8413GBC Limit	Units
Integral Nonlinearity	INL		±1	LSB max
Differential Nonlinearity	DNL	·	±1	LSB max
Min Scale Offset	Vzse		±1	LSB max
Full-Scale Offset	V <sub>FSE</sub>		±1	LSB max
Logic Input High Voltage	$V_{INH}$		2.4	V min
Logic Input Low Voltage	VINL		0.8	V max
Logic Input Current	I <sub>IN</sub>		1	μA max
Logic Output High Voltage	$V_{OH}$	$I_{OH} = +0.4 \text{ mA}$	2.4	V min
Logic Output Low Voltage	Vol	$I_{OL} = -1.6 \text{ mA}$	0.4	V max
Positive Supply Current	$I_{DD}$	$V_{REFH} = +2.5 V$	12	mA max
Negative Supply Current	I <sub>ss</sub>		-10	mA min

#### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

#### ABSOLUTE MAXIMUM RATINGS


$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{SS}$ to $V_{DD}$
$V_{SS}$ to $V_{LOGIC}$
$V_{LOGIC}$ to DGND0.3 V, +18.0 V
$V_{SS}$ to $V_{REFL}$
$V_{REFH}$ to $V_{DD}$
$V_{REFH}$ to $V_{REFL}$
Current into Any Pin <sup>4</sup> ±15 mA
Digital Input Voltage to DGND0.3 V, V <sub>LOGIC</sub> +0.3 V
Digital Output Voltage to DGND0.3 V, +7.0 V
Operating Temperature Range
ET, FT, EP, FP, FPC, FTC40°C to +85°C
AT, BT, BTC
Dice Junction Temperature +150°C
Storage Temperature65°C to +150°C
Power Dissipation Package 1000 mW
Lead Temperature (Soldering, 60 sec)+300°C

#### Thermal Resistance

Package Type	$\theta_{JA}^{-1}$	$\theta_{JC}$	Units
28-Pin Hermetic DIP (T)	50	7	°C/W
28-Pin Plastic DIP (P)	48	22	°C/W
28-Lead Hermetic Leadless Chip Carrier (TC)	70	28	°C/W
28-Lead Plastic Leaded Chip Carrier (PC)	63	25	°C/W

#### NOTE

#### DICE CHARACTERISTICS



DIE SIZE 0.225 × 0.165 INCH, 37,125 SQ. MILS (5.715 × 4.191 mm, 23.95 sq. mm)

DIE SUBSTRATE IS CONNECTED TO  $\mathbf{V}_{\text{DD}}$ 

#### CAUTION.

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to
  the device. This is a stress rating only and functional operation at or above this specification is not
  implied. Exposure to the above maximum rating conditions for extended periods may affect
  device reliability.
- 2. Digital inputs and outputs are protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam or packaging at all times until ready to use. Use proper antistatic handling procedures.
- 3. Remove power before inserting or removing units from their sockets.
- 4. Analog outputs are protected from short circuit to ground or either supply.




 $<sup>^1\</sup>theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket.

#### ORDERING INFORMATION\*


INL (LSB)	Military† Temperature -55°C to +125°C	Extended Industrial† Temperature -40°C to +85°C	Package
±1		DAC8412FPC	PLCC
±1		DAC8412FTC	LCC
$\pm 1.5$	DAC8412BTC/883		LCC
$\pm 0.5$		DAC8412ET	Cerdip
$\pm 0.75$	DAC8412AT/883		Cerdip
±1		DAC8412FT	Cerdip
$\pm 1.5$	DAC8412BT/883		Cerdip
$\pm 0.5$		DAC8412EP	Plastic
±1		DAC8412FP	Plastic
±1		DAC8412GBC	Dice
±1		DAC8413FPC	PLCC
±1		DAC8413FTC	LCC
$\pm 1.5$	DAC8413BTC/883		LCC
$\pm 0.5$		DAC8413ET	Cerdip
$\pm 0.75$	DAC8413AT/883		Cerdip
±1		DAC8413FT	Cerdip
$\pm 1.5$	DAC8413BT/883		Cerdip
$\pm 0.5$		DAC8413EP	Plastic
±1		DAC8413FP	Plastic
±1		DAC8413GBC	Dice

<sup>\*</sup>Burn-in is available on extended industrial temperature range parts in cerdip and LCC packages. For ordering information, see databook.

<sup>†</sup>A complete /883 data sheet is available. For availability and burn-in information, contact your local sales office.




Data Output (Read) Timing




Data WRITE (Input and Output Registers) Timing

#### PIN CONFIGURATIONS


#### **DIP Pinout**




**PLCC Pinout** 



LCC Pinout





D1 = 1N4001 OR EQUIVALENT (ONCE PER PORT)

DAC-8412/DAC-8413 Burn-In Diagram

C1 = 4.7 uF (ONCE PER PORT), C2 = 0.01uF (EACH DEVICE)

#### **OPERATION**

#### Introduction

The DAC-8412 and DAC-8413 are quad, voltage output, 12-bit DACs featuring a 12-bit data bus with readback capability. The only differences between the DAC-8412 and DAC-8413 are the reset functions. The DAC-8412 resets to midscale (code  $800_{\rm H}$ ) and the DAC-8413 resets to minimum scale (code  $000_{\rm H}$ ).

The ability to operate from a single +5 volt only supply is a unique feature of these DACs.

Operation of the DAC-8412 and DAC-8413 can be viewed by dividing the system into three separate functional groups: the digital I/O and logic, the digital to analog converters and the output amplifiers.

#### **DACs**

Each DAC is a voltage switched, high impedance  $(R = 50 \text{ k}\Omega)$ , R-2R ladder configuration. Each 2R resistor is driven by a pair of switches that connect the resistor to either  $V_{REEH}$  or  $V_{REEH}$ .

#### Reference Inputs

All four DACs share common reference high  $(V_{REFH})$  and reference low  $(V_{REFL})$  inputs. The voltages applied to these reference inputs set the output high and low voltage limits of all four of the DACs. Each reference input has voltage restrictions with respect to the other reference and to the power supplies. The  $V_{REFL}$  can be set at any voltage between  $V_{SS}$  and  $V_{REFH} - 2.5$  volts, and  $V_{REFH}$  can be set to any value between  $V_{DD} - 2.5$  volts and  $V_{REFL} + 2.5$  volts. Note that because of these restrictions the DAC-8412 references cannot be inverted (i.e.,  $V_{REFL}$  cannot be greater than  $V_{REFH}$ ).

It is important to note that the DAC-8412's  $V_{\rm REFH}$  input both sinks and sources current. Also the input current of both  $V_{\rm REFH}$  and  $V_{\rm REFL}$  are code dependent. Many references have limited current sinking capability and must be buffered with an amplifier to drive  $V_{\rm REFH}$ . The  $V_{\rm REFL}$  has no such special requirements.

It is recommended that the reference inputs be bypassed with  $0.2 \mu F$  capacitors when operating with  $\pm 10$  volt references.


#### Digital I/O

See Table I for digital control logic truth table. Digital I/O consists of a 12-bit wide bidirectional data bus, two register select inputs, A0 and A1, a R/W input, a RESET input, a Chip Select (CS), and a Load DAC (LDAC) input. Control of the DACs and bus direction is determined by these inputs as shown in Table I. Digital data bits are labeled with the MSB defined as data bit "11" and the LSB as data bit "0." All digital pins are TTL/CMOS compatible.

Table I. DAC-8412/DAC-8413 Logic Table

A1	A0	R/W	CS	RS	LDAC	INPUT REG	OUTPUT REG	MODE	DAC
L	L	L	L	Н	L	WRITE	WRITE	WRITE	A
L	H	L	L	H	L	WRITE	WRITE	WRITE	В
H	L	L	L	H	L	WRITE	WRITE	WRITE	С
Н	Н	L	L	Н	L	WRITE	WRITE	WRITE	D
L	L	L	L	Н	Н	WRITE	HOLD	WRITE INPUT	A
L	H	L	L	Н	H	WRITE	HOLD	WRITE INPUT	В
H	L	Ĺ	L	Н	H	WRITE	HOLD	WRITE INPUT	C
H	Н	L	L	H	Н	WRITE	HOLD	WRITE INPUT	D
L	L	н	L	Н	H	READ	HOLD	READ INPUT	A
L	H	H	L	Н	H	READ	HOLD	READ INPUT	В
H	L	H	L	Н	H	READ	HOLD	READ INPUT	С
Н	H	H	L	H	H	READ	HOLD	READ INPUT	D
X	X	x	Н	н	L	HOLD	Update all output	registers	All
X	X	X	Н	H	H	HOLD	HOLD	HOLD	All
$\mathbf{X}$	X	X	X	L	X	*All registers reset to mid/zero-scale			
X	X	X	Н	<b> </b>	X	*All registers la	cale	All	

<sup>\*</sup>DAC-8412 resets to midscale, and DAC-8413 resets to zero scale. L = Logic Low; H = Logic High; X = Don't Care.



\*NOTE: THE SIGNALS RDA, WRA, ETC., ARE INTERNAL CONTROL SIGNALS.
THEY ARE INCLUDED FOR CLARIFICATION ONLY.

Figure 1. I/O Logic Diagram

See Figure 1 for a simplified I/O logic diagram. The register select inputs A0 and A1 select individual DAC registers "A" (binary code 00) through "D" (binary code 11). Decoding of the registers is enabled by the  $\overline{CS}$  input. When  $\overline{CS}$  is high no decoding takes place, and neither the writing nor the reading of the input registers is enabled. The loading of the second bank of registers is controlled by the  $\overline{LDAC}$  input. By taking  $\overline{LDAC}$  low while  $\overline{CS}$  is high, all output registers can be updated simultaneously. Note that the  $t_{LWD}$  required pulse width for updating all DACs is a minimum of 170 ns.

The  $R/\overline{W}$  input, when enabled by  $\overline{CS}$ , controls the writing to and reading from the input register.

#### Coding

Both the DAC-8412 and DAC-8413 use binary coding. The output voltage can be calculated by:

$$V_{OUT} = V_{REFL} + \frac{(V_{REFH} - V_{REFL}) * N}{4096}$$

where N is the digital code in decimal

#### RESET

The RESET function can be used either at power-up or at any time during the DAC's operation. The RESET function is independent of  $\overline{CS}$ . This pin is active LOW and sets the DAC output registers to either center code for the DAC-8412, or zero code for the DAC-8413. The reset to center code is most useful when the DAC is configured for bipolar references and an output of zero volts after reset is desired.

#### Supplies

Supplies required are  $V_{SS}$ ,  $V_{DD}$  and  $V_{LOGIC}$ . The  $V_{SS}$  supply can be set between -15 volts and 0 volts.  $V_{DD}$  is the positive supply; its operating range is between +5 and +15 volts.

 $V_{\rm LOGIC}$  is the digital output reference voltage for the readback function. It is normally connected to +5 volts. This pin is a logic reference input only. It does not supply current to the device. If you are not using the readback function,  $V_{LOGIC}$  can be hard-wired to  $V_{DD}$ . While  $V_{\rm LOGIC}$  does not supply current to the DAC-8412, it does supply currents to the digital outputs when readback is used.

#### **Amplifiers**

Unlike many voltage output DACs, the DAC-8412 features buffered voltage outputs. Each output is capable of both sourcing and sinking 5 mA at  $\pm 10$  volts, eliminating the need for external amplifiers in most applications. These amplifiers are short circuit protected.

Careful attention to grounding is important to accurate operation of the DAC-8412. This is not because the DAC-8412 is more sensitive than other 12-bit DACs, but because with four outputs and two references there is greater potential for ground loops. Since the DAC-8412 has no analog ground, the ground must be specified with respect to the reference.

#### Reference Configurations

Output voltage ranges can be configured as either unipolar or bipolar, and within these choices a wide variety of options exists. The unipolar configuration can be either positive or negative voltage output, and the bipolar configuration can be either symmetrical or nonsymmetrical.




Figure 2. Unipolar +10 V Operation




Figure 3. Symmetrical Bipolar Operation

Figure 3 (Symmetrical Bipolar Operation) shows the DAC-8412 configured for  $\pm 10$  volt operation. Note: See the AD688 data sheet for a full explanation of reference operation. Adjustments may not be required for many applications since the AD688 is a very high accuracy reference. However if additional adjustments are required, adjust the DAC-8412 full scale first. Begin by loading the digital full-scale code (FFFH), and then adjust the Gain Adjust potentiometer to attain a DAC output voltage of 9.9976 volts. Then, adjust the Balance Adjust to set the center scale output voltage to 0.000 volts.

The 0.2  $\mu F$  bypass capacitors shown at the reference inputs in Figure 3 should be used whenever  $\pm 10$  volt references are used. Applications with single references or references to  $\pm 5$  volts may not require the 0.2  $\mu F$  bypassing. The 6.2  $\Omega$  resistor in series with the output of the reference amplifier is to keep the

amplifier from oscillating with the capacitive load. We have found that this is large enough to stabilize this circuit. Larger resistor values are acceptable, provided that the drop across the resistor doesn't exceed a  $V_{\rm BE}$ . Assuming a minimum  $V_{\rm BE}$  of 0.6 volts and a maximum current of 2.75 mA, then the resistor should be under 200  $\Omega$  for the loading of a single DAC-8412.

Using two separate references is not recommended. Having two references could cause different drifts with time and temperature; whereas with a single reference, most drifts will track.

Unipolar positive full-scale operation can usually be set with a reference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a 10 volt full-scale output, the circuit can be configured as shown in Figure 2. In this configuration the full-scale value is

set first by adjusting the 10  $k\Omega$  resistor for a full-scale output of 9.9976 volts.

Figure 4 shows the DAC-8412 configured for -10 volt to zero volt operation. A REF-08 with a -10 volt output is connected directly to  $V_{\rm REFL}$  for the reference voltage.

#### Single +5 Volt Supply Operation

For operation with a +5 volt supply, the reference should be set between 1.0 and +2.5 volts for optimum linearity. Note that lower reference voltages will have greater effects due to noise. Figure 5 shows a REF-43 used to supply a +2.5 volt reference voltage. The headroom of the reference and DAC are both sufficient to support a +5 volt supply with  $\pm5\%$  tolerance.  $V_{\rm DD}$  and  $V_{\rm LOGIC}$  should be connected to the same supply and separate bypassing to each pin should be used.




Figure 4. Unipolar - 10 V Operation






Figure 5. +5 V Single Supply Operation


# **Typical Performance Characteristics**




Differential Linearity vs. V<sub>REFH</sub>




Differential Linearity vs. V<sub>REEH</sub>




INL vs. V<sub>REFH</sub>




INL vs. V<sub>REFH</sub>




Full-Scale Error vs. Time Accelerated by Burn-In




Zero-Scale Error vs. Time Accelerated by Burn-In




Full-Scale Error vs. Temperature




Zero-Scale Error vs. Temperature




Channel-to-Channel Matching ( $V_{SUPPLY} = \pm 15 V$ )




Channel-to-Channel Matching ( $V_{SUPPLY} = +5 V$ )




 $I_{DD}$  vs.  $V_{REFH}$  All DACS High




INL vs. Code




I<sub>VREFH</sub> vs. Code




Settling Time (Positive)




Settling Time (Negative)




Positive Slew Rate




Negative Slew Rate




Small Signal Response



Power Supply Current vs. Temperature



PSRR vs. Frequency



I<sub>OUT</sub> vs. V<sub>OUT</sub>



# Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10V Reference

**DAC-8426** 

#### **FFATURES**

- ullet No Adjustments Required, Total Error  $\pm$  1LSB Max Over Temperature
- Four Voltage-Output DACs on a Single Chip
- Internal 10V bandgap Reference
- Operates from Single +15V Supply
- Fast 50ns Data Load Time, All Temperatures
- Pin-for-Pin Replacement for PM-7226 and AD7226, Eliminates External Reference

#### **APPLICATIONS**

- Process Controls
  - Multi-Channel Microprocessor Controlled:
  - System Calibration
    - Op Amp Offset and Gain Adjust
  - Level and Threshold Setting

#### GENERAL DESCRIPTION

The DAC-8426 is a complete quad voltage output D/A converter with internal reference. This product fits directly into any existing 7226 socket where the user currently has a 10V external reference. The external reference is no longer necessary. The internal reference of the DAC-8426 is laser-trimmed to ±0.4% offering a 25ppm/°C temperature coefficient and 5mA of external load driving capability.

The DAC-8426 contains four 8-bit voltage-output CMOS D/A converters on a single chip. A 10V output bandgap reference sets the output full-scale voltage. The circuit also includes four input latches and interface control logic.

One of the four latches, selected by the address inputs, is loaded from the 8-bit data bus input when the write strobe is active low. All digital inputs are TTL/CMOS (5V) compatible. The on-board amplifiers can drive up to 10mA from either a single or dual supply. The on-board reference that is always connected to the internal DACs has 5mA available to drive external devices.


Continued

#### ORDERING INFORMATION<sup>†</sup>

TOTAL UNADJUSTED ERROR (LSB)	MIL TEMP -55°C to +125°C	XIND TEMP -40°C to +85°C
±1	DAC8426AR	DAC8426ER
±1	-	DAC8426EP
±2	DAC8426BR	DAC8426FR
±2	-	DAC8426FP
±2	_	DAC8426FS <sup>††</sup>

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### SIMPLIFIED SCHEMATIC




#### GENERAL DESCRIPTION Continued

Its compact size, low power, and economical cost-per-channel, make the DAC-8426 attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. System reliability is also increased due to reduced parts count.

PMI's advanced oxide-based, silicon-gate, CMOS process allows the DAC-8426's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highly stable thin-film R-2R resistor ladder, aids in matching and temperature tracking between DACs.

#### PIN CONNECTIONS



#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to AGND or DGND	0.3V, +17V
V <sub>DD</sub> to AGND or DGNDV <sub>SS</sub> to AGND or DGND	7V, V <sub>DD</sub>
V <sub>DD</sub> to V <sub>SS</sub>	0.3V, +24V
AGND to DGND	0.3V, +5V
Digital Input Voltage to DGND	0.3V, V <sub>DD</sub>
V <sub>REF</sub> OUT to AGND (Note 1)	0.3V, V
V <sub>OUT</sub> to AGND (Note 1)	V <sub>ss</sub> , V <sub>nn</sub>
Operating Temperature	
Military AR/BR	-55°C to +125°C
Extended Industrial ER/EP/FR/FP/FS	
Maximum Junction Temperature	+150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	+300°C

#### THERMAL RESISTANCE

PACKAGE TYPE	Θ <sub>jA</sub> (Note 2)	e <sub>jc</sub>	UNITS
20-Pin CerDIP (R)	70	7	°C/W
20-Pin Plastic DIP (P)	61	24	°C/W
20-Pin SOL (S)	80	22	°C/W


#### NOTES:

- Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50mA.
- O<sub>A</sub> is specified for worst case mounting conditions, i.e., O<sub>A</sub> is specified for device in socket for CerDIP and P-DIP packages; O<sub>A</sub> is specified for device soldered to printed circuit board for SOL package.

#### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than V<sub>SS</sub> potential on any terminal.
- The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- Do not insert this device into powered sockets. Remove power before insertion or removal.
- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to device.

#### **BURN-IN CIRCUIT**



**ELECTRICAL CHARACTERISTICS:**  $V_{DD}$  = +15V ±10%, AGND = DGND = 0V,  $V_{SS}$  = 0V,  $T_A$  = -55°C to +125°C applies for DAC-8426AR/BR,  $T_A$  = -40°C to +85°C applies for DAC-8426ER/EP/FR/FP/FS, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS		MIN	DAC-8426 TYP <sup>6</sup>	MAX	UNITS
STATIC PERFORMANCE	STINBOL	CONDITIONS					ONITS
Resolution	N			8			Bits
Total Unadjusted Error	TUE	Includes Reference	A,E	-	_	±1	
(Note 1)			B,F	_		±2	LSB
Relative Accuracy	INL		A,E		<del>-</del>	±1/2	
,			B,F	_	_	±1	LSB
Differential Nonlinearity (Note 2)	DNL			_	_	±1	LSB
Full-Scale Temperature Coefficient	TCG <sub>FS</sub>	Includes Reference		_	25	_	ppm/°C
Zero Scale Error	V <sub>ZSE</sub>			_	_	20	mV
Zero Scale Error Temperature Coefficient	TCV <sub>zs</sub>	Dual Supply	V <sub>SS</sub> = -5V	_	10	_	μV/°C
REFERENCE OUTPUT							
A			A,E	9.96	_	10.04	
Output Voltage	V <sub>REF</sub> OUT	No Load	B,F	9.92	_	10.08	٧
Temperature Coefficient	TCV <sub>REF</sub> OUT			_	20	_	ppm/°C
Load Regulation	LD <sub>REG</sub>	Δ I <sub>L</sub> = 5mA			0.02	0.1	%/mA
Line Regulation	LN <sub>REG</sub>	ΔV <sub>DD</sub> ±10%		_	0.008	0.04	%/V
Output Noise (Note 3)	e <sub>NRMS</sub>	f = 0.1 to 10Hz		_	3	10	μV <sub>p-p</sub>
Output Current	I <sub>REF</sub> OUT	ΔV <sub>REF</sub> OUT < 40mV		5	7	_	mA
DIGITAL INPUTS					······································		
Logic Input "0"	V <sub>INL</sub>			_	_	0.8	٧
Logic Input "1"	V <sub>INH</sub>			2.4			٧
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>		_	0.1	10	μА
Input Capacitance (Note 3)	CIN			_	4	8	pF
POWER SUPPLIES							
Positive Supply Current (Note 4)	I <sub>DD</sub>			_	6	14	mA
Negative Supply Current (Note 4)	I <sub>ss</sub>	Dual Supply	V <sub>SS</sub> = -5V	_	4	10	mA
Power Dissipation (Note 5)	P <sub>DISS</sub>				90	210	mW
Power Supply Sensitivity	P <sub>ss</sub>	ΔV <sub>DD</sub> = ±5%			0.0002	0.01	%/%


**ELECTRICAL CHARACTERISTICS:**  $V_{DD}$  = +15V ±10%, AGND = DGND = 0V,  $V_{SS}$  = 0V,  $T_A$  = -55°C to +125°C applies for DAC-8426AR/BR,  $T_A$  = -40°C to +85°C applies for DAC-8426ER/EP/FR/FP/FS, unless otherwise noted. *Continued* 

					DAC-8426			
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP <sup>6</sup>	MAX	UNITS	
DAC OUTPUT								
Output Current (Source) (Note 3)	I <sub>OUT</sub> SOURCE	Digital In = All Ones		10			mA	
Output Current (Sink) (Note 3)	I <sub>OUT</sub> SINK	Digital In = All Zeroes	V <sub>SS</sub> = -5V	350	450		μА	
Minimum Load Resistance	R <sub>L(MIN)</sub>	Digital In = All Ones		2	_	_	kΩ	
DYNAMIC PERFORMANCE (	(NOTE 3)							
V <sub>OUT</sub> Slew Rate	SR				4	-	V/µs	
V <sub>OUT</sub> Settling Time (Positive or Negative)	t <sub>s</sub>	To $\pm$ 1/2 LSB, R <sub>L</sub> = $2k\Omega$		_	3		μs	
Digital Crosstalk	Q				10	_	nVs	
SWITCHING CHARACTERIST	TICS (Note 3)							
Address To Write Setup Time	t <sub>AS</sub>			0		_	ns	
Address To Write Hold Time	t <sub>AH</sub>			0		_	ns	
Data Valid To Write Setup Time	t <sub>DS</sub>			70	_	_	ns	
Data Valid To Write Hold Time	t <sub>DH</sub>			10		_	ns	
Write Pulse Width	t <sub>WR</sub>			50		_	ns	

#### NOTES:

- 1. Includes Full-Scale Error, Relative Accuracy, and Zero Code Error. Note  $\pm 1$  LSB =  $\pm 0.39\%$  error.
- 2. All devices guaranteed monotonic over the full operating temperature range.
- 3. Guaranteed and not subject to production test.
- Digital inputs V<sub>IN</sub> = V<sub>INL</sub> or V<sub>INH</sub>; V<sub>OUT</sub> and V<sub>REF</sub>OUT unloaded.
   P<sub>DISS</sub> calculated by <sub>IDD</sub> x V<sub>DD</sub>.
   Typicals represent measured characteristics at T<sub>A</sub> = +25°C.

#### DICE CHARACTERISTICS




**WAFER TEST LIMITS** at  $V_{DD}$  = +15V ±5%;  $V_{SS}$  = AGND = DGND = 0V; unless otherwise specified.  $T_A$  = +25°C. All specifications apply for DACs A, B, C, and D.


SYMBOL	CONDITIONS	DAC-8426GBC LIMITS	UNITS
TUE		±2	LSB Max
INL		±1	LSB Max
DNL		±1	LSB Max
G <sub>FSE</sub>		±1	LSB Max
V <sub>ZSE</sub>		±20	mV Max
I <sub>OUT</sub> SOURCE	Digital In = All Ones	10	mA Min
V <sub>REF</sub> OUT	No Load	9.96 10.04	V Min V Max
LD <sub>REG</sub>	ΔI <sub>L</sub> = 5mA	0.1	%/mA Max
	$\Delta V_{DD} = \pm 10V$	0.04	%/V Max
I <sub>REF</sub> OUT	ΔV <sub>REF</sub> OUT < 40mV	5	mA Min
V <sub>INH</sub>		2.4	V Min
V <sub>INL</sub>		0.8	V Max
I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	±1	μА Мах
I <sub>DD</sub>	$V_{iN} = V_{iNL}$ or $V_{iNH}$	14	mA Max
I <sub>ss</sub>	$V_{IN} = V_{INL}$ or $V_{INH}$ , $V_{SS} = -5V$	10	mA Max
	TUE INL DNL G <sub>FSE</sub> V <sub>ZSE</sub> I <sub>OUT</sub> SOURCE V <sub>REF</sub> OUT LD <sub>REG</sub> LN <sub>REG</sub> I <sub>REF</sub> OUT V <sub>INH</sub> V <sub>INL</sub> I <sub>IN</sub> I <sub>DD</sub>	TUE  INL  DNL $G_{FSE}$ $V_{ZSE}$ $I_{OUT}SOURCE$ Digital In = All Ones $V_{REF}OUT$ No Load $LD_{REG}$ $\Delta I_L = 5mA$ $LN_{REG}$ $\Delta V_{DD} = \pm 10V$ $I_{REF}OUT$ $\Delta V_{REF}OUT < 40mV$ $V_{INH}$ $V_{INL}$ $I_{IN}$ $V_{IN} = 0V \text{ or } V_{DD}$ $I_{DD}$ $V_{IN} = V_{INL} \text{ or } V_{INH}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


#### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


#### TYPICAL PERFORMANCE CHARACTERISTICS
























$$\begin{split} & \text{PSRR}(+) = -20 \, \text{LOG} \left( \frac{V_{\text{OUT}} \, (0)}{\Delta V_{\text{DD}}} \right), \\ & V_{\text{DD}} = +15 V \pm 1 V_{\text{p}}, V_{\text{SS}} = 0 V \\ & \text{PSRR}(-) = -20 \, \text{LOG} \left( \frac{V_{\text{OUT}} \, (0)}{\Delta V_{\text{SS}}} \right), \\ & V_{\text{DD}} = +15 V, V_{\text{SS}} = -4 V \pm 1 V_{\text{p}} \end{split}$$


#### TYPICAL PERFORMANCE CHARACTERISTICS Continued











#### PARAMETER DEFINITIONS

#### **TOTAL UNADJUSTED ERROR (TUE)**

This specification includes the Full-Scale-Error, Relative Accuracy Zero-Code-Error and the internal reference voltage. The ideal Full-Scale output voltage is 10V minus 1 LSB which equals 9.961 volts. Each LSB equals  $10V \times (1/256) = 0.039$  volts.

#### DIGITAL CROSSTALK

Digital crosstalk is the signal coupled to the output of a DAC due to a changing digital input from adjacent DACs being updated. It is specified in nano-Volt-seconds(nVs).

Refer to the beginning of the Digital-to-Analog Converter section in the PMI databook for additional parameter definitions.

#### **CIRCUIT DESCRIPTION**

The DAC–8426 is a complete quad 8-bit D/A converter. It contains an internal bandgap reference, four voltage switched R-2R ladder DACs, four DAC latches, four output buffer amplifiers, and an address decoder. All four DACs share the internal ten volt reference and analog ground(AGND). Figure 1 provides an equivalent DAC plus buffer schematic.




FIGURE 1: Simplified circuit configuration for one DAC. (Switches are shown for all "1s" on the digital inputs.)

The eleven digital inputs are compatible with both TTL and 5V(or higher) CMOS logic. Table 1 shows the DAC control logic truth table for  $\overline{WR}$ ,  $A_1$ , and  $A_0$  operation. When  $\overline{WR}$  is active low the input latch of the selected DAC is transparent, and the DAC's output responds to the data present on the eight digital data inputs(DBx). The data (DBx) is latched into the addressed DAC's latch on the positive edge of the  $\overline{WR}$  control signal. The important timing requirements are shown in the Write Cycle Timing Diagram, Figure 2.

#### INTERNAL TEN VOLT REFERENCE

The internal 10V bandgap reference of the DAC-8426 is trimmed to the output voltage and temperature drift specifications. This internal reference is connected to the reference inputs of the four internal 8-bit D/A converters. The output terminal of the internal 10V reference is available on pin 4. The 10V output of the reference is produced with respect to the AGND pin. This reference output can be used to supply as much as 5mA of additional current to external devices. Care has been

TABLE 1: DAC Control Logic Truth Table

WR LO	LOGIC CONTROL WR A <sub>1</sub> A <sub>0</sub>		DAC-8426 OPERATION
Н	x	×	No Operation Device Not Selected
L	L	L	DAC A Transparent
<u></u>	L	L	DAC A Latched
L	L	Н	DAC B Transparent
<u></u>	L	Н	DAC B Latched
Ļ	Н	L	DAC C Transparent
<u></u>	Н	L	DAC C Latched
,L	Н	Н	DAC D Transparent
<u>_</u>	Н	H	DAC D Latched

L = Low State, H = High State, X = Don't Care




FIGURE 2: Write Cycle Timing Diagram

taken in the design of the internal DAC switching to minimize transients on the reference voltage terminal ( $V_{REF}OUT$ ). Other devices connected to this reference terminal should have well behaved input loading characteristics. D/A converters such as the PMI PM-7226A have been designed to minimize reference input transient currents and can be directly connected to the DAC-8426 10V reference. Devices exhibiting large current transients due to internal switching should be buffered with an op amp to maintain good overall system noise performance. A  $10\mu F$  reference output bypass capacitor is required.

#### **BUFFER AMPLIFIER SECTION**

The four internal unity-gain voltage buffers provide low output impedance capable of sourcing 5mA or sinking 350µA. Typical output slew rates of  $\pm 4V/\mu s$  are achieved with 10V full-scale output changes and  $R_L=2k\Omega.$  Figure 3 photographs show large-signal and settling time response. Capacitive loads to 3300pF maximum, and resistive loads to 2k $\Omega$  minimum can be applied.




FIGURE 3: Dynamic Response

The outputs can withstand an indefinite short-circuit to AGND to typically 50mA. The output may also be shorted to any voltage between  $\rm V_{\rm DD}$  and  $\rm V_{\rm SS}$ ; however, care must be taken to not exceed the device maximum power dissipation.

The amplifier's emitter follower output stage consists of an intrinsic NPN bipolar transistor with a 400 $\mu$ A NMOS pull-down current-source load connected to V<sub>SS</sub>. This circuit configuration shown in Figure 4 enables the output amplifier to develop output voltages very close to AGND. Only the negative supply of the

four output buffer amplifiers are connected to  $V_{SS}$ . Operating the DAC-8426 from dual supplies ( $V_{DD}=+15V$  and  $V_{SS}=-5V$ ) improves negative going output settling time near zero volts.

When operating single supply ( $V_{DD} = +15V$  and  $V_{SS} = 0V$ ) the output sink current decreases as the output approaches zero voltage. Within 200mV of AGND (single-supply operation) the internal sinking capability appears resistive at a value of approximately  $1200\Omega$ . The buffer amplifier output current and voltage characteristics are plotted in Figure 5.

#### APPLICATIONS SETUP

### UNIPOLAR OUTPUT OPERATION

The output voltage appearing at any output  $V_{OUT}$  is equal to the internal 10V reference multiplied by the decimal value of the latched digital input divided by  $2^8$  (=256). In equation form:

$$V_{OUT}(D) = D / 256 \times 10V$$
  
where D =  $0_{10}$  to  $255_{10}$ 




FIGURE 4: Amplifier Output Stage

Note that the maximum possible output is 1 LSB less than the internal 10V reference, that is, 255/256 x 10V = 9.961V. Table 2 lists output voltages for a given digital input. The total unadjusted error (TUE) specification of the product grade used determines the output tolerances of the values listed in Table 2. For example, a  $\pm 2$  LSB grade DAC-8426FP loaded with decimal  $128_{10}$  (half-scale) would have a guaranteed output voltage occurring in the range of 5V  $\pm 2$  LSB, which is 5V  $\pm (2$  x 10V/256)




FIGURE 5: DAC Output Current Sink

=  $5V \pm 0.078V$ . Therefore  $V_{OUT}$  is guaranteed to occur in the following range:

$$4.922V \le V_{OUT}(128_{10}) \le 5.078V$$

For the top grade DAC-8426EP  $\pm 1$  LSB total unadjusted error (TUE), the guaranteed range is  $4.961V \le V_{OUT}(128_{10}) \le 5.039V$ . These tolerances provide the worst case analysis including temperature changes.

One additional characteristic guaranteed is a DNL of ±1LSB on all grades. The DAC-8426 is therefore guaranteed to be monotonic. In the situation where a continuously positive 1 LSB digital increment is applied, the output voltage will always increase in value, never decrease. This is very important is servo applications and other closed-loop feedback systems. Finally, in the typical characteristic curves, long term output voltage drift (stability) is provided.

### **BIPOLAR OUTPUT OPERATION**

An external op amp plus two resistors can easily convert any DAC output to bipolar output voltage swings. Figure 6 shows all four DACs output operating in bipolar mode. This is the general expression describing the bipolar output transfer equation:

$$V_{OUT}(D) = [(1+R_2/R_1) \times D/256 \times 10V] - R_2/R_1 \times 10V,$$

where 
$$D = 0_{10}$$
 to  $255_{10}$ 

If 
$$R_1 = R_2$$
, then  $V_{OUT}$  becomes:

$$V_{OUT}(D) = (D/128 - 1) \times 10V$$

Table 3 lists various output voltages with  $\rm R_1=R_2$  versus digital input code. This coding is considered offset binary. Note that the LSB step size is now 20V/256 = 0.078V, twice as large as the unipolar output case previously discussed. In order to minimize gain and offset errors, choose  $\rm R_1$  and  $\rm R_2$  to match and track within 0.1% over the selected operating temperature range of interest

**TABLE 2:** Unipolar Output Voltage as a Function of Digital Input Code.

DIGITAL INPUT CODE	ANALOG OUTPUT VOLTAGE (= [	
255	9.961V	Full-Scale (FS)
254	9.922V	FS-1 LSB
129	5.039V	
128	5.000V	Half-Scale
127	4.961 V	
1 .	0.039V	1 LSB
0	V000.0	Zero-Scale

### **OFFSETTING AGND**

Since the DAC ladder and bandgap reference are terminated at AGND, it is possible to offset AGND positive with respect to DGND. The 10V output span remains if a positive offset is applied to AGND. The offset voltage source connected to AGND must be capable of sinking 14mA. AGND cannot be taken




FIGURE 6: Bipolar Operation

negative with respect to DGND; this would forward bias an internal diode. Allowance must be made at  $V_{\rm DD}$  to maintain 3.5V of headroom above  $V_{\rm REF}$ OUT. This connection setup is useful in single supply applications where virtual ground needs to be slightly positive with respect to ground. In this application connect  $V_{\rm SS}$  to DGND to take advantage of the extra buffer output current sinking capability when the DAC output is programmed to all zeros code, see Figure 7.

### **CONNECTION AND LAYOUT GUIDELINES**

Layout and design techniques used in the interface between digital and analog circuitry require special attention to detail. The following considerations should be evaluated prior to PCB layout.

1. Return signal paths through the ground system should be carefully considered. High-speed digital logic current pulses traveling on return ground traces generate glitches that can be radiated to the analog circuits if the ground path layout produces loop antennas. Ground planes can minimize this situation. Separate digital and analog grounding areas to minimize crosstalk. Ideally a single common-point ground should be on the same PCB board as the DAC-8426. The analog ground returns should take advantage of the appropriate placement of power supply bypass capacitors.

**TABLE 3:** Bipolar Output Voltage as a Function of Digital Input Code

DIGITAL INPUT CODE	ANALOG OUTPU VOLTAGE (=	T D/256 x 10V)
255	9.922V	Full-Scale (FS)
254	9.844V	FS-1 LSB
129	0.078V	
128	0.000V	Zero-Scale
127	-0.078V	
1	-9.922V	
0	-10.000V	Neg Full-Scale




FIGURE 7: AGND Biasing Scheme Providing Offset Output Range

- 2. For optimum performance, bypass V<sub>DD</sub> and V<sub>SS</sub> (if using negative supply voltage) with 0.1μF ceramic disk capacitors to shunt high-frequency spikes. Also use in parallel 6.8μ to 10μF capacitors to provide a charge reservoir for lower frequency load change requirements. The reference output (V<sub>REF</sub>OUT) should be bypassed with a 10μF tantulum capacitor to optimize reference output stability during data input changes. This helps to minimize digital crosstalk.
- 3. Power Supply Sequencing No special requirements exist with the DAC-8426. However, users should be aware that often the 5V logic supply may be powered up momentarily prior to the +15V analog supply. In this situation, the DAC-8426 ESD input protection diodes will forward bias if the applied input logic is at logic "1". No damage will result to the input since the DAC-8426 is designed to withstand momentary currents of up to 130mA. This situation will likely exist for any DAC or ADC operating from a separate analog supply.
- 4. ESD input protection Attention has been given in the design of the DAC-8426 to ESD sensitivity. Using the human body model test technique (MIL-STD 3015.4) the DAC-8426 generally will withstand 1500V ESD transients on all pins. Handling and testing prior to PCB insertion generally exposes ICs to the toughest environment they will experience. Once the IC is soldered in the PCB, it is still important to consider any traces that connect to PCB edge connectors. These traces should be protected with appropriate devices

especially if the boards will experience field replacement or adjustment. Handling the exposed edge connectors by field maintaince people in a low humidity environment can produce 20kV ESD transients which will be detrimental to almost any integrated IC connected to the edge connector.

### MICROPROCESSOR INTERFACING

The DAC-8426 easily interfaces to most 8- and 16-bit wide databus systems. Serial and 4-bit busses can also be accommodated with additional latches and control circuitry. Interfacing can be accomplished with data bus transfers running with 50ns write pulse widths.

Examples of various microprocessor interface circuits are provided in Figures 8 through 12. These figures have omitted circuitry not essential to the bus interface. The design process should include review of the DAC-8426 timing diagram with the  $\mu P$  system timing diagram.




FIGURE 8: DAC-8426 to 8085A Interface (Simplified circuit, only lines of interest are shown.)




FIGURE 9: DAC-8426 to Z-80 Interface (Simplified circuit, only lines of interest are shown.)




FIGURE 10: DAC-8426 to 6809 Interface (Simplified circuit, only lines of interest are shown.)




FIGURE 11: DAC-8426 to 6502 Interface (Simplified circuit, only lines of interest are shown.)




FIGURE 12: DAC-8426 to 68000 Interface (Simplified circuit, only lines of interest are shown.)



# Octal 8-Bit CMOS D/A Converter

**DAC-8800** 


### **FEATURES**

- ±1/2 LSB Total Unadjusted Error
- 2µs Settling Time
- Serial Data Input
- ±Full-Scale Output Set by V<sub>REF</sub>H and V<sub>REF</sub>L
- Unipolar and Bipolar Operation
- TTL Input Compatible
- 20-Pin DIP or SOL Package
- Low Cost

### **APPLICATIONS**

- Voltage Set Point Control
- Digital Offset & Gain Adjustment
- Microprocessor Controlled Calibration
- General Purpose Trimming Adjustments

### **FUNCTIONAL DIAGRAM**



### **GENERAL DESCRIPTION**

The DAC-8800 TrimDAC<sup>™</sup> is designed to be a general purpose digitally controlled voltage adjustment device. The output voltage range can be independently set for each set of four D/A converters. In addition, both unipolar and bipolar output voltage ranges are easy to establish by external reference input high and low terminals. The digitally-programmed output voltages are ideal for op amp trimming, voltage-controlled amplifier gain setting and any general purpose trimming tasks.


A three-wire serial digital interface loads the contents of eight internal DAC registers which establish the output voltage levels. An asynchronous Clear  $(\overline{\text{CLR}})$  input places all DACs in a zero code output condition, very handy for system power-up. An internal regulator provides TTL input compatibility over a wide range of  $\mathsf{V}_{\text{DD}}$  supply voltages. Single supply operation is available by connecting  $\mathsf{V}_{\text{SS}}$  to GND.

### ORDERING INFORMATION 1

	- OPERATING		
CERDIP 20-PIN	PLASTIC 20-PIN	SO 20-PIN	TEMPERATURE RANGE
DAC8800BR* DAC8800FR	DAC8800FP	DAC8800FS <sup>††</sup>	-55°C to +125°C -40°C to +85°C

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.
- †† For availability and burn-in information on SO package, contact your local sales office.

### **PIN CONNECTIONS**



**ELECTRICAL CHARACTERISTICS:** (Note 1) Unless otherwise noted, SINGLE SUPPLY:  $V_{DD} = +12V$ ,  $V_{SS} = 0V$ ,  $V_{REF}H = +5V$ ,  $V_{REF}L = 0V$ ; or DUAL SUPPLY:  $V_{DD} = +12V$ ,  $V_{SS} = -5V$ ,  $V_{REF}H = +2.5V$ ,  $V_{REF}L = -2.5V$ ; F GRADE:  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ ; B GRADE:  $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ .

				DAC-880	0	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	: MAX	UNITS
STATIC ACCURACY All spe	ecifications apply for D	DACs A, B, C, D, E, F, G, H				
Resolution	N		8			Bits
Total Unadjusted Error (Note 2)	TUE		_	-	±1/2	LSB
Differential Nonlinearity (Note 3)	DNL		_	-	±1	LSB
Full Scale Error	G <sub>FSE</sub>			_	±1/2	LSB
Zero Code Error	V <sub>ZSE</sub>		_	-	±1/2	LSB
DAC Output Resistance	R <sub>OUT</sub>	. "	8	12	16	kΩ
DAC Output Resistance Match	ΔR <sub>OUT</sub> /R <sub>OUT</sub>		**	0.5	_	%
REFERENCE INPUT						
	V <sub>REF</sub> H	Pins 2 & 19	V <sub>REF</sub> L	-	(V <sub>DD</sub> - 4)	
Voltage Range (Note 5)	V <sub>REF</sub> L	Pins 1 & 20	V <sub>ss</sub>	_	V <sub>REF</sub> H	٧
Input Resistance	V <sub>REF</sub> H	Digital Inputs = 55 <sub>H</sub>	2	3	_	kΩ
Input Resistance Match	ΔR <sub>REF</sub> H/R <sub>REF</sub> H	Digital Inputs = 55 <sub>H</sub>	_	0.5	-	%
Reference Input Capacitance (Note 4)	C <sub>REF</sub>	Digital Inputs All Zeros Digital Inputs All Ones	<del>-</del>	50 75	75 100	pF
DIGITAL INPUTS	<del></del>					
Logic High	V <sub>INH</sub>		2.4	_	_	V
Logic Low	V <sub>INL</sub>		_	_	0.8	V
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or +5V	_	_	±1	μА
Input Capacitance (Note 4)	C <sub>IN</sub>		<del>-</del>	4	8	pF
Input Coding				BINAR	Υ.	***************************************
POWER SUPPLIES (Note 6)						
Positive Supply Current	I <sub>DD</sub>	Dual Supply CMOS		1 0.2	2	mA
Negative Supply Current	I <sub>ss</sub>	Dual Supply	_	0.01	0.2	mA
Power Dissipation	P <sub>DISS</sub>	Single Supply Operation Dual Supply Operation	-	12 12	24 25	mW
DC Power Supply Rejection Ratio	PSRR	ΔV <sub>DD</sub> =±5%	. <del>-</del>	0.001	0.01	%/%
DYNAMIC PERFORMANCE (No	te 4)					***************************************
V <sub>OUT</sub> Settling Time	t <sub>s</sub>	±1/2 LSB Error Band	_	0.8	2	μS
Channel-to-Channel Crosstalk (Note 7)	ст	Measured Between Adjacent DAC Outputs		80	_	nVs

**ELECTRICAL CHARACTERISTICS:** (Note 1) Unless otherwise noted, SINGLE SUPPLY:  $V_{DD} = +12V$ ,  $V_{SS} = 0V$ ,  $V_{REF}H = +5V$ ,  $V_{REF}L = 0V$ ; or DUAL SUPPLY:  $V_{DD} = +12V$ ,  $V_{SS} = -5V$ ,  $V_{REF}H = +2.5V$ ,  $V_{REF}L = -2.5V$ ; F GRADE:  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ ; B GRADE:  $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ . Continued


		-		DAC-8800		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTIC	S (Notes 4, 8)					
Input Clock Pulse Width	t <sub>CH</sub> , t <sub>CL</sub>	Clock Level High or Low	60	-	-	ns
Data Setup Time	t <sub>DS</sub>		30	-	_	ns
Data Hold Time	t <sub>DH</sub>		30	-	-	ns
DAC Register Load Pulse Width	t <sub>LD</sub>		50	-	-	ns
Clear Pulse Width	t <sub>CLR</sub>		50	-	-	ns
Clock Edge to Load Time	t <sub>CKLD</sub>		50	<u>-</u>		ns
Load Edge to Next Clock Edge Time	t <sub>LDCK</sub>		50	-	-	ns

#### NOTES


- Testing performed in SINGLE SUPPLY mode, except I<sub>DD</sub>, I<sub>SS</sub>, and PSRR which are tested in DUAL SUPPLY mode.
- 2. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
- 3. All devices guaranteed monotonic over the full operating temperature range.
- 4. Guaranteed by design and not subject to production test.
- 5.  $V_{DD}$  4 volts is the maximum reference voltage for the above specifications. Also  $V_{REF}H \ge V_{REF}L$ .
- Digital Input voltages V<sub>IN</sub> = V<sub>INL</sub> or V<sub>INH</sub> for TTL condition; V<sub>IN</sub> = 0V or +5V for CMOS condition. DAC outputs unloaded. P<sub>DISS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>) + (I<sub>D</sub> × V<sub>D</sub>)
- + (I<sub>s</sub> s × V<sub>ss</sub>).

  Measured at V<sub>OUT</sub> pin where an adjacent V<sub>OUT</sub> pin is making a full-scale voltage change.
- 8. See timing diagram for location of measured values.

### **DETAILED DAC-8800 BLOCK DIAGRAM**



### **DICE CHARACTERISTICS**



DIE SIZE 0.151 × 0.130 inch, 19,630 sq. mils (3.8354 × 3.3033 mm, 12.664 sq. mm)

1.	V <sub>REF</sub> L <sub>1</sub> V <sub>REF</sub> H <sub>1</sub> V <sub>OUT</sub> A V <sub>OUT</sub> B V <sub>OUT</sub> C
2.	VEEH.
3.	VA
4.	VOUT
5.	COUT
	COUT
6.	V <sub>OUT</sub> D
7.	V <sub>OUT</sub> D V <sub>DD</sub>
8.	SĎĬ
9.	CLK
10.	CLK
11.	GND
12.	CLR
13.	LD
14.	٧ <sub>ss</sub>
15.	VoutE
16.	V <sub>SS</sub> V <sub>OUT</sub> E V <sub>OUT</sub> F V <sub>OUT</sub> G V <sub>OUT</sub> H
17.	V <sub>out</sub> G
18.	VOUT
10.	A UTIZLI

WAFER TEST LIMITS at V<sub>DD</sub> = +12V, V<sub>SS</sub> = 0V, V<sub>REF</sub>H = +5V, V<sub>REF</sub>L = 0V; T<sub>A</sub> = +25°C unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS		DAC-8800G LIMIT	UNITS
Total Unadjusted Error	TUE			±1/2	LSB MAX
Differential Nonlinearity	DNL			±1	LSB MAX
Full Scale Error	G <sub>FSE</sub>			±1/2	LSB MAX
Zero Code Error	V <sub>ZSE</sub>			±1/2	LSB MAX
DAC Output Resistance	R <sub>OUT</sub>			8 16	kΩ MIN kΩ MAX
Reference Input Resistance	R <sub>REF</sub> H	Digital Inputs = 5	55H	2 .	kΩ MIN
Digital Inputs High	V <sub>INH</sub>			2.4	V MIN
Digital Inputs Low	V <sub>INL</sub>			0.8	V MAX
Digital Input Current	l <sub>IN</sub>	V <sub>IN</sub> = 0V or +5V		±1	μА МАХ
Positive Supply Current	I <sub>DD</sub>	V <sub>SS</sub> = -5V	TTL CMOS	2 0.4	mA MAX
Negative Supply Current	I <sub>SS</sub>	V <sub>SS</sub> = -5V		0.2	mA MAX
DC Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	ر در در در در در در در در ۱۹۳۸ که در در در در در در در در در در در در در	0.01	%/% MAX

NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = +25°C, unless otherwise noted)
V <sub>DD</sub> to V <sub>SS</sub> 0V, +20V
V <sub>DD</sub> to GND
V <sub>s</sub> to GND
Digital Input Voltage to GND GND - 0.3V, V <sub>s.s.</sub> + 0.3V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
V <sub>per</sub> L to GND
V <sub>OUT</sub> to GNDV <sub>REE</sub> L, V <sub>REE</sub> H
Operating Temperature Range
Military, DAC-8800BR55°C to +125°C
Extended Industrial, DAC-8800FR,FP,FS40°C to +85°C
Maximum Junction Temperature (T <sub>i</sub> Max) +150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec) +300°C
Package Power Dissipation $(T_j Max - T_A)/\Theta_{jA}$

PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	$\Theta_{jC}$	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Pin SO (S)	88	25	°C/W

#### NOTE:

 Θ<sub>jA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>jA</sub> is specified for device in socket for CerDIP, and P-DIP packages; Θ<sub>jA</sub> is specified for device soldered to printed circuit board for SO package.

### CAUTION:

- 1. Do not apply voltages higher than  $\mathbf{V_{DD}}$  or less than  $\mathbf{V_{SS}}$  potential on any terminal.
- The digital control inputs are zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- Do not insert this device into powered sockets; remove power before insertion or removal.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to device.

TABLE 1: PIN Function Description

PIN	MNEMONIC	DESCRIPTION		
1	V <sub>REF</sub> L <sub>1</sub>	External DAC voltage reference input shared by DAC A, B, C, D. $V_{REF}L_1$ determines the lowest negative DAC output voltage. $V_{REF}L_1$ must be equal to or more positive than $V_{SS}$ .		
2	V <sub>REF</sub> H <sub>1</sub>	External DAC voltage reference input shared by DAC A, B, C, D. V <sub>REF</sub> H <sub>1</sub> determines the highest positive DAC output voltage.		
3	V <sub>OUT</sub> A	DAC A Output		
4	V <sub>оит</sub> в	DAC B Output		
5	v <sub>out</sub> c	DAC C Output Voltage determined by external V <sub>REF</sub> H <sub>1</sub> and V <sub>REF</sub> L <sub>1</sub> .		
6	V <sub>out</sub> D	DAC D Output		
7	$V_{DD}$	Positive supply, allowable input voltage range +4.5V to +16V.		
8	SDI	Serial Data Input		
9	CLK	Serial Clock Input, positive edge triggered TTL Input Compatible		
10	CLK	Clock Enable or Serial Clock Input, negative edge triggered		
11	GND	Ground		
12	CLR	Clear Input (Active Low), Asynchronous TTL compatible input that resets all DAC registers to zero code.		
13	ĹĎ	Load DAC Register Strobe, TTL compatible input that transfers data bits from serial input register into the decoded DAC register. See Table 2.		
14	v <sub>ss</sub>	Negative Supply, allowable input voltage range 0V to -12V.		
15	V <sub>out</sub> E	DAC E Output		
16	V <sub>OUT</sub> F	DAC F Output		
17	V <sub>OUT</sub> G	DAC G Output Voltage determined by external V <sub>REF</sub> H <sub>2</sub> and V <sub>REF</sub> L <sub>2</sub> .		
18	V <sub>оит</sub> н	DAC H Output		
19	$V_{REF}^{}H_2^{}$	External DAC voltage reference input shared by DAC E, F, G, H. V <sub>REF</sub> H <sub>2</sub> determines the highest positive DAC output voltage.		
20	$V_{REF}L_2$	External DAC voltage reference input shared by DAC E, F, G, H. V <sub>REF</sub> L <sub>2</sub> determines the lowest negative DAC output voltage. V <sub>REF</sub> L <sub>2</sub> must be equal to or more positive than V <sub>SS</sub> .		





FIGURE 1: Timing Diagrams


TABLE 2: Serial Input Decode Table




**TABLE 3:** Logic Control Input Truth Table


CLK	CLK	INPUT SHIFT REGISTER OPERATON
1	L	Shift Data
Н	<b>↓</b>	Shift Data
L	X	No Operation
Х	Н	No Operation

### TYPICAL PERFORMANCE CHARACTERISTICS




TOTAL UNADJUSTED ERROR










UPPER TRACE:  $t_{LD}$  INPUT (5V/DIV) LOWER TRACE:  $V_{OUT}A$  (2V/DIV) CONDITIONS:  $V_{DD}$  = +12V,  $V_{REF}H_1$  = +5V,  $V_{REF}L_1$  = 0V,  $V_{SS}$  = 0V,  $V_{REF}L_1$  = 1M $\Omega$ ,  $C_{L}$  = 3.4pF

### EXPANDED DAC OUTPUT SETTLING TIME POSITIVE TRANSITION



 $\begin{array}{ll} \text{UPPER TRACE:} & t_{LD} \text{ INPUT (SV/DIV)} \\ \text{LOWER TRACE:} & V_{OUT} A (14/DIV) \\ \text{CONDITIONS:} & V_{DD} = +12V, V_{REF} H_1 = +5V, \\ & V_{REF} L_1 = 0V, V_{SS} = 0V, \\ & R_L = 1M\Omega, \ C_L = 3.4pF \end{array}$ 

EXPANDED DAC OUTPUT SETTLING TIME NEGATIVE TRANSITION



 $\begin{array}{ll} \text{UPPER TRACE:} & t_{LD} \text{ INPUT (5V/DIV)} \\ \text{LOWER TRACE:} & V_{OUT} A (1V/DIV) \\ \text{CONDITIONS:} & V_{DD} = +12V, V_{REF} H_1 = +5V, \\ V_{REF} L_1 = 0V, V_{SS} = 0V, \\ R_L = 1M\Omega, C_L = 3.4pF \end{array}$ 

### DAC OUTPUT CHANNEL-TO-CHANNEL CROSSTALK BOTH TRANSITIONS




 $\begin{array}{ll} \text{UPPER TRACE:} & V_{OUT}A\ 0\ TO\ +5V\ CHANGE \\ \text{LOWER TRACE:} & V_{OUT}B\ (1V/DIV) \\ \text{CONDITIONS:} & V_{DD}=+12V,\ V_{REF}H_{\uparrow}=+5V,\ V_{REF}L_{\uparrow}=0V,\ V_{SS}=0V,\ R_{L}=1M\Omega,\ C_{L}=3.4pF \end{array}$ 

### EXPANDED DAC OUTPUT CHANNEL-TO-CHANNEL CROSS-TALK NEGATIVE TRANSITION



UPPER TRACE:  $V_{OUT}A$  +5V TO OV CHANGE LOWER TRACE:  $V_{OUT}B$  (100mV/DIV) CONDITIONS:  $V_{DD}$  = +12V,  $V_{REF}H_1$  = +5V,  $V_{REF}L_1$  = 0V,  $V_{SS}$  = 0V,  $R_L$  = 1M $\Omega$ ,  $C_L$  = 3.4pF

### EXPANDED DAC OUTPUT CHANNEL-TO-CHANNEL CROSS-TALK POSITIVE TRANSITION



 $\begin{array}{ll} \text{UPPER TRACE:} & \text{V}_{\text{OUT}} \text{A 0 TO +5V CHANGE} \\ \text{LOWER TRACE:} & \text{V}_{\text{OUT}} \text{B (100mV/DIV)} \\ \text{CONDITIONS:} & \text{V}_{\text{DD}} = +12\text{V}, \text{V}_{\text{REF}} \text{H}_1 = +5\text{V}, \\ \text{V}_{\text{REF}} \text{L}_1 = 0\text{V}, \text{V}_{\text{SS}} = 0\text{V}, \\ \text{R}_L = 1\text{M}\Omega, \text{C}_L = 3.4\text{pF} \end{array}$ 

### **CIRCUIT OPERATION**

The DAC-8800 provides a programmable voltage output adjustment capability. Changing the programmed output voltage of each DAC is accomplished by clocking in an 11-bit serial data word into pin SDI (Serial Data Input). The format of this data word is three address bits, MSB first, followed by 8 data bits, MSB first. Table 2 provides the serial input decode table for data loading. DAC outputs can be changed one at a time in random sequence. The fast serial-data clocking of 6.6MHz makes it possible to load all 8 DACs in as little time as 14 microseconds. The exact timing requirements are provided in Figure 1.

A clear ( $\overline{\text{CLR}}$ ) input pin allows the circuit to be powered-up in the all zero state or a system reset pulse connected to  $\overline{\text{CLR}}$  can asynchronously clear all data registers.




FIGURE 2: DAC-8800 TrimDACTM Equivalent DAC Circuit

The output voltage range is determined by the external input voltages applied to  $V_{REF}H$  and  $V_{REF}L$ . See Figure 2 for a simplified equivalent DAC circuit. If a negative supply is used on  $V_{SS}$  then  $V_{REF}L$  may be set negative resulting in a programmable bipolar output voltage swing.

The actual output voltage,  $V_{OUT}$ , depends on  $V_{REF}H$  and  $V_{REF}L$  as follows:

$$V_{OUT}(D) = D \times (V_{REF}H - V_{REF}L)/256 + V_{REF}L$$

where D is a whole number binary digital input word loaded into the DAC register. For example, when  $V_{REF}H = +5V$  and  $V_{REF}L = 0V$  unipolar output operation results with the following binary digital inputs:

D	V <sub>OUT</sub> (D)	V <sub>REF</sub> H = +5.00V; V <sub>REF</sub> L = 0V
255	4.98V	Full-Scale
128	2.50V	Half-Scale
1	0.02V	1 LSB
0	0.00V	Zero-Scale also generated When CLR Input Activated


Bipolar output operation is achieved when  $V_{REF}H = +2.5V$  and  $V_{REF}L = -2.5V$ , also note  $V_{SS}$  must be equal to or more negative than  $V_{REF}L$ .  $V_{SS} = -5V$  is a good choice for this example. The following example lists the actual bipolar output voltages produced by the binary digital input which would now be considered offset-binary coded:

D	V <sub>OUT</sub> (D)	V <sub>REF</sub> H = +2.50V; V <sub>REF</sub> L = -2.50V
255	2.48V	Positive Full-Scale
129	0.02V	Positive 1 LSB
128	0.00V	Bipolar Zero-Scale
127	-0.02V	Negative 1 LSB
0	-2.50V	Negative Full-Scale

REFERENCE INPUTS ( $V_{REF}H_1$ ,  $V_{REF}L_1$ ,  $V_{REF}H_2$ ,  $V_{REF}L_2$ )
The external voltages connected to the  $V_{REF}$  input pins determine the programmable output voltage ranges of the two sets of four DACs in the DAC-8800. Specifically,  $V_{REF}H_1$  and  $V_{REF}L_1$  are connected to DACs, A, B, C, D, and  $V_{REF}H_2$  and  $V_{REF}L_2$  are connected to DACs E, F, G, H.

Inspection of the DAC-8800 equivalent DAC circuit (Figure 2) shows the external  $V_{REF}H$  and  $V_{REF}L$  inputs connected to the internal DAC switches. During updating, the DAC switches produce transient current flowing from  $V_{REF}H$  to  $V_{REF}L$ . It is recommended to place  $0.01\mu F$  bypass capacitors across the  $V_{REF}H$  and  $V_{REF}L$  inputs to minimize the voltage transients.

A wide range of external voltage references can be used subject to the reference input voltage range boundary conditions. First  $V_{REF}H$  should always be more positive than  $V_{REF}L$ . DC voltages are recommended.  $V_{REF}L$  can be equal to the negative power supply  $V_{SS}$ . This feature results in single supply operation when  $V_{SS}$  is at ground.  $V_{REF}H$  should not be closer than four volts to  $V_{DD}$ . This is due to the DAC-8800 NMOS only DAC switches which will no longer operate properly if  $V_{REF}H$  is closer to  $V_{DD}$  than four volts. Total unadjusted error degrades when  $(V_{DD}-V_{REF}H)$  is less than four volts as shown in Figure 3.



**FIGURE 3:** Effect on TUE Operating Beyond  $(V_{DD} - V_{BEF}H) > 4V$  Limit

# RECOMMENDED OPERATING POWER SUPPLY VOLTAGE RANGES

Although the DAC-8800 is thoroughly specified for operation with  $V_{\rm DD}$  = +12V and  $V_{\rm SS}$  = 0V or–5V, it will still function with the following recommended boundary conditions:

- $\cdot (V_{DD} V_{SS}) < 18V$
- 4.5V < V<sub>DD</sub> < 16V
- $0V > V_{SS} > -12V$

In all cases the reference voltage boundary conditions still apply. The boundary conditions described here make it possible to use DAC-8800 with a wide variety of readily available supply voltages. Some choices include, but are not limited to:

$$V_{DD}/V_{SS} = +15V/0V; +12V/0V; +12V/-5V; +5V/-5V; +5V/-12V$$

### DAC OUTPUTS (VOUT A, B, C, D, E, F, G, H)

The eight D/A converter voltage outputs have a constant output resistance independent of digital input code. The distribution of R<sub>OUT</sub> from DAC to DAC within the DAC-8800 typically matches by 0.5%. Device to device R<sub>OUT</sub> matching is process-lot to process-lot dependent having a ±20% variation. The change in R<sub>OUT</sub> with temperature is very small as a result of PMI's low temperature coefficient SiCr thin-film resistor process.

The nominal DAC output capacitance measures three picofarads and has little variation with temperature.

One aspect of the nominal 12.5k $\Omega$  DAC output resistance is channel-to-channel crosstalk. Under a worst case condition of adjacent DAC outputs when DAC A makes a five volt output voltage change DAC B exhibits a 300mV voltage transient. See photograph in typical characteristics section of data sheet.

The channel-to-channel crosstalk is due to the 0.15pF inter-pin package capacitance. A FET probe with 3.4pF input capacitance was used to measure the DAC output channel-to-channel crosstalk characteristics shown. In voltage transient sensitive applications, minimization of crosstalk can be accomplished by placing ground traces between adjacent DAC output pins. DAC output bypass capacitors will also minimize voltage transients.

Output settling time has a dominant pole response as the photograph in the typical characteristics section shows. The output settling time characteristic consists of an 80 nanosecond propagation delay followed by a single RC decay waveform determined by the nominal  $R_{OUT}$  of  $12.5 \mathrm{k}\Omega$  times  $C_{OUT}$  plus  $C_{LOAD}$  which includes the oscilloscope probe.

The digital feedthrough from the serial data inputs (CLK, and SDI) to the DAC outputs measures less than 20mV.

### **DIGITAL INTERFACING**

The DAC-8800 contains a standard three-wire serial input control interface. The three inputs are clock (CLK), load ( $\overline{\text{LD}}$ ), and serial data input (SDI). A  $\overline{\text{CLK}}$  input pin is available for negative edge triggered data loading. The edge sensitive clock input pin requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation they should be debounced by a flip-flop or other suitable means.

The logic control input truth table (Table 3) defines operation of the serial data input register.

The CLK input is used to place data in the serial data input register. The unused clock input (CLK or  $\overline{\text{CLK}}$ ) should be tied to the active state (CLK = 1 or  $\overline{\text{CLK}}$  = 0 for active). The load strobe ( $\overline{\text{LD}}$ ) which must follow the eleventh active CLK edge transfers the




FIGURE 4: Three-Wire Serial Interface Connections




FIGURE 5a: Decoding Multiple DAC-8800s

data from the serial data input register to the DAC register decoded from the first three address bits clocked into the input register. Any extra CLK edges after the eleventh edge looses the first bits shifted in. See Table 2 for a complete description. See Figure 4 for an example using the CLK input pin to clock data into the SDI.

The unused clock input of Figure 4 can be used to provide a chip select  $(\overline{CS})$  feature for applications using more than one DAC-8800. Figure 5a shows the proper connection and timing of the CLK inputs which assures that the  $\overline{CLK}$  acting as a chip select  $(\overline{CS})$  is taken to the active low state selecting the desired DAC-8800.

Another method of decoding multiple DAC-8800s is shown in Figure 5b. Here all the DAC serial input registers receive the same input data; however, only one of DAC's LD input is activated to transfer its serial input register contents into the destination DAC register. In this circuit the LD timing generated by the address decoder should follow the DAC-8800 standard timing requirements. Note the address decoder should not be activated by its WR input while the coded address inputs are changing.




FIGURE 5b: Decoding Multiple DAC-8800s Using the LD Input Pin

### APPLICATIONS

### DIGITALLY PROGRAMMABLE AUDIO AMPLIFIER

The DAC-8800 is well suited to digitally control the gain or attenuation settings of eight voltage controlled amplifiers (VCAs). In professional audio mixing consoles, music synthesizers and other audio processor's VCAs, such as the SSM-2014, adjust audio channel gain and attenuation from front panel potentiometers. The VCA provides a clean gain transition control of audio level when the slew rate of the analog input control voltage ( $V_{\rm C}$ ) is properly chosen. Taking advantage of the 12.5k $\Omega$  nominal output resistance of the DAC-8800 it is very easy to control the slew rate of  $V_{\rm OUT}$  by appropriate selection of  $C_{\rm OUT}$ . Figure 6 shows one channel of a digitally programmable audio amplifier.

The reference high ( $V_{REF}H$ ) and reference low ( $V_{REF}L$ ) input voltages of the DAC-8800 provide a digitally programmable output voltage of –1.2V to +1.2V which is connected to the control voltage ( $V_C$ ) input terminal of the SSM-2014 VCA. The gain of the SSM-2014 is guaranteed to change from –15dB to +15dB for 1.2 to –1.2V input  $V_C$  voltage. A  $C_{OUT}$  of 0.1 $\mu$ F provides a control voltage transition time of 1.2ms which generates a click free change in audio channel gain.




FIGURE 6: Digitally Programmable Amplifier

### **BUFFERING THE DAC-8800 OUTPUT**

External op amps can be used to buffer the output of the DAC-8800's nominal 12.5k $\Omega$  output resistance. In Figure 7 a variety of possibilities are shown. The quad low power OP-420 is used as a simple buffer to reduce the output resistance of DAC A. The OP-420 was chosen for its wide operating supply range, both single and dual, low power consumption, and low cost.

The next two DACs, B and C, are configured in a summing arrangement where DAC C provides the course output voltage setting and DAC B can be used for fine adjustment. The insertion of  $\rm R_1$  in series with DAC B attenuates its contribution to the voltage sum node at the DAC C output.

DAC D in Figure 7 is in a noninverting gain of two configuration increasing the available output swing to 10V. Appropriate choice of external op amp gain can achieve output voltage swings beyond the range of the DAC-8800 if the external op amp power supply voltages are sufficiently high. In addition, the op amp feedback network termination could be a bias voltage which would provide an offset to the output signal swing.

### **SETTING COMPARATOR TRIP POINTS**

The DAC-8800 is ideal to provide setpoints for voltage input comparators. In Figure 8 the very low power CMP-404 detects whether input voltage  $(V_{\rm IN})$  is higher or lower than the programmed limit values providing TTL compatible output signals. The compactness of the DAC-8800 makes it ideal for high density testing applications found in pin head electronics.




FIGURE 7: Buffering the DAC-8800 Output




FIGURE 8: Setting the Comparator Trip Points

### CURRENT SUMMING OUTPUT OPERATIONS

Since the DAC-8800 has a constant output resistance regardless of digital input code, it can be used in a current summing application. Figure 9 depicts the DAC output connected to the inverting input of an OP-20 low power consumption op amp. An external feedback resistor sets the output signal swing according to the formula given. The gain accuracy of this circuit has a wide variation due to the 30% output tolerance of the DAC-8800 R<sub>OUT</sub> specification. A second DAC in the DAC-8800 could be used with an external resistor summed into the OP-20 current summing node to digitally adjust the full-scale swing.

### **OPTICALLY ISOLATED TWO-WIRE INTERFACE**

Two-wire signal interfacing is often found in process control applications where electrical isolation of hazardous environments and minimization of wiring is necessary. Isolation transformers or optocouplers provide the high voltage isolation. Normally the DAC-8800 requires a three-wire interface to update the DAC contents. One technique which translates a two-wire interface into the three-wire signal control required by the




FIGURE 9: Current Summing Output Operation

DAC-8800 is shown in Figure 10. A single package CMOS-logic dual-retriggerable one-shot MC14538 provides the solution. At rest the optocouplers are both OFF allowing the pull-up resistors to sit at logic high. No undefined transients should occur on the control input line  $\rm V_C$  to avoid inadvertently clocking incorrect data into the DAC-8800 serial input register. When it is time to update one of the DAC-8800 DACs, the CONTROL line will go





FIGURE 10: Isolated Two-Wire Signal Interface for Serial Input DAC

low, triggering the first one-shot  $(\overline{Q}_{\bullet})$ . At this time valid data should also be applied to the DATA input optocoupler. Sufficient time must be allowed before the control (V<sub>C</sub>) input returns to logic high to make sure the DAC-8800 input data is stabilized. When V<sub>C</sub> changes to logic high, the first DATA bit shifts into the DAC-8800 serial data input register. The time constant of the first one-shot established by R, and C, should be at least twice as long as the basic CONTROL input clock period. This will prevent the  $\overline{Q}_{\star}$  output from returning to the high state. The next control input negative edge retriggers the first one-shot and sets up the DAC-8800 clock for the next DATA bit. All eleven positive clock edges will fill the DAC-8800 serial input register and each negative clock edge will retrigger the first one shot. As soon as the CONTROL line returns to the passive state, the first one shot will time out, triggering the second one shot  $(\overline{\mathbb{Q}_2})$ , which will produce the required load LD pulse for the DAC-8800 to transfer its serial input register contents to the internal DAC register completing the DAC update. The R<sub>1</sub>C<sub>1</sub> and R<sub>2</sub>C<sub>2</sub> times need to be designed based on the system's CONTROL-input clock rate. The optocoupler clocking rate must also be considered in setting the system clock rate.

#### **BURN-IN CIRCUIT**





# 8-Bit, Octal, 4-Quadrant Multiplying, CMOS TrimDAC

DAC-8840

FEATURES
Replaces 8 Potentiometers
1 MHz 4-Quadrant Multiplying Bandwidth
No Signal Inversion
Low Zero Output Error
Eight Individual Channels
3-Wire Serial Input
500 kHz Update Data Loading Rate
±3 Volt Output Swing

Midscale Preset. Zero Volts Out

APPLICATIONS
Automatic Adjustment
Trimmer Replacement
Dynamic Level Adjustment
Special Waveform Generation and Modulation


### GENERAL DESCRIPTION

The DAC-8840 provides eight general purpose digitally controlled voltage adjustment devices. The TrimDAC™ capability allows replacement of the mechanical trimmer function in new designs. The DAC-8840 is ideal for ac or de gain control of up to 1 MHz bandwidth signals. The 4-quadrant multiplying capability is useful for signal inversion and modulation often found in video convergence circuitry.

Internally the DAC-8840 contains eight voltage output CMOS digital-to-analog converters, each with separate reference inputs. Each DAC has its own DAC register which holds its output state. These DAC registers are updated from an internal serial-to-parallel shift register which is loaded from a standard 3-wire serial input digital interface. Twelve data bits make up the data word clocked into the serial input register. This data word is decoded where the first 4 bits determine the address of the DAC register to be loaded with the last 8 bits of data. A serial data output pin at the opposite end of the serial register allows simple daisy-chaining in multiple DAC applications without additional external decoding logic.

TrimDAC is a trademark of Analog Devices, Inc.

### FUNCTIONAL BLOCK DIAGRAM



The DAC-8840 consumes only 190 mW from  $\pm 5$  V power supplies. For single 5 V supply applications consult the DAC-8841.

The DAC-8840 is available in 24-pin plastic DIP, cerdip, and SOIC-24 packages. A separate MIL-STD/883 data sheet for -55°C to +125°C operation is available on request.

# **DAC-8840** — SPECIFICATIONS $(V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}, \text{All } V_{IN}X = +3 \text{ V}, T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$ apply for DAC-8840F, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
STATIC ACCURACY		All Specifications Apply for DACs A, B,	C, D, E	, F, G, H		
Resolution	N		8			Bits
Integral Nonlinearity	INL			$\pm 1/4$	±1	LSB
Differential Nonlinearity	DNL	All Devices Monotonic			±1	LSB
Output Offset	V <sub>BZE</sub>	$\overline{PR} = 0$ , Sets $D = 80_H$		3	25	mV
Output Offset Drift	TCV <sub>BZ</sub>	$\overline{PR} = 0$ , Sets D = $80_{H}$		10		μV/°C
REFERENCE INPUTS		Applies to All Inputs V <sub>IN</sub> X				
Voltage Range	IVR	Note 1	±3			V
Input Resistance	R <sub>IN</sub>	$D = 2B_H$ , Code Dependent	3	6		kΩ
Input Capacitance	C <sub>IN</sub>	$D = FF_H$ , Code Dependent		19	30	pF
DAC OUTPUTS		Applies to All Outputs VOUTX				
Voltage Range	OVR	$R_L = 10 \text{ k}\Omega$	±3			V
Output Current	I <sub>OUT</sub>	$\Delta V_{OUT} < 1 LSB$	±5	$\pm 10$		mA
Capacitive Load	$C_L$	No Oscillation			200	pF
DYNAMIC PERFORMANCE		Applies to All DACs				,
Multiplying Gain Bandwidth	GBW	$V_{IN}X = 100 \text{ mV p-p}$	1	2.5		MHz
Slew Rate		Measured 10% to 90%	İ			
Positive	SR+	$\Delta V_{OUT}X = +6 V$	1.3	4.0		V/µs
Negative	SR-	$\Delta V_{OUT}X = -6 V$	1.3	2.5		V/µs
Total Harmonic Distortion	THD	$V_{IN}X = 4 V p-p, D = FF_H,$ $f = 1 kHz, f_{IP} = 80 kHz$		0.01		%
Spot Noise Voltage	e <sub>N</sub>	f = 1  kHz		0.17		$\mu V/\sqrt{H_2}$
Output Settling Time	ts	$\pm 1$ LSB Error Band, D = 0 to FF <sub>H</sub>		3.5	6	μs
Channel-to-Channel Crosstalk	$C_{T}$	Measured Between Adjacent Channels,		00		
DOMESTIC IN THE		f = 100 kHz	60	80		dB
Digital Feedthrough	Q	$V_{INX} = 0 \text{ V}, D = 0 \text{ to } 255_{10}$		6		nVs
POWER SUPPLIES	,			10	24	
Power Supply Current	I <sub>DD</sub>	$\overline{PR} = 0 \text{ V}$ $\overline{PR} = 0 \text{ V}$		19	26	mA
Negative Supply Current	I <sub>ss</sub>	PR = 0 V	1	19	26	mA
Power Dissipation	Poiss	$\overline{PR} = 0 \text{ V}, \Delta V_{DD} = \pm 5\%$		190	260	mW
DC Power Supply Rejection Ratio	PSRR	1 55	4.75	0.0002	0.01	%/% V
Power Supply Range	PSR	$V_{\mathrm{DD}},  V_{\mathrm{SS}} $	4.73	5.00	5.25	V
DIGITAL INPUTS	1					
Logic High	V <sub>IH</sub>		2.4			v
Logic Low	V <sub>IL</sub>				0.8	V
Input Current	I <sub>L</sub>			_	±10	μA
Input Capacitance	CIL		0.00	.7 D:	10	pF
Input Coding			Offset	Binary		
DIGITAL OUTPUT						
Logic High	V <sub>OH</sub>	$I_{OH} = -0.4 \text{ mA}$	3.5			V
Logic Low NOTE	V <sub>OL</sub>	$I_{OL} = 1.6 \text{ mA}$			0.4	V

NOTE

# TIMING SPECIFICATIONS ( $V_{DD}=+5$ V, $V_{SS}=-5$ V, All $V_{IN}X=+3$ V, $T_A=-40^{\circ}C$ apply for DAC-8840F, unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Clock Pulse Width	t <sub>CH</sub> , t <sub>CL</sub>	80		ns
Data Setup Time	t <sub>DS</sub>	40		ns
Data Hold Time	t <sub>DH</sub>	20		ns
CLK to SDO Propagation Delay	t <sub>PD</sub>		120	ns
DAC Register Load Pulse Width	t <sub>LD</sub>	70		ns
Preset Pulse Width	t <sub>PR</sub>	50		ns
Clock Edge to Load Time	t <sub>CKLD</sub>	30		ns
Load Edge to Next Clock Edge	t <sub>LDCK</sub>	60		ns

 $<sup>^1</sup>$ Maximum input voltage is always 2 V less than  $V_{\mathrm{DD}}$ .

Specifications subject to change without notice.

# WAFER TEST LIMITS: $(V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}, \text{ All } V_{IN}X = +3 \text{ V}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$

Parameter	Symbol	Conditions	DAC8840GBC Limits	Units
Integral Nonlinearity	INL		±1	LSB max
Differential Nonlinearity	DNL	All Devices Monotonic	±1	LSB max
Output Offset		$\overline{PR} = 0$ , Sets D = $80_{H}$	25	mV max
•	V <sub>BZE</sub>	1		
Input Resistance (V <sub>IN</sub> X)	R <sub>IN</sub>	$D = 2B_H$ ; Code Dependent	3	kΩ min
DAC Output Voltage Range	OVR	$R_L = 10 \text{ k}\Omega$	±3	V min
DAC Output Current	I <sub>OUT</sub>	$\Delta V_{OUT} < 1 LSB$	±5	mA min
Slew Rate		Measured 10% to 90%	ĺ	
Positive	SR+	$\Delta V_{OUT}X = +6 V$	1.3	V/μs min
Negative	SR-	$\Delta V_{OUT}X = -6 V$	1.3	V/μs min
Positive Supply Current	$I_{DD}$	$\overline{PR} = 0 \text{ V}$	26	mA max
Negative Supply Current	I <sub>ss</sub>	$\overline{PR} = 0 \text{ V}$	26	mA max
DC Power Supply Rejection Ratio	PSRR	$\overline{PR} = 0 \text{ V}, \Delta V_{DD} = \pm 5\%$	0.01	%/% max
Logic Input High	$V_{IH}$		2.4	V min
Logic Input Low	$V_{IL}$		0.8	V max
Logic Input Current	IL		±10	μA max
Logic Output High	V <sub>OH</sub>	$I_{OH} = -0.4 \text{ mA}$	3.5	V min
Logic Output Low	V <sub>OL</sub>	$I_{OL} = 1.6 \text{ mA}$	0.4	V max

### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.




Figure 1. Timing Diagram

### PIN DESCRIPTION

	PIN	MNEMONIC	DESCRIPTION
	1	V <sub>OUT</sub> C	DAC C Output
	2	V <sub>OUT</sub> B	DAC B Output
	3	VoutA	DAC A Output
	4	V <sub>IN</sub> B	DAC B Reference Input
	5	V <sub>IN</sub> A	DAC A Reference Input
	6	GND	Ground
	7	PR	Preset Input, Active Low,
			All DAC Registers = 80 <sub>H</sub>
	8	V <sub>IN</sub> E	DAC E Reference Input
	9	V <sub>IN</sub> F	DAC F Reference Input
	10	V <sub>OUT</sub> E	DAC E Output
ı	11	V <sub>out</sub> F	DAC F Output
	12	V <sub>out</sub> G	DAC G Output
	13	V <sub>OUT</sub> H	DAC H Output
	14	V <sub>IN</sub> G	DAC G Reference Input
	15	V <sub>IN</sub> H	DAC H Reference Input
	16	LD	Load DAC Register Strobe, Active High Input
			That Transfers the Data Bits from the
			Serial Input Register into the Decoded
			DAC Register. See Table I.
	17	CLK	Serial Clock Input, Positive Edge Triggered
	18	SDO	Serial Data Output, Active Totem Pole Output
	19	V <sub>SS</sub>	Negative 5 V Power Supply
	20	SDI	Serial Data Input
	21	V <sub>DD</sub>	Positive 5 V Power Supply
	22	V <sub>IN</sub> D	DAC D Reference Input
	23	V <sub>IN</sub> C	DAC C Reference Input
	24	V <sub>OUT</sub> D	DAC D Output

### ABSOLUTE MAXIMUM RATINGS


$(T_A = +25^{\circ}C, \text{ unless otherwise noted})$
$V_{\mathbf{DD}}$ to GND $\ \ldots \ -0.3,\ +7\ V$
$V_{SS}$ to GND +0.3, -7 V
$V_{IN}X$ to GND $V_{DD}$ , $V_{SS}$
$V_{OUT}X$ to GND $V_{DD}$ , $V_{SS}$
Short Circuit $I_{\mathrm{OUT}}X$ to GND Continuous
Digital Input & Output Voltage to GND V <sub>DD</sub> , V <sub>SS</sub>
Operating Temperature Range
Extended Industrial: DAC8840F40°C to +85°C
Maximum Junction Temperature (T <sub>J</sub> max)+150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C
Package Power Dissipation $(T_I Max - T_A)/\theta_{IA}$
Thermal Resistance $\theta_{JA}$
Cerdip
P-DIP57°C/W
SOIC-24

### ORDERING GUIDE

Model	Temperature Range	Package Option
DAC8840FP	-40°C to +85°C	Plastic DIP
DAC8840FW	-40°C to +85°C	Cerdip
DAC8840FS	-40°C to +85°C	SOIC-24
DAC8840GBC	25℃	DICE


For devices processed in total compliance to MIL-STD 883, contact our local sales office for the DAC8840BW/883 datasheet.

### PIN CONFIGURATION



### DICE CHARACTERISTICS

DIE SIZE  $0.117 \times 0.185$  inch, 21,645 sq. mils  $(2.9718 \times 4.699$  mm, 13.964 sq. mm)
The die backside is electrically common to  $V_{\rm DD}$ .



\*BOTH GND PADS (6a, 6b) ARE BONDED TO PIN 6 OF PACKAGE.

### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



# Typical Performance Characteristics — DAC-8840




Figure 2. Linearity Error vs. Digital Input Code




Figure 3. Linearity Error vs. Digital Code vs. Temperature




Figure 4.  $V_{OUT}$  Half-Scale (80<sub>H</sub>) vs. Temperature




Figure 5. Input Resistance vs. Code




Figure 6. Total Harmonic Distortion vs. Frequency




Figure 7.  $V_{OUT}$  Slew Rate vs. Temperature




Figure 8. Gain and Phase vs. Frequency (Digital Input =  $0 \text{ or } 255_{10}$ )




Figure 9. DAC Crosstalk vs. Frequency




Figure 10. Voltage Noise Density vs. Frequency




Figure 11. Pulse Response




Figure 13. Worst Case 1 LSB Digital Step Change




Figure 15. Digital Crosstalk




Figure 12. Settling Time




Figure 14. Digital Feedthrough




Figure 16. Clock Feedthrough




Figure 17. 128 kHz Sawtooth Waveform




Figure 18. Supply Current vs. Temperature




Figure 19. Supply Current vs. Supply Voltage vs. Temperature




Figure 20. PSRR vs. Frequency




Figure 21. Gain  $(V_{OUT}/V_{IN})$  and Feedthrough vs. Frequency




Figure 22. DAC Output Current vs.  $V_{OUT}X$ 




Figure 23. Output Drift Delta Accelerated by Burn-In




Figure 24. DAC-8840 TrimDAC Equivalent Circuit

Table I. Serial Input Decode





Table II. Logic Control Input Truth Table

SDI	CLK	LD	PR	Input Shift Register Operation
$\overline{\mathbf{x}}$	L	L	Н	No Operation
X		L	Н	Shift One Bit In from SDI (Pin 20),
				Shift One Bit* Out from SDO (Pin 18)
X	X	L	L	All DAC Registers = 80 <sub>H</sub>
X	L	Н	Н	Load Serial Register Data into
				DAC(X) Register

<sup>\*</sup>Data shifted into the SDI pin appears twelve clocks later at the SDO pin.

### CIRCUIT OPERATION

The DAC-8840 is a general purpose multiple-channel ac or dc signal level adjustment device designed to replace potentiometers used in the three-terminal connection mode. Eight independent channels of programmable signal level control are available in this 24-pin package device. The outputs are completely buffered providing up to 5 mA of output drive-current to drive external loads. The DAC and amplifier combination shown in Figure 25 produces four-quadrant multiplication of the signal inputs applied to  $V_{\rm IN}$  times the digital input control word. In addition, the DAC-8840 provides a 1 MHz gain-bandwidth product in the four-quadrant multiplying channel. Operating from plus and minus 5 V power supplies, analog inputs and outputs of  $\pm 3$  V are easily accommodated.



#### DAC8840 INPUT OUTPUT VOLTAGE RANGE




Figure 25. DAC Plus Amplifier Combine to Produce Four Quadrant Multiplication

In order to simplify use with a controlling microprocessor, a simple layout-efficient three-wire serial-data-interface was chosen. This interface can be easily adapted to almost all microcomputer and microprocessor systems. A clock (CLK), serial data input (SDI) and a load (LD) strobe pin make up the three-wire interface. The 12-bit input data word used to change the value of the internal DAC registers contains a 4-bit address and 8 bits of data. Using this word combination any DAC register can be changed at a given time without disturbing the other channels. A serial data output SDO pin simplifies cascading multiple DAC-8840s without adding address decoder chips to the system.

During system power up a logic low on the preset  $\overline{PR}$  pin forces all DAC registers to  $80_H$  which in turn forces all the buffer amplifier outputs to zero volts. This asynchronous input pin  $\overline{PR}$  can be activated at any time to force the DAC registers to the half-scale code  $80_H$ . This is generally the most convenient place to start general purpose adjustment procedures.

### ADJUSTING AC OR DC SIGNAL LEVELS

The four quadrant multiplication operation of the DAC-8840 is shown in Figure 25. For dc operation the equation describing the relationship between V<sub>IN3</sub>, digital inputs and V<sub>OUT</sub> is:

$$V_{OUT}(D) = (D/128 - 1) \times V_{IN}$$
 (1)

where D is a decimal number between 0 and 255.

The actual output voltages generated with a fixed 3V dc input applied to  $V_{\rm IN}$  are summarized in this table.

Table III.

Decimal Input (D)	V <sub>OUT</sub> (D)	Comments $(V_{IN} = 3 V)$
0	-3.00 V	Inverted FS
1	-2.98	
127	-0.02	
128	0.00	Zero Output
129	0.02	
254	2.95	
255	2.98	Full Scale (FS)

Notice that the output polarity is the same as the input polarity when the DAC register is loaded with 255 (in binary = all ones). Also note that the output does not exactly equal the input voltage. This is a result of the R-2R ladder DAC architecture chosen. When the DAC register is loaded with 0, the output polarity is inverted and exactly equals the magnitude of the input voltage  $V_{\rm IN}$ . The actual voltage measured when setting up a DAC in this example will vary within the  $\pm 1$  LSB linearity error specification of the DAC-8840. The calculated voltage error would be  $\pm 0.023$  V (=  $\pm 3$  V/128).

If  $V_{IN}$  is an ac signal such as a sine wave then we can use equation 2 to describe circuit performance.

$$V_{OUT}(t,D) = (D/128 - 1) \times A \sin(\omega t)$$
 (2)

where  $\omega=2$   $\pi f$ , A= sine wave amplitude, and D= decimal input code.

This transfer characteristic Equation 2 lends itself to amplitude and phase control of the incoming signal  $V_{\rm IN}$ . When the DAC is loaded with all zeros, the output sine wave is shifted by  $180^\circ$  with respect to the input sine wave. This powerful multiplying capability can be used for a wide variety of modulation, waveform adjustment and amplitude control.

### REFERENCE INPUTS (VINA, B, C, D, E, F, G, H)

The eight independent  $V_{\rm IN}$  inputs have a code dependent input resistance whose worst case minimum value 3 k $\Omega$  is specified in the electrical characteristics table. The graph (Figure 5) titled "Reference Input Current versus Code" shown in the typical performance characteristics section displays the incremental changes. Use a suitable amplifier capable of driving this input resistance in parallel with the specified 19 pF typical input capacitance. These reference inputs are designed to receive not only dc, but ac input voltages. This results from the incorporation of a true bilateral analog switch in the DAC design (see Figure 24). The DAC switch operation has been designed to operate in the break-before-make format to minimize transient loading of the inputs. The reference input voltage range can operate from near the negative supply ( $V_{\rm SS}$ ) to within 2 V of the positive supply ( $V_{\rm DD}$ ). That is, the operating input voltage range is:

$$V_{SS} + 0.5 V < V_{IN}X < (V_{DD}-2 V)$$
 (3)

### DAC OUTPUTS (VOUTA, B, C, D, E, F, G, H)

The eight D/A converter outputs are fully buffered by the DAC-8840's internal amplifier. This amplifier is designed to drive up to 1 k $\Omega$  loads in parallel with 100 pF. However, in order to minimize internal device power consumption, it is recommended whenever possible to use larger values of load resistance. The amplifier output stage can handle shorts to GND; however, care should be taken to avoid continuous short circuit operation.

The low output impedance of the buffers minimizes crosstalk between analog input channels. A graph (Figure 9) of analog crosstalk between channels is provided in the typical performance characteristics section. At 1 MHz, 72 dB of channel-to-channel isolation exists. It is recommended to use good circuit layout practice such as guard traces between analog channels and power supply bypass capacitors. A 0.01  $\mu F$  ceramic in parallel with a 1–10  $\mu F$  tantulum capacitor provides a good power supply bypass for most frequencies encountered.

### DIGITAL INTERFACING

The four digital input pins (CLK, SDI, LD, PR) of the DAC-8840 were designed for TTL and 5 V CMOS logic compatibility. The SDO output pin offers good fanout in CMOS logic applications and can easily drive several DAC-8840s.

The Logic Control input Truth Table II describes how to shift data into the internal 12-bit serial input register. Note that the CLK is a positive edge sensitive input. If mechanical switches are used for breadboarding product evaluation, they should be debounced by a flipflop or other suitable means.

The required address plus data input format is defined in the serial input decode Table I. Note there are 8 address states that result in no operation (NOP) or activity in the DAC-8840 when the active high load strobe LD is activated. This NOP can be used in cascaded applications where only one DAC out of several packages needs updating. The packages not requiring data changes would receive the NOP address, that is, all zeros. It takes 12 clocks on the CLK pin to fully load the serial input shift register. Data on the SDI input pin is subject to the timing diagram (Figure 1) data setup and data hold time requirements. After the twelfth clock pulse the processor needs to activate the LD strobe to have the DAC-8840 decode the serial register contents and update the target DAC register with the 8-bit data

word. This needs to be done before the thirteenth positive clock edge. The timing requirements are provided in the electrical characteristic table and in the Figure 1 timing diagram. After twelve clock edges, data initially loaded into the shift register at SDI appears at the shift register output SDO.

There is some digital feedthrough from the digital input pins. Operating the clock only when the DAC registers require updating minimizes the effect of the digital feedthrough on the analog signal channels. Measurements of DAC switch feedthrough shown in the electrical characteristics table were accomplished by grounding the V<sub>IN</sub>X inputs and cycling the data codes between all zeros and all ones. Under this condition 6 nVs of feedthrough was measured on the output of the switched DAC channel. An adjacent channel measured less than 1 nVs of digital crosstalk. The digital feedthrough photographs shown in the typical performance characteristics section displays these characteristics (Figures 14, 15, and 16).

Figure 26 shows a three-wire interface for a single DAC-8840 that easily cascades for multiple packages.




Figure 26. Three-Wire Interface Updates Multiple DAC-8840s



# 8-Bit Octal, 2-Quadrant Multiplying, CMOS TrimDAC

DAC-8841

**FEATURES** 

Replaces 8 Potentiometers
Operates From Single +5 V Supply
1 MHz 2-Quadrant Multiplying Bandwidth
No Signal Inversion
Eight Individual Channels
3-Wire Serial Input
500 kHz Update Data Loading Rate
+3 Volt Output Swing
Midscale Preset
Low 95 mW Power Dissipation

### **APPLICATIONS**

Trimmer Replacement
Dynamic Level Adjustment
Special Waveform Generation and Modulation
Programmable Gain Amplifiers


### **GENERAL DESCRIPTION**

The DAC-8841 provides eight general purpose digitally controlled voltage adjustment devices. The TrimDAC™ capability replaces the mechanical trimmer function in new designs. It is ideal for ac or dc gain control of up to 1 MHz bandwidth signals.

Internally the DAC-8841 contains eight voltage output CMOS digital-to-analog converters, each with separate reference inputs. Each DAC has its own DAC register which holds its output state. These DAC registers are updated from an internal serial-to-parallel shift register which is loaded from a standard 3-wire serial input digital interface. Twelve data bits make up the data word clocked into the serial input register. This data word is decoded where the first 4 bits determine the address of the DAC register to be loaded with the last 8 bits of data. A serial data output pin at the opposite end of the serial register allows simple daisy-chaining in multiple DAC applications without additional external decoding logic.

TrimDAC is a trademark of Analog Devices, Inc.

### FUNCTIONAL BLOCK DIAGRAM



The DAC-8841 consumes only 95 mW from a +5 V power supply. For dual polarity applications see the DAC-8840 which provides full 4-quadrant-multiplying  $\pm 3$  V signal capability while operating from  $\pm 5$  V power supplies.

The DAC-8841 is available in 24-pin plastic DIP, cerdip, and SOIC-24 packages. For MIL-STD/883 applications, contact ADI sales for the DAC-8841BW/883 data sheet which specifies operation over -55°C to +125°C.

# DAC-8841—SPECIFICATIONS

# **ELECTRICAL CHARACTERISTICS** $V_{DD}=+5$ V, All $V_{IN}X=+1.5$ V, $V_{REF}L=0$ V, $T_A=-40$ °C to +85°C apply for DAC-8841F, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
STATIC ACCURACY		All Specifications Apply for DACs A, B, C, D, E, F, G, H				
Resolution	N	D, E, F, G, H	8			Bits
Integral Nonlinearity	INL	Note 1		±1/2	±1.5	LSB
Differential Nonlinearity	DNL	All Devices Monotonic, Note 1		1/2	±1	LSB
Half-Scale Output Voltage	V <sub>HS</sub>	$\overline{PR} = 0 \text{ V}, \text{ Sets } D = 80_{\text{H}}$	1.475	1.500	1.525	V
Zero-Scale Output Voltage	Vzs	Digital Code = 00 <sub>H</sub>	11111	20	100	mV
Output Voltage Drift	TCV <sub>HS</sub>	$\overline{\overline{PR}} = 0 \text{ V}, \text{ Sets } D = 80_{\text{H}}$		10		μV/°C
SIGNAL INPUTS		Applies to All Inputs V <sub>IN</sub> X or V <sub>REF</sub> L	_			
Input Voltage Range	IVR	D # 01 D	0		1.5	V
Input Resistance	R <sub>IN</sub>	D = 55 <sub>H</sub> ; Code Dependent	4	10	20	kΩ
Input Capacitance	C <sub>IN</sub>	Code Dependent	0.2	19	30	pF
REF Low Resistance	R <sub>REF</sub> L	$D = AB_H$ ; Code Dependent	0.3	0.75	250	kΩ
REF Low Capacitance	C <sub>REF</sub> L	Code Dependent		190	250	pF
DAC OUTPUTS		Applies to All Outputs VOUTX				
Voltage Range	OVR	$R_L = 10 \text{ k}\Omega$	0	•	3	V
Output Current	I <sub>OUT</sub>	$\Delta \overline{V}_{OUT} < 25 \text{ mV}, V_{IN}X = 1.375V, \overline{PR} = 0 \text{ V}$	±5	7		mA
Capacitive Load	C <sub>L</sub>	No Oscillation			200	pF
DYNAMIC PERFORMANCE		Applies to All DACs				
Multiplying Gain Bandwidth	GBW	$V_{IN}X = 100 \text{ mV p-p} + 1.0 \text{ V dc}$	1	2.5		MHz
Slew Rate		Measured 10% to 90%				l
	+SR	$\Delta V_{OUT}X = +3 V$	1.3	4.0		V/µs
	-SR	$\Delta V_{OUT} X = -3 V$	1.3	2.5		V/µs
Total Harmonic Distortion	THD	$V_{IN}X = 1 \text{ V p-p} + 1.0 \text{ V dc}, D = FF_H, f = 1 \text{ kHz}, f_{I,P} = 80 \text{ kHz}$		0.01		%
Spot Noise Voltage	e <sub>N</sub>	f = 1  kHz		0.17		$\mu V/\sqrt{H}$
Output Settling Time	ts	±1 LSB Error Band, 8 <sub>10</sub> to 255 <sub>10</sub>		3.5	6	μs
Channel to Channel Crosstalk	C <sub>T</sub>	Measured Between Adjacent Channels, f = 100 kHz	60	70		dB
Digital Feedthrough	Q	$V_{REF}L = +1.5 V, D = 0 \text{ to } FF_{H}$		6		nVs
POWER SUPPLIES						
Positive Supply Current	$I_{DD}$	$\overline{PR} = 0 \text{ V}$		19	26	mA
Power Dissipation	P <sub>DISS</sub>			95	130	mW
DC Power Supply Rejection Ratio	PSRR	$\overline{PR} = 0 \text{ V}$			0.01	%/%
Power Supply Range	PSR	$V_{DD}$	4.75	5.00	5.25	V
DIGITAL INPUTS	.,					.,
Logic High	V <sub>IH</sub>		2.4			V
Logic Low	V <sub>IL</sub>				0.8	V.
Input Current	IL				±10	μA
Input Capacitance	CIL			D:	8	pF
Input Coding				Binary		
DIGITAL OUTPUT	<b>57</b>	T 0.4 A	2.5			177
Logic High	V <sub>OH</sub>	$I_{OH} = -0.4 \text{ mA}$	3.5		0.4	V
Logic Low	V <sub>OL</sub>	$I_{OL} = 1.6 \text{ mA}$	<b> </b>		0.4	V
TIMING SPECIFICATIONS			90			
Input Clock Pulse Width	t <sub>CH</sub> , t <sub>CL</sub>		80			ns
Data Setup Time	t <sub>DS</sub>		40			ns
Data Hold Time	t <sub>DH</sub>		20		120	ns
CLK to SDO Propagation Delay	t <sub>PD</sub>		70		120	ns
DAC Register Load Pulse Width	t <sub>LD</sub>		50			ns
Preset Pulse Width Clock Edge to Load Time	t <sub>PR</sub>		30			ns
Load Edge to Next Clock Edge	tCKLD		60			ns ns
Load Edge to INEXT Clock Edge	t <sub>LDCK</sub>	L	100			112

#### NOTE

<sup>&</sup>lt;sup>1</sup>INL and DNL tests do not include operation at codes 0 thru 7 due to zero-scale output voltage. For bias voltages above 100 mV on V<sub>REF</sub>L, INL and DNL are maintained over all codes.

Specifications subject to change without notice.

# WAFER TEST LIMITS: $V_{DD} = +5 \text{ V}$ , All $V_{IM}X = +1.5 \text{ V}$ , $V_{REF}L = 0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

			DAC-8841GBC		
Parameter	Symbol	Conditions	Limits	Units	
Integral Nonlinearity	INL	Note 1	±1.5	LSB max	
Differential Nonlinearity	DNL	All Devices Monotonic, Note 1	±1	LSB max	
Half-Scale Output Voltage	$V_{HS}$	$\overline{PR} = 0 \text{ V}, \text{ Sets } D = 80_{\text{H}}$	1.475/1.525	V min/max	
Input Resistance (V <sub>IN</sub> X)	R <sub>IN</sub>	$D = 55_H$ ; Code Dependent	4	kΩ min	
REF Low Resistance	R <sub>REF</sub> L	$D = AB_H$ ; Code Dependent	0.3	kΩ min	
DAC Output Voltage Range	OVR	$R_L = 10 \text{ k}\Omega$	3	V min	
DAC Output Current	I <sub>OUT</sub>	$\Delta V_{OUT} < 25 \text{ mV}$	±5	mA min	
Slew Rate		Measured 10% to 90%			
Positive	SR+	$\Delta V_{OUT}X = +3 V$	1.3	V/μs min	
Negative	SR-	$\Delta V_{OUT}X = -3 V$	1.3	V/μs min	
Positive Supply Current	$I_{DD}$	$\overline{PR} = 0 \text{ V}$	26	mA max	
DC Power Supply Rejection Ratio	PSRR	$\overline{PR} = 0 \text{ V}, \Delta V_{DD} = \pm 5\%$	0.01	%/% max	
Logic Input High	$V_{IH}$		2.4	V min	
Logic Input Low	$V_{IL}$		0.8	V max	
Logic Input Current	IL	į	±10	μA max	
Logic Output High	$V_{OH}$	$I_{OH} = -0.4 \text{ mA}$	3.5	V min	
Logic Output Low	V <sub>OL</sub>	$I_{OL} = 1.6 \text{ mA}$	0.4	V max	

### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.




Figure 1. Timing Diagram


### ABSOLUTE MAXIMUM RATINGS

INDUCTOR INTERNACE
$(T_A = +25^{\circ}C, \text{ unless otherwise noted})$
$V_{DD}$ to GND0.3 V, +7 V
$V_{IN}X$ to GND $V_{DD}$
$V_{REF}L$ to GND $V_{DD}$
$V_{OUT}X$ to GND $V_{DD}$
Short Circuit I <sub>OUT</sub> X to GND Continuous
Digital Input & Output Voltage to GND V <sub>DD</sub>
Operating Temperature Range
Extended Industrial: DAC-8841F40°C to +85°C
Maximum Junction Temperature (T <sub>1</sub> max)+150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C
Package Power Dissipation $(T_1 \text{ Max} - T_A)/\theta_{1A}$
Thermal Resistance $\theta_{IA}$
Cerdip
P-DIP
SOIC-24

### **DAC-8841 PIN DESCRIPTION**


DAC-0041 FIN DESCRIPTION						
Pin	Mnemonic	Description				
1	V <sub>out</sub> C	DAC C Output				
2	V <sub>OUT</sub> B	DAC B Output				
3	V <sub>out</sub> A	DAC A Output				
4	V <sub>IN</sub> B	DAC B Reference Input				
5	V <sub>IN</sub> A	DAC A Reference Input				
6	V <sub>REF</sub> L	DAC Input Reference Low				
7	PR	Preset Input, Active Low, All DAC Registers = 80 <sub>H</sub>				
8	V <sub>IN</sub> E	DAC E Reference Input				
9	V <sub>IN</sub> F	DAC F Reference Input				
10	V <sub>OUT</sub> E	DAC E Output				
11	V <sub>out</sub> F	DAC F Output				
12	V <sub>out</sub> G	DAC G Output				
13	V <sub>out</sub> H	DAC H Output				
14	V <sub>IN</sub> G	DAC G Reference Input				
15	V <sub>IN</sub> H	DAC H Reference Input				
16	LD	Load DAC Register Strobe, Active High Input that Transfers the Data Bits from the Serial Input Register into the Decoded DAC Register. See Table I				
17	CLK	Serial Clock Input, Positive Edge Triggered				
18	SDO	Serial Data Output, Active Totem Pole Output				
19	GND	Ground				
20	SDI	Serial Data Input				
21	V <sub>DD</sub>	Positive 5 V Power Supply				
22	V <sub>IN</sub> D	DAC D Reference Input				
23	VINC	DAC C Reference Input				
24	V <sub>OUT</sub> D	DAC D Output				

### PIN CONFIGURATIONS



### DICE CHARACTERISTICS

DIE SIZE 0.117 × 0.185 inch, 21,645 sq. mils (2.9718 × 4.699 mm, 13.964 sq. mm)



1. V <sub>OUT</sub> C	13. V <sub>OUT</sub> H
2. V <sub>OUT</sub> B	14. V <sub>IN</sub> G
3. V <sub>OUT</sub> A	15. V <sub>IN</sub> H
4. V <sub>IN</sub> B	16. LD
5. V <sub>IN</sub> A	17. CLK
6. <u>V<sub>ref</sub>L</u>	18. SDO
7. PR	19. GND
8. V <sub>IN</sub> E	20. SDI
9. V <sub>IN</sub> F	21. V <sub>DD</sub>
10. V <sub>оит</sub> Е	22. V <sub>IN</sub> D
11. V <sub>о∪т</sub> F	23. V <sub>IN</sub> C
12. V <sub>оит</sub> G	24. V <sub>OUT</sub> D

### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



### **ORDERING GUIDE**

Model	Temperature Range	Package Option
DAC8841FP	-40°C to +85°C	Plastic DIP
DAC8841FW	-40°C to +85°C	Cerdip
DAC8841FS	-40°C to +85°C	SOIC
DAC8841GBC	−25°C	Dice

For devices processed in total compliance to MIL-STD 883, contact your local sales office for the DAC8841BW/883 data sheet.

Table I. Serial Input Decode Table




Table II. Logic Control Input Truth Table

SDI	CLK	LD	PR	Input Shift Register Operation
$\overline{\mathbf{x}}$	L	L	Н	No Operation
X	ĺ	L	Н	Shift One Bit In from SDI (Pin 20),
				Shift One Bit* Out from SDO (Pin 18
X	X	L	L	All DAC Registers = 80 <sub>H</sub>
X	L	Н	Н	Load Serial Register Data into
				DAC(X) Register

<sup>\*</sup>Data shifted into the SDI pin appears twelve clocks later at the SDO pin.

# **DAC-8841** — Typical Performance Characteristics




Figure 2. Linearity Error vs. Digital Input Code




Figure 3. Linearity Error vs. Digital Code vs. Temperature




Figure 4. Half Scale vs. Temperature




Figure 5. I<sub>REF</sub>L Input Current vs. Digital Code




Figure 6. Total Harmonic Distortion vs. Frequency




Figure 7.  $V_{OUT}$  Slew Rate vs. Temperature




Figure 8. Full-Scale Output to Positive Saturation




Figure 9. Zero-Scale Output Detail




Figure 10. Voltage Noise Density vs. Frequency




Figure 11. Pulse Response




Figure 13. Worst Case 1 LSB Digital Step Change




Figure 12. Settling Time




Figure 14. Supply Current vs. Temperature




Figure 15. PSRR vs. Frequency




Figure 16. DAC Output Current vs.  $V_{OUT}X$ 





Figure 17. Output Drift Delta Accelerated by Burn-In

#### CIRCUIT OPERATION

The DAC-8841 is a general purpose multiple-channel ac or dc signal level adjustment device designed to replace potentiometers used in the three-terminal connection mode. Eight independent channels of programmable signal level control are available in this 24-pin package device. The outputs are completely buffered providing up to 5 mA of drive current to drive external loads. The DAC and amplifier combination shown in Figure 18 produces two-quadrant multiplication of the signal inputs applied to  $V_{\rm IN}$  times the digital input control word. In addition the DAC-8841 provides a 1 MHz gain-bandwidth product in the two-quadrant multiplying channel. Operating from a 5 V power supply, analog inputs to +1.5 V which generate outputs to +3 V are easily accommodated.



V<sub>OUT</sub> = 2 × V<sub>IN</sub> (D/256), WHERE D = 0 TO 255

Figure 18. DAC Plus Amplifier Combine to Produce TwoQuadrant Multiplication

In order to be easy to use with a controlling microprocessor, a simple layout-efficient three-wire serial data interface was chosen. This interface can be easily adapted to almost all microcomputer and microprocessor systems. A clock (CLK), serial data input (SDI) and a load (LD) strobe pin make up the three-wire interface. The 12-bit input data word used to change the value of the internal DAC registers contains a 4-bit address and 8-bits of data. Using this combination, any DAC register can be changed without disturbing the other devices. A serial data output (SDO) pin simplifies cascading multiple DAC-8841s without adding address decoder chips to the system.

During system power up a logic low on the preset  $\overline{PR}$  pin forces all DAC registers to  $80_H$  which in turn forces all the buffer amplifier outputs to equal half-scale. The transfer equation (1) shows that in the preset condition  $(80_H)$  that  $V_{OUT}$  will equal  $V_{IN}$ . The asynchronous  $\overline{PR}$  input pin can be activated at any time to force the DAC registers to the half-scale code  $80_H$ . This is generally the most convenient place to start for general purpose adjustment applications.

### ADJUSTING AC OR DC SIGNAL LEVELS

The two-quadrant multiplication operation of the DAC-8841 is shown in Figure 18. For dc operation the equation describing the relationship between V<sub>IN</sub>, digital inputs and V<sub>OUT</sub> is:

$$V_{OUT}(D) = (D/128) \times (V_{IN} - V_{REF}L) + V_{REF}L$$
 (1)

where D is a decimal number between 0 and 255.

The actual output voltages generated with a fixed 1.5 V dc input on  $V_{\rm IN}$  and  $V_{\rm REF}L=0$  V are summarized in this table.

Decimal Input (D)	V <sub>OUT</sub> (D)	Comments $(V_{IN} = 1.5 \text{ V}, V_{REF}L = 0 \text{ V})$
0	0.000 V*	Zero Scale
1 -	0.012*	
2 .	0.024*	
127	1.488	
128	1.500	Half Scale = V <sub>IN</sub>
129	1.512	
254	2.976	
255	2.988	Full Scale (FS) $\approx 2 \times V_{IN}$

<sup>\*</sup>See "Operation Near Ground."

Notice that the output polarity is the same as the input polarity when the DAC register is loaded with 255 (in binary = all ones). Also note that the output does not exactly equal two times the input voltage. This is a result of the R-2R ladder DAC chosen. When the DAC register is loaded with 0, the output is  $V_{\rm REF}L$ . The actual voltage measured when setting up a DAC in example will vary within the  $\pm 1$  LSB linearity error specification of the DAC-8841. The actual voltage error would be  $\pm 0.012~\rm V$ .

Operation Near ground - The input stage of the internal buffer amplifier functions down to ground, but the output stage cannot pull lower than the internal ground voltage. When a DAC output tries to output a voltage at or below the internal ground potential, it saturates and appears like a 50  $\Omega$  resistor to ground. The typical saturation voltage appearing at the output is 20 mV, see Figure 9. The 100 mV worst case zero-scale voltage specification reflects this saturation effect, including the worst case anticipated variation of the internal ground resistances, quiescent currents and buffer sinking current. Linearity is measured between code 8<sub>10</sub> and code 255<sub>10</sub> to avoid this saturation effect. In summary, the transfer function of each DAC will be a straight line from code 8 to code 255 when  $V_{REF}L = 0$  V. For input codes 0 to 7, some DAC outputs will be saturated in the zero-scale output voltage region; therefore, changing digital code 0 to 1 may not change the output voltage when  $V_{REF}L = 0 \text{ V}$ .

#### SIGNAL INPUTS (V<sub>IN</sub>A, B, C, D, E, F, G, H)

The eight independent  $V_{\rm IN}$  inputs have a code dependent input resistance whose worst case minimum value is specified in the electrical characteristics table. Use a suitable amplifier capable of driving this input resistance in parallel with the specified input capacitance. These reference inputs are designed to receive not only dc, but ac input voltages. This results from the incorporation of a true bilateral analog switch in the DAC design, see Figure 19. The DAC switch operation has been designed to operate in the break-before-make format to minimize transient loading of the inputs. The reference input voltage range can operate from ground (GND) to 1.5 V. That is, the operating input voltage range, when  $V_{\rm REF}L=0$  V, is:

$$0 \ V < V_{IN}X < 1.5 \ V \tag{2}$$




Figure 19. DAC-8841 TrimDAC Equivalent Circuit (One Channel)

The reference inputs can withstand input voltages up to  $V_{\rm DD}$ ; however due to the internal amplifier's gain of two configuration, the output voltage of the circuit reaches its maximum specified value of 3 V when the input voltage equals 1.5 V and  $V_{\rm REF}L=0$  V; see Figure 18.

The reference low input  $V_{\rm REF}L$  is the bottom end of the DAC (see Figure 18). This input is normally tied to ground; however it can be biased above ground. When  $V_{\rm REF}L$  is biased above ground, its value and that of  $V_{\rm IN}X$  should be chosen in agreement with Equation 3.

$$V_{OUT} \le V_{DD} - 2 V \tag{3}$$

Also for the general case the headroom restriction to  $V_{\rm DD}$  for  $V_{\rm IN}X$  and  $V_{\rm REF}L$  is given by Equation 4.

$$V_{IN}X, V_{REF}L \le V_{DD} - 2V \tag{4}$$

According to the above equations, the DAC-8841 can only be operated under certain combinations of  $V_{\rm IN}X$  and  $V_{\rm REF}L$ . The shaded area in Figure 20 defines the theoretical allowable ranges of operation. Note that  $V_{\rm REF}L$  can be biased higher than  $V_{\rm IN}X$ . Linearity will vary with the reference voltages and supply conditions. If a symmetrical output ac signal is desired, then the symmetrical ac input on  $V_{\rm IN}X$  should be offset to  $V_{\rm REF}L$ . The output signal will then be with respect to  $V_{\rm REF}L$ .




Figure 20. DAC-8841 Input Voltage Operating Boundaries

For example, biasing  $V_{\rm REF}L$  equal to one volt would accept a 1 V p-p ac input signal on  $V_{\rm IN}$ . This input signal could then be attenuated or given a gain-of-two depending on the DAC data setting.

#### DAC OUTPUTS (V<sub>OUT</sub>A, B, C, D, E, F, G, H)

The eight D/A converter outputs are fully buffered by the DAC-8841s internal amplifier. This amplifier is designed to drive up to 1 k $\Omega$  loads in parallel with 200 pF. However in order to minimize internal device power consumption, it is recommended whenever possible to use larger values of load resistance. The amplifier output stage can handle shorts to GND; however, care should be taken to avoid continuous short circuit operation. See Figure 16 "DAC output current versus  $V_{\rm OUT}X$ " graph.

The amplifier output is guaranteed to operate to within 2 V of  $V_{\rm DD}$  under all load conditions and temperature. Figure 8 shows typical operation to positive output saturation with a 5 mA load.

The low output impedance of the buffers minimizes crosstalk between analog input channels. At 100 kHz 70 dB of channel-to-channel isolation exists. It is recommended to use good circuit layout practice such as guard traces between analog channels and power supply bypass capacitors. A 0.01  $\mu$ F ceramic in parallel with a 1–10  $\mu$ F tantulum capacitor provides a good power supply bypass for most frequencies encountered.

#### DIGITAL INTERFACING

The four digital input pins (CLK, SDI, LD,  $\overline{PR}$ ) of the DAC-8841 were designed for TTL and 5 V CMOS logic compatibility. The SDO output pin offers good fanout in CMOS logic applications and can easily drive several DAC-8841s.

The Logic Control Input Truth Table II describes how to shift data into the internal 12-bit serial input register. Note that the CLK is a positive edge-sensitive input. If mechanical switches are used for breadboard, product evaluation they should be debounced by a flipflop or other suitable means.

The required address plus data input format is defined in the Serial Input Decode Table I. Note there are 8 address states that result in no operation (NOP) or activity in the DAC-8841 when the active high load strobe LD is activated. This NOP can be used in cascaded applications where only one DAC out of several packages needs updating. It takes 12 clocks on the CLK

#### **DAC-8841**

pin to fully load the serial input shift register. Data on the SDI input pin is subject to the timing diagram (Figure 1) data setup and data hold time requirements. After the twelfth clock pulse, the processor needs to activate the LD strobe to have the DAC-8841 decode the serial register contents and update the target DAC register with the 8-bit data word. This needs to be done before the thirteenth positive clock edge. The timing requirements are in the electrical characteristic table and in the Figure 1 timing diagram. After twelve clock edges data initially loaded into the shift register at SDI appears at the shift register output SDO.

There is some digital feedthrough from the digital input pins. Operating the clock only when the DAC registers require updating minimizes the effect of the digital feedthrough on the analog signal channels.

Figure 21 shows a three-wire interface for a single DAC-8841 that easily cascades for multiple packages.




Figure 21. Three-Wire Interface




Figure 22. Gain (VOUT/VIN) and Feedthrough vs. Frequency



## 12-Bit High-Speed Multiplying D/A Converter

PM-6012

#### **FEATURES**

٠	Differential Nonlinearity	±1/2LSB
	Nonlinearity	
	Fast Settling Time	
	High Compliance	
	Differential Outputs	
	Guaranteed Monotonicity	
	Low Full-Scale Tempco	
	Circuit Interface to TTL CMOS ECL P	

- Low Bower Consumption
- Low Power Consumption ...... 225mW
- Industry Standard AM6012 Pinout

#### ORDERING INFORMATION †

	PAC	KAGE	OPERATING
DNL	CERDIP 8-PIN	PLASTIC 20-PIN	TEMPERATURE RANGE
±1/2LSB	PM6012ER*		СОМ
±1LSB	PM6012FR	PM6012HS	XIND
±1LSB	PM6012HR	PM6012HP	XIND

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

#### **GENERAL DESCRIPTION**


The PM-6012 series of 12-bit multiplying digital-to-analog converters provide high speed with guaranteed performance to 0.012% differential nonlinearity over the full commercial operating temperature range.

The PM-6012 combines a 9-bit master D/A converter with a 3-bit (MSBs) segment generator to form an accurate 12-bit D/A converter at low cost. This technique guarantees a very uniform step size (up to  $\pm 1/2$  LSB from the ideal), monotonicity to 12 bits and integral nonlinearity to 0.05% at its differential current outputs. In order to provide the same performance with a 12-bit R-2R ladder design, an integral nonlinearity over temperature of 1/2 LSB (0.012%) would be required.


The 250ns settling time with low glitch energy and low power consumption are achieved by careful attention to the circuit design and stringent process controls. Direct interface with all popular logic families is achieved through the logic threshold terminal.

Continued

#### PIN CONNECTIONS



#### **FUNCTIONAL DIAGRAM**



Manufactured under one or more of the following patents: 4,055,773; 4,056,740; 4,092,639.

#### PM-6012

#### **GENERAL DESCRIPTION Continued**

High compliance and low drift characteristics (as low as 10ppm/  $^{\circ}$ C) are also features of the PM-6012 along with an excellent power supply rejection ratio of  $\pm$ .001% FS/% $\Delta$ V. Operating over a power supply range of  $\pm$ 7/–11V to  $\pm$ 18V the device consumes 225mW at the lower supply voltages with an absolute maximum dissipation of 375mW at the higher supply levels.

With their guaranteed specifications, single chip reliability and low cost, the PM6012 device makes excellent building blocks for A/D converters, data acquisition systems, video display drivers, programmable test equipment and other applications where low power consumption and complete input/output versatility are required.

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Operating Temperature	
PM-6012E	0°C to +70°C
PM-6012F, PM-6012H	40°C to +85°C
Junction Temperature	-65°C to + 150°C

Storage Temperature (T <sub>i</sub> )		65°C	C to +125°C
Lead Temperature (Solde	ring, 60 sec)		+300°C
Power Supply Voltage			
Logic Inputs			-5V to +18V
Analog Current Outputs			-8V to +12V
Reference Inputs V, 4, V,			V- to V+
Reference Inputs V <sub>14</sub> , V <sub>15</sub> Reference Input Differenti	al Voltage (V,,,	V, s)	±18V
Reference Input Current(	l <sub>14</sub> )		1.25mA
PACKAGE TYPE	Θ <sub>jA</sub> (Note 2)	Θ <sub>jC</sub>	UNITS
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Pin SOL (S)	88	25	°C/W

#### NOTES:

- 1. Absolute maximum ratings apply to packaged parts, unless otherwise noted.
- Θ<sub>|A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>|A</sub> is specified for device in socket for CerDIP and P-DIP packages; Θ<sub>|A</sub> is specified for device soldered to printed circuit board for SOL package.

ELECTRICAL CHARACTERISTICS at V<sub>S</sub> = ±15V, I<sub>REF</sub> = 1.0mA, 0°CsT<sub>A</sub><70°C for PM-6012E and -40°CsT<sub>A</sub><+85°C for PM-6012F, PM-6012H, unless otherwise noted. Output characteristics refer to both I<sub>OUT</sub> and I<sub>OUT</sub>.

				PM-601	2E		PM-601	2F		PM601	2H		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Resolution			12	-	_	12	-	-	12	-	-	Bits	
Monotonicity			12	_	_	12	-	_	12	_	-	Bits	
Differential Nonlinearity	DNL	Deviation from Ideal Step Size (Note 2)	-	-	±0.0125 ±0.5	-	- -	±0.0250 ±1	- -	_	±0.0250 ±1	%FS LSB	
Nonlinearity	INL	Deviation from Ideal Straight Line (Note 2)	_	_	±0.05	_	_	±0.05	-	-	±0.05	%FS	
Full-Scale Current	I <sub>FS</sub>	$V_{REF} = 10.000V$ $R_{14} = R_{15} = 10.000k\Omega$ (Note 2)	3.967	3.999	4.031	3.935	3.999	4.063	3.935	3.999	4.063	mA	
Full-Scale Tempco	TCI <sub>FS</sub>		-	±5 ±0.0005	±20 ±0.002	-	±10 ±0.001	±40 ±0.004	-	±80 ±0.008	-	ppm/°C %FS/°C	
Output Voltage Compliance	v <sub>oc</sub>	DNL Specifications Guaranteed Over Compliance Range	-5	_	+10	-5	_	+10	-5	_	+10	٧	
Full-Scale Symmetry	l <sub>FSS</sub>	1 <sub>F8</sub>   -  1 <sub>F8</sub>	-	±0.4	±1	_	±0.4	±2	_	±0.4	±2	μΑ	
Zero-Scale Current	Izs		-	_	0.10	_	_	0.10	-	-	0.10	μА	
Settling Time	t <sub>s</sub>	To ±1/2 LSB, All Bits Switched ON or OFF (Note 1)	_	250	500	_	250	500	_	250	500	ns	
Propagation Delay – All Bits	t <sub>PLH</sub> t <sub>PHL</sub>	All Bits Switched 50% Point Logic Swing to 50% Point Output (Note 1)		25	50	_	25	50	_	25	50	ns	
Output Resistance	R <sub>o</sub>		-	>10	_	-	>10		_	>10	_	МΩ	
Output Capacitance	C <sub>out</sub>		_	20	_	_	20	_	_	20	_	pF	

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 1.0$  mA,  $0^{\circ}C \le T_A \le 70^{\circ}C$  for PM-6012E and  $-40^{\circ}C < T_A < +85^{\circ}C$  for PM-6012F, PM-6012H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $I_{OUT}$ . *Continued* 

				PM-601	2E		PM-601:	2F	ı			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Logic Input Levels "0"	V <sub>IL</sub>	V <sub>LC</sub> = GND	-	_	0.8	-	_	0.8	_	-	0.8	v
Logic Input Levels "1"	V <sub>IH</sub>	V <sub>LC</sub> = GND	2	-	_	2	-	-	2	-	_	٧
Logic Input Current	I <sub>IN</sub>	V <sub>IN</sub> = -5 to +18V	-	-	40	-	-	40	_	_	40	μА
Logic Input Swing	V <sub>IS</sub>		-5	_	+18	-5	_	+18	-5	-	+18	٧
Reference Bias Current	l <sub>15</sub>		0	-0.5	-2	0	-0.5	-2	0	-0.5	-2	μА
Reference Input Slew Rate	dl/dt	$R_{14(eq)} = 800\Omega$ $C_C = OpF (Note 1)$	4	8	_	4	8	_	4	8	_	mA/μs
Power Supply Sensitivity	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V+ = +13.5V to +16.5V, V- = -15V V- = -13.5V to -16.5V, V+ = +15V		±0.0005 ±0.0002			±0.0005			±0.0005 -0.00025	%	⊱S/%∆V
Power Supply Range	V+ V-	V <sub>out</sub> = 0V	4.5 -18	-	18 -10.8	4.5 –18	-	18 -10.8	4.5 -18	-	18 -10.8	٧
Power Supply Current	1+ 1- 1+ 1-	V+ = +5V,V- = -15V V+ = +15V,V- = -15V	- - -	3.3 -13.9 3.9 -13.9	7 -18 7 -18	- - - -	3.3 -13.9 3.9 -13.9	7 -18 7 -18	- - - -	3.3 -13.9 3.9 13.9	7 -18 7 -18	mA
Power Dissipation	P <sub>d</sub>	V+ = +5V,V- = -15V V+ = +15V,V- = -15V	-	225 267	305 375	-	225 267	305 375	-	225 267	305 375	mW

#### NOTES:


<sup>1.</sup> Guaranteed by design.

<sup>2.</sup>  $T_A = 25$ °c for PM-6012H grade only.


#### PM-6012

#### TYPICAL PERFORMANCE CHARACTERISTICS


#### OUTPUT CURRENT vs OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)




### REFERENCE AMPLIFIER COMMON-MODE RANGE




### OUTPUT COMPLIANCE vs TEMPERATURE




#### POWER SUPPLY CURRENT vs POWER SUPPLY VOLTAGE




#### POWER SUPPLY CURRENT




TRUE AND COMPLEMENTARY
OUTPUT OPERATION




#### REFERENCE AMPLIFIER SMALL-SIGNAL FREQUENCY RESPONSE



#### REFERENCE AMPLIFIER LARGE-SIGNAL FREQUENCY RESPONSE




#### GAIN ACCURACY vs REFERENCE CURRENT



#### **BASIC CONNECTIONS**

#### **BIPOLAR OFFSET (TRUE ZERO)**




NOTE: CODE MAY BE COMPLEMENTED BY REVERSING I  $_{0}$  &  $\overline{\text{I}_{0}}$ 

CODE FORMAT	OUTPUT SCALE	MS	_		B4	<b>B</b> 5	B6		B8				LSB	l <sub>o</sub>	I <sub>O</sub>	
CODE FORMAT	OUTPUT SCALE	B1	B2	В3	B4		80	B7		B9	B10	B11	B12	(mA)	(mA)	Vou
Offset binary;	Positive full scale	1	1	1	1	1	1	1	1	1	1	1	1	3.999	0.000	9.995
true zero output.	Positive full scale — LSB	1	1	1	1	1	1	1	1	1	1	1	0	3.998	0.001	9.990
	+ LSB	1	0	0	0	0	0	0	0	0	0	0	1	2.001	1.998	0.004
	Zero scale	1	0	0	0	0	0	0	0	0	0	0	0	2.000	1.999	0.00
	- LSB	0	1	1	1	1	1	1	1	1	1	1	1	1.999	2.000	-0.004
	Negative full scale + LSB	0	0	0	0	0	0	0	0	0	0	0	1	0.001	3.998	-9.99
	Negative full scale	0	0	0	0	0	0	0	0	0	0	0	0	0.000	3.999	-10.00
2's complement;	Positive full scale	0	1	1	1	1	1	1	1	1	1	1	1	3.999	0.000	9.995
true zero output	Positive full scale - LSB	0	1	1	1	1	1	1	1	1	1	1	0	3.998	0.001	9.990
MSB complemented	+ 1 LSB	0	0	0	0	0	0	0	0	0	0	0	1	2.001	1.998	0.004
(need inverter at B1).	Zero scale	0	0	. 0	0	0	0	0	0	0	0	0	0	2.000	1.999	0.00
	- 1 LSB	1	1	1	1	1	1	1	1	1	1	1	1	1.999	2.000	-0.004
	Negative full scale + LSB	1	0	0	0	. 0	0	0	0	0	0	0	1	0.001	3.998	-9.995
	Negative full scale	1	0	0	0	0	0	0	0	0	0	0	0	0.000	3.999	-10.00


#### PM-6012

#### **BASIC CONNECTIONS**

#### **BASIC UNIPOLAR OPERATION**



#### SYMMETRICAL OFFSET OPERATION



### APPLICATIONS INFORMATION REFERENCE AMPLIFIER SETUP

The PM-6012 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full range output current is a linear function of the reference current and is given by:

$$I_{FR} = \frac{4095}{4096} \times 4 \times (I_{REF}) = I_{REF}$$

Where IREF = I14

In positive reference applications, an external positive reference voltage forces current through  $\rm R_{14}$  into the +V $_{\rm REF}$  terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to  $\rm -V_{REF}$  at pin 15. Reference current flows from ground through  $\rm R_{14}$  into +V $_{\rm REF}$  as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin14 is equal to and tracks the voltage at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier.  $\rm R_{15}$  (nominally equal to  $\rm R_{14}$ ) is used to cancel bias current errors.

Bipolar references may be accomodated by offsetting  $V_{REF}$  or pin 15. The negative common-mode range of the reference amplifier is given by:  $V_{CM}^- = V_-$  plus  $(I_{REF} \times 3k\Omega)$  plus 1.23V. The positive common-mode range is V+ less 1.8V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference,  $R_{14}$  should be split into two resistors with the junction bypassed to ground with a 0.1 $\mu$ F capacitor.

For most applications the tight relationship between  $I_{REF}$  and  $I_{FS}$  will eliminate the need for trimming  $I_{REF}$ . If required, full-scale trimming may be accomplished by adjusting the value of  $R_{1,a}$ , or by using a potentiometer for  $R_{1,a}$ .

The reference amplifier must be compensated by using a capacitor from pin 16 to V—. For fixed reference operation, a  $0.01\mu F$  capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

#### **MULTIPLYING OPERATION**

The PM-6012 provides excellent multiplying performance with an extremely linear relationship between  $I_{FS}$  and  $I_{REF}$  over a range of 1 mA to 1  $\mu$ A. Monotonic operation is maintained over a typical range of  $I_{REF}$  from 100  $\mu$ A to 1.0 mA. Although some degradation of gain accuracy will be realized at reduced values of  $I_{REF}$  (see Gain Accuracy vs. Reference Current graph).

### REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V–. The value of this capacitor depends on the impedance presented to pin 14 for  $\rm R_{14}$  values of 1.0, 2.5 and 5.0k $\Omega$ , minimum values of  $\rm C_{C}$  are

5,10 and 25pF. Larger values of  $\rm R_{14}$  require proportionately increased values of  $\rm C_{C}$  for proper phase margin.

For fastest response to a pulse, low values of  $R_{14}$  enabling small  $C_{\rm C}$  values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For  $R_{14}=1 {\rm k}\Omega$  and  $C_{\rm C}=5 {\rm pF}$ , the reference amplifier slews at 4mA/µs enabling a transition from  $I_{\rm REF}=0$  to  $I_{\rm REF}=1 {\rm mA}$  in 250ns.

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( $I_{\rm REF}=0$ ) condition. Full-scale transition (0 to 1mA) occurs in 62.5ns when the equivalent impedance at pin 14 is  $800\Omega$  and  $C_{\rm C}=0$ . This yields a reference slew rate of  $8\,{\rm mA/\mu s}$  which is relatively independent of  $R_{\rm IN}$  and  $V_{\rm IN}$  values.

#### **LOGIC INPUTS**

For V– = –15V, the logic inputs may swing between –5 and +10V. This enables direct interface with +15V CMOS logic, even when the PM-6012 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V– plus (I\_{REF} x 3k $\Omega$ ) plus 1.8V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, V<sub>LC</sub>). The appropriate graph shows the relationship between V<sub>LC</sub> and V<sub>TH</sub> over the temperature range, with V<sub>TH</sub> nominally 1.4 above V<sub>LC</sub>. For TTL interface, simply ground pin 13. When interfacing ECL, an I<sub>REF</sub> ≤ 1mA is recommended. For general setup of the logic control circuit, it should be noted that pin 13 will sink 7mA typical; external circuitry should be designed to accommodate this current.

#### **ANALOG OUTPUT CURRENTS**

Both true and complemented output sink currents are provided where  $I_O + \overline{I_O} = I_{FR}$ . Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increases  $\overline{I_O}$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing  $I_{FR}$ ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25V above V– and is independent of the positive supply. Negative compliance is +10 above V–.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

#### PM-6012

#### **POWER SUPPLIES**

The PM-6012 operates over a wide range of power supply voltages from a total supply of 20V to 36V. When operating with V—supplies of −10V or less, I<sub>REF</sub>≤1mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at −9V with I<sub>REF</sub> = 1mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however, at least 8V total must be applied to ensure turn-on of the internal bias network.

Symmetrical supplies are not required, as the PM-6012 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to ensure logic swings, etc., remain between acceptable limits.

#### **SETTLING TIME**

The PM-6012 is capable of extremely fast settling times, typically 250ns at  $I_{REF} = 1.0$ mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25ns for each of the 12 bits. Settling time to within 1/2 LSB of the LSB is therefore 25ns, with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250ns. Settling to 10-bit accuracy requires about 90 to 130ns. The output capacitance of the PM-6012 including the package is approximately 20pF; therefore, the output RC time constant dominates settling time if RL > 500 $\Omega$ .

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for  $I_{\rm REF}$  values down to 0.5mA, with gradual increases

for lower I<sub>REF</sub> values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.


Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu F$  capacitors at the supply pins provide full transient protection.

#### **DESCRIPTION OF OPERATION**


The PM-6012 is divided into two major sections, an 8-segment generator and a 9-bit master/slave D/A converter. In operation the device performs as follows (see Simplified Schematic).

The three most significant bits (MSBs) are inputs to a 3-to-8 line decoder. The selected resistor (Rs in the figure) is connected to the master/slave 9-bit D/A converter. All lower order resistors (R<sub>1</sub> through R<sub>4</sub>) are summed into the I<sub>O</sub> line, while\_all higher order resistors ( $R_6$  through  $R_8$ ) are summed into the  $I_0$  line. The R<sub>5</sub> current supplies 512 steps of current (0 to 0.499mA for a 1mA reference current) which are also summed into the  $I_0$  or  $\overline{I_0}$  lines depending on the bits selected. In the figure, the code selected is: 100 110000000, Therefore, 2mA (4 x 0.5mA/segment) +0.375mA (from master/slave D/A converter) are summed into  $I_0$  giving an  $I_0$  of 2.375mA.  $\overline{I_0}$  has a current of 1.625mA with this code. As the three MSBs are incremented, each successively higher code adds 0.5mA to  $I_0$  and subtracts 0.5mA from  $\overline{I_0}$ , with the selected resistor feeding its current to the master/slave D/A converter: thus each increment of the 3 MSBs allows the current in the 9-bit D/A converter to be added to a pedestal consisting of the sum of all lower order currents from the segment generator. This configuration guarantees monotonicity.

#### SIMPLIFIED SCHEMATIC




#### 12-BIT FAST A/D CONVERTER



### S/D Converters Contents

	Page
Selection Tree	3–2
Selection Guide	3–3
Orientation	3–6
AD2S34 ~ 14-Bit Dual Channel Resolver-to-Digital Converter	. 3–7
AD2S44 - Low Cost 14 Bit Dual Channel Synchro/Resolver-to-Digital Converter	. 3–15
AD2S46 - Low Cost 16-Bit Synchro/Resolver-to-Digital Converter	
AD2S47 - High Precision Single Supply Resolver/Synchro-to-Digitial Converter	. 3–31
AD2S65/66 – 14- & 16-Bit Hybrid Digital-to-Resolver Converters	
AD2S75 - Universal Synchro/Resolver Transformer Isolated Interface	. 3–43
AD2S80A - Variable Resolution Monolithic Resolver-to-Digital Converter	. 3–55
AD2S81A/82A - Variable Resolution Monolithic Resolver-to-Digital Converters	. 3–71
AD2S83 - Variable Resolution Monolithic Resolver-to-Digital Converter	. 3–87
AD2S90 - Low Cost Complete 12-Bit Resolver-to-Digital Converter	. 3–93
AD2S93 -Low Cost LVDT Digital Converter	. 3–97
AD2S99 - Low Cost Reference Oscillator	3-101
AD2S100/110 - AC Vector Controllers	3-105
DRC1745/1746 – High Power Output Hybrid Digital-to-Synchro/Resolver Converters	
IPA1764 – Hybrid Inductosyn Preamplifier	3–115
OSC1758 – Hybrid Power Oscillator	3–117
SDC/RDC1740/1741/1742 - 12- and 14-Bit Hybrid Synchro/Resolver to Digital Converters	3–119
1874 - Tachogenerator Output Variable Resolution Hybrid Resolver-to-Digital Converter	
2S50 – LVDT-to-Digital Converter	3–135
2S54/56/58 - High Resolution LVDT-to-Digital Converters	3-137

# **Selection Tree** S/D Converters



# שיים כייים אירה ובהט טייי

### **Selection Guide** Synchro and Resolver Converters

### **Digital-to-Synchro and Resolver Converters**

Model	Res Bits	Output Format <sup>1</sup>	Accuracy arc mins	Load Driving Capability	Reference Frequency Options Hz	Reference Input Volt Options V rms	Signal Output Volt Options V rms	Transformer Output Isolations	Package Options <sup>2</sup>	Temp Range <sup>3</sup>	Page	Comments
DRC1745	14	R <sup>4</sup>	±2, ±4 <sup>5</sup>	2.0VA <sup>6</sup>	dc→2600	0→3.4	0→6.8	Use Ext. STM 1680 and STM 1683 Transformer	8	M	C I 3-107	Digital-to-Resolver Converter with Int. 2 VA Power Amplifier. Optional Int. TransZorb <sup>†</sup> Pro- tection. 2 Byte Latched Inputs
*AD2S65	14	R	±2, ±4 <sup>5</sup>	-	dc→2600	0→3.4	0→6.8	-	8	C, M	C I 3-35	Digital-to-Resolver Converter. Autonulling (AN) Option
DRC1746	16	R <sup>4</sup>	±2, ±4 <sup>5</sup>	2.0VA <sup>6</sup>	dc→2600	0→3.4	0→6.8	Use Ext. STM 1680 and STM 1683 Transformer	8	M	C I 3-107	16-Bit Version of DRC1745
*AD2S66	16	R	±1, ±2, ±4 <sup>5</sup>	-	dc→2600	0→3.4	0→6.8	-	8	C, M	C I 3-35	Digital-to-Resolver Converter. Autonulling (AN) Option

#### **Motor Control**

		Package	Temp		
Model	Description	Options <sup>2</sup>	Range <sup>3</sup>	Page	Comments
*AD2S100	AC Vector Controller	15	I	C I 3-105	Vector Coordinate Transformation, 15 arc min, 2 us Settling Time

### **Synchro/Resolver Support Components**

Model	Description	Package Options <sup>2</sup>	Temp Range <sup>3</sup>	Page	Comments
*AD2S75 *AD2S99	Signal and Reference Isolation for AD2S80/81/82 Monolithic Sine Wave Oscillator Reference	8 5	C, M I	C I 3-43 C I 3-101	56-20,000 Hz Freq, 11.8-115 V rms Ref, 11.8/26/90 V rms Input 2.0-20 kHz Frequency range. Phase Shift Compensation
*OSC1758	Hybrid Sine/Cosine Power Oscillator	8	C, M	C I 3-117	0.0-10 kHz Frequency Range, In-phase and Quadrature Outputs, 1.5 W Output Power
*IPA1764	Inductosyn Preamplifier	8	C, M	C I 3-115	Gain of 1250 ±5%

<sup>&</sup>lt;sup>1</sup>S = Synchro; R = Resolver; I = Inductosyn.

<sup>&</sup>lt;sup>2</sup>Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack; 11 = Single-In-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = I-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92.

<sup>&</sup>lt;sup>3</sup>Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

<sup>&</sup>lt;sup>4</sup>Synchro format output with external output transformer STM1683.

<sup>&</sup>lt;sup>5</sup>Depends on option.

<sup>&</sup>lt;sup>6</sup>Can be used with pulsating power supply for reduced dissipation.

Boldface type: product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

<sup>&</sup>lt;sup>†</sup>TransZorb is a trademark of General Semiconductor Industries, Inc.

# **Selection Guide Synchro and Resolver Converters**

### Synchro, Resolver, Inductosyn<sup>†</sup> and LVDT-to-Digital Converters

Model	Res Bits	Input Format <sup>1</sup>	Accuracy arc mins	Tracking Rate Options revs/sec <sup>2</sup>	Reference Frequency Options Hz	Input Isol	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
SDC/RDC1741	12	S, R	±15.3	18	400, 2.6 k	Yes	8	C, M	C I 3-119	Tristate, Latched Output Internal Transformer Isolation
SDC/RDC1742	12	S, R	±8.5	18	400, 2.6 k	Yes	8	C, M	C I 3-119	Tristate, Latched Output Internal Transformer Isolation
*AD2S81A <sup>5</sup>	12	I, R	±30 <sup>6</sup>	260	400→20 k	No	1	С	C I 3-71	Monolithic, User Selectable Dynamic Characteristics, High Tracking Rate, Quality Velocity Output, Class 2 ESD
SDC/RDC1740	14	S, R	±5.3	12	400, 2.6 k	Yes	8	C, M	C I 3-119	Tristate, Latched Output Internal Transformer Isolation
2854	14	LVDT	±0.006 <sup>7</sup>	360 LSB/ms <sup>8</sup>	360→5 k	No	8	C, M	C I 3-137	Direct Ratiometric Conversion of LVDT Signal, Selectable Input Gain. No External Trims
2S56	16	LVDT	±0.006 <sup>6</sup>	360 LSB/ms <sup>8</sup>	360→5 k	No	8	C, M	C I 3-137	Direct Ratiometric Conversion of LVDT Signal, Selectable Input Gain. No External Trims
2\$58	16	LVDT	±0.003 <sup>7</sup>	680 LSB/ms <sup>8</sup>	7 k→11 k	No	8	C, M	C I 3-137	Direct Ratiometric Conversion of LVDT Signal, High Gain, Ultra-Linear
*AD2S80A <sup>5</sup>	16, 14, 12, 10 <sup>9</sup>	I, R	±2, ±4, ±8	104010	50-20 k	No	1, 4	C, I, M	C I 3-55	Monolithic, User Selectable Dynamic Characteristics, and Resolution High Tracking Rate and Quality Velocity Output, Class 2 ESD
*AD2S82A <sup>5</sup>	16, 14, 12, 10 <sup>7</sup>	I, R	±2, ±4, ±8	1040 <sup>10</sup>	50–20 k	No	5	С	C I 3-71	Monolithic, User Selectable Dynamic Characteristics, and Resolution High Tracking Rate and Quality Velocity Output, Class 2 ESD
*AD2S83	16, 14, 12, 10	R	±8	1040	50–20 k	No	5	I	C I 3-87	Monolithic, User Selectable Dynamic Characteristics, and Resolution High Tracking Rate and ±0.25% Linearity Velocity Output
*AD2S34	14	R	±2.6, ±4.0	20, 48	0.4, 2.6, 4.0 k	No	12	M	C I 3-7	Dual Channel Resolver-to-Digital Converter with Onboard Oscillator. No External Trims
*AD2S46	16	S, R	±1.3, ±2.6	12	0.4→2.6 k	No	1	M	C I 3-23	16 Bit Resolver/Synchro-to- Digital Converter, 1.3 arc min in a 28-Pin DIP Ceramic Package. No External Trims

Model	Res Bits	Input Format <sup>1</sup>	Accuracy arc mins	Tracking Rate Options revs/sec <sup>2</sup>	Reference Frequency Options Hz	Input Isol	Package Options <sup>3</sup>	Temp Range <sup>4</sup>	Page	Comments
*AD2S44	12	S, R	±2.6,11 ±4.0,	20	0.4→2.6 k	No	8	M	C I 3-15	Dual Channel Resolver/
			±5.2							Synchro-to-Digital Converter
										with Loss of Track Detection.
										No External Trims
*AD2S90	12, 10	R	±8	375, 1500	2.0→10.0 k	No	5	C, I	C I 3-93	Low Cost RDC, Encoder-Like Output
*AD2S47	16, 14	S, R	$\pm 1.3, \pm 2.6$	5, 20	200, 400	No	8	M	C I 3-31	Second Source for NATEL HSRDC
										1006/56, 75 mW Power Consumption,
										MIL-STD-883
*AD2S93	14	LVDT	0.1, 0.05%	TBD	2.0-10.0 k	No	5	I	C I 3-97	14-Bit LVDT-to-Digital Converter

<sup>&</sup>lt;sup>1</sup>S = Synchro; R = Resolver; I = Inductosyn.

<sup>&</sup>lt;sup>2</sup>Revs/sec equivalent to pitches/sec in the case of an Inductosyn; in general, higher reference frequency options have higher tracking rates.

<sup>&</sup>lt;sup>3</sup>Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package;

<sup>7 =</sup> Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack; 11 = Single-In-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92.

<sup>\*</sup>Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

<sup>&</sup>lt;sup>5</sup>Die Revision.

<sup>&</sup>lt;sup>6</sup>Consult data sheet.

<sup>&</sup>lt;sup>7</sup>LVDT converter accuracy given as % full-scale linearity.

<sup>8</sup>Slew Rate (min).

<sup>&</sup>lt;sup>9</sup>Resolution is user selectable.

<sup>10</sup> Depends on resolution selected.

<sup>11 ± 2.6</sup> arc min only available over 0°C to 70°C.

<sup>\*</sup>New product since the publication of the most recent Databooks.

<sup>†</sup>Inductosyn is a registered trademark of Farrand Industries, Inc.

### Orientation S/D Converters

These products constitute a complete line of devices for the digital measurement and control of angular and linear displacements by means of synchros, resolvers, Inductosyn®, and LVDT transducers.

All use the tracking conversion technique whereby the digital output follows the transducer shaft angle automatically without the need for convert commands or wait loops. Apart from producing near instantaneous digital angular data, this inherently ratiometric conversion method is very tolerant of noise on the signal inputs as well as voltage drops between the transducer and the converter.

In addition to the monolithic integrated circuits and hybrids that perform the conversions, the line also includes support components such as power oscillators, transformers and preamplifiers.

The range of products now available covers a wide spectrum of applications. Synchro and resolver transducers are used in a wide variety of commercial, industrial, and military applications where extreme reliability, ruggedness, and absolute angular position information are desirable. These transducers have a number of advantages over potentiometers and optical encoder based systems. The combination of an ac excited transducer with the technique of synchronous demodulation of the error signal by the converter inherently guarantees repeatability to 1 LSB of the stated resolution of the converter. In addition, the location of the electronics may be many hundreds of feet from the transducer, allowing use in electronically hostile environments unsuitable for other types of transducers.

In this section, the word "synchro" appears frequently. In many cases, the word "resolver" can be used in its place. The monolithic and some of the hybrid converters (options  $\times 10$ ,  $\times 13$ ,  $\times 14$ ,  $\times 18$ ) accept resolver format input. If the input signals are 3-wire synchro format, a "Scott-T" transformation converts it to resolver format. For our monolithic devices, this can be easily accomplished using the AD2S75 universal transformer isolated interface.

In this introductory section, there is a brief set of device definitions. Detailed data and applications information are given in the individual data sheets. For complete information about the synchro/resolver-to-digital converters and their applications, Analog Devices has a 208-page book, Synchro and Resolver Conversion Handbook, edited by G. Boyes (1980).

#### Resolver & Synchro-to-Digital Converters

These devices accept 4-wire resolver format (SIN, COS) signals or 3-wire synchro format (S1, S2, S3) signals together with a 2-wire reference signal, and output a digital binary word that represents the absolute shaft angle of the transducer. All standard resolver and synchro voltages are supported.

#### LVDT-to-Digital Converters

Linear Variable Displacement Transducer-to-digital converters provide conversion to 12-, 14- or 16-bit digital words of an ac modulated input, referenced to a second fixed signal input. The tracking loop technique employed ensures 1 LSB repeatability and input flexibility. The 2S54/56/58 series converters have been optimized for use in very high precision applications such as metrology.

#### Digital-to-Resolver Converters

These devices accept parallel binary digital inputs and an ac reference signal. The output is a 4-wire resolver format signal. For

3-wire synchro format output, use our STM1683 resolver-tosynchro output transformer, and for references >3.4 V rms, use the STM1680 input reference conditioning transformer. All standard resolver and synchro voltages are supported.

#### **AC Vector Controller**

This device combines the function of Park and Clarke transforms along with coordinate conversion on a single monolithic chip. These constitute a key element in vector control of ac asynchronous and brushless dc motors.

#### **Velocity Output**

The resolver & synchro-to-digital converters (RDCs & SDCs) not only provide absolute angular position information, but also provide an analog dc voltage proportional to the transducer's shaft speed. This can be used to exert second order control in a speed and position loop motion control system.

#### Transformer Isolation

Our input signal conditioning circuits for synchro and resolver inputs >2 V rms are either solid state or transformer based (e.g., 1740, 41, 42 series). Our transformer based hybrids utilize a unique, patented miniature transformer technology and provide input isolation to 350 V dc. This protects and isolates the electronics of a system from the hostile and electromagnetically noisy environments. The AD2S75 is a universal transformer isolated (1,000 V dc) interface and covers all standard synchro and resolver voltages. The AD2S75 is particularly well suited for use with all our monolithic RDCs (AD2S80 series) and some hybrid RDCs.

#### Support Devices

We also offer support components such as power oscillators (OSC1758), transformer based synchro/resolver signal conditioning (AD2S75) resolver-to-synchro output transformer (STM1683), and Inductosyn preamplifiers (IPA1764).

#### BIT WEIGHT TABLE

The most common method of representing angles in digital form is simple natural binary weighting, where the most significant bit (MSB) represents 180°, the next represents 90°, etc. The following table shows bit weights in degrees, minutes, seconds, and radians.

#		Arc	Arc		Milli-
Bits	Degrees	Minutes	Seconds	Radians	radians
1	180.0000	10800.0000	648000.00	3.1416	3141.5900
2	90.0000	5400.0000	324000.00	1.5708	1570.7950
3	45.0000	2700.0000	162000.00	0.7854	785.3975
4	22.5000	1350.0000	81000.00	0.3927	392.6988
5	11.2500	675.0000	40500.00	0.1963	196.3494
6	5.6250	337.5000	20250.00	0.0982	98.1747
7	2.8125	168.7500	10125.00	0.0491	49.0873
8	1.4063	84.3750	5062.50	0.0245	24.5437
9	0.7031	42.1875	2531.25	0.0123	12.2718
10	0.3516	21.0938	1265.63	0.0061	6.1359
11	0.1758	10.5469	632.81	0.0031	3.0680
12	0.0879	5.2734	316.41	0.0015	1.5340
13	0.0439	2.6367	158.20	0.0008	0.7670
14	0.0220	1.3184	79.10	0.0004	0.3835
15	0.0110	0.6592	39.55	0.0002	0.1917
16	0.0055	0.3296	19.78	0.0001	0.0959
17	0.0027	0.1648	9.89	0.0000	0.0479
18	0.0014	0.0824	4.94	0.0000	0.0240
19	0.0007	0.0412	2.47	0.0000	0.0120
20	0.0003	0.0206	1.24	0.0000	0.0060



# 14-Bit, Dual Channel Resolver-to-Digital Converter

**AD2S34** 

FEATURES
1 in², 32-Pin Flatpack
2.6 Arc Minute Accuracy
14-Bit Resolution
On-Board Oscillator
Independent Reference Inputs
Independent Velocity Outputs
High Tracking Rate

APPLICATIONS
Gimbal/Gyro Control Systems
Radar/Sonar
Engine Controllers
Coordinate Conversion
Military Servo Control Systems
Fire Control Systems
Avionic Systems
Missile Systems
Antenna Monitoring
CNC Machine Tools

#### GENERAL DESCRIPTION

The AD2S34 series are 14-bit dual channel, continuous tracking resolver-to-digital converters. They have been designed specifically for applications where space and weight are at a premium. Each 32-pin hybrid device contains two independent Type II servo loop tracking converters and a power oscillator suitable for exciting resolvers. The ratiometric conversion technique employed by the converters provides excellent noise immunity, repeatability and tolerance of long lead lengths. The core of each

conversion is performed by state-of-the-art monolithic integrated circuits manufactured in Analog Devices' proprietary BiMOS II process which combines the advantages of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low and ensures high reliability.

The converter interfaces directly to 2 V rms output resolvers. A simple voltage divider circuit of resistors can be used to derive the 2 V rms from other standard resolver voltages.

An on-board oscillator provides a reference excitation for resolvers operating at either 400 Hz, 2.6 kHz or 4 kHz. Each channel has an independent reference input, allowing the user to compensate for any resolver phase shift between induced signals (sin, cos) and reference.


The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation. The  $\overline{SEL}$  A and  $\overline{SEL}$  B control lines select the channel and present the digital position to the common data output pins. A  $\overline{DATA}$   $\overline{VALID}$  flag is provided to assist with data transfer.

The AD2S34 also features two velocity outputs, one for each channel; these continuously generate analog signals proportional to the rotational velocity of the resolver shafts. These signals can be used in place of velocity transducers in many applications to provide loop stabilization and velocity feedback data.

#### MODELS AVAILABLE

The AD2S34 series is available in 2 accuracy grades: AD2S34TZ 14-Bits 2.6 arc mins -55°C to +125°C AD2S34SZ 14-Bits 4.0 arc mins -55°C to +125°C

#### FUNCTIONAL BLOCK DIAGRAM



### AD2S34 — SPECIFICATIONS (typical at +25°C unless otherwise specified)

	AD2S34			<del></del>	T
Parameter	Min	Typ	Max	Units	Comments
PERFORMANCE		- JP			Comments
Accuracy <sup>1</sup>			±2.6		559C 11259C
AD2S34TZ				arc min	-55°C to +125°C
AD2S34SZ			±4.0	arc min	−55°C to +125°C
Max Tracking Rate	20				
AD2S34xZ10	20			revs/s	
AD2S34xZ40	48			revs/s	
AD2S34xZ60	20			revs/s	
Resolution			14	Bits	Output Coding Paralle
	(1 LSB =	= 1.3 arc 1	•		Natural Binary
Repeatability			1	LSB	
Signal/Reference Frequency					
AD2S34xZ10	360	400	440	Hz	
AD2S34xZ40	2340	2600	2860	Hz	
AD2S34xZ60	3600	4000	4400	Hz	
Tracking Bandwidth					
AD2S34xZ10	90			Hz	
AD2S34xZ40	370			Hz	1.
AD2S34xZ60	650			Hz	
SIGNAL INPUTS (SIN, COS)					
Signal Voltage	1.8	2.0	2.2	V rms	
Allowable Phase Shift	1.0	2.0	2.2	V 11113	
(Signal to Reference)			±10	Degrees	
Input Impedance	1		± 10	MΩ	
	<u> </u>			14175	
REFERENCE INPUTS (REF A, REF B)					
Reference Voltage	1.8	2.0	2.2	V rms	
Tolerance	1.4		8.0	V peak	
Input Impedance	1			MΩ	
ACCELERATION CONSTANT					
AD2S34xZ10	53000			sec <sup>-2</sup>	
AD2S34xZ40	695000			sec <sup>-2</sup>	
AD2S34xZ60	2164000			sec <sup>-2</sup>	
STEP RESPONSE					
Large Step <sup>1</sup>		<b>60</b>	72		1700 at 1 T CD
AD2S34xZ10		60	72 24	ms	179° to 1 LSB
AD2S34xZ40		30	36	ms	of Error
AD2S34xZ60		22.5	30	ms	
POWER LINES (No Load on REF OUT)					
$+V_S = +15 \text{ V dc}^1$	İ	40	55	mA	
$-V_{S} = -15 \text{ V dc}^{1}$		30	45	mA.	
$+V_{1} = +5 \text{ V dc}^{1}$		1	5	mA	Quiescent Condition
Power Dissipation <sup>1</sup>		1.06	1.53	W	Quiescent Condition
DIGITAL INPUTS (SEL A, SEL B)	•				
			0.8	V dc	
$egin{array}{c} oldsymbol{V_{IL}} \ oldsymbol{V_{IH}} \end{array}$	2.0		0.6	V dc V dc	
	2.0		±100		V - 0 V
I <sub>IL</sub>			±100 ±100	μΑ	$V_{IL} = 0 V$
I <sub>IH</sub>			± 100	μΑ	$V_{IH} = 5 V$
DIGITAL OUTPUTS (DB1-DB14, DATA VALID)					
$V_{OL}^{-1}$			0.4	V dc	$I_{OL} = 1.2 \text{ mA}$
$V_{OH}^{-1}$	2.4			V dc	$I_{OH} = 100 \mu A$
Tristate Leakage Current <sup>1</sup>			±100	μA	
Drive Capability			3	LSTTL Loads	

3–8 S/D CONVERTERS REV. A

D					
Parameter	Min	Typ	Max	Units	Comments
VELOCITY OUTPUTS (VEL A, VEL B)					
Voltage <sup>1</sup>	±7.5			V dc	At Max Tracking Rate
Linearity <sup>1</sup>					
AD2S34xZ10	1		±1	% of Output	
AD2S34xZ40			±3	% of Output	
AD2S34xZ60			±1	% of Output	1
Reversion Error <sup>1</sup>			±3	%	
DC Zero Offset @ +25°C	1			'*	
AD2S34xZ10		22	55	mV	
AD2S34xZ40	- 1	9	23	mV	
AD2S34xZ60		22	55	mV	
DC Zero Offset Temperature Coefficient			22		Ì
AD2S34xZ10			-100	μV/°C	
AD2S34xZ40	- 1		-42	μV/°C	Ĭ
AD2S34xZ60			-100	μV/°C	
Gain Scaling Accuracy	- [		±10	% of FSD	Ĭ
Noise and Ripple at LSB Rate	1		2	mV	
Dynamic Ripple (Peak)	- 1		1.5		1
			1.5	% of Mean Output	
REFERENCE OUTPUT (REF OUT)				ľ	
Frequency <sup>1</sup>					İ
AD2S34xZ10	360	400	440	Hz	1
AD2\$34xZ40	2340	2600	2860	Hz	
AD2\$34xZ60	3600	4000	4400	Hz	
Voltage <sup>1</sup>	5.5	6.0	6.5	V rms @ 50 mA	Min 120 Ω Load
DATA TRANSFER (See Figure 3)					
Time to Data Stable (After Negative	1				
Edge of SEL A or SEL B)			1000	ns	t <sub>s</sub>
Time to Data in High Impedance State	1		1000		-5
(After Positive Edge of SEL A or					
SEL B)			50	ns	t <sub>R</sub>
Time to DATA VALID High (After			50	1.0	'R
Negative Edge of SEL A or SEL B)	1050			ns	t <sub>P</sub>
Time to DATA VALID Low (After	1050			113	· P
Positive Edge of SEL A or SEL B)	40			ns	
					t <sub>Q</sub>
DIMENSIONS		$1.00 \times 0$		inch	See Package
	25.4	× 25.4 ×	3.9	mm	Information
WEIGHT			0.254	oz	
			7.2	grams	
ΓHERMAL RESISTANCE <sup>2</sup>			***************************************	<u> </u>	
θ <sub>IC</sub> Worst Case Component			35	°C/W	
θ <sub>CA</sub>			31	°C/W	

Boldface type indicates parameters which are 100% tested at nominal values of power supplies, input signal voltages, and operating frequency. All other parameters are guaranteed by design, not tested.

NOTES <sup>1</sup>Specified over temperature range, -55°C to +125°C, and for: (a) 10% signal and reference amplitude variation; (b) 10% signal and reference harmonic distortion; (c) 5% power supply variation; (d) 10% variation in reference frequency.

2To ensure that the junction temperature of the hottest component within the hybrid does not exceed the rated maximum of 150°C, the case temperature must

Specifications subject to change without notice.

#### AD2S34

#### ABSOLUTE MAXIMUM RATINGS


+V <sub>s</sub> to GND
-V <sub>s</sub> to GND
$+V_L$ to GND
Any Logic Input to GND (max)+7.0 V dc
Any Logic Input to GND (min) $\dots \dots -0.4 \text{ V dc}$
SIN, COS to SIGNAL GND $\pm$ 12 V dc
REF A, REF B to SIGNAL GND $\dots \pm 12 \text{ V dc}$
Storage Temperature Range65°C to +150°C
Operating Temperature Range55°C to +125°C

#### **CAUTION**

- Absolute maximum ratings are the limits beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_S$  and  $-V_S$  pins.

#### ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by a two letter code defining the accuracy grade, and a two digit numeric code defining the signal/reference frequency and voltage. All the standard options and their option codes are shown below. For options not shown, please contact Analog Devices.



For example, the correct part number for a component to operate with 400 Hz reference frequency and have a 2.6 arc minute accuracy over the -55°C to +125°C temperature range and processed to high reliability standards would be AD2S34TZ10B.


All components are 100% tested at -55°C, +25°C and +125°C. Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability.

#### RECOMMENDED OPERATING CONDITIONS

Power Supply Voltage (+ $V_S$ to GND) +15 V dc $\pm$ 5%
Power Supply Voltage $(-V_S \text{ to GND}) \dots -15 \text{ V dc } \pm 5\%$
Power Supply Voltage V <sub>L</sub> +5 V dc ±5%
Analog Input Voltage (SIN, COS to
SIGNAL GND)
Analog Input Voltage (REF A, REF B to
SIGNAL GND) 1.0 V to 8.0 V Peak
Signal and Reference Harmonic Distortion ±10%
Phase Shift Between Signal and Reference ±10 Degrees
Ambient Operating Temperature Range55°C to +125°C

#### PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1-14	DB1-DB14	PARALLEL OUTPUT DATA
15	SEL A	SELECT CHANNEL A
16	SEL B	SELECT CHANNEL B
17	DATA VALID	DATA VALID
18	REF A	REFERENCE INPUT CHANNEL A
19	REF B	REFERENCE INPUT CHANNEL B
20	+V <sub>L</sub>	LOGIC POWER SUPPLY
21	+V <sub>s</sub>	POSITIVE POWER SUPPLY
22	GND	POWER SUPPLY GROUND
		(NOTE: THIS PIN IS ELECTRICALLY
		CONNECTED TO CASE.)
23	-V <sub>s</sub>	NEGATIVE POWER SUPPLY
24	N/C	NOT CONNECTED
25	REF OUT	REFERENCE OUTPUT
26	SIN A	SINE INPUT CHANNEL A
27	COS A	COSINE INPUT CHANNEL A
28	SIN B	SINE INPUT CHANNEL B
29	COS B	COSINE INPUT CHANNEL B
30	SIGNAL GND	GROUND PIN FOR SIGNALS
		FROM RESOLVERS
31	VEL A	VELOCITY OUTPUT CHANNEL A
32	VEL B	VELOCITY OUTPUT CHANNEL B



AD2S34 Terminal Connections

#### **ESD SENSITIVITY**

The AD2S34 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (human body model) and fast, low energy pulses (charged device model).

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



#### PRINCIPLES OF OPERATION

The AD2S34 series operate on a Type 2 tracking closed-loop principle. The output digital word continually tracks the position of the resolver shaft without the need for external convert commands and wait states. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated by one LSB.

Each channel is identical in operation, sharing power supply and digital position output pins.

Both channels operate continuously and independently of each other. The shared digital output from either channel is available as selected by switching the channel select inputs.

To illustrate the conversion process, the resolver format input signals are represented by:

$$V_1 = K E_0 \sin \omega t \sin \theta$$
  
 $V_2 = K E_0 \sin \omega t \cos \theta$ 

where  $\theta$  is the angle of the resolver shaft.

Assume that the current word state of the up-down counter is  $\varphi$ . V1 is multiplied by cos  $\varphi$  and V2 is multiplied by sin  $\varphi$  to give:

$$K E_0 \sin \omega t \sin \theta \cos \phi$$
  
 $K E_0 \sin \omega t \cos \theta \sin \phi$ 

These signals are subtracted by the error amplifier to give:

$$K E_0 \sin \omega t (\sin \theta \cos \phi - \cos \theta \sin \phi)$$

or

$$K E_0 \sin \omega t \sin (\theta - \phi)$$

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed-loop system which seeks to null sin  $(\theta-\varphi)$ . When this is accomplished, the word state of the updown counter,  $\varphi$ , equals, to within the rated accuracy of the converter, the resolver shaft angle,  $\theta$ .

#### CONNECTING THE CONVERTER

The power supply voltages connected to  $+V_S$  and  $-V_S$  pins should be +15 V dc and -15 V dc, respectively, and must not be reversed. The voltage applied to  $V_L$  should be +5 V nominally. It is suggested that a parallel combination of a 100 nF (ceramic) and a 6.8  $\mu$ F (tantalum) capacitor be placed from each of the three supply pins to GND.

The pin marked GND is connected electrically to the case and should be taken to the zero volt potential in the system.

The digital output is taken from Pins 1-14. Pin 1 is the MSB, Pin 12 the LSB. Please see terminal connections diagram.

The internal oscillator output (REF OUT) should be connected to each resolver and via an optional phase shift compensation circuit to the reference inputs (REF A & REF B). See Figure 1 for suitable phase compensation circuits.

The signals applied to REF A and REF B should be ac coupled as shown in Figure 1. This ac coupling can be included in the optional phase compensation circuit.

NOTE: For the 400 Hz option (AD2S34xZ10), in addition to the phase shift compensation referred to above, an extra 3.8 degrees of phase lead should be included to compensate for the internal phase shift within the hybrid. For higher frequency options this extra lead is not necessary as the internal phase shift does not affect the stated accuracy.

The signals are connected to sin and cos according to the following convention:

$$E_{SIN} = E_{RLO-RHI} \sin \omega t \sin \theta$$
  
 $E_{COS} = E_{RLO-RHI} \sin \omega t \cos \theta$ 

The two signal ground wires from each resolver should be connected at the SIGNAL GND pin of the converter to minimize the coupling between the sine and cosine signals. For the same reason it is also recommended that the resolvers are connected using individual twisted pair cables with the sine, cosine and reference signals twisted separately.

See Figure 1 for the recommended connection circuit.




Figure 1. Connecting the 2S34 to Resolvers

#### **AD2S34**

#### SCALING FOR NONSTANDARD SIGNALS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal  $\pm 10\%$  limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.

NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. It is critical that the value of the resistors on the sine signals be precisely matched to the cosine signals. In general, a 0.1% mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common-mode rejection ratio of the signal inputs.

#### CHANNEL SELECT SEL A. SEL B

SEL A and SEL B are the channel select inputs. A logic low on SEL A selects Channel A and a logic low on SEL B selects Channel B. Both channels must not be selected at the same time.




Figure 2a. Timing Diagram for Repetitive Reading of One Channel




Figure 2b. Timing Diagram for Alternate Reading of Each Channel

Data becomes valid 1 µs after the negative edge of SEL A or SEL B. Timing information is shown in Figure 2.

#### DATA VALID

The  $\overline{DATA}$   $\overline{VALID}$  output is a logic output which switches low 1  $\mu s$  after the negative edge of either channel select indicating that the output latches have valid data for transfer.

#### REFERENCE OUTPUT REF OUT

The reference output provides a 6 V rms reference signal of 400 Hz, 2.6 kHz or 4.0 kHz frequency which can be used to excite the two resolvers and also to be used as the reference to the converter.

#### CAUSES OF ERROR

#### Differential Phase Shift

Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers being a transducer characteristic. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are routed differently. For instance, different cable lengths or different capacitive loads could cause differential phase shift.

The additional error caused by differential phase shift on the input signals approximates to

$$Error = 0.53 \times a \times b$$
 arc minutes

where a = differential phase shift in degrees and b = signal to reference phase shift in degrees.

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section on "CONNECTING THE CONVERTER"). By taking these precautions, the extra error can be made insignificant.

#### Resolver Phase Shift

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's stated accuracy. However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

### Shaft Speed (rps) × Phase Shift (degrees) Reference Frequency

This effect can be eliminated by placing a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE CONVERTER").

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

#### VELOCITY OUTPUT VEL A. VEL B

The signals on these pins are analogue voltages proportional to the rate of change of the respective input angle. These signals are available regardless of the state of the channel selects  $\overline{SEL}$  A and  $\overline{SEL}$  B.

A better quality of velocity signal will be achieved if the following points are considered.

- 1. Protection. For loads greater than 5 pF or 10  $k\Omega$  the velocity signal should be buffered before use.
- Ripple and noise. Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

The resolvers are connected to the converter using separate screened twisted pair cable of equal lengths for the sine, cosine and reference signals.

Care is taken to reduce the external noise wherever possible.

A resolver with low residual voltage is chosen, i.e., one with small quadrature signals.

Feedthrough of the reference frequency can be removed by a filter on the velocity signal. Care must to be taken when setting the filter not to impede speed loop bandwidth.

Reference to signal phase shift should be minimized to reduce quadrature effects and larger ripple.

If the above precautions are taken, a very good noise and ripple performance can be achieved allowing the AD2S34 velocity signals to be used in very noisy environments.

#### DYNAMIC PERFORMANCE

The transfer function of the converter is given below.



Figure 3. Transfer Function of AD2S34

Open-loop transfer function:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_A (1 + sT_1)}{s^2 (1 + sT_2)}$$

Closed-loop transfer function:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + sT_1}{1 + sT_1 + s^2/K_A + s^3 T_2/K_A}$$




Figure 4. AD2S34xZ10 Gain Plot

135
90
135
45
-90
-135
-180
7.5
15
30
60
120

Figure 5. AD2S34xZ10 Phase Plot

Where:

The gain and phase diagrams are shown in Figures 4 through 9.




Figure 6. AD2S34xZ40 Gain Plot




Figure 7. AD2S34xZ40 Phase Plot




Figure 8. AD2S34xZ60 Gain Plot



Figure 9. AD2S34xZ60 Phase Plot

#### AD2S34

#### ACCELERATION ERROR

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration.

This additional error can be defined using the acceleration constant  $K_A$  of the converter.

$$K_A = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator must have consistent angular units. For example, if  $K_A$  is in  $\sec^{-2}$ , then the input acceleration may be specified in degrees/ $\sec^2$  and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.

 $K_A$  does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S34 will not lose track is of the order of 5°  $\times$   $K_A = 265000$ °/sec² or about 730 revolutions/sec² for the 400 Hz option.

 $K_A$  can be used to predict the output position error due to input acceleration. For example, for an acceleration of 50 revolutions/sec<sup>2</sup> with  $K_A = 53000$ ,

Error in LSBs = 
$$\frac{\text{Input Acceleration [LSB/sec}^2]}{K_A [sec^{-2}]}$$
$$= \frac{50 [rev/sec^2] \cdot 2^{14} [LSB/rev]}{53000 [sec^{-2}]} = 15.5 LSBs$$

#### RELIABILITY

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

Figure 10 shows the MTBF in years vs. case temperature for Naval Sheltered and Airborne Uninhabited Attack conditions calculated in accordance with MIL-HDBK-217E.




Figure 10. AD2S34 MTBF vs. Temperature

#### OTHER PRODUCTS

The AD2S44 is a low cost dual channel synchro or resolver converter with independent reference inputs and a built in test feature. The AD2S44 contains all the necessary front end electronics to interface directly to popular synchro and resolver options.


The AD2S80A/AD2S81A/AD2S82A are monolithic resolver-to-digital converters. The AD2S80A/AD2S82A offer selectable 10–16 bits of resolution. The AD2S81A has 12-bit resolution. All devices have user selectable dynamics. The AD2S80A is available in 40-pin DIP, 44-pin LCC and is qualified to MIL-STD-883B, Rev C. The 2S82A is available in a 44-pin PLCC, and the AD2S81A in a 28-pin DIP.

The AD2S46 is a highly integrated hybrid resolver/synchro-todigital converter packaged in a 28-pin DIP. The part offers the user 1.3 arc minutes of accuracy over the full military temperature range

The 1740/41/42 are hybrid resolver/synchro-to-digital converters which incorporate pico transformer isolated input signal conditioning.

#### OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





# Low Cost, 14-Bit, Dual Channel Synchro/Resolver-to-Digital Converter

**AD2S44** 

FEATURES
Low Cost/Channel
32-Pin DIL Hybrid Package
2.6 Arc Minute Accuracy
14-Bit Resolution
Built-In Test
Independent Reference Inputs
High Tracking Rate

APPLICATIONS
Gimbal/Gyro Control Systems
Robotics
Engine Controllers
Coordinate Conversion
Military Servo Control Systems
Fire Control Systems
Avionic Systems
Antenna Monitoring
CNC Machine Tooling

#### GENERAL DESCRIPTION


The AD2S44 series are 14-bit dual channel, continuous tracking synchro/resolver-to-digital converters. They have been designed specifically for applications where space, weight and cost are at a premium. Each 32-pin hybrid device contains two independent Type II servo loop tracking converters. The ratiometric conversion technique employed provides excellent noise immunity and tolerance of long lead lengths.

The core of each conversion is performed by state-of-the-art monolithic integrated circuits manufactured in Analog Devices' proprietary BiMOS II process which combines the advantages of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low and ensures high reliability.

The built-in test  $(\overline{BIT})$  facility can be used in failsafe systems to provide an indication of whether the converter is tracking accurately.

Each channel incorporates a high accuracy differential conditioning circuit for signal inputs providing more than 74 dB of common mode rejection. Options are available for both synchro and resolver format inputs. The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation. The  $A/\overline{B}$  and  $\overline{OE}$  control lines select the

#### FUNCTIONAL BLOCK DIAGRAM



channel and present the digital position to the common data outputs.

The AD2S44 also features independent reference inputs. Consequently, different reference frequencies may be used for each channel.

#### MODELS AVAILABLE

The AD2S44 series is available in three accuracy grades:

AD2S44UM 14-Bits ±4.0 Arc Mins -55°C to +125°C (±2.6 Arc Mins -25°C to +85°C)

AD2S44TM 14-Bits ±4.0 Arc Mins -55°C to +125°C AD2S44SM 14-Bits ±5.2 Arc Mins -55°C to +125°C

Each grade has options available which will interface to synchros and resolvers of standard voltage and frequency.

All components are 100% tested at -55°C, +25°C, and +125°C. Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability. Full ordering information is given on the back page of this data sheet.

### $\textbf{AD2S44} - \textbf{SPECIFICATIONS} \text{ (typical } @ +25^{\circ}\textbf{C} \text{ unless specified otherwise)}$

Parameter	AD2S44	Units	Comments
PERFORMANCE			
Accuracy <sup>1</sup> AD2S44UM	±4.0 (max)	Arc Min	−55°C to +125°C
•	±2.6 (max)	Arc Min	−25°C to +85°C
AD2S44TM	±4.0 (max)	Arc Min	-55°C to +125°C
AD2S44SM	±5.2 (max)	Arc Min	-55°C to +125°C
Tracking Rate	20	rev/s	33 0 10 1 123 0
Resolution	14	Bits	Output Coding Parallel
11001411011	(1  LSB = 1.3  arc mi)		Natural Binary
Repeatability	1	LSB	- 1000000
Signal/Reference Frequency	400-2600	Hz	
Bandwidth	100	Hz	ł
SIGNAL INPUTS			
Signal Voltage	2, 11.8, 26, 90	V rms	See Ordering Information
Input Impedance	2, 11.0, 20, 90	V 11113	See Ordering information
90 V Signal	200	kΩ	Resistive, Tolerance ±2%
26 V Signal	58	kΩ	resistive, rolerance =270
11.8 V Signal	26	kΩ	
2 V Signal	4.4	kΩ	
Common Mode Rejection	74 (min)	dB	
Common Mode Range	, ()	-	
90 V Signal	±250	V dc	į
26 V Signal	±120	V dc	
11.8 V Signal	±60	V dc	İ
2 V Signal	±12	V dc	1.
REFERENCE INPUTS			
Reference Voltage	2, 11.8, 26, 115	V rms	See Ordering Information
Input Impedance			,
115 V Reference	270	kΩ	Resistive, Tolerance ±5%
26 V Reference	270	kΩ	Í
11.8 V Reference	25	kΩ	
2 V Reference	25	kΩ	
Common Mode Range			
115 V Reference	±210	V dc	
26 V Reference	±210	V dc	
11.8 V Reference	±35	V dc	
2 V Reference	±35	V dc	
ACCELERATION CONSTANT	62000	sec <sup>-2</sup>	

Parameter	AD2S44	Units	Comments
STEP RESPONSE			
Large Step <sup>1</sup>	63 (typ), 75 (max)	ms	179° to 1 LSB of Error
Small Step <sup>1</sup>	25 (typ), 30 (max)	ms	2° to 1 LSB of Error
POWER LINES			
$+V_S = +15 V^1$	85 (typ), 100 (max)	mA	Quiescent Condition
$-V_S = -15 V^1$	55 (typ), <b>70 (max)</b>	mA	Quiescent Condition
Power Dissipation	2.1 (typ), 2.6 (max)	W	Quiescent Condition
DIGITAL INPUTS			
$\overline{\text{OE}}$ $V_{\text{IL}}$	0.7 (max)	V dc	$I_{IL} = 5 \mu A$
$V_{\mathbf{IH}}$	2.0 (min)	V dc	$I_{IH} = 5 \mu A$
$A/\overline{B}$ $V_{II}$	0.7 (max)	V dc	$I_{rr} = 1.2 \text{ mA}$
V <sub>IH</sub>	2.0 (min)	V dc	$I_{\text{TH}} = -60  \mu\text{A}$
DIGITAL OUTPUTS (DB1-DB14)			
	0.4 (max)	V dc	$I_{IL} = 1.2 \text{ mA}$
$V_{ m OL}^1 \ V_{ m OH}^1$	2.4 (min)	V dc	$I_{OH} = 60 \mu A$
Tristate Leakage Current	±40	μΑ	-OH 00 PIL-
Drive Capability	3 (max)	LSTTL Loads	
DATA TRANSFER	<u> </u>		See Figure 3
Time to Data Stable (After Negative Edge	i		See Figure 5
of $\overline{OE}$ or Change of Level of $A/\overline{B}$ )	640 (max)	ns	t <sub>s</sub>
Time to Data in High Impedance State (After Positive	0.0 ()		-5
Edge of $\overline{OE}$ )	200 (max)	ns	t <sub>R</sub>
Time for Repetitive Strobing of Selected Channel	200 (min)	ns	t <sub>p</sub>
BUILT-IN TEST OUTPUT (BIT)			
Sense	Active Low		Low = Error Condition
$V_{OL}$	0.4 (max)	V dc	$I_{OI} = 3.2 \text{ mA}$
$V_{OH}$	2.4 (min)	V dc	$I_{OH} = -160 \mu A$
Drive Capability	8 (max)	LSTTL Loads	,
Error Condition Set	55 (max)	LSB	
Error Condition Cleared	45 (min)	LSB	
DIMENSIONS	$1.75 \times 1.05 \times 0.225$	inch	See Package Information
	$44.45 \times 28.07 \times 5.72$	mm	
WEIGHT	0.65 (max)	oz	1
	18.2 (max)	grams	

#### NOTES

**Bold face** type indicates parameters which are 100% tested at nominal values of power supplies, input signal voltages and operating frequency. All other parameters are guaranteed by design, not tested.

<sup>&</sup>lt;sup>1</sup>Specified over temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C, and for: (a)  $\pm 10\%$  signal and reference amplitude variation; (b)  $\pm 10\%$  signal and reference harmonic distortion; (c)  $\pm 5\%$  power supply variation; (d)  $\pm 10\%$  variation in reference frequency.

Specifications subject to change without notice.

#### AD2S44

#### **ABSOLUTE MAXIMUM RATINGS**

<sup>1</sup>On synchro input options, line-to-line voltage refers to the S2-S1, S1-S3 and S3-S2 differential voltages. On resolver input options line-to-line levels refer to the S1-S3 and S2-S4 voltages.

#### CAUTION

- Absolute maximum ratings are the limits beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_{\rm S}$  and  $-V_{\rm S}$  pins.
- 3. The +15 V power supply must never go below GND.

Table I. Bit Weight Table

Bit Number	Weight (Degrees)
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12	0.0879
13	0.0439
14 (LSB for 2S44)	0.0220

#### PIN CONFIGURATION

DB8	0		32	DB7
DB9	2		31)	DB6
DB10	3		30	DB5
DB11	•		29	DB4
DB12	(5)		28	DB3
DB13	6		27	DB2
DB14	0	AD2S44	26)	DB1 MSB
ŌĒ	8	TOP VIEW	25)	+V <sub>s</sub>
A/B	9	(Not to Scale)	24)	-V <sub>s</sub>
BIT	100		23	GND
R <sub>LO</sub> (A)	1		22	R <sub>LO</sub> (B)
R <sub>HI</sub> (A)	12		21)	R <sub>HI</sub> (B)
S4 (A)	13		20	S4 (B)
S3 (A)	<b>(4)</b>		19	S3 (B)
S2 (A)	15		<b>®</b>	S2 (B)
S1 (A)	16		1	S1 (B)

#### **FUNCTIONAL DESCRIPTION**

Pin	Mnemonic	Description			
1–7	DB8-DB14	Parallel Output Data Bits			
26-32	DB1-DB7	Parallel Output Data Bits			
8	ŌĒ	Output Enable Input			
9	A/B	Channel A or B Select Input			
10	BIT	Built-In Test Error Output			
11	$R_{LO}(A)$	Input Pin for Channel A Reference Low			
12	$R_{HI}(A)$	Input Pin for Channel A Reference High			
13–16	S4-S1 (A)	Channel A Input Signal			
1720	S1-S4 (B)	Channel B Input Signal			
21	$R_{HI}(B)$	Input Pin for Channel B Reference High			
22	$R_{LO}(B)$	Input Pin for Channel B Reference Low			
23	GND	Power Supply Ground (Note: This Pin Is Electrically Connected to the Case.)			
24	$-\mathbf{v_s}$	Negative Power Supply			
25	$+V_{S}$	Positive Power Supply			

#### **ESD SENSITIVITY**

The AD2S44 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model).

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.






Figure 1. Functional Block Diagram of AD2S44

or

#### PRINCIPLES OF OPERATION

The AD2S44 series operate on a tracking principle. The output digital word continually tracks the position of the resolver/synchro shaft without the need for external convert commands and status wait loops. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated.

A functional diagram of the AD2S44 is shown in Figure 1.

Each channel is identical in operation, sharing power supply and output pins. Both channels operate continuously and independently of each other-the digital output from either channel is available after switching the channel select and output enable inputs.

If the device is a synchro-to-digital converter, the 3-wire synchro output will be connected to S1, S2 and S3 on the unit, and a solid-state Scott-T input conditioner will convert these signals into resolver format, i.e.,

$$V_1 = K E_0 \sin \omega \tau \sin \theta$$
  
 $V_2 = K E_0 \sin \omega \tau \cos \theta$ 

Where  $\theta$  is the angle of the synchro shaft,  $E_0 \sin \omega \tau$  is the reference signal and K is the transformation ratio of the input signal conditioner. If the unit is a resolver-to digital converter, the 4-wire resolver output will be connected directly to S1, S2, S3 and S4 on the unit.

To understand the conversion process, assume that the current word state of the up-down counter is  $\varphi.\ V_1$  is multiplied by  $cos\varphi$  and  $V_2$  is multiplied by  $sin\varphi$  to give:

$$K E_0 \sin \omega \tau \sin \theta \cos \phi$$
  
 $K E_0 \sin \omega \tau \cos \theta \sin \phi$ .

These signals are subtracted by the error amplifier to give:

 $K E_0 \sin \omega \tau (\sin \theta \cos \phi - \cos \theta \sin \phi)$ 

 $K E_0 \sin \omega \tau \sin (\theta - \phi)$ .

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null  $\sin{(\theta-\phi)}$ . When this is accomplished, the word state of the up-down counter,  $\phi$ , equals, to within the rated accuracy of the converter, the synchro-resolver shaft angle,  $\theta$ .

#### CONNECTING THE CONVERTER

The power supply voltages connected to  $-V_S$  and  $+V_S$  pins should be  $\pm 15$  V and must not be reversed.

It is suggested that a parallel combination of a 100 nF (ceramic) and a 6.8  $\mu$ F (tantalum) capacitor be placed from each of the supply pins to GND.

The pin marked GND is connected electrically to the case and should be taken to the zero volt potential in the system.

The digital output is taken from Pins 26-32 and Pins 1-7. Pin 26 is the MSB, Pin 7 the LSB.

The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to S1, S2 and S3 according to the following convention:

$$E_{S1-S3} = E_{RLO-RHI} \sin \omega \tau \sin \theta$$

 $E_{S3-S2} = E_{RLO-RHI} \sin \omega \tau \sin (\theta-120^\circ)$ 

 $E_{S2-S1} = E_{RLO-RHI} \sin \omega \tau \sin (\theta-240^{\circ}).$ 

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:

 $E_{S1-S3} = E_{RLO-RHI} \sin \omega \tau \sin \theta$ 

 $E_{S2-S4} = E_{RLO-RHI} \sin \omega \tau \cos \theta$ 


#### AD2S44

#### CHANNEL SELECT (A/B)

 $\overline{A/B}$  is the channel select input. A logic high selects channel A and a logic low selects channel B. Data becomes valid 640 ns after  $\overline{A/B}$  is toggled. Timing information is shown in Figure 2.


#### **OUTPUT ENABLE (OE)**

 $\overline{OE}$  is the output enable input; the signal is active low. When set to a logic high, DB1 to DB14 are in the high impedance state. When  $\overline{OE}$  is set to logic low, DB1 to DB14 represent the angle of the transducer shaft (see bit weights in Table I) to within the stated accuracy of the converter. Data becomes valid 640 ns after the  $\overline{OE}$  is switched. Timing information is shown in Figure 2 and detailed in the "Data Transfer" section of SPECIFICATIONS.



\*NOTE CONVERTER DATA OUTPUT IS INHIBITED FROM UPDATES DURING DATA VALID.

a. Repetitive Reading of One Channel



\*NOTE CONVERTER DATA OUTPUT IS INHIBITED FROM UPDATES DURING CHANNEL VALID

b. Alternate Reading of Each Channel Figure 2. AD2S44 Timing Diagrams

#### **BUILT-IN TEST (BIT)**

BIT is the built-in test error output. This provides an over velocity or fault indication signal for the channel selected via A/B. The error voltage of each channel is continuously monitored; and when the error exceeds ±50 bits for the currently selected channel, the BIT output goes low indicating that an error greater than approximately 1 angular degree exists and that the data is therefore invalid.

The  $\overline{BIT}$  signal has a built-in hysterisis, i.e., the error required to set  $\overline{BIT}$  is greater than that required for it to be cleared.  $\overline{BIT}$  is set when the error exceeds 55 LSBs and is cleared when the error goes below 45 LSBs. This mode of operation guarantees that  $\overline{BIT}$  will not flicker when the error threshold is crossed.

 $\overline{BIT}$  is valid for the selected channel approximately 50 ns after the change in state of  $\overline{A/B}$ . In most instances, the error condition which sets  $\overline{BIT}$  must persist for at least 1 period of the reference signal prior to  $\overline{BIT}$  responding to the condition.

Conditions which cause the BIT output to show a fault are:

#### 1. Power-Up Transient Response

 $\overline{BIT}$  will return to a logic high state after the AD2S44 position output synchronizes with the angle input to within 1 degree. Normally,  $\overline{BIT}$  will be low at power-up for a period less than or equal to the large signal step response settling time of the AD2S44 after the  $\pm V_s$  supplies have stabilized to within 5% of their final values.

#### 2. Step Input > 1 Degree

BIT will return to a logic high state after the selected channel of the AD2S44 has settled to with 1 degree of the input angle resulting from an instantaneous step.

#### 3. Excessive Velocity

BIT will be driven to a logic low if the maximum tracking rate of the AD2S44 is exceeded (20 RPS typical).

#### 4. Signal Failure

BIT may be driven to a logic low state if all signal voltages to the selected channel are lost.

#### 5. Converter/System Failure

Any failure which causes the AD2S44 to fail to track the input synchro/resolver angles will drive  $\overline{BIT}$  to a logic low. This may include, but is not necessarily limited to, acceleration conditions, poor supply voltage regulation or excessive noise on the signal connections.

#### SCALING FOR NONSTANDARD SIGNALS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal  $\pm 10\%$  limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.

NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. For resolver format options, it is critical that the value of the resistors on the S1-S3 signal input pair be precisely matched to the S4-S2 input pair. For synchro options, the three resistors on S1, S2, S3 must be matched. In general, a 0.1% mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common mode rejection ratio of the signal inputs.

To calculate the values of the external scaling resistors add 2.222  $~k\Omega$  extra per volt of signal in series with S1, S2, S3 and S4 (no resistor required on S4 for synchro options), and 3  $k\Omega$  in extra per volt of reference in series with  $R_{LO}$  and  $R_{HI}$ .

#### DYNAMIC PERFORMANCE

The transfer function of the converter is given below.




Figure 3. Transfer Function of AD2S44

Open loop transfer function:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_a}{s^2} \cdot \frac{1 + sT_1}{1 + sT_2}$$

Closed loop transfer function:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + sT_1}{1 + sT_1 + s^2/K_a + s^3 T_2/K_a}$$

where  $K_a = 62000 \text{ sec}^{-2}$ 

 $T_1 = 0.0061 \text{ sec}$   $T_2 = 0.001 \text{ sec}$ 

The gain and phase diagrams are shown in Figures 4 and 5.




Figure 4. AD2S44 Gain Plot




Figure 5. AD2S44 Phase Plot

#### ACCELERATION ERROR

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant Ka of the converter.

$$K_a = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator must have consistent angular units. For example, if K<sub>a</sub> is in sec<sup>-2</sup>, then the input acceleration may be specified in degrees/sec<sup>2</sup> and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.

Ka does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S44 will not lose track is on the order of  $5^{\circ} \times K_{a} = 310,000^{\circ}/\text{sec}^{2}$ or about 800 revolutions/sec2.

K<sub>a</sub> can be used to predict the output position error due to input acceleration. For example, for an acceleration of 50 revolutions/  $sec^2$  with  $K_a = 62000$ ,

Error in LSBs = 
$$\frac{\text{Input Acceleration [LSB/sec}^2]}{K_a [sec^{-2}]}$$
$$= \frac{50 [rev/sec^2] \cdot 2^{14} [LSB/rev]}{62000 [sec^{-2}]} = 13.2 LSBs.$$

#### RELIABILITY

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

Figure 6 shows the MTBF in years vs. case temperature for Naval Sheltered conditions calculated in accordance with MIL-HDBK-217E.




Figure 6. 2S44 MTBF vs. Temperature

#### AD2S44

#### OTHER PRODUCTS

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below.

The SDC/RDC1740/41/42 are hybrid synchro/resolver to digital converters with internal isolating micro transformers.

The SDC/RDC1767/68 are identical to the SDC/RDC1740 series but with the additional features of analog velocity output and dc error output.

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts. The device operates over a frequency range of 1 kHz to 10 kHz.


The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output high power hybrid digital-to-resolver converters. The accuracies available are  $\pm 2$  and  $\pm 4$  arc minutes, and the outputs can supply 2 VA at 7 V rms. Transformers are available to convert the output to synchro or resolver format at high voltage levels.

The AD2S65/66 are similar to the DRC1745/46 but do not include the power output stage. These devices are available in accuracy grades to 1 arc minute.

The 2S80 series are monolithic ICs performing resolver to digital conversion with accuracies up to  $\pm 2$  arc minutes and 16-bit resolution.

#### OUTLINE DIMENSION

Dimensions shown in inches and (mm).




1. INDEX AREA; A NOTCH OR A LEAD ONE IDENTIFICATION MARK IS LOCATED ADJACENT TO LEAD ONE.

#### ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by a two letter code defining the accuracy grade, and a two digit numeric code defining the signal/reference voltage and frequency. All the standard options and their option codes are shown below. For nonstandard configurations, please contact Analog Devices.

For example, the correct part number for a component to operate with 90 V signal, 115 V reference synchro format inputs and yield a  $\pm 5.2$  arc minute accuracy over the  $-55^{\circ}\text{C}$  to  $+125^{\circ}$  temperature range would be AD2S44SM12. The same part, processed to high reliability standards would carry the designator AD2S44SM12B.





### Low Cost, 16-Bit Synchro/ Resolver-to-Digital Converter

**AD2S46** 

FEATURES
1.3 Arc Minute Accuracy
16-Bit Resolution
Small 28-Pin Ceramic DIP
Low Cost

APPLICATIONS
Gimbal/Gyro Control Systems
Radar System
Engine Controllers
Sonar
Military Servo Control Systems
Fire Control Systems
Avionic Systems
Antenna Monitoring
CNC Machine Tooling

#### GENERAL DESCRIPTION

The AD2S46 series are 16-bit, continuous tracking synchro/ resolver-to-digital converters. They have been designed specifically for applications where space and performance are at a premium. Each 28-pin hybrid device uses a Type 2 servo loop tracking converter with a ratiometric conversion technique to provide excellent noise immunity, repeatability and tolerance of long lead lengths.

The core of each conversion is performed by a state of the art monolithic integrated circuit manufactured in Analog Devices' proprietary BiMOS II process which combines the advantage of low power CMOS digital logic with bipolar linear circuits. The use of these ICs keeps the internal component count low providing both packaging which reflects LSI monolithic standards and ensures high reliability.

The device incorporates a high accuracy differential conditioning circuit for signal inputs providing more than 74 dB of common-mode rejection. Options are available for both synchro and resolver format inputs. The converter output is via a tristate transparent latch allowing data to be read without interruption of converter operation.

Digital data transfer is accommodated by an ENABLE input which controls the tristate outputs and presents the data to the bus when taking from a HI to a LO state.

An INHIBIT precedes the ENABLE input and freezes the data transfer from the up-down counter to the output latches. This action does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a data refresh. A BYTE SELECT input provides the facility for interfacing to an 8- or 16-bit bus system.

#### MODELS AVAILABLE


The AD2S46 series is available in 2 accuracy grades:

AD2S46TD 16 Bits  $\pm$  1.3 arc mins  $-55^{\circ}$ C to  $+125^{\circ}$ C AD2S46SD 16 Bits  $\pm$  2.6 arc mins  $-55^{\circ}$ C to  $+125^{\circ}$ C

Each grade has options available which will interface to standard synchros and resolvers.

All components are 100% tested at  $-55^{\circ}$ C,  $+25^{\circ}$ C, and  $+125^{\circ}$ C. Devices processed to high reliability screening standards (Suffix B) receive further levels of testing and screening to ensure high levels of reliability. Full ordering information is given on the back page of this data sheet.

#### FUNCTIONAL BLOCK DIAGRAM



### AD2S46 — SPECIFICATIONS (typical at +25°C unless specified otherwise)

Parameter	Min	AD2S46 Typ	Max	Units	Comments
PERFORMANCE					
Accuracy <sup>1</sup>					
AD2S46TD	1		±1.3	arc min	
AD2S46SD			±2.6	arc min	
Tracking Rate			12	rev/s	
Resolution	1		16	Bits	Parallel Natural Binary
11000111011	(1.1.	SB = 20  ard			1 IN65356
Repeatability	(12	0D 20 u.v	1	LSB	11105550
Signal/Reference				Lob	
Frequency	360		2860	Hz	
Bandwidth	300		85	Hz	
	1			112	
SIGNAL INPUTS					
Signal Voltage	$2, 11.8, 26, 90 \pm 10\%$			V rms	See Ordering Information
Impedance					
90 V Signal		200		kΩ	Resistive Tolerance ±2%
26 V Signal		58		kΩ	
11.8 V Signal		26		kΩ	
2 V Signal		4.4		kΩ	
Common-Mode Rejection	74			dB	
Common-Mode Range					
90 V Signal			±250	V dc	
26 V Signal			±120	V dc	
11.8 V Signal			±60	V dc	
2 V Signal			±12	V dc	
	-				
REFERENCE INPUTS					
Reference Voltage	2, 11	.8, 26, 115	±10%	V rms	See Ordering Information
Impedance	-				
115 V Reference	-	275		kΩ	Resistive Tolerance ±5%
26 V Reference		275		kΩ	1
11.8 V Reference		25		kΩ	
2 V Reference		25		kΩ	
Common-Mode Range					
115 V Reference			$\pm 210$	V dc	t.
26 V Reference			$\pm 210$	V dc	
11.8 V Reference			±35	V dc	
2 V Reference			±35	V dc	
INHIBIT					See Figure 3
Sense					Logic LO to Inhibit
Time to Stable Data (After					Logic LO to minor
Negative Edge of Inhibit)			600	ns	
				113	
ENABLE					See Figure 3
Logic LO to Data Available			110	ns	Presents Data to Output
Logic HI to High Impedance			110	ns	Outputs in High Impedance State
BYTE SELECT					See Figure 3
Logic HI to Data Stable			130	ns	MS Byte DB1-DB8
Logic LO to Data Stable			140	ns	LS Byte DB1-DB8
	-				20 2)10 221 220
STEP RESPONSE			0.7		1700 1700 67
Large Step <sup>1</sup>	1	75	95	ms	179° to 1 LSB of Error
Small Step <sup>1</sup>	ł	25	30	ms	2° to 1 LSB of Error
ACCELERATION CONSTANT	48000			sec <sup>-2</sup>	
DIGITAL INPUTS	<del> </del>			<del> </del>	
	1				
(ENABLE, INHIBIT, BYTE SELECT)			0.0	37.3	
$V_{1L}$	1 20		0.8	V dc	
$V_{IH}$	2.0		. 100	V dc	
I <sub>II</sub> .			±100	μΑ	$V_{IL} = 0 V$
$I_{IH}$			$\pm 100$	μA	$V_{IH} = 5 V$

3-24 S/D CONVERTERS REV. 0

Parameter	Min	AD2S46 Typ	Max	Units	Comments
DIGITAL OUTPUTS (DB1-DB16)					
$V_{OL}^{1}$			0.4	V dc	$I_{OL} = 1.2 \text{ mA}$
V <sub>OH</sub> <sup>1</sup>	2.4			V dc	$I_{OH} = 100 \mu A$
Tristate Leakage Current			±100	μΑ	20H 100 M11
Drive Capability			3	LSTTL	
POWER SUPPLIES					
Voltage Levels					
$+\overline{\mathbf{V}_{S}}^{1}$	+14.25	+15	+15.75	V dc	
$-\mathbf{V_S}^{\mathbf{i}}$	-14.25	-15	-15.75	V dc	
Current					
$+I_S$		30	35	mA	
$-I_{S}$		15	20	mA	
Power Dissipation		675	825	mW	
DIMENSIONS	$1.4 \times 0.6$	5 × 0.135		inch	See Package Information
	$35.6 \times 13$	$5.2 \times 3.4$		mm	
WEIGHT			0.25	Oz	
			6.3	Grams	

#### NOTES

**Boldface** type indicates parameters which are 100% tested at nominal values of power supplies, input signal voltages, and operating frequency. All other parameters are guaranteed by design, not tested.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS
$+V_S$ to GND
$-V_S$ to GND
Any Logic Input to GND (max)+5.5 V dc
Any Logic Input to GND (min)0.4 V dc
Maximum Junction Temperature
S1, S2, S3, S4 (Line to Line) <sup>1</sup>
(90 V Option)
(26 V Option)
(11.8 V Option)
(2 V Option)
S1, S2, S3, S4 to GND
(90 V Option)
(26 V Option)
(11.8 V Option)
(2 V Option)
$R_{HI}$ to $R_{IO}$
(26 V, 115 V Options)
(2 V, 11.8 V Options)
R <sub>HI</sub> and R <sub>LO</sub> to GND
(26 V, 115 V Options) ±210 V dc
(2 V, 11.8 V Options) ±35 V dc
Storage Temperature Range65°C to +150°C
Operating Temperature Range <sup>2</sup> 55°C to +125°C

#### NOTE

<sup>1</sup>On synchro input options, line to line voltage refers to the S2–S1, S1–S3 and S3–S2 differential voltages. On resolver input options line to line levels refer to the S1–S3 and S2–S4 voltages.

<sup>2</sup>Thermal Resistance: To ensure that the junction temperature of the hottest component within the hybrid does not exceed the rated maximum of 150°C, the case temperature must not exceed 130°C.

#### RECOMMENDED OPERATING CONDITIONS

Power Supply Voltage (+ $V_S$ to GND) +15 V dc $\pm 5\%$
Power Supply Voltage ( $-V_S$ to GND) $-15$ V dc $\pm 5\%$
Analog Input Voltage (S1, S2, S3, S4 Line to Line)
(90 V Option)
(26 V Option)
(11.8 V Option)
(2 V Option) 2 V rms ±10%
Analog Input Voltage (R <sub>HI</sub> to R <sub>LO</sub> )
(26 V Option)
(115 V Option)
(11.8 V Option)
(2 V Option) 2 V rms ±10%
Signal and Reference Harmonic Distortion ±10%
Phase Shift Between Signal and Reference ±10 Degrees
Ambient Operating Temperature Range55°C to +125°C

#### CAUTION

- Absolute maximum ratings are the limits beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+\boldsymbol{V}_S$  and  $-\boldsymbol{V}_S$  pins.

#### **ESD SENSITIVITY -**


The AD2S46 features input protection circuitry consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model).

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



<sup>&</sup>lt;sup>1</sup>Specified over temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C, and for: (a)  $\pm 10^{\circ}$  signal and reference amplitude variation; (b)  $\pm 10^{\circ}$  signal  $\pm$  and reference harmonic distortion; (c)  $\pm 5^{\circ}$  power supply variation; (d)  $\pm 10^{\circ}$  variation in reference frequency.

#### PIN CONFIGURATION



#### **AD2S46 PIN FUNCTION DESCRIPTION**

PIN	MNEMONIC	DESCRIPTION
1–8	DB9-DB16	PARALLEL OUTPUT DATA BITS
21–28	DB1-DB8	PARALLEL OUTPUT DATA BITS
9	ENABLE	OUTPUT ENABLE INPUT
10	BYTE SELECT	BYTE SELECT INPUT SIGNAL
11–14	S4-S1	SYNCHRO/RESOLVER SIGNAL INPUTS
15	R <sub>HI</sub>	INPUT PIN FOR REFERENCE HIGH
16	R <sub>LO</sub>	INPUT PIN FOR REFERENCE LOW
17	GND	POWER SUPPLY GROUND
18	-V <sub>s</sub>	NEGATIVE POWER SUPPLY
19	+V <sub>s</sub>	POSITIVE POWER SUPPLY
20	INHIBIT	INPUT PIN TO INHIBIT CONVERTER

#### PRINCIPLES OF OPERATION

The AD2S46 series operate on a Type 2 tracking closed-loop principle. The output digital word continually tracks the position of the resolver/synchro shaft without the need for external convert commands and wait states. As the transducer moves through a position equivalent to the least significant bit weighting, the output digital word is updated by one LSB.

If the device is a synchro-to-digital converter, the 3-wire synchro output will be connected to S1, S2 and S3 on the unit and a solid-state Scott-T input conditioner will convert these signals into resolver format, i.e.,

$$V_1 = K E_0 \sin \omega t \sin \theta$$
 (sin)

 $V_2 = K E_0 \sin \omega t \cos \theta$  (cos)

Where  $\theta$  is the angle of the synchro shaft,  $E_0 \sin \omega t$  is the reference signal, and K is the transformation ratio of the input signal conditioner. If the unit is a resolver-to digital converter, the 4-wire resolver output will be connected directly to S1, S2, S3 and S4 on the unit.

To understand the conversion process, assume that the current word state of the up-down counter is  $\phi$ .  $V_1$  is multiplied by  $\cos \phi$  and  $V_2$  is multiplied by  $\sin \phi$  to give:

 $K E_0 \sin \omega t \sin \theta \cos \phi$ 

K  $E_0 \sin \omega t \cos \theta \sin \phi$ 


These signals are subtracted by the error amplifier to give:

 $K E_0 \sin \omega t (\sin \theta \cos \phi - \cos \theta \sin \phi)$ 

or

K  $E_0 \sin \omega t \sin (\theta - \phi)$ 

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed-loop system which seeks to null sin  $(\theta-\varphi)$ . When this is accomplished, the word state of the updown counter,  $\varphi$ , equals, to within the rated accuracy of the converter, the synchro/resolver shaft angle,  $\theta$ .



AD2S46 Functional Block Diagram




Figure 1. Connection Diagram

#### CONNECTING THE CONVERTER

The power supply voltages connected to  $-V_S$  and  $+V_S$  pins should be -15 V and +15 V and must not be reversed.

It is suggested that a parallel combination of a 100 nF (ceramic) and a 6.8  $\mu$ F (tantalum) capacitor be placed from each of the supply pins to GND.

The digital output is taken from Pins 21-28 and Pins 1-8. Pin 21 is the MSB, Pin 8 the LSB.

The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to S1, S2 and S3 according to the following convention:

 $E_{S1-S3} = E_{RLO-RHI} \sin \omega t \sin \theta$ 

 $E_{S3-S2} = E_{RLO-RHI} \sin \omega t \sin (\theta + 120^{\circ})$ 

 $E_{S2-S1} = E_{RLO-RHI} \sin \omega t \sin (\theta + 240^\circ)$ 

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:

 $E_{S1-S3} = E_{RLO-RHI} \sin \omega t \sin \theta$ 

 $E_{S2-S4} = E_{RLO-RHI} \sin \omega t \cos \theta$ 

It is recommended that the resolver is connected using individually screened twisted pair cables with the sine, cosine and reference signals twisted separately.

#### DATA TRANSFER

To transfer data the <u>INHIBIT</u> input should be used. The data will be valid 600 ns after the application of a logic "LO" to <u>INHIBIT</u>. By using the <u>ENABLE</u> input the two bytes of data can be transferred after which the <u>INHIBIT</u> should be returned to a logic "HI" state to enable the output latches to be updated.

#### **INHIBIT** INPUT

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a refresh of the output data.

#### **ENABLE INPUT**

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance state, and application of a logic "LO" presents the data of the latches to the output pins. The operation of the ENABLE has no effect on the conversion process. Timing information is shown in Figure 2.




Figure 2. Timing Diagrams

#### BYTE SELECT INPUT

The BYTE SELECT input on the AD2S46 can be used to interface the converter to either an 8-bit or 16-bit microprocessor bus.

To interface to a 16-bit parallel bus, the BYTE SELECT pin should be at logic HI. Thus, the most significant byte of the digital output position is at Pins 21 to 28 (Bit 1 MSB to Bit 8, respectively). Also the least significant byte is at Pin 1 to 8 (Bit 9 to Bit 16 LSB, respectively). The ENABLE control is used to present the digital 16-bit parallel digital output position data to the pins.

To interface to an 8-bit parallel bus, two sequential readings must take place. The BYTE SELECT pin at logic HI places the MS BYTE at Pins 21 (MSB) to 28. Using the ENABLE, the parallel data is presented to the bus.

A logic LO on the BYTE SELECT place the LS BYTE at Pins 21 to 28 (LSB). Using the  $\overline{\text{ENABLE}}$ , the parallel data is presented to the bus.

The operation of the BYTE SELECT has no effect on the conversion process of the converter.

#### REFERENCE INPUT

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is within the recommended operating conditions.

The AD2S46 will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

## CAUSES OF ERROR Differential Phase Shift

Phase shift between the sine and the cosine signals from the resolver is known as differential phase shift and can cause static errors. Some differential phase shift will be present on all resolvers being a characteristic of the transducer. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different capactive loads could cause differential phase shift. The additional error caused by differential phase shift on the input signals approximates to:

 $Error = 0.53 \times a \times b$  arc minutes

where a = differential phase shift in degrees and b = signal to reference phase shift in degrees.

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are routed identically and removing the reference/signals phase shift (see section on "CONNECTING THE CONVERTER"). By taking these precautions, the extra error can be made insignificant.

#### **Resolver Phase Shift**

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's stated accuracy. However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by

$$\frac{\textit{Shaft Speed (rps)} \times \textit{Phase Shift (degrees)}}{\textit{Reference Frequency}}$$

This effect can be eliminated by placing a phase lead/lag network on the reference signal to the converter equivalent to the phase shift caused by the resolver (see section "CONNECT-ING THE CONVERTER").

NOTE: Capacitive and inductive crosstalk in the signal and reference leads can cause similar conditions as described above.

#### SCALING FOR NONSTANDARD SIGNALS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate nonstandard input signal and reference voltages which are outside the nominal  $\pm 10\%$  limits of the converter. Using this technique, it is possible to use a standard converter with a "personality card" in systems where a wide range of input and reference voltages are encountered.

NOTE: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling. For resolver format options, it is critical that the value of the resistors on the S1-S3 signal input pair be precisely matched to the S4-S2 input pair. For synchro options, the three resistors on S1, S2, S3 must be matched. In general, a 0.1% mismatch between resistor values will contribute an additional 1.7 arc minutes of error to the conversion. In addition, imbalances in resistor values can greatly reduce the common-mode rejection ratio of the signal inputs.

Binary Bits (N)	Resolution (2 <sup>N</sup> )	Degrees /Bit	Minutes /Bit	Seconds /Bit
0	1	360.0	21600.0	1296000.0
1	2	180.0	10800.0	648000.0
2	4	90.0	5400.0	324000.0
3	8	45.0	2700.0	162000.0
4	16	22.5	1350.0	81000.0
5	32	11.25	675.0	40500.0
6	64	5.625	337.5	20250.0
7	128	2.8125	168.75	10125.0
8	256	1.40625	84.375	5062.5
9	512	0.703125	42.1875	2531.25
10	1024	0.3515625	21.09375	1265.625
11	2048	0.1757813	10.546875	632.8125
12	4096	0.0878906	5.273438	316.40625
1,3	8192	0.0439453	2.636719	158.20313
14	16384	0.0219727	1.318359	79.10156
15	32768	0.0109836	0.659180	39.55078
16	65536	0.0054932	0.329590	19.77539
17	131072	0.0027466	0.164795	9.88770
18	262144	0.0013733	0.082397	4.94385

Bit Weight Table

To calculate the values of the external scaling resistors add 1.111 k $\Omega$  extra per volt of signal in series with S1, S2, S3 and S4 (resolver options only), and 3 k $\Omega$  in extra per volt of reference in series with R<sub>I,O</sub> and R<sub>HI</sub>.

#### DYNAMIC PERFORMANCE

The transfer function of the converter is given below.

Open-loop transfer function

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_A (1 + sT_1)}{S^2 (1 + sT_2)}$$

Closed-loop transfer function

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + sT_1}{1 + sT_1 + s^2/K_A + s^3 T_2/K_A}$$

where  $K_A = 48000 \text{ sec}^{-2}$   $T_1 = 0.0071 \text{ sec}$   $T_2 = 0.00125 \text{ sec}$ 

The gain and phase diagrams are shown in Figures 3 and 4.




Figure 3. AD2S46 Gain Plot




Figure 4. AD2S46 Phase Plot

#### ACCELERATION ERROR

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant KA of the converter.

$$K_A = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator must have consistent angular units. For example, if KA is in sec-2, then the input acceleration may be specified in degrees/sec and the error in output angle in degrees. Alternatively, the angular unit of measure may be in radians, minutes of arc, LSBs, etc.

KA does not define maximum acceleration, only the error due to acceleration. The maximum acceleration for which the AD2S46 will not lose track is in the order of  $5^{\circ} \times K_{A} = 238,000 \, ^{\circ}/\text{sec}^{2}$ or about 660 revolutions/sec2.

K<sub>A</sub> can be used to predict the output position error due to input acceleration. For example, for an acceleration of 50 revolutions/sec<sup>2</sup> with  $K_A = 48000$ ,

Error in LSBs = 
$$\frac{Input\ Acceleration\ [LSB/sec^2]}{K_A\ [sec^2]}$$
$$= \frac{50\ [rev/sec^2]\ \times\ 2^{16}\ [LSB/sec^2]}{47662\ [sec^2]}$$
$$= 68\ LSBs$$

#### RELIABILITY

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

Figure 5 shows the MTBF in years vs. case temperature for Naval Sheltered conditions and airborne uninhabited cargo calculated in accordance with MIL-HDBK-217E.





Figure 5. AD2S46 MTBF vs. Temperature

#### AD2S46

#### ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by a two letter code defining the accuracy grade, and a two digit numeric code defining the signal/reference voltage and frequency. All the standard options and their option codes are shown below. For options not shown, please contact Analog Devices, Inc.



For example, the correct part number for a component to operate with a 90 V signal, 115 V reference synchro format inputs and yield a  $\pm 1.3$  arc minute accuracy over the  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range would be AD2S46TD12. The same part processed to high reliability standards would carry the designator B, i.e., AD2S46TD12B.

#### OTHER PRODUCTS

Many other products concerned with the conversion of synchro/resolver data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application please contact our Applications Engineering Department.

The SDC/RDC1740/41/42 are hybrid synchro/resolver-to-digital converters with internal isolating micro transformers.

The SDC/RDC1767/1768 are identical to the SDC/RDC1740 series but with the additional features of analog velocity output and dc error output.

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts. The device operates over a frequency range of 1 to 10 kHz.

The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output high power hybrid digital-to-resolver converters. The accuracies available are  $\pm 2$  and  $\pm 4$  arc minutes and the outputs can supply 2 VA at 7 V rms. Transformers are available to convert the output to synchro or resolver format at high voltage levels.


The AD2S65/66 are similar to the DRC1745/46 but do not include the power output stage. These devices are available with accuracy grades up to  $\pm 1$  arc minute.

The AD2S44 and AD2S34 are 14 bit, dual channel synchro and resolver-to-digital converters. They are available with accuracy grades up to ±2.6 arc minutes and can be supplied in surface mount packages.

The 2S80 series are monolithic ICs performing resolver-to-digital conversion with accuracies up to  $\pm 2$  arc minutes and 16-bit resolution.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





# High Precision, Single Supply Resolver/Synchro-to-Digital Converter

**AD2S47** 

**FEATURES** 

Single 5 V Supply Operation
High Accuracy (1.3 arc min)
8-/16-Bit Bus Compatible
14-/16-Bit Resolution
Built-in Test Features
Internal Reference Synthesis Function
Automatic Gain Control Circuit
Pin Programmable for 14-/16-Bit Operation
High Tracking Rate (7200°/sec – 14-Bit Mode)
Analog Velocity and AC Error Outputs
NATEL/DDC Second Source
Manufactured to MIL STD 1772
36-Pin DDIP

APPLICATIONS
Natel/DDC Second Source
Avionics Systems
Servo Systems
Robotics
Fire Control Systems
Radar Systems
Stabilization Systems

#### GENERAL DESCRIPTION

The AD2S47 is a high accuracy 14-/16-bit resolution synchro/resolver-to-digital converter (S/RDC).


Options are available that will accept 90, 26 or 11.8 volt signal levels in synchro or resolver formats. The reference input accepts voltages in the range 20 to 115 V rms. Internal reference conditioning match the reference phase to the signal input phase. This eliminates errors due to signal to reference phase shifts in the transducer.

The AD2S47 operates at reference frequencies of either 400 Hz or 800 Hz (see Ordering Guide).

The AD2S47 operates on the type 2 tracking loop principle, resulting in the digital output continuously tracking the input angle. The converter does not require conversion instructions or wait states. The converter operates a ratiometric conversion technique which shows excellent noise immunity and repeatability. Using proprietary designed full custom integrated circuits, the AD2S47 achieves high accuracy over the full operating temperature range. The use of custom designed circuits inside the device allows high grade performance to be achieved at a competitive cost.

AD2S47 provides a cost competitive solution to S/RDC requirements. Internal circuits fabricated on Analog Devices linear compatible CMOS (LC<sup>2</sup>MOS) process minimize component count and power requirements. The AD2S47 uses a proprietary designed custom digital circuit to control all interfacing to the device. The output from the AD247 is via a 16-bit bus which can be placed in a high impedance state, allowing connection of the device directly to an 8- or 16-bit data bus.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

Second Source for Natel HSRD1006 & 1056 Second Source for DDC SDC-14531

Single 5 V Power Supply Operation. Single power supply operation with low current consumption reduces system power supply requirements.

8- and 16-Bit Processor Bus Compatible. Separate HI and LO byte enable pins allow direct, simple interfacing to either 8- or 16-bit data buses.

**Pin Programmable Selectable Resolution.** Connecting the 14B pin to 0 V selects 16-bit resolution.

Pin Programmable for Synchro or Resolver Signals. Connecting the S pin to SR pin formats the device for synchro operation. Connecting the R pin to the SR pin formats the device for resolver operation.

**High Tracking Rate.** Tracking rate up to 20 rps (7200°/sec in 14-bit mode (800 Hz option).

Excellent Dynamic Performance. Acceleration constant up to 768000, bandwidth up to 400 Hz.

Small Package. 36-pin DDIP  $(1.9" \times 0.775" \times 0.21")$ .

Full Internal Reference Synthesis. Internal circuits compensate for static and dynamic transducer reference to signal phase shifts.

**Analog Velocity Output.** Analog signal which accurately represents the angular velocity of the input signals.

## AD2S47 — SPECIFICATIONS

		1	AD2S47			
Parameter	M	in	Тур	Max	Units	Conditions
ACCURACY						
Resolution			14		Bits	
	1		16		Bits	
Error (Accuracy)				2.6	arc min	S Options
,				1.3	arc min	T Options
REFERENCE INPUT	_					
Voltage	20	)		130	V rms	
Frequency	36		400	1000	Hz	400 Hz Options
- 104.00.0	70	-	800	3000	Hz	800 Hz Options
Input Impedance	30	0			kΩ	Single Ended
	60	0			kΩ	Differential
Common-Mode Range				250	V dc	Includes Recurrent AC Peak
SIGNAL INPUTS						
Synchro/Resolver	1					
Input Voltage	8.2	26	11.8	15.34	V rms	11.8 V Options to Rated Accuracy
	18		26.0	33.8	V rms	26.0 V Options to Rated Accuracy
	63		90.0	117.0	V rms	90.0 V Options to Rated Accuracy
Input Impedance	35	.0			kΩ	11.8 V Options, Single Ended
• •	70	0.0			kΩ	11.8 V Options, Differential
	78	.0			kΩ	26.0 V Options, Single Ended
	15	6.0		1	kΩ	26.0 V Options, Differential
	27	0.0	4		kΩ	90.0 V Options, Single Ended
	54	0.0	- A		kΩ	90.0 V Options, Differential
Matching	0.	1 🔻			%	All Options
Common-Mode Range	27		1,000	485a.	V peak	11.8 V Options
	60	.0	. 6		V peak	26.0 V Options
		(A)		200.0	V peak	90.0 V Options
Common-Mode Rejection	70			Access of the Contract of the	dB	DC to 1 kHz
Harmonic Distortion			No. of Concession, Name of Street, or other Persons, Name of Street, or ot	10	%	To Full Rated Accuracy
REFERENCE SYNTHESIZER			,	W.		
Maximum Phase Shift	- 1			- 1		
Reference to Signal	±	45	±60		Degrees	To Full Rated Accuracy
DIGITAL INPUTS						
Logic Levels	1					
V <sub>INL</sub>	-(	0.3		0.8	V dc	$V_L = 5 V$
V <sub>INH</sub>	2.4	4		5.0	V dc	$V_{I} = 5 \text{ V}$
Input Currents	į					_
HBE, LBE	1		-20		μA	Pulled Down to GND Internally May
	1					Be Left Unconnected When Not in Use.
	- 1		20		μA	Pulled Up to V <sub>L</sub> Internally, May Be Left
	1					Unconnected When Not in Use.
DIGITAL OUTPUTS						
(B1-B16, CB, BIT)						
Drive Capability	1				LSTTL Load	
Logic '0'	1.0	6			mA	@ 0.4 V dc (Sink Current)
Logic '1'	-	1.6			mA	@ 3.0 V dc (Source Current)
High 'Z' Output				±10	μA	,
Leakage Current (B1-B16)						
ANALOG OUTPUTS						
V (Bias Voltage)	1.9	93	2.15	2.37	V dc	$V_{I} = 5 \text{ V}$
E (AC Error)	1		750	2.5,	mV rms/°	Referenced to V
Drive Capability	±	1			mA	All Analog Outputs
					1	

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

3–32 S/D CONVERTERS REV. 0

Parameter	Min	Тур	Max	Units	Conditions
VELOCITY OUTPUT					
Polarity Scale Factor		0.209 0.835 0.305 1.220		mV/°/sec mV/°/sec mV/°/sec mV/°/sec	Negative for Increasing Input Angle 800 Hz, 14-Bit Mode (@ +25°C) 800 Hz, 16-Bit Mode (@ +25°C) 400 Hz, 14-Bit Mode (@ +25°C) 400 Hz, 16-Bit Mode (@ +25°C)
Scale Factor Tempco	±500	1.220		ppm/°C	100 112, 10-bit Mode (@ +25 C)
Scale Factor Power Supply Sensitivity			-1	% per %	
Full Scale Output		1.5 1.5 1.5 1.5		V dc @ 7200°/sec V dc @ 1800°/sec V dc @ 5000°/sec V dc @ 1250°/sec	800 Hz, 14-Bit Mode (@ +25°C) 800 Hz, 16-Bit Mode (@ +25°C) 800 Hz, 14-Bit Mode (@ +25°C) 800 Hz, 16-Bit Mode (@ +25°C)
Nonlinearity			±5 ±2 ±200	% of Full Scale % of Full Scale ppm/°C	800 Hz Options 400 Hz Options
Nonlinearity Tempco Power Supply Sensitivity Output Offset		0.1 ±20 ±10	±20 ±10	% per % mV dc %	@ +25°C All Options
Reversion Error	]				•
AUTOMATIC GAIN CONTROL (AGC)	0.66		1.33	V/V	Converter Performance Is Maintained
Range		8 T 8		19 July 19	with ±30% Signal Amplitude Variation
DYNAMIC CHARACTERISTICS Tracking Rate	7200 1800 5000			°/sec °/sec °/sec	800 Hz, 14-Bit Mode 800 Hz, 16-Bit Mode 400 Hz, 14-Bit Mode
Acceleration Constant	1250	768000	_460749935_ 1	°/sec /sec	400 Hz, 16-Bit Mode 800 Hz, 14-Bit Mode
(Ka)		192000 192000	TO 20	/sec /sec	800 Hz, 16-Bit Mode 400 Hz, 14-Bit Mode
Bandwidth		48000 400 200		/sec Hz Hz	400 Hz, 16-Bit Mode 800 Hz, 14-Bit Mode 800 Hz, 16-Bit Mode
		200 100		Hz Hz	400 Hz, 14-Bit Mode 400 Hz, 16-Bit Mode
Small Step Settling Time (<1.4°C)			8 25 16	ms ms ms	800 Hz, 14-Bit Mode 800 Hz, 16-Bit Mode 400 Hz, 14-Bit Mode
Large Step Settling Time (179°C)			50 50 150 100	ms ms ms ms	400 Hz, 16-Bit Mode 800 Hz, 14-Bit Mode 800 Hz, 16-Bit Mode 400 Hz, 14-Bit Mode
			300	ms	400 Hz, 16-Bit Mode
POWER SUPPLY	1.5	5.0		V 4.	To Board Accounts
Voltage Current	4.5	5.0 14	5.5 32	V dc mA	To Rated Accuracy All Options
Power Dissipation		70	160	mW	All Options
PHYSICAL CHARACTERISTICS Dimensions	0.78 ×			netic DDIP es (20 × 48 × 5.3 mm)	
Weight		0.6 c	z (17 g)	Maximum	

Specifications subject to change without notice.

RECOMMENDED OPERATING CONDITIONS	Signal Voltage
Power Supply Voltage $(V_L \text{ to GND})^1 \dots +5 \text{ V dc} \pm 10\%$	11.8 V Options
Reference and Single Frequency <sup>2, 3</sup>	26.0 V Options 26.0 V rms ± 30%
400 Hz Options	90.0 V Options
800 Hz Options 800 Hz ± 10%	Reference Voltage 20 to 130 V rms
	Ambient Temperature

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

S/D CONVERTERS 3-33

#### PIN CONFIGURATION 36 V<sub>L</sub> S2 2 35 HBE S3 3 34 B1 \$4 4 \$ 5 \$R 6 33 B2 32 B3 31 B4 R 7 AD2S47 30 B5 TOP VIEW 29 B6 R<sub>H</sub> 9 28 B7 V<sub>EL</sub> 10 27 B8 26 B9 25 B10 24 B11 v 11 E 12 INH 13 23 B12 CB 14 22 B13 BIT 15 21 B14 20 B15 14B 16 LBE 17 19 B16 **GND** 18

#### ABSOLUTE MAXIMUM RATINGS<sup>4</sup>

Power Supply Voltage (V <sub>I</sub> to GND) +5.75 V do
Any Logic Input to GND (Positive)+5.50 V do
Any Logic Input to GND (Negative)0.40 V do
Storage Temperature Range65°C to +150°C
Operating Temperature Range55°C to +125°C
Signal Voltage
11.8 V Options
26.0 V Options
90.0 V Options
Reference Voltage

#### NOTES

 $^{1}$ Correct polarity must be maintained on the  $V_{L}$  pin with respect to the ground pin (GND).

<sup>2</sup>Signal and reference harmonic distortion <10%.

<sup>3</sup>Phase shift between reference and signals ±45°C.

<sup>4</sup>Absolute maximum ratings are values beyond which damage to the device will occur.

#### PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	S1	Signal input, connect to synchro S1 for synchro operation, connect to resolver Sine Lo for resolver operation.
2	S2	Signal input, connect to synchro S2 for synchro operation connect to resolver Cosine High for resolver operation.
3	S3	Signal input, connect to synchro S3 for synchro operation, connect to resolver Sine Low for resolver operation.
4	S4	Signal input, do not connect for synchro operation, connect to resolver Cosine Low for resolver operation.
5	S	Synchro/Resolver programming pin, connect to SR (Pin 6) for synchro operation, do not connect for resolver operation.
6	SR	Synchro/Resolver programming pin, connect to S (Pin 5) for synchro operation connect to R (Pin 7) for resolver operation.
7	R	Synchro/Resolver programming pin, connect to SR (Pin 6) for resolver operation, do not connect for synchro operation.
8	$R_L$	Reference low input, connect to reference signal low (ground) side.
9	$R_H$	Reference high input, connect to reference signal high.
10	$V_{EL}$	Velocity output de voltage proportional to the speed of rotation of the input signals. Negative voltage output for increasing input angle. Note: Measurement reference for this signal is V, Pin 11.
11	V	Bias signal, measurement reference for velocity and ac error output.
12	E	Error voltage, ac signal at reference frequency proportional to the instantaneous error of the converter. Note: Measurement reference for this signal is V, Pin 11.
13	ĪNĦ	Inhibit input. Logic low applied to this pin latches the digital output word and prevents further updates. Does not affect the operation of the tracking loop. Internally pulled high, can be left unconnected for continuous output.
14	CB	Converter Busy. 450 ns wide positive going pulse indicating that an LSB update is occuring. Output data may be read on the trailing (falling) edge of CB.
15	BIT	Build-In-Test. Logic high output indicates either a tracking error of greater the $\pm 1^{\circ}$ or a loss of signal or reference connections.
16	14B	Output resolution control, allows operation of the converter in 14-bit mode. Internally pulled high, logic "1" results in the converter operating in 14-bit mode.
17	LBE	Low Byte Enable. Data output bits DB9 to DB16 enabled when a logic "0" is applied to LBE, internally pulled to ground, so may be left unconnected if the bits DB9 to DB16 are to be permanently enabled.
18	GND	Power supply ground.
19	DB16	
to	to	Digital output data. Bit 1 (MSB) to Bit 16 (LSB). In 14-bit mode, Bits 15 and 16 will be logic low.
34	DB1	III-l Des Early Des assessible DDI to DD0 and laborated (60) in angle of TDD (100)
35	HBE	High Byte Enable. Data output bits DB1 to DB8 enabled when a logic "0" is applied to HBE. HBE is internally pulled to ground and so may be left unconnected if the bits DB1 to DB9 are to be permanently enabled.
36	V <sub>L</sub>	Positive power supply, +5 V dc ± 10%



## 14- & 16-Bit, Hybrid Digital-to-Resolver Converters

### AD2S65/AD2S66

#### **FEATURES**

Single Rank Transparent TTL or CMOS Compatible Latched Input Registers With High and Low Byte ENABLE

Accuracy ±1, ±2 or ±4 Arc Minutes

Resolution 14- or 16-Bit

Very Low DC Offset Voltage

Autonulling Option Available (Extremely Low DC Offset Voltage)

Output Drive Capability 4.3 mA Peak into Resistive, Inductive or Capacitive Loads

Low Radius Vector Variation 0.03% (Transformation

±15 V DC Power Supplies Only

DC to 2.6 kHz Depending on Option (to 10 kHz with

Reduced Accuracy)

**Low Power Dissipation** 

32-Pin Welded Metal Package

**Hermetically Sealed** 

Protection Against +200% Overload on Analog Input Microprocessor Compatible (8 or 16 Bits)

#### **APPLICATIONS**

Polar to Rectangular Coordinate Conversion Missile and Fire Control Systems Simulation Systems Low Frequency Oscillators PPI Displays Radar and Navigational Systems Avionics

Axis Rotation

Flight Instrumentation

Wrap-Around Resolver-to-Digital Converter Tests

**ATE Systems** 


#### **GENERAL DESCRIPTION**

The AD2S65 and AD2S66 are hybrid digital-to-resolver converters which accept a 14-bit or 16-bit digital, natural binary input word representing angle, and output sine and cosine voltages.

The AD2S65 and AD2S66 are pin compatible replacements for the previous generation DRC1765 and DRC1766 digital-toresolver converters, respectively.

The SIN and COS output voltage signals are internally multiplied by the analog input reference voltage, thus the SIN and COS outputs are amplitude modulated at the input reference frequency.

#### FUNCTIONAL BLOCK DIAGRAM



NOTE: ALO, GND, AND SIG GND ARE INTERNALLY CONNECTED.

The analog input reference voltage can either be dc or ac voltage of frequency up to 10 kHz. For the extremely low dc offset autonulling part, the frequency range is covered by two options, 50 Hz to 2.6 kHz and 360 Hz to 2.6 kHz (both to 10 kHz with reduced accuracy).

The digital input word to the converter is latched with transparent high and low byte ENABLE commands to facilitate easy interface to microprocessor systems. The input latches are TTL and CMOS compatible utilizing components of HCT series.

The devices are available in accuracy grades of  $\pm 1$ ,  $\pm 2$  and  $\pm 4$  arc minutes. Please see ordering information.

A particularly useful feature of the converters is their low dc output offset voltage ( $\pm 2.5~\text{mV}$  typ). The autonulling option (see ordering information) offers an extremely low output offset voltage ( $\pm 0.5~\text{mV}$  typ). The output voltage dc offset remains constant over the frequency range and operating temperature of the converter. The low offset voltage characteristic of this range means that external trim adjustments are not required, particularly important in display and test applications.

The converters have a closed loop bandwidth of 300 kHz and are capable to drive into a load which can be inductive, resistive, capacitive (to the extent of 15 nF) or a combination of above.

A further feature of the converters is that the radius vector variation (Transformation Ratio) is very low at 0.03%. This means that the individual SIN and COS outputs are both independently accurate which is important in coordinate conversion, display applications, simulation and test of resolver-to-digital converters.

## AD2S65/AD2S66 — SPECIFICATIONS (typical @ +25°C, unless otherwise stated)

Models	AD2S65X1Z	AD2S66X1Z	AD2S65X2Z/X3Z	AD2S66X2Z/X3Z	Comments
DIGITAL INPUT RESOLUTION	14 Bits (1.3 arc min Per Bit)	16 Bits (19 arc sec Per Bit)	14 Bits (1.3 arc min Per Bit)	16 Bits (19 arc sec Per Bit)	
DIGITAL INPUT FORMAT	Parallel Natural Binary	*	*	*	TTL and CMOS Compatible
RECOMMENDED ANALOG INPUT (V <sub>REF</sub> )	3.4 Volts rms	*	*	*	
OUTPUT (SINE AND COSINE) WITH RECOM- MENDED ANALOG INPUT	6.8 Volts rms	*	*	*	Refer to Gain Section
GAIN <sup>1</sup>	2 ±0.1% N/A N/A	* N/A N/A	N/A 1.98 ±0.1% 1.98 ±0.1%	N/A **	Option X1Z dc to 2.6 kHz Option X2Z 50 Hz to 2.6 kHz Option X3Z 360 Hz to 2.6 kHz See Figure 4
OUTPUT TEMPERATURE COEFFICIENT	5 ppm/°C of FSR (typ) 25 ppm/°C of FSR (max)	*	* *	*	
ANALOG INPUT FREQUENCY RANGE	dc to 2.6 kHz (dc to 10 kHz With Reduced Accuracy) N/A	* * N/A	N/A N/A 50 Hz to 2.6 kHz	N/A N/A	Option X1Z Option X2Z
	N/A	N/A	360 Hz to 2.6 kHz (to 10 kHz With Reduced Accuracy)	**	Option X3Z
ANALOG INPUT IMPEDANCE	10.2 kΩ	*	*	*	±5% Resistive
ANALOG OUTPUT IMPEDANCE	2 mΩ (typ) 20 mΩ (max)	*	*	*	
ANALOG OFFSET VOLTAGE	±2.5 mV (typ) ±12 mV (max)	*	±0.5 (typ) ±2.5 (max)	*	
OUTPUT DRIVE CAPABILITY	4.3 mA peak @ ±10 V peak	*	*	*	
OUTPUT PROTECTION	Out	outs May Be Gr	ounded Indefinitely		
RESPONSE TO A STEP INPUT	20 μs (max) to Within Accuracy of Converter. Any Size Step Input	*	*	*	
VECTOR ACCURACY Radius Error Angular Error	0.03% ±2, ±4 arc min	* ±1, ±2, ±4 arc min	* ±2, ±4 arc min	* ±1, ±2, ±4 arc min	Refer to Frequency Option. See Figure 3
DIGITAL INPUTS (BIT 1-BIT 16) V <sub>IH</sub> V <sub>IL</sub>	2.0 V dc min 0.8 V dc max	*	*	*	+15  V = 15  V dc $I_{IH} = 1 \mu A$ $I_{IL} = 1 \mu A$
DIGITAL INPUTS (ENABLE M, ENABLE L) $^2$ $V_{\rm IH}$ $V_{\rm IL}$	2.0 V dc min 0.8 V dc max	*	*	*	$ \begin{array}{l} +15 \; V = \; 15 \; V \; dc \\ I_{IH} = \; 1.5 \; \mu A \\ I_{IL} = \; 1.5 \; \mu A \end{array} $
DIGITAL INPUTS LEAKAGE CURRENT	±1 μA max	*	*	*	+15 V = 15 V dc
DATA SETUP TIME <sup>2</sup> (DATA TO ENABLE M, L)	40 ns min	*	*	*	+15  V = 15  V dc
HOLD TIME (DATA <sup>2</sup> TO ENABLE M, L)	25 ns min	*	*	*	+15 V = 15 V dc
MINIMUM PULSE WIDTH <sup>2</sup> (DATA TO ENABLE M, L)	40 ns min	*	*	*	+15  V = 15  V dc

3-36 S/D CONVERTERS REV. A

Models	AD2S65X1Z	AD2S66X1Z	AD2S65X2Z/X3Z	AD2S66X2Z/X3Z	Comments
POWER SUPPLIES					
+15 Volts	26 mA (typ) 32 mA (max)	*	*	*	}
-15 Volts	15 mA (typ) 23 mA (max)	*	*	*	
TEMPERATURE RANGE					
Operating	−55°C to +125°C	*	*	*	Option 4YZ
-	0 to +70°C	*	*	*	Option 5YZ
Storage	-65°C to +150°C	*	*	*	-
DIMENSIONS	1.75" × 1.1" × 0.225"	*	*	*	
PACKAGE TYPE	32-Pin Bottom Brazed Ceramic T DIP	*	*	*	
WEIGHT	15 Grams (typ)	*	*	*	
	20 Grams (max)	*	*	*	

#### NOTES

<sup>1</sup>See Figure 4.

ENABLE L enables least significant 6 bits in case of AD2S65, 8 bits in case of AD2S66.

Specifications subject to change without notice.

Specifications shown in bold face are tested on all production units at nominal values of power supply, signal voltage and operating frequency.

# ABSOLUTE MAXIMUM RATINGS¹ Power Supply +15 V² to GND +17 V dc -15 V² to GND -17 V dc Analog Input A<sub>HI</sub> to A<sub>LO</sub> (Peak) ±V<sub>SUPPLY</sub> Common Mode Range ±V<sub>SUPPLY</sub> Any Logical Input to GND -0.4 V dc to +5.5 V dc Case to GND ±20 V dc Storage Temperature Range -65°C to +150°C Operating Temperature Range -55°C to +125°C Extended Temperature 0 to +70°C Commercial Temperature 0 to +70°C

#### NOTES

## RECOMMENDED OPERATING CONDITIONS Power Supply

$+15 \text{ V}^1 \dots +15 \text{ V} \text{ dc}$
-15 V <sup>1</sup> 15 V dc
Analog Input <sup>2</sup> A <sub>HI</sub> to A <sub>LO</sub>
Analog Input Frequency Range
Option X1Z dc to 2.6 kHz
Option X2Z (Autonulling) 50 Hz to 2.6 kHz
Option X3Z (Autonulling) 360 Hz to 2.6 kHz

Digital Input Format Operating Temperature Range	Parallel Natural Binary
- ` ` /	

#### NOTES

<sup>1</sup>Power supply tolerance (+15 V, -15 V)  $\pm 5\%$ .

<sup>2</sup>The analog input voltage may vary to user's requirements from below 1 V rms to 4.2 V rms in simulation and test applications where the required output voltage is in the range of 2 V rms to 8.4 V rms (11.9 V peak).

#### **BIT WEIGHT TABLE**

_
180.0000
90.0000
45.0000
22.5000
11.2500
5.6250
2.8125
1.4063
0.7031
0.3516
0.1758
0.0879
0.0439
0.0220
0.0110
0.0055

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



<sup>&</sup>lt;sup>2</sup>ENABLE M enables most significant 8 bits.

<sup>\*</sup>Specifications same as AD2S65.

<sup>\*\*</sup>Specifications same as AD2S65AN.

<sup>&</sup>lt;sup>1</sup>Absolute maximum ratings are those values beyond which damage to the device may occur.

<sup>&</sup>lt;sup>2</sup>Correct polarity voltages must be maintained on the +15 V and -15 V pins.

#### AD2S65/AD2S66

The power consumption of the AD2S65 and AD2S66 is particularly low by utilizing HCT series latches and only requires  $\pm 15$  volt power supply rails.

An additional feature of the converters is the extended operating frequency range, dc to 10 kHz for the standard products, 50 Hz, 360 Hz to 10 kHz for the autonulling options; please see the appropriate graphs for accuracy and gain versus frequency.

Separate ENABLE inputs for the high and low bytes facilitate easy interface to any 8- or 16-bit microprocessor system bus.

The converters are housed in a 32-pin DIP solid sidewall hybrid metal package and are hermetically sealed.

#### MODELS AVAILABLE

The AD2S65 has a resolution of 14 bits (1.3 arc min) and is available with accuracies of  $\pm 2$  and  $\pm 4$  arc minutes. The AD2S66 has a resolution of 16 bits (19 arc sec) and is available

with accuracies of ±1, ±2 and ±4 arc minutes. Both models operate over the frequency range dc to 2.6 kHz and with reduced accuracy to 10 kHz.

There is the autonulling option available to both models; the accuracies are the same as above, but the operating frequency range is 50 Hz to 2.6 kHz and 360 Hz to 2.6 kHz, both with reduced accuracy to 10 kHz.

Models are available to operate over the military temperature range ( $-55^{\circ}$ C to  $+125^{\circ}$ C) and also the commercial temperature range (0 to  $+70^{\circ}$ C).

All models are available processed with high reliability screening standards (Suffix B) which receive further levels of testing and screening to ensure high levels of reliability. More information about the option codes is given under the heading Ordering Information.

#### PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1-16	Bit 1-16 (AD2S66)	Parallel digital input angle.
1-14	Bit 1-14 (AD2S65)	Bit 15 and Bit 16 are N/C.
17	COS	Cosine signal output.
18	SIN	Sine signal output.
19	SIG GND	Output signals ground connection (0 V).
20	GND	Power supply 0 V connection.
21	−15 V	Main negative power supply.
22	+15 V	Main positive power supply.
23	N/C	No connection.
24	ENABLE L	Input latch enables the 8 (AD2S66) or 6 (AD2S65) least significant bits.
25	ENABLE M	Input latch enables the 8 most significant bits. Logic HI causes the input to appear transparent, the converter output follows the changes on the digital input. Logic LO the converter output will be latched at the level of previous digital input.
26	$A_{LO}$	Input pin for the reference signal.
27	A <sub>HI</sub>	Input pin for the reference signal.
28	CASE	Should be connected to 0 V (GND).
29	N/C	No connection.
30	N/C	No connection.
31	N/C	No connection.
32	N/C	No connection.

#### PIN CONFIGURATION

				1
(MSB) BIT 1	1		32	N/C
BIT 2	2		31)	N/C
BIT 3	3		30	N/C
BIT 4	<b>④</b>		29	N/C
BIT 5	(5)		28	CASE
BIT 6	6		27	A <sub>HI</sub>
BIT 7	0		26)	A <sub>LO</sub>
BIT 8	8	AD2S66	25)	ENABLE M
BIT 9	9	TOP VIEW (Not to Scale)	24)	ENABLE L
BIT 10	100		23)	N/C
BIT 11	1		22	+15V
BIT 12	12		21)	-15V
BIT 13	13		20)	GND
BIT 14	14		19	SIG GND
BIT 15	15		(18)	SIN
(LSB) BIT 16	16		17	cos
	L			ı

NOTE: FOR AD2S65, BIT 14 IS LSB. BIT 15 AND BIT 16 ARE NOT CONNECTED.

#### THEORY OF OPERATION


The analog input reference voltage signal ( $V_i \sin \omega t$ ) applied between  $A_{HI}$  (analog input HI) and  $A_{LO}$  (analog input LO), is multiplied by both  $\sin \theta$  and  $\cos \theta$ , where  $\theta$  is the angle represented by the digital input word.

The resultant resolver format output voltages at pins sin and cos

 $V_O \sin = GV_i \sin \omega t \sin \theta$  (sine output)  $V_O \cos = GV_i \cos \omega t \cos \theta$  (cosine output).

Note: Converter Gain G is typically  $\times 2$  (input to output). There is a reduction of 1% due to autonull circuit (see relevant options). Please see specifications section and graphs of gain versus frequency.

All the signal inputs and outputs are with reference to SIG GND (Signal Ground).



NOTE: ALO, GND, AND SIG GND ARE INTERNALLY CONNECTED.

Figure 1. AD2S65/AD2S66 Functional Block Diagram

#### CONNECTING THE CONVERTER

The connections to the AD2S65 and AD2S66 are very straightforward.

The digital inputs should be connected to the converter using Pins 1 (MSB) through 14 (LSB) in the case of the AD2S65 and through 16 (LSB) in the case of the AD2S66. The format of the digital angular input is shown at the "Bit Weight Table" section.

The digital input control lines should be connected as described under the "Digital Data Input" section.

The analog input reference voltage ( $V_{\rm REF}$ ,  $A_{\rm HI}$  to  $A_{\rm LO}$ ) should be connected to  $A_{\rm HI}$ . It should be noted that this is a single ended amplifier input where  $A_{\rm LO}$  is grounded internally (also connected to GND and SIG GND). If it is desired, the  $V_{\rm REF}$  signal input can be externally isolated using the STM1680 or 5S72 series of reference input step down transformers.

Alternatively the analog input reference voltage,  $V_{\rm REF}$ , can be externally resistively scaled to cater for a wide range of input voltages. Please see the section on "Resistive Input Sealing."

The CASE pin is joined to the case which is isolated and should be connected to a convenient zero potential (GND) point in the system.

The sine and cosine voltage outputs are taken from the SIN and COS pins with SIG GND as the common connection.

#### DIGITAL DATA INPUT


The digital input to the converters is internally buffered by transparent latches. The latches are both CMOS and TTL compatible (type 54HCT373).

The ENABLE M input controls the input of the most significant 8 bits, and the ENABLE L input controls the input of the least significant 6 bits in the case of AD2S65, 8 least significant bits in the case of AD2S66.

A logic HI on the control lines causes the input to appear transparent and the converter output will follow the changes on the digital inputs. When ENABLE M and ENABLE L are taken to a logic LO, the converter output will be latched at the SIN, COS voltage levels (angle) represented by the digital input data

at the low going edge of the ENABLE L, M. The SIN, COS voltage outputs will remain constant until the ENABLE L, M are taken to a HI logic state again.

If the latches are not required, ENABLE M and ENABLE L can be left open circuit, as they are internally pulled up by 12.5 k $\Omega$  resistors. The timing diagram in Figure 2 illustrates the use of ENABLE M and ENABLE L control inputs.



NOTE: INTERNAL LATCHES ARE TYPE 54HCT373.

Figure 2. Data Transfer Diagram

Internal resistive pull ups are employed only on the ENABLE M, ENABLE L digital inputs and are not necessary for the digital control angular data inputs as the HCT series latches are both TTL and CMOS compatible.

#### DEGRADATION OF ACCURACY OVER FREQUENCY

The AD2S65 and AD2S66 have guaranteed accuracies as stated in the specifications section from dc to 2.6 kHz and 50 Hz, 360 Hz to 2.6 kHz for the autonull options. However all devices operate satisfactorily to 10 kHz with reduced accuracy.

Figure 3 represents typically the angular accuracy degradation over the range of frequencies dc to 10 kHz for the standard part (Option X1Z) and the autonull parts (Options X2Z and X3Z).




Figure 3. Accuracy vs. Frequency

#### GAIN VARIATION OVER FREQUENCY

The gain (input to output SIN, COS voltages) of the standard part is  $\times 2 \pm 0.1\%$  (Option X1Z) over the frequency range dc to 2.6 kHz. As can be seen from Figure 4, the gain at 10 kHz is  $\times 2.02 \pm 0.1\%$ .

#### AD2S65/AD2S66

2.6 kHz. From Figure 4 can be seen that the gain for the autonull part is typically  $\times 2 + 0.1\%$  at 10 kHz.




Figure 4. Gain (V<sub>SIN</sub>, V<sub>COS</sub>/V<sub>REF</sub>) vs. Frequency

#### VECTOR ERRORS AND EFFECTS

The error law used in the converter has no inherent vector errors. The figure of 0.03% given in the specification is accounted for by tolerances in some of the internal components used in the converter.

These very low vector errors make the converters ideally suited for applications such as displays and resolver-to-digital converter testing.

#### BANDWIDTH

The dynamic characteristics of the AD2S65 and AD2S66, in-

cluding the autonulling option, have been tailored to ensure that the full angular accuracy is maintained over the broadband range of dc to 2.6 kHz, 50 Hz, 360 Hz to 2.6 kHz for the autonulling options. This results in a closed loop bandwidth of 300 kHz.

#### **DEGLITCHING THE CONVERTERS**


The AD2S65 and AD2S66 are fundamentally digital to analog converters and can, therefore, produce glitches on the output at the major transition points of the digital angular input. For most applications these glitches can be removed by simple smoothing circuits on the outputs. However, in applications where the smoothing is not an acceptable solution sample and hold amplifiers such as the Analog Devices type AD582 can be used to remove the glitches.

#### RESISTIVE INPUT SCALING

The analog reference input can be externally resistively scaled to cater for a wide range of input/output voltages.

A resistance of value 3 k $\Omega$  per extra volt required (in excess of 3.4 V rms) should be inserted in the  $A_{\rm HI}$  line. Care should be taken to ensure that the voltage on the analog input ( $A_{\rm HI}$  to  $A_{\rm LO}$ ) does not exceed 4.2 V rms (8.4 V rms, 11.9 V peak at SIN, COS outputs) otherwise clipping may occur due to lack of voltage supply headroom for the internal output amplifiers.

The recommended input is 3.4 V rms for a full scale analog output. The maximum output voltage of the converter is proportional to the input voltage (gain of 2) and therefore the resistor tolerance should be chosen so that the correct voltage appears across the A<sub>HI</sub>, A<sub>LO</sub> input pins.



<sup>\*</sup> USE INDIVIDUAL SCREENED TWISTED PAIR CABLE FOR SIN, SIG GND AND COS, SIG GND CONNECTING SCREENS TO ANALOG GND, IF AD2866 IS REMOTE BROM 250.

Figure 5. Application Circuit: Resolver-to-Digital Converter (2S80) Testing Using the AD2S66

<sup>\*\*</sup>C3, R3 VALUES MUST BE CHOSEN TO AVOID ADDITIONAL PHASE SHIFTS.

#### AD2S65/AD2S66

#### APPLICATION

The diagram Figure 5 shows a "hookup" for resolver-to-digital converter testing, with the digital-to-resolver converter (AD2S66), power oscillator (OSC1758) and the resolver-to-digital converter (2S80). Using a similar circuit, 2S81, 2S82, 1S20, 1S40, 1S60, 1S24, 1S44, 1S64 and 1S74 R/D converters can be tested.

#### Current Set Resistor (Rs)

This resistor is used to reduce the voltage output of the oscillator to 2 V rms so it can be used as the reference input to the 2S80.

$$R_S = \frac{37.5 \times 10^3}{V_{OUT} \ (rms)} - 5350 \ \Omega$$

for 2 V rms output  $R_S = 13$  k Ohms

#### Frequency of Oscillation

The frequency of oscillation for the OSC1758 is determined by the two external capacitors, C1 and C2. These should be calculated as follows:

$$C1 = C2 = \frac{1}{F_{OSC} \times 10^5} F$$

where  $F_{OSC}$  = frequency of oscillation in Hz for 400 Hz frequency C1 = C2 = 0.022  $\mu$ F.

#### Decoupling

The DRC and oscillator have internal high frequency decoupling capacitors on the supply lines. However, it is recommended that electrolytic decoupling capacitors are connected close to the hybrid power supply pins. Please see decoupling recommendations in relevant data sheets.

#### Circuit Description

The OSC1758 generates 2 V rms, of nominal frequency 400 Hz, to be applied at the REFERENCE I/P of the 2S80. The signal is further attenuated by resistor  $R_B$  and applied to  $A_{\rm HI}$  input of the AD2S66 ( $V_{\rm REF}$ ) which generates SIN and COS signals, as per digital input angle, at 400 Hz.

The digital input angle can be set either manually by selection of the switches SW1 (MSB) to SW16 (LSB) or by the digital parallel outputs of a computer or by means of a 16-bit counter which consists of 74LS193 and driven by a square wave oscillator. The digital input angle may be displayed, if so desired, by means of LEDs and visually compared with the digital outputs of the 2S80 RDC also displayed by LEDs.

Alternatively, the digital angle position outputs of the 2S80 may be connected to a 16-bit parallel input port of a computer, which can compare digital input angle to digital output angle and compute the error.

#### 2S80 R-to-D Converter External Components

Please consult the appropriate date sheet as the external components which set the dynamic performance characteristics of the converter are user selectable. There is available, on request, PC compatible software to help users select the optimum values of the external components for the desired application.

#### RELIABILITY

The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217E, Figure 6 shows the MTBF in hours versus case temperature in naval sheltered conditions for AD2S65/AD2S66.




Figure 6. AD2S65/AD2S66 MTBF Curve

#### OTHER PRODUCTS

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

The DRC1745 (14 bit) and DRC1746 (16 bit) are hybrid resolver-to-digital converters with internal power amplifiers capable of driving a 2 VA load.

The STM1683 series are output transformers used in conjunction with the DRC1745 and DRC1746, operate over the frequency range of 360 Hz to 2.6 kHz and can be Scott T connected to provide all the standard synchro output formats over the frequency range dc to 2.6 kHz.

The 2S80 and 2S82 are monolithic, variable resolution 10-, 12-, 14- and 16-bit tracking resolver-to-digital converters that feature user selectable dynamic performance and operate over the reference frequency range 50 Hz to 20 kHz, with accuracies of  $\pm 2$ ,  $\pm 4$ ,  $\pm 8$  arc min (2S80 and 2S82) and 22 arc min (2S82).

The 2S81 is a low cost, monolithic tracking resolver-to-digital converter with fixed 12-bit resolution, user selectable dynamic performance over the frequency range 50 Hz to 20 kHz and accuracy 30 arc min.

The AD2S75 is a transformer isolated universal synchro and resolver pin programmable interface. All standard synchro and resolver signal and reference voltages are accepted and transformed to 2 V rms, resolver format signals for use with the 2S80 series monolithic resolver-to-digital converters.


The 1740 series are hybrid 14- or 12-bit continuous tracking synchro or resolver-to-digital converters featuring internal microtransformers for signal isolation.

The OSC1758 is an excitation oscillator for supplying reference signals to synchros, resolvers and Inductosyns\* and associated converters.

<sup>\*</sup>Inductosyn is a registered trademark of Farrand Industries, Inc.

#### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).



NOTES
1. INDEX AREA; A NOTCH OR A LEAD ONE IDENTIFICATION MARK IS
LOCATED ADJACENT TO LEAD ONE.

#### ORDERING INFORMATION

For full definition, the converter part number should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult Analog Devices.





## Universal Synchro/Resolver Transformer Isolated Interface

**AD2S75** 

#### **FEATURES**

Universal Transformer Isolated Synchro/Resolver Interface

Supports All the Standard Synchro/Resolver Voltages High Accuracy over Full Military Temperature Range Wideband Performance: 56 Hz to 20,000 Hz

Not Achievable with Conventional Transformers Wide Power Supply Range: ±4.75 to ±15.75 V DC 1000 V DC Transformer Isolation

1000 V DC Transformer Isolation Dimensions:  $1.37 \times 1.1 \times 0.3$  inch  $(35 \times 27.7 \times 7.6 \text{ mm})$ 

#### **APPLICATIONS**

Universal Synchro/Resolver Interface
Military Systems/Equipment
Avionics
Naval Systems
Factory Automation
Interfaces to the Following R/DCs 2S80/81/82,
AD2S80A/81A/82A, AD2S46, AD2S44, AD2S34
Transformer Isolator, Signal Buffer, Signal
Conditioning

#### GENERAL DESCRIPTION


The AD2S75 is a functionally complete, analog signal conditioning transformer interface for all the standard synchro/resolver format signals.

The AD2S75 performs synchro-to-resolver and resolver-to-resolver signal transformations. The device features signal inputs for 90 V rms, 26 V rms and 11.8 V rms, and outputs 2 V rms resolver format signals (sine and cosine). The reference frequency input accepts sinusoidal signals in the range 11.8 V rms to 115 V rms and outputs a nominal voltage of 2 V rms with enhanced zero crossing definition.

All inputs are isolated from the outputs and power supply lines by use of patent design miniature transformers thus providing true galvanic isolation. On the secondary (low side) of the isolation transformers, analog signal conditioning circuits are used to sustain the performance and stabilize the device over the wide operating temperature range as well as over the broad range of reference frequency.

The AD2S75 is a wide bandwidth device which operates over a reference frequency range of 56 Hz to 20,000 Hz. This covers the majority of commercially available synchros and resolvers for military and industrial use, thus providing the isolated interface for these types of transducers. The AD2S75 operates over the wide range of  $\pm 5~V$  dc to  $\pm 15~V$  dc nominal power supplies without degradation in accuracy or a reduction in the range of reference frequency.

#### BLOCK DIAGRAM



The AD2S75 is designed to operate over the full military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

#### PRODUCT HIGHLIGHTS

Complete Synchro/Resolver Interface. The AD2S75 is a universal synchro/resolver interface for resolver-to-digital converters that accept 2 V rms resolver format signals. All the standard synchro/resolver voltages are catered for, thus eliminating the need for different voltage option devices to be ordered and to be held in stock.

1000 V DC Transformer Isolation. The AD2S75 continues the transformer isolated SDC/RDC tradition from Analog Devices. The internal miniature transformers present a balanced input regardless of other equipment that may be connected to the synchro, or resolver.

True Galvanic Isolation. 1000 V dc input to output isolation regardless of input voltage amplitude level. The galvanic isolation completely eliminates ground loops between the transducer and the converter, thus minimizing errors.

High Common-Mode Voltage consistent across all input voltage ranges. Electronic solid state conditioning circuits are input voltage amplitude dependent.

**Isolating Transformers** in conjunction with the high commonmode voltage range, allow compliance with lightening strike protection requirements.

Ratiometric Inputs. Eliminate errors due to parasitic capacitance effects and enhance the accuracy performance of synchros and resolvers.

## AD2S75—SPECIFICATIONS (typical at +25°C unless specified otherwise)

ACCURACY <sup>1</sup> 60-209 Hz 210-4099 Hz 4100 Hz-11.000 Hz 11000 Hz-20000 Hz ACCURACY TEMPCO <sup>1</sup>		1.3 0.5	2.0 0.66	arc min	Reference Frequency, Accuracy Tested at 60, 400, 2600 and 10,000 Hz
210–4099 Hz 4100 Hz–11.000 Hz 11000 Hz–20000 Hz ACCURACY TEMPCO <sup>1</sup>			0.66		
4100 Hz-11.000 Hz 11000 Hz-20000 Hz ACCURACY TEMPCO <sup>1</sup>		0.5		arc min	400, 2600 and 10,000 Hz
11000 Hz-20000 Hz ACCURACY TEMPCO <sup>1</sup>					
ACCURACY TEMPCO1			1.0	arc min	
	1		2.0	arc min	
ICNIAL INDUIT FORMAT!	1	0.0033		arc min/°C	
IGNAL INPUT FORMAT <sup>1</sup>			***************************************		Either Synchro or Resolver
IGNAL INPUTS <sup>1, 2</sup>	+				
90 V Synchro S1, S2, S3	81	90	99	V rms	Line to Line
90 V Synchro Input Impedance		200.0		kΩ	Resistive, Tolerance ±0.1%
70 V Syncino Input Impedance		200.0		Kaz	(Including Transformer Winding Resistance)
11 0 V Comphus C1 C2 C2	10.6	11.8	13	V rms	Line to Line
11.8 V Synchro S1, S2, S3	10.6		15	J	
11.8 V Synchro Input Impedance		26.25		kΩ	Resistive, Tolerance ±0.1%
	I				(Including Transformer Winding Resistance)
26 V Resolver S1, S2, S3, S4	23.4	26	28.6	V rms	Line to Line
26 V Resolver Input Impedance		57.8		kΩ	Resistive, Tolerance ±0.1%
					(Including Transformer Winding Resistance)
11.8 V Resolver S1, S2, S3, S4	10.6	11.8	13	V rms	Line to Line
11.8 V Resolver Input Impedance	1	26.25		kΩ	
		20.25		RIL	
OUTPUT SIGNAL FORMAT				1	Resolver Format 2 V rms
Output Signals	1.990	2	2.010	V rms	Tested with Nominal Input Voltage at
(SIN to SIN <sub>LO</sub> , COS to COS <sub>LO</sub> )			. 400		400 Hz
	+				
IGNAL OUTPUT IMPEDANCE		100	200	mΩ	at 400 Hz
		250	450	mΩ	at 10,000 Hz
IGNAL OUTPUT DRIVE CAPABILITY	190		100	pF	
IGNAL CURRENT OUTPUT DRIVE	4.3	20	A 600	mA peak	Minimum Refers to Operation with Supplies
IOINE GOILENT GOTTOT ENLYE	100			Mar pellx	$\pm V_S = \pm 5 \text{ V dc}$
IGNAL OUTPUT OFFSET SIN, COS		2	5	mV dc	Measured across SIN, SIN <sub>LO</sub> and COS, COS <sub>LO</sub>
OUTPUT SIGNAL PHASE SHIFT	100	P 1	- 40		SIN, COS with Respect to Reference,
60–200 Hz	78 8	0.66			1
	1 8 "	2005	1.0	degrees	Measured at Zero Crossings,
201–2700 Hz	100	0.25	0.5	degrees	Average of Both Alignments.
2701–20000 Hz	-	150	450	ns	Propagation Delay
OUTPUT SIGNALS DIFFERENTIAL PHASE SHIFT			, , , , , , , , , , , , , , , , , , , ,		SIN with Respect to COS, Measured at
60-200 Hz	1	0.66	0.88	degrees	Zero Crossings, Average of Both
201–2700 Hz		0.25	0.33	degrees	Alignments.
2701–20000 Hz	ŀ	80	120	ns	
			120	ns	Propagation Delay
REFERENCE INPUT SIGNAL VOLTAGE <sup>1, 2</sup>	8.0	11.8-115	130	V rms	Reference Frequency = 60 Hz to 20000 Hz
Reference Input Impedance	1	81		kΩ	Resistive, Tolerance ±2%
EFERENCE OUTPUT VOLTAGE SIGNAL					Zero Crossing Transition Enhanced Waveform
I/P 11.8 V rms	1.2	1.4	1.6	V peak	ļ —
					(See Figure 8). Output Signal Consists of a
I/P 26 V rms	1.5	1.8	2.0	V peak	1.1 V Square Wave (at Reference Frequency)
I/P 115 V rms	3.0	3.4	3.7	V peak	on Which Is Superimposed a Sinusoid of
					Amplitude 1/75 of Reference Input Amplitude.
EFERENCE OUTPUT VOLTAGE TEMPCO		4.4		mV/°C	
EFERENCE OUTPUT IMPEDANCE		400	860	mΩ	at 400 Hz
		550	1200	mΩ	at 10,000 Hz
EFERENCE OUTPUT DRIVE CAPABILITY			100	pF	See Load Considerations
EFERENCE CURRENT OUTPUT DRIVE	3	10		mA peak	Minimum Refers to Operation with Supplies
	*			IIII Pour	$\pm V_S = \pm 5 \text{ V dc}$
RANSFORMER ISOLATION <sup>3</sup>	+				
	±1000			V dc	With Respect to Grounded Secondary
Input to Output				1	with Respect to Grounded Secondary
Common-Mode Range	600			V rms	
Input to Coco (CND)	±1000			V dc	
Input to Case (GND)				T	
OWER SUPPLIES					
OWER SUPPLIES  Voltage Levels  + V <sub>8</sub>	+4.75		+15.75	V dc	

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

3-44 S/D CONVERTERS REV.0

Parameter	Min	Typ	Max	Units	Comments/Test Conditions
Quiescent Current					
$+I_{S}$		13	18	mA	$+V_S = +5 V dc$
$-\mathbf{I}_{\mathbf{S}}$		13	18	mA	$-V_s = -5 \text{ V dc}$
$+I_s$		15	20	mA	$+V_S = +15 \text{ V dc}$
$-\mathbf{I_S}$		15	20	mA	$-V_S = -15 \text{ V dc}$
Power Dissipation			180	mW	$\pm V_S = \pm 5 \text{ V dc}$
			600	mW	$\pm V_S = \pm 15 \text{ V dc}$
POWER SUPPLY REJECTION RATIO		0.05	0.1	arc min	See Note 4
DIMENSIONS	1	.37 × 1.1	× 0.3	inch	See Package Information
	3.	4.8 × 27.7	× 7.6	mm	
WEIGHT		20	21	gm	7

#### NOTES

Specified over temperature range,  $-55^{\circ}$ C to  $+125^{\circ}$ C, and for: (a)  $\pm 10^{\circ}$  signal and reference amplitude variation; (b) 10% reference harmonic distortion; (c)  $\pm 5^{\circ}$  power supply variation; (d)  $\pm 10^{\circ}$  variation in reference frequency.

<sup>2</sup>For power supply voltages ±V<sub>S</sub> less than ±6 V dc, signal and reference input voltage overdrive should be constrained to ±5% maximum.

Boldface type indicates parameters which are 100% tested at nominal values of power supplies, input signal and reference voltage amplitude and operating frequency. All other parameters are guaranteed by design and are not tested.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

 $^{1}$ Correct polarity voltages must be maintained on the  $+V_{S}$  and  $-V_{S}$  pins and must not be reversed.

#### PIN CONFIGURATION

	S3	1		<u></u>	СТ
	33	ΙΨ		(24)	Ci
90 V RMS	S1	2		23	-V <sub>S</sub>
	S2	3		22	SIN
	тс	4		21	SINLO
	S3	[5]		20	GND
	S1	6	AD2S75 TOP VIEW	19	cos
11.8 V RMS	S2	7	(Not To Scale)	18	COSLO
	S4	8		17	+V <sub>S</sub>
	S3	9		16	REF
26 V RMS	S1	100		15	CASE
	S2	11		14)	R <sub>LO</sub>
	S4	12		13	R <sub>HI</sub>

#### **ORDERING GUIDE**

Model	Operating Temperature Range	Package Option	
AD2S75AM	-40°C to +85°C	M-24	
AD2S75SMB	−55°C to +125°C	M-24	

#### PIN DESCRIPTION

		<u> </u>
Pin	Mnemonic	Description
1, 2, 3	S3, S1, S2	90 V rms Synchro Signal Inputs
4	TC	"TEASER" winding-connect to CT, Pin 24, for Synchro input signals. Do not connect for Resolver signals.
5 6 7 8	\$3 \$1 \$2 \$4	11.8 V rms Synchro signal inputs to S3, S1, S2. (S4 not connected) 11.8 V rms Resolver signal inputs (SINE) to S3, S1, (COSINE) to S2, S4. For Resolver, S3–S1 is the effective SINE signal, S2–S4 is the effective COSINE signal.
9 10 11 12	S3 S1 S2 S4	26 V rms Resolver signal inputs (SINE) to S3, S1, (COSINE), to S2, S4. For Resolver, S3–S1 is the effective SINE signal, S2–S4 is the effective COSINE signal. 26 V rms Synchro signal inputs (non standard) to S3, S1, S2, do not connect S4.
13	R <sub>HI</sub>	Reference Input HI Synchro and Resolver.
14	R <sub>LO</sub>	Reference Input LO Synchro and Resolver.
15	CASE	Connect to 0 V, GND Pin 20.
16	REF	Reference output signal connect to R/DC. Reference output measured with respect to 0 V, GND Pin 20.
17	+V <sub>s</sub>	Positive power supply line +5 V dc to +15 V dc
18	COSLO	Cosine output signal return.
19	cos	Cosine output signal. Connect to COS Input of R/DC.
20	GND	Analog ground, 0 V power supplies common.
21	SIN <sub>LO</sub>	Sine output signal return.
22	SIN	Sine output signal. Connect to SIN input of R/DC.
23	-V <sub>s</sub>	Negative power supply line -5 V dc to -15 V dc.
24	CT	Center tap of primary windings. Synchro input signals only—connect to TC Pin 4. Resolver signals do not connect. See connection diagrams.

The primary (high voltage) winding(s) of the transformer(s) are floating. There is ±1000 V dc galvanic isolation between primary and secondary (low voltage) windings. All active components are located on the secondary side of the transformers. This guarantees ±1000 V dc galvanic isolation between the primary windings and the signal(s), power supply connections on the secondary side.

The figure above is not an additional error. It represents the worst case contribution to the angular error caused by variation of power supplies over the range  $\pm 5$  V dc to  $\pm 15$  V dc, with nominal signal input voltages.

#### AD2S75

#### SYNCHRO FORMAT SIGNALS

A synchro is an electromagnetic rotational transducer (forerunner of the resolver) that detects angular displacement. The synchro consists of a fixed stator, which houses three pickup windings which are star connected, 120° apart. The rotor contains the ac excitation (Reference) winding which is connected to terminals via slip rings and brushes.

The voltage induced in any stator winding, by the rotor, will be proportional to the sine of the angle  $\theta$  between the rotor coil axis and the stator coil axis.

The voltage induced across any pair of stator terminals will be the sum or the difference, depending on the phase of the voltages across the two coils concerned.

The excitation voltage of the rotor, applied across R1 and R2, is of the form:

A sin ωt

The voltages which would appear across the stator terminals will be:

S3 to S1 = AR sin  $\omega t \sin \theta$ 

S2 to S3 = AR sin  $\omega t \sin (\theta + 120^{\circ})$ 

S1 to  $S2 = AR \sin \omega t \sin (\theta + 240^{\circ})$ 

where:

R = transformation ratio of the transducer.

A = amplitude of the excitation voltage signal

 $\sin \omega t = \text{excitation frequency}.$ 

 $\theta =$  the synchro shaft angle.

Note: The S1, S2 and S3 outputs for synchros are phase coherent signals.

An equivalent electrical representation and diagram of the typical output signal formats for a synchro are shown in Figure 1.

Note: Standard notation for the rotation of synchros is counter clockwise (CCW) shaft movement for an increasing angle as viewed from the transducer shaft end.




Figure 1. Electrical Representation and Typical Synchro Signals

#### RESOLVER FORMAT SIGNALS

A resolver is an electromagnetic, rotational transducer that detects angular displacement. Most modern resolvers are "brushless." An ac excitation (reference) signal is applied to the stator (primary reference winding); in turn a voltage is induced in the rotor which subsequently induces a voltage in two pickup windings sine and cosine, which are also located in the stator (secondaries), spaced 90° apart.

The induced voltages (secondaries) ratios are amplitude modulated by the sine and the cosine of the angle  $\theta$  of the rotor relative to the stator.

The excitation voltage is of the form:

A sin ωt

The voltages which would appear across the stator terminals will be:

Sine: S3 to S1 = AR sin  $\omega$ t sin  $\theta$ Cosine: S2 to S4 = AR sin  $\omega$ t cos  $\theta$ 

where

A = amplitude of the excitation voltage signal

R = transformation ratio of the transducer

sin  $\omega t = excitation frequency$ 

 $\theta$  = the resolver shaft angle

Note: the S1, S2, S3 and S4 outputs for resolvers are phase coherent signals.

An equivalent electrical representation and diagram of the typical output signals format for a resolver are shown in Figure 2.

Note: Standard notation for the rotation of resolvers is clockwise (CW) shaft movement for an increasing angle as viewed from the transducer shaft end.




Figure 2. Electrical Representation and Typical Resolver Signals

#### **AD2S75 USER BENEFITS**

The AD2S75 is a user friendly interface device which minimizes many potential sources of error. However errors can occur due to the nonideal generation of the transducer signals and their subsequent distribution, limitations such as:

- Finite output impedance of the transducer.
- Imbalance between transducer impedances.
- Imbalance in chassis wiring impedances.

These errors are minimized by the use of the AD2S75 which employs balanced, high precision, high impedance, transformer isolated, input networks. This allows system accuracies to be maintained, even when long chassis wiring runs are required between synchro/resolver transducer and the AD2S75. Accuracy is maintained by the simple control of resistive balance of the transducer signals. This overall balance requirement is dominated by the precision input resistor network; which greatly reduces the balance requirements placed on the transducer and associated chassis wiring. When using the AD2S75, the sensitivities to signal distribution imbalance (mismatch) are of the order:

Synchro 90 V 87.3 Ω/arc min or 28.8 Ω/bit in 16 11.8 V 11.4 Ω/arc min or 3.8 Ω/bit in 16

Resolver 26 V 16.8  $\Omega$ /arc min or 5.5  $\Omega$ /bit in 16 11.8 V 7.6  $\Omega$ /arc min or 2.5  $\Omega$ /bit in 16

Thus 22 AWG wire at 17 m $\Omega$  per foot and PCB tracking using 0.012 inch 1 oz. Cu at 400 m $\Omega$  per foot will not introduce significant errors provided simple control of resistive balance is maintained.

The use of the AD2S75 eliminates errors due to ill defined ground loop currents. This is achieved by the galvanic isolation of the internal transformers and strict adherence to analog starpoint sensing internal to the AD2S75, and between the AD2S75 and the RDC as shown in the following connection diagrams.

Errors due to signal loading effects on the SIN and COS outputs are minimized by providing balanced, low output impedances, together with distinct and separate four wire transmission for SIN, SIN $_{\rm LO}$  and COS, COS $_{\rm LO}$ . Full angular accuracy is maintained from zero to maximum output current drive capability.

Capacitive loading considerations (100 pF maximum) indicate that the AD2S75 should be sited close to its load, often a 2S80. Provided the capacitive loading limits are met, then the AD2S75 can be sited in accordance with user preference.

## CONNECTING THE TRANSDUCERS TO THE AD2S75 INTERFACE

#### Synchro

Synchros are available in two standard voltage ranges:

- (a) 90 V rms line-to-line signals, 115 V rms reference, nominal frequency 400 Hz or 60 Hz.
- (b) 11.8 V rms line-to-line signals, 26 V rms reference, nominal frequency 400 Hz.

For nonstandard voltages, please see section "Resistive Scaling of Inputs."

The signals from the synchro should be connected to the appropriate inputs. Refer to pin configuration diagram.

90 V: connect S3 to Pin 1, S1 to Pin 2, S2 to Pin 3. 11.8: connect S3 to Pin 5, S1 to Pin 6, S2 to Pin 7.

Note: S4 (Pin 8) should be left unconnected for synchro signals and connected for use with 11.8 V resolver signals only.

#### TC, Pin 4 should be connected to CT, Pin 24.

The reference input signal, either 115 V or 26 V, should be connected to  $R_{\rm HI}$  and  $R_{\rm LO}$ , Pins 13 and 14, respectively.

After the synchro output signals have been connected and the devices have been powered up, the synchro signals transformed to resolver signals should be as shown in Figures 1 and 2, respectively.

Note that the standard notation for the rotation of a synchro, for increasing angle is counter clockwise (CCW) as viewed from the transducer's shaft end.

#### Resolver

Resolvers are available in a variety of voltages. The three standard voltage ranges (most common) are:

- (a) 11.8 V rms, line-to-line signals, 11.8 V rms reference, various frequencies between 400 Hz to 10,000 Hz.
- (b) 26 V rms, line-to-line signals, 26 V rms reference, various frequencies between 400 Hz to 10,000 Hz.
- (c) 11.8 V rms, line-to-line signals, 26 V rms reference, various frequencies between 400 Hz to 10,000 Hz.

For nonstandard voltages, please refer to section "Resistive Scaling of Inputs."

The signals from the resolver should be connected to appropriate inputs. Refer to pin configuration diagram.

11.8 V: Connect the Sine signal to S3, S1, Pins 5 and 6, S1 being the voltage measurement reference point. Connect the Cosine signal to S2, S4, Pins 7 and 8, S4 being the voltage measurement reference point.

26 V: Connect the Sine signal to S3, S1, Pins 9 and 10, S1 being the voltage measurement reference point. Connect the Cosine signal to S2, S4, Pins 11 and 12, S4 being the voltage measurement reference point.

#### TC Pin 4 and CT Pin 24 should not be connected.

The reference input signal should be connected to  $R_{\rm HI}$  and  $R_{\rm LO},$  Pins 13 and 14, respectively.

After the connections have been completed and the devices have been powered up, the output signals from the AS2S75 should be as shown in Figure 2.

Note that the standard notation for the rotation of a resolver, for increasing angle is clockwise (CW), as viewed from the transducer's shaft end.

#### AD2S75

#### GENERAL GOOD ENGINEERING PRACTICE

The AD2S75 offers the user numerous benefits. This section describes techniques which will enable the user to achieve the specified performance of the device.

#### Wiring Practice

The recommended cable for interconnecting synchros to equipment is a three-way twisted cable. Such a cable will eliminate any radiated electromagnetic interference, and will have minimum capacitance as there is no need for an earthed screen. This will also present a balanced load to the transducer.

The recommended cable for interconnecting resolvers to equipment would be three separate screened twisted pair cables for the sine, cosine and reference signals. Further information should be obtained by consulting with the synchro and resolver suppliers.

#### **Layout Considerations**

The high voltage input signals, including reference, should be kept physically remote from the precision low voltage output signals

Input signal track pairs, i.e., S3, S1 should be routed using parallel, physically adjacent PCB tracks that employ the same PCB layer. This minimizes external radiation that could corrupt low level precision analog signals. Distinct signal track pairs, i.e., R<sub>HI</sub>-R<sub>LO</sub> and S3-S1 should be routed physically separate. This minimizes mutual interference coupling whereby large amplitude signals can corrupt low level signals. This is angle dependent as shown in Figures 1 and 2, e.g., Cosine or Reference coupling to Sine at 0° (Figure 2).

A ground/power plane should not be sited underneath these high voltage input signal tracks as these signals can corrupt the noise integrity of the plane.

Errors due to ill defined ground loop currents should be avoided. The use of the AD2S75 enables the complete elimination of these errors using galvanic isolation within the internal transformers while retaining rigid adherence to analog star point sensing internal to the AD2S75 and between the AD2S75 and the RDC, as shown in the following connection diagrams. Note that the signal grounds have been connected to 0 V at the source of the signal.

#### CONNECTING THE AD2S75 TO A RESOLVER-TO-DIGITAL CONVERTER

The power supply voltages connected to  $V_S$  and  $V_S$ , Pins 17 and 23, should be within the range of +5 V dc to +15 V dc and -5 V dc to -15 V dc, respectively, with respect to 0 V, (GND Pin 20), and must not be reversed.

It is recommended that a 100 nF (ceramic) decoupling capacitor should be connected between each of the supply pins and GND. The decoupling capacitors should be placed as near to the device as possible.

The metal package CASE, Pin 15, should be connected to 0 V, GND, Pin 20, to screen the internal circuits from any external noise and aid the operation of the magnetic circuits within the device.

The AD2S75 is a universal synchro/resolver interface for resolver-to-digital converters that accept 2 V rms input signals. The following converters from the Analog Devices range can be used directly with the AD2S75 and benefit from the transformer isolated interface:

2S80 series—monolithic, variable resolution RDC, all accuracy grades, including the 2S81 and 2S82. Please see Figure 3.

AD2S80A series—monolithic, variable resolution RDC all accuracy grades, including the AD2S81A and AD2S82A. For connections, please see Figure 3.

AD2S46TD10, AD2S46SD10—16-bit, high accuracy S/R/DC. Please use the 2 V input signals resolver option as shown above. For connections, please see Figure 4.

AD2S44UM10, AD2S44TM10, AD2S44SM10—14-bit, dual channel S/R/DC. Please use the 2 V input signals resolver option as shown above. For connections, please see Figure 5.

AD2S34TZ10, AD2S34SZ10, AD2S34TZ40, AD2S34SZ40, AD2S34TZ60, AD2S34SZ60—14-bit, dual channel RDC. For connections, please see Figure 6.

#### General

The Sine signal output from the AD2S75 is from SIN and SIN<sub>LO</sub>, Pins 22 and 21, respectively.

The Cosine signal output from the AD2S75 is from COS and COS<sub>LO</sub>, Pins 19 and 18, respectively.

The Reference signal output from the AD2S75 is from REF and GND, Pins 16 and 20 respectively.

The above signals should be connected to the appropriate input pins of the RDC.

The following should be noted:

Place the AD2S75 near to the RDC to minimize any external noise pickup.

Connect the signals from the AD2S75 to the RDC using equal lengths of pcb track so as to minimize differential phase shifts. The tracks should be routed in close proximity, parallel to each other on the same side of the pcb. Avoid the use of ground/power planes near the route of the ac signals so to avoid ac coupling and phase shifts caused by parasitic capacitance.

Connecting the AD2S75 to 2S80/AD2S80A Series of RDCs The following information also applies to 2S81, 2S82 and AD2S81A, AD2S82A.

The above resolver-to-digital converters (RDCs) have single ended amplifier inputs for the SIN and COS signals. It is recommended that  $SIN_{LO}$  and  $COS_{LO}$  are connected individually to a "star" point at SIGNAL GND, Pin 6 of the RDC. This

eliminates any errors due to movement of the measurement reference point (SIGNAL GND).

The above is particularly important when the RDC is used at 14- to 16-bit resolution, medium to high accuracy applications.

For detailed information on the 2S80/AD2S80A series of RDC, please see the relevant data sheets.

Please see Figure 3.




Figure 3. Using the AD2S75 to Interface a 90 V Signal, 115 V Reference, 60 Hz–400 Hz, Synchro to 2S80/AD2S80A Resolver-to-Digital Converter

#### **AD2S75**

#### Connecting the AD2S75 to the AD2S46

The AD2S46 series feature high accuracy differential inputs. It is recommended that the AD2S75 is connected to AD2S46XD10 as shown below in Figure 4.

Note that the  $SIN_{LO}$ , Pin 21,  $COS_{LO}$ , Pin 18, from AD2S75 are individually connected to S1 and S4, Pins 14 and 11, of AD2S46, respectively, in order to minimize any amplitude variation of the SIN and COS signals, thus maintaining the high accuracy of the AD2S46. (1.3 arc min over the operating temperature range  $-55^{\circ}C$  to  $+125^{\circ}C$ .)

The reference signals from the AD2S75 are also connected individually to AD2S46.

It is permissible to separate the RDC from the AS2S75 interface, as long as good wiring practice is employed by routing all cables together to avoid differential phase shifts.

As mentioned previously, the use of ground/power planes near the routing of the signals on the pcb is not recommended. For detailed information, please consult the AD2S46 data sheet.




Figure 4. Using the AD2S75 to Interface a 26 V Signal, 26 V Reference, 2600 Hz Resolver to AD2S46X10, to Gain Benefit from the Transformer Isolation

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

3–50 S/D CONVERTERS REV. 0

#### Connecting the AD2S75 to the AD2S44

The AD2S44 is a 14-bit, dual channel S/R/DC which features differential inputs and a separate individual reference input for each channel. This means that one single AD2S44XM10 (2 V resolver input option) can be used with the AD2S75 to interface

to two completely different transducers in terms of signal configuration and reference frequency. The flexibility of the AD2S44 in combination with the AD2S75 is shown below in Figure 5. For detailed information, please consult the AD2S44 data sheet.




Figure 5. Using Two AD2S75s to Interface Synchro and Resolver Signals of Different Reference Frequencies to a Dual Resolver-to-Digital Converter AD2S44XM10

#### Connecting the AD2S75 to the AD2S34

The AD2S34 is a 14-bit, dual channel, R/DC that accepts 2 V rms sine and cosine signals and reference input voltage. Some of the features of this converter are:

Small 1 inch2 surface mount package.

On-board reference oscillator which can be used to provide excitation to a transducer(s).

There are independent reference inputs for each channel. By using the AD2S34 with the AD2S75 it is possible to interface to synchros as well as resolvers, of different voltages.

However, both transducers should be excited at similar frequencies up to 4400 Hz.

Due to limits imposed by the package size, the design of the dynamics of the AD2S34 are not as wideband as the design of the dynamics of the AD2S44.

For further detailed information, please see the AD2S34 data sheet.

A connection diagram of the AD2S75 and the AD2S34 is shown in Figure 6.




Figure 6. Using Two AD2S75s to Interface Resolvers of Different Voltages to a Dual Resolver-to-Digital Converter AD2S34XZ40

#### RESISTIVE SCALING OF INPUTS

The AD2S75 signal and reference inputs can be scaled by using resistors to accommodate any voltage input (above 10.6 V rms).

Note: The accuracy of the interface and subsequently the accuracy of an R/DC, will be affected by the matching accuracies of the resistors used for the external scaling.

The current into any of the S1, S2, S3 and S4 inputs is very precisely controlled to 0.450 mA.

The total resistance in series with the signal inputs should be 2.222 k $\Omega$  per extra volt of signal. To calculate the values of the external scaling input resistors, add 1.111 k $\Omega$  per extra volt of input signal in series with S1, S2, S3 for a synchro, and S1, S2, S3, S4 for a resolver. For example to interface a 57.5 V rms line to line Magslip to the AD2S75 either:

Into 26 V Inputs; use 35,000  $\Omega$  in series with each input; S1 Pin 10, S2 Pin 11 and S3 Pin 9. Leave S4 Pin 12 unconnected.

or

Into 11.8 V Inputs; use 50,777.8  $\Omega$  in series with each (b) input; S1 Pin 6, S2 Pin 7, S3 Pin 5. Leave S4 Pin 8 unconnected.

For example to interface a 48 V rms line-to-line resolver to the AD2S75 either:

Into 26 V Inputs; use 24,444.4 \( \Omega\) in series with S1 Pin 10 S2 Pin 11, S3 Pin 9 and S4 Pin 12.

or

(b) Into 11.8 V Inputs; use 40,222.2 Ω in series with S1 Pin 6, S2 Pin 7, S3 Pin 5 and S4 Pin 8.

The current into the reference input is controlled to 1.42 mA. For reference signals in excess of 115 V rms, please add 707  $\Omega$ per extra volt of input signal in series with RHI, Pin 13, and R<sub>LO</sub>, Pin 14.

External Resistor tolerance requirements are reduced by employing the highest standard internal voltage input available.

#### DYNAMIC PERFORMANCE

The closed-loop frequency response of the AD2S75 is shown below:




Figure 7. AD2S75 Closed-Loop Frequency Response

The reference output waveform is shown below.





Figure 8. AD2S75 Reference Output Waveform

#### RELIABILITY

Figure 9 shows the MTBF in years versus case temperature for conditions, calculated in accordance with MIL-HDBK-217E.



AIC = AIRBORNE INHABITED CARGO

NS = NAVAL SHELTERED

Figure 9. 2S75 vs. Temperature

#### **AD2S75**

#### OTHER PRODUCTS

Many other products concerned with the conversion of synchro/ resolver data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

The 2S80 and AD2S80A series (including 2S81, 2S82, AD2S81A, AD2S82A) are monolithic resolver-to-digital converters. The user may configure the dynamic performance and the resolution of 10, 12, 14 and 16 bits, of the converter. There are available in various accuracy grades of up to  $\pm 2$  arc minutes.

The AD2S46 is a 16-bit resolution synchro or resolver-to-digital converter. Two accuracy grades are available with  $\pm 1.3$  arc minutes and  $\pm 2.6$  arc minutes, over the temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

The AD2S44 and AD2S34 are 14-bit, dual channel synchro and resolver-to-digital converters. They are available with accuracy grades up to  $\pm 2.6$  arc minutes, and the AD2S34 is in a surface mount package.

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts. The device operates over a frequency range of 0 to 10 kHz.

The SDC/RDC1740/41/42 are hybrid synchro/resolver-to-digital converters with internal isolating microtransformers, with resolution of 14 and 12 bits, respectively. They are available in accuracy grades of  $\pm 5.3$  arc minutes,  $\pm 8.5$  arc minutes,  $\pm 15.3$  arc minutes.

The SDC/RDC1768 is identical to the SDC/RDC1740 but with the additional features of analog velocity output and dc error output.

The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched input hybrid digital-to-resolver converters. The accuracies available are  $\pm 2$  and  $\pm 4$  arc minutes and the outputs can supply 2 VA at 7 V rms. Transformers are available to convert the output to synchro or resolver format at high voltage levels.

The AD2S65/AD2S66 are similar to the DRC1745/DRC1746 but do not include the power output stage. These devices are available with accuracy grades up to  $\pm 1$  arc minute.


The AD2S75AM, industrial grade product operates over the temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The AD2S75SMB receives additional environmental testing and processing and operates over the extended temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

For further information, please contact Analog Devices.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





## Variable Resolution, Monolithic Resolver-to-Digital Converter

AD2S80A

#### **FEATURES**

Monolithic (BiMOS II) Tracking R/D Converter 40-Pin DIP Package 44-Pin LCC Package 10-, 12-, 14- and 16-Bit Resolution Set by User Ratiometric Conversion Low Power Consumption: 300 mW typ Dynamic Performance Set by User High Max Tracking Rate 1040 RPS (10 Bits) Velocity Output Industrial Temperature Range Versions Military Temperature Range Versions ESD Class 2 Protection (2,000 V min)

#### **APPLICATIONS**

/883 B Parts Available

DC Brushless and AC Motor Control Process Control Numerical Control of Machine Tools Robotics Axis Control Military Servo Control

#### **GENERAL DESCRIPTION**

The AD2S80A is a monolithic 10-, 12-, 14- or 16-bit tracking resolver-to-digital converter contained in a 40-pin DIP or 44-pin LCC ceramic package. It is manufactured on a BiMOS II process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip.

The converter allows users to select their own resolution and dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The converter allows users to select the resolution to be 10, 12, 14 or 16 bits and to track resolver signals rotating at up to 1040 revs per second (62,400 rpm) when set to 10-bit resolution.


The AD2S80A converts resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high-noise immunity and tolerance of lead length when the converter is remote from the resolver.

The 10-, 12-, 14- or 16-bit output word is in a three-state digital logic available in 2 bytes on the 16 output data lines. BYTE SELECT, ENABLE and INHIBIT pins ensure easy data transfer to 8- and 16-bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available and can be used to replace a tachogenerator.

The AD2S80A operates over 50 Hz to 20,000 Hz reference frequency.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

Monolithic. A one chip solution reduces the package size required and increases the reliability.

**Resolution Set by User.** Two control pins are used to select the resolution of the AD2S80A to be 10, 12, 14 or 16 bits allowing the user to use the AD2S80A with the optimum resolution for each application.

Ratiometric Tracking Conversion. Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low cost preferred value resistors and capacitors, and the component values are easy to select using the simple instructions given.

**Velocity Output.** An analog signal proportional to velocity is available and is linear to typically one percent. This can be used in place of a velocity transducer in many applications to provide loop stabilization in servo controls and velocity feedback data.

Low Power Consumption. Typically only 300 mW.

Military Product. The AD2S80A is available processed in accordance with MIL-STD-883B, Class B.

#### MODELS AVAILABLE

Information on the models available is given in the section "Ordering Guide."

## AD2S80A — SPECIFICATIONS (typical at +25°C unless otherwise specified)

Parameter	Conditions	Min	AD2S80A Typ	Max	Units
SIGNAL INPUTS	Conditions	771111		MIAX	Units
Frequency	·	50		20,000	Hz
Voltage Level		1.8	2.0	2.2	V rms
Input Bias Current		Į.	60	150	nA
Input Impedance		1.0			MΩ
Maximum Voltage				8	V pk
REFERENCE INPUT					
Frequency		50		20,000	Hz
Voltage Level		1.0		8.0	V pk
Input Bias Current			60	150	nA
Input Impedance		1.0			MΩ
CONTROL DYNAMICS		]		_	
Repeatability	(6) 1 . D (			1	LSB
Allowable Phase Shift	(Signals to Reference)	-10		+10	Degrees
Tracking Rate	10 Bits	ĺ		1040	rps
	12 Bits 14 Bits	į		260	rps
	16 Bits			65 16.25	rps
Bandwidth <sup>1</sup>	User Selectable			10.25	rps
ACCURACY					-
Angular Accuracy	A, J, S			±8 +1 LSB	arc min
J	B, K, T			±4 +1 LSB	arc min
	L, U			±2 +1 LSB	arc min
Monotonicity	Guaranteed Monotonic				
Missing Codes (16-Bit Resolution)	A, B, J, K, S, T			4	Codes
	L, U			1	Code
VELOCITY SIGNAL					
Linearity	Over Full Range		±1	±3	% FSD
Reversion Error		Į.	±1	±2	% FSD
DC Zero Offset <sup>2</sup>		1		6	mV
DC Zero Offset Tempco		1	-22	. 10	μV/°C
Gain Scaling Accuracy	1 A T 3		+0	±10	% FSD V
Output Voltage Dynamic Ripple	1 mA Load Mean Value	±8	±9	±10.5 1.5	% rms O/P
Output Load	Wiean value			1.0	kΩ
INPUT/OUTPUT PROTECTION				1.0	+ ***
Analog Inputs	Overvoltage Protection		±8		v
Analog Outputs	Short Circuit O/P Protection	±5.6	±8	±10.4	mA
DIGITAL POSITION					1
Resolution	10, 12, 14, and 16	ı			
Output Format	Bidirectional Natural Binary				
Load				3	LSTTL
INHIBIT <sup>3</sup>					
Sense	Logic LO to Inhibit	i			İ
Time to Stable Data				600	ns
ENABLE <sup>3</sup>	Logic LO Enables Position	1			
ENIADI E T	Output. Logic HI Outputs in	25		110	
ENABLE Time	High Impedance State	35		110	ns
BYTE SELECT <sup>3</sup>					
Sense Logic HI	MS Byte DB1-DB8,				
-	LS Byte DB9-DB16				
Logic LO	LS Byte DB1-DB8,				
Time to Date Assistant	LS Byte DB9-DB16	60		140	
Time to Data Available	<del>                                     </del>	60		140	ns
SHORT CYCLE INPUTS	Internally Pulled High (100 k $\Omega$ ) to +V <sub>S</sub>				
SC1 SC2	(100 K12) to + V <sub>S</sub>				
0 0	10 Bit				1
0 1	12 Bit				
1 0	14 Bit				1
1 1	16 Bit	1			1

3-56 S/D CONVERTERS REV. A

Parameter	Conditions	Min	AD2S80A Typ	Max	Units
DATA LOAD Sense	Internally Pulled High (100 k $\Omega$ ) to +V <sub>S</sub> . Logic LO Allows		150	300	ns
	Data to be Loaded into the Counters from the Data Lines				
BUSY <sup>3</sup>					
Sense	Logic HI When Position O/P Changing				
Width Load	Use Additional Pull-Up	200		<b>600</b> 1	ns LSTTL
DIRECTION <sup>3</sup>					
Sense	Logic HI Counting Up Logic LO Counting Down				Y OFFICE
Max Load				3	LSTTL
RIPPLE CLOCK <sup>3</sup> Sense	Logic HI All 1s to All 0s All 0s to All 1s				
Width	Dependent on Input Velocity	300			
Reset Load	Before Next Busy			3	LSTTL
DIGITAL INPUTS					
High Voltage, V <sub>IH</sub>	$\overline{\text{INHIBIT}}$ , $\overline{\text{ENABLE}}$ $\overline{\text{DB1-DB16}}$ , $\overline{\text{Byte Select}}$ $\pm V_S = \pm 10.8 \text{ V}$ , $V_L = 5.0 \text{ V}$	2.0			V
Low Voltage, $V_{IL}$	INHIBIT, ENABLE  DBI-DB16, Byte Select $\pm V_S = \pm 13.2 \text{ V}, V_L = 5.0 \text{ V}$			0.8	v
DIGITAL INPUTS					
High Current, I <sub>IH</sub>	INHIBIT, ENABLE  DB1-DB16 $\pm V_S = \pm 13.2 \text{ V}, V_L = 5.5 \text{ V}$			±100	μΑ
Low Current, $I_{IL}$	INHIBIT, ENABLE  DB1-DB16, Byte Select $\pm V_S = \pm 13.2 \text{ V}, V_L = 5.5 \text{ V}$			±100	μА
DIGITAL INPUTS					
Low Voltage, $V_{IL}$	ENABLE = HI SC1, SC2, Data Load $\pm V_S = \pm 12.0 \text{ V}, V_L = 5.0 \text{ V}$			1.0	V
Low Current, $I_{IL}$				-400	μΑ
DIGITAL OUTPUTS					
High Voltage, V <sub>OH</sub>	DB1-DB16 RIPPLE CLK, DIR $\pm V_S = \pm 12.0 \text{ V}, V_L = 4.5 \text{ V}$	2.4			V
Low Voltage, $V_{\rm OL}$	$I_{OH} = 100 \mu A$ $DBI-DBI6$ $RIPPLE CLK, DIR$ $\pm V_S = \pm 12.0 \text{ V}, V_L = 5.5 \text{ V}$ $I_{OL} = 1.2 \text{ mA}$			0.4	v
THREE STATE LEAKAGE Current I <sub>L</sub>	DB1-DB16 Only $\pm V_S = \pm 12.0 \text{ V}, V_L = 5.5 \text{ V}$			±100	μА
	$V_{OL} = 0 V  \pm V_{S} = \pm 12.0 V, V_{L} = 5.5 V  V_{OH} = 5.0 V$			±100	μΑ

#### NOTES

<sup>&</sup>lt;sup>1</sup>Refers to small signal bandwidth. <sup>2</sup>Output offset dependent on value for R6. <sup>3</sup>Refer to timing diagram.

Specifications subject to change without notice.

All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test.

## AD2S80A — SPECIFICATIONS (typical at +25°C unless otherwise specified)

			AD2S80A		
Parameter	Conditions	Min	Тур	Max	Units
RATIO MULTIPLIER AC Error Output Scaling	10 Bit 12 Bit 14 Bit 16 Bit		177.6 44.4 11.1 2.775		mV/Bit mV/Bit mV/Bit mV/Bit
PHASE SENSITIVE DETECTOR Output Offset Voltage Gain				12	mV
In Phase In Quadrature Input Bias Current Input Impedance	w.r.t. REF w.r.t. REF	-0.882	-0.9 60	$-0.918$ $\pm 0.02$ 150	V rms/V do V rms/V do nA MΩ
Input Voltage		_		±8	v
INTEGRATOR Open-Loop Gain Dead Zone Current (Hysteresis) Input Offset Voltage Input Bias Current Output Voltage Range	At 10 kHz $\pm V_S = \pm 10.8 \text{ V dc}$	57 ±7	100 1 60	63 5 <b>150</b>	dB nA/LSB mV nA V
VCO					
Maximum Rate VCO Rate	$\pm V_S = \pm 12 \text{ V dc}$ Positive Direction Negative Direction	1.0 7.1 7.1	1.1 7.9 7.9	8.7 8.7	MHz kHz/μA kHz/μA
VCO Power Supply Sensitivity Increase	$+V_s$		+0.5		%/V
Decrease	$-V_S + V_S$		-8.0 -8.0 +2.0		%/V %/V
Input Offset Voltage Input Bias Current Input Bias Current Tempco Input Voltage Range	-V <sub>s</sub>		+2.0 1 70 -1.22	5 <b>380</b> ±8	%/V mV nA nA/°C V
Linearity of Absolute Rate Full Range Over 0% to 50% of Full Range Reversion Error Sensitivity of Reversion Error to Symmetry of Power Supplies			±8	<2 <1 1.5	% FSD % FSD % FSD %/V of Assymetry
POWER SUPPLIES					
Voltage Levels $ +V_S -V_S +V_L $		+10.8 -10.8 +5		+13.2 -13.2 +13.2	v v v
	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} $		±12 ±19 ±0.5	±23 ±30 ±1.5	mA mA mA

Specifications subject to change without notice.

All min and max specifications are guaranteed. Specifications in boldface and tested on all production units at final electrical test.

#### **ESD SENSITIVITY** -

The AD2S80A features an input protection circuit consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model).

The AD2S80A is ESD protection Class II (2000 V min). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices ESD Prevention Manual.



3–58 S/D CONVERTERS REV. A

#### RECOMMENDED OPERATING CONDITIONS

Power Supply Voltage $(+V_S, -V_S)$ $\pm 12$ V dc $\pm 10\%$
Power Supply Voltage $V_L$ +5 V dc $\pm 10\%$
Analog Input Voltage (SIN and COS) 2V rms $\pm 10\%$
Analog Input Voltage (REF) $\dots \dots 1$ V to 8 V peak
Signal and Reference Harmonic Distortion 10% (max)
Phase Shift Between Signal and Reference . ±10 Degrees (max)
Ambient Operating Temperature Range
Commercial (JD, KD, LD) 0°C to +70°C
Industrial (AD, BD)40°C to +85°C
Extended (SD_SF_TD_TF_UD_UF) =55°C to +125°C

ABSOLUTE MAXIMUM RATINGS <sup>1</sup> (with respect to GND)
ABSOLUTE MAXIMUM RATINGS <sup>1</sup> (with respect to GND) +V <sub>S</sub> <sup>2</sup>
-V <sub>s</sub>
$+V_L$ $+V_S$
Reference
SIN
COS +14 V to $-V_S$
Any Logical Input $-0.4$ V dc to $+V_L$ dc
Demodulator Input +14 $V$ to $-V_S$
Integrator Input
VCO Input
Power Dissipation
Operating Temperature
Commercial (ID, KD, LD)

Operating To	emperature		
Commerci	al (JD, KD, LD)	. 0°C to	o +70°C
Industrial	(AD, BD)	−40°C to	o +85°C
Extended	(SD, SE, TD, TE, UD, UE)	55℃ to	+125°C
$\theta_{\rm IC}^{3}$ (40-Pin	DIP 883 Parts Only)		11°C/W
$\theta_{\rm IC}^{-3}$ (44-Pin	LCC 883 Parts Only)		10°C/W
Storage Tem	perature (All Grades)	65°C to	+150°C
Lead Tempe	rature (Soldering, 10 sec)		+300°C


#### CAUTION:


- Absolute Maximum Ratings are those values beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_S$  and  $-V_S$  pins.
- 3. With reference to Appendix C of MIL-M-38510.

Binary Bits (N)	Resolution (2 <sup>N</sup> )	Degrees /Bit	Minutes /Bit	Seconds /Bit	
0	1	360.0	21600.0	1296000.0	
1	2	180.0	10800.0	648000.0	
2	4	90.0	5400.0	324000.0	
3	8	45.0	2700.0	162000.0	
4	16	22.5	1350.0	81000.0	
5	32	11.25	675.0	40500.0	
6	64	5.625	337.5	20250.0	
7	128	2.8125	168.75	10125.0	
8	256	1.40625	84.375	5062.5	
9	512	0.703125	42.1875	2531.25	
10	1024	0.3515625	21.09375	1265.625	
11	2048	0.1757813	10.546875	632.8125	
12	4096	0.0878906	5.273438	316.40625	
13	8192	0.0439453	2.636719	158.20313	
14	16384	0.0219727	1.318359	79.10156	
15	32768	0.0109836	0.659180	39.55078	
16	65536	0.0054932	0.329590	19.77539	
17	131072	0.0027466	0.164795	9.88770	
18	262144	0.0013733	0.082397	4.94385	

Bit Weight Table

#### **AD2S80A PIN CONFIGURATIONS**





#### PIN DESIGNATIONS

MNEMONIC	DESCRIPTION
REFERENCE 1/P	REFERENCE SIGNAL INPUT
DEMOD I/P	DEMODULATOR INPUT
AC ERROR O/P	RATIO MULTIPLIER OUTPUT
cos	COSINE INPUT
ANALOG GROUND	POWER GROUND
SIGNAL GROUND	RESOLVER SIGNAL GROUND
SIN	SINE INPUT
+V <sub>s</sub>	POSITIVE POWER SUPPLY
DB1-DB16	PARALLEL OUTPUT DATA
V <sub>L</sub>	LOGIC POWER SUPPLY
ENABLE	LOGIC HI-OUTPUT DATA IN HIGH IMPEDANCE STATE, LOGIC LO PRESENTS DATA TO THE OUTPUT LATCHES.
BYTE SELECT	LOGIC HI-MOST SIGNIFICANT BYTE TO DB1-DB1 LOGIC LO-LEAST SIGNIFICANT BYTE TO DB1-DB8
INHIBIT	LOGIC LO INHIBITS DATA TRANSFER TO OUTPUT LATCHES.
DIGITAL GROUND	DIGITAL GROUND
SC1-SC2	SELECT CONVERTER RESOLUTION
DATA LOAD	LOGIC LO DB1-D16 INPUTS LOGIC HI DB1-D16 OUTPUTS
BUSY	CONVERTER BUSY, DATA NOT VALID WHILE BUSY HI
DIRECTION	LOGIC STATE DEFINES DIRECTION OF INPUT SIGNAL ROTATION
RIPPLE CLOCK	POSITIVE PULSE WHEN CONVERTER OUTPUT CHANGES FROM 1S TO ALL 0S OR VICE VERSA
-V <sub>s</sub>	NEGATIVE POWER SUPPLY
VCO I/P	VCO INPUT
INTEGRATOR I/P	INTEGRATOR INPUT
INTEGRATOR O/P	INTEGRATOR OUTPUT
DEMOD O/P	DEMODULATOR OUTPUT

#### AD2S80A

#### CONNECTING THE CONVERTER

The power supply voltages connected to  $+V_S$  and  $-V_S$  pins should be +12 V dc and -12 V dc and must not be reversed. The voltage applied to  $V_L$  can be +5 V dc to  $+V_S$ .

It is recommended that the decoupling capacitors are connected in parallel between the power lines  $+V_{\rm S}, -V_{\rm S}$  and ANALOG GROUND adjacent to the converter. Recommended values are 100 nF (ceramic) and 10  $\mu F$  (tantalum). Also capacitors of 100 nF and 10  $\mu F$  should be connected between  $+V_{\rm L}$  and DIGITAL GROUND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The resolver connections should be made to the SIN and COS inputs, REFERENCE INPUT and SIGNAL GROUND as shown in Figure 7 and described in section "CONNECTING THE RESOLVER."

The two signal ground wires from the resolver should be joined at the SIGNAL GROUND pin of the converter to minimize the coupling between the sine and cosine signals. For this reason it is also recommended that the resolver is connected using individually screened twisted pair cables with the sine, cosine and reference signals twisted separately.

SIGNAL GROUND and ANALOG GROUND are connected internally. ANALOG GROUND and DIGITAL GROUND must be connected externally.

The external components required should be connected as shown in Figure 1.

#### CONVERTER RESOLUTION

Two major areas of the AD2S80A specification can be selected by the user to optimize the total system performance. The resolution of the digital output is set by the logic state of the inputs SC1 and SC2 to be 10, 12, 14 or 16 bits; and the dynamic characteristics of bandwidth and tracking rate are selected by the choice of external components.

The choice of the resolution will affect the values of R4 and R6 which scale the inputs to the integrator and the VCO respectively (see section COMPONENT SELECTION). If the resolution is changed, then new values of R4 and R6 must be switched into the circuit.

Note: When changing resolution under dynamic conditions, do it when the BUSY is low, i.e., when Data is not changing.




Figure 1. AD2S80A Connection Diagram

#### CONVERTER OPERATION

When connected in a circuit such as shown in Figure 1 the AD2S80A operates as a tracking resolver to digital converter and forms a Type 2 closed-loop system. The output will automatically follow the input for speeds up to the selected maximum tracking rate. No convert command is necessary as the conversion is automatically initiated by each LSB increment, or decrement, of the input. Each LSB change of the converter initiates a BUSY pulse.

The AD2S80A is remarkably tolerant of input amplitude and frequency variation because the conversion depends only on the ratio of the input signals. Consequently there is no need for accurate, stable oscillator to produce the reference signal. The inclusion of the phase sensitive detector in the conversion loop ensures a high immunity to signals that are not coherent or are in quadrature with the reference signal.

#### SIGNAL CONDITIONING

The amplitude of the SINE and COSINE signal inputs should be maintained within 10% of the nominal values if full performance is required from the velocity signal.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a loss in accuracy due to internal overload. Reducing levels will result in a steady decline in accuracy. With the signal levels at 50% of the correct value, the angular error will increase to an amount equivalent to 1.3 LSB. At this level the repeatability will also degrade to 2 LSB and the dynamic response will also change, since the dynamic characteristics are proportional to the signal level.

The AD2S80A will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference.

#### REFERENCE INPUT

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is kept within the recommended operating limits.

The AD2S80A will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

#### HARMONIC DISTORTION

The amount of harmonic distortion allowable on the signal and reference lines is 10%.

Square waveforms can be used but the input levels should be adjusted so that the average value is 1.9 V rms. (For example, a square wave should be 1.9 V peak.) Triangular and sawtooth waveforms should have a amplitude of 2 V rms.

Note: The figure specified of 10% harmonic distortion is for calibration convenience only.

#### POSITION OUTPUT

The resolver shaft position is represented at the converter output by a natural binary parallel digital word. As the digital position output of the converter passes through the major carries, i.e., all "1s" to all "0s" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.

The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is always valid in advance of a RIPPLE CLOCK pulse and, as it is internally latched, only changing state (1 LSB min change) with a corresponding change in direction.

Both the RIPPLE CLOCK pulse and the DIRECTION data are unaffected by the application of the  $\overline{\text{INHIBIT}}$ . The static positional accuracy quoted is the worst case error that can occur over the full operating temperature excluding the effects of offset signals at the INTEGRATOR INPUT (which can be trimmed out — see Figure 1), and with the following conditions: input signal amplitudes are within 10% of the nominal; phase shift between signal and reference is less than 10 degrees.

These operating conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the AD2S80A can be used well outside these operating conditions providing the above points are observed.

#### VELOCITY SIGNAL

The tracking converter technique generates an internal signal at the output of the integrator (the INTEGRATOR OUTPUT pin) that is proportional to the rate of change of the input angle. This is a dc analog output referred to as the VELOCITY signal.

In many applications it is possible to use the velocity signal of the AD2S80A to replace a conventional tachogenerator.

#### DC ERROR SIGNAL

The signal at the output of the phase sensitive detector (DE-MODULATOR OUTPUT) is the signal to be nulled by the tracking loop and is, therefore, proportional to the error between the input angle and the output digital angle. This is the dc error of the converter; and as the converter is a Type 2 servo loop, it will increase if the output fails to track the input for any reason. It is an indication that the input has exceeded the maximum tracking rate of the converter or, due to some internal malfunction, the converter is unable to reach a null. By connecting two external comparators, this voltage can be used as a "built-in-test."

## AD2S80A

#### COMPONENT SELECTION

The following instructions describe how to select the external components for the converter in order to achieve the required bandwidth and tracking rate. In all cases the nearest "preferred value" component should be used, and a 5% tolerance will not degrade the overall performance of the converter. Care should be taken that the resistors and capacitors will function over the required operating temperature range. The components should be connected as shown in Figure 1.

PC compatible software is available to help users select the optimum component values for the AD2S80A, and display the transfer gain, phase and small step response.

For more detailed information and explanation, see section "CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE."

#### 1. HF Filter (R1, R2, C1, C2)

The function of the HF filter is to remove any dc offset and to reduce the amount of noise present on the signal inputs to the AD2S80A, reaching the Phase Sensitive Detector and affecting the outputs. R1 and C2 may be omitted - in which case R2 = R3 and C1 = C3, calculated below - but their use is particularly recommended if noise from switch mode power supplies and brushless motor drive is present.

Values should be chosen so that

$$15 \ k\Omega \le R1 = R2 \le 56 \ k\Omega$$

$$C1 = C2 = \frac{1}{2 \pi R1 f_{REF}}$$

and  $f_{REF} = Reference$  frequency

This filter gives an attenuation of 3 times at the input to the phase sensitive detector.

#### 2. Gain Scaling Resistor (R4)

If R1, C2 are fitted then:

$$R4 = \frac{E_{DC}}{100 \times 10^{-9}} \times \frac{1}{3} \Omega$$

where  $100 \times 10^{-9} = \text{current/LSB}$ 

If R1, C2 are not fitted then:

$$R4 = \frac{E_{DC}}{100 \times 10^{-9}} \,\Omega$$

where  $E_{DC} = 160 \times 10^{-2}$  for 10 bits resolution =  $40 \times 10^{-3}$  for 12 bits

=  $10 \times 10^{-3}$  for 14 bits

=  $2.5 \times 10^{-3}$  for 16 bits

= Scaling of the DC ERROR in volts

3. AC Coupling of Reference Input (R3, C3) Select R3 and C3 so that there is no significant phase shift at the reference frequency. That is,

$$R3 = 100 k\Omega$$

$$C3 > \frac{1}{R3 \times f_{REE}} F$$

with R3 in  $\Omega$ .

#### 4. Maximum Tracking Rate (R6)

The VCO input resistor R6 sets the maximum tracking rate of the converter and hence the velocity scaling as at the max tracking rate, the velocity output will be 8 V.

Decide on your maximum tracking rate, "T," in revolutions per second. Note that "T" must not exceed the maximum tracking rate or 1/16 of the reference frequency.

$$R6 = \frac{6.32 \times 10^{10}}{T \times n} \Omega$$

where n = bits per revolution

= 1,024 for 10 bits resolution

= 4,096 for 12 bits

= 16,384 for 14 bits

= 65,536 for 16 bits

#### 5. Closed-Loop Bandwidth Selection (C4, C5, R5)

a. Choose the closed-loop bandwidth (f<sub>BW</sub>) required ensuring that the ratio of reference frequency to bandwidth does not exceed the following guidelines:

Resolution	Ratio of Reference Frequency/Bandwidth
10	2.5:1
12	4:1
14	6:1
16	7.5:1

Typical values may be 100Hz for a 400Hz reference frequency and 500 Hz to 1000 Hz for a 5 kHz reference frequency.

b. Select C4 so that

$$C4 = \frac{21}{R6 \times f_{BW}^2} F$$

with R6 in  $\Omega$  and  $f_{BW}$  in Hz selected above.

c. C5 is given by

(Hz)

$$C5 = 5 \times C4$$

d. R5 is given by

$$R5 = \frac{4}{2 \times \pi \times f_{BW} \times C5} \Omega$$

6. VCO Phase Compensation

The following values of C6 and R7 should be fitted.

$$C6 = 470 \ pF, R7 = 68 \ \Omega$$

#### 7. Offset Adjust

Offsets and bias currents at the integrator input can cause an additional positional offset at the output of the converter of 1 arc minute typical, 5.3 arc minutes maximum. If this can be tolerated, then R8 and R9 can be omitted from the circuit.

If fitted, the following values of R8 and R9 should be used:

$$R8 = 4.7 M\Omega$$
,  $R9 = 1 M\Omega$  potentiometer

To adjust the zero offset, ensure the resolver is disconnected and all the external components are fitted. Connect the COS pin to the REFERENCE INPUT and the SIN pin to the SIGNAL GROUND and with the power and reference applied, adjust the potentiometer to give all "0s" on the digital output bits.

The potentiometer may be replaced with select on test resistors if preferred.

#### DATA TRANSFER

To transfer data the INHIBIT input should be used. The data will be valid 600 ns after the application of a logic "LO" to the INHIBIT. This is regardless of the time when the INHIBIT is applied and allows time for an active BUSY to clear. By using the ENABLE input the two bytes of data can be transferred after which the INHIBIT should be returned to a logic "HI" state to enable the output latches to be updated.

#### **BUSY Output**

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL level. A BUSY pulse is initiated each time the input moves by the analog equivalent of one LSB and the internal counter is incremented or decremented.

#### **INHIBIT** Input

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

#### **ENABLE** Input

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance condition, and the application of a logic "LO" presents the data in the latches to the output pins. The operation of the ENABLE has no effect on the conversion process.

#### **BYTE SELECT Input**

The BYTE SELECT input selects the byte of the position data to be presented at the data output DB1 to DB8. The least significant byte will be presented on data output DB9 to DB16 (with the ENABLE input taken to a logic "LO") regardless of the state of the BYTE SELECT pin. Note that when the AD2S80A is used with a resolution less than 16 bits the unused data lines are pulled to a logic "LO." A logic "HI" on the BYTE SELECT input will present the eight most significant data bits on data output DB1 and DB8. A logic "LO" will present the least significant byte on data outputs 1 to 8, i.e., data outputs 1 to 8 will duplicate data outputs 9 to 16.

The operation of the BYTE SELECT has no effect on the conversion process of the converter.

#### RIPPLE CLOCK


As the output of the converter passes through the major carry, i.e., all "1s" to all "0s" or the converse, a positive going edge on the RIPPLE CLOCK (RC) output is initiated indicating that a revolution, or a pitch, of the input has been completed.

The minimum pulse width of the ripple clock is 300 ns. RIPPLE CLOCK is normally set high before a BUSY pulse and resets before the next positive going edge of the next consecutive pulse.

The only exception to this is when DIR changes whilst the RIP-PLE CLOCK is high. Resetting of the RIPPLE clock will only occur if the DIR remains stable for two consecutive positive BUSY pulse edges.

If the AD2S80A is being used in a pitch and revolution counting application, the ripple and busy will need to be gated to prevent false decrement or increment (see Figure 2).

RIPPLE CLOCK is unaffected by INHIBIT.




NOTE: DO NOT USE ABOVE CCT WHEN INHIBIT IS "LO".

Figure 2. Diode Transistor Logic Nand Gate

#### **DIRECTION Output**

The DIRECTION (DIR) logic output indicates the direction of the input rotation. Any change in the state of DIR precedes the corresponding BUSY, DATA and RIPPLE CLOCK updates. DIR can be considered as an asynchronous output and can make multiple changes in state between two consecutive LSB update cycles. This corresponds to a change in input rotation direction but less than 1 LSB.

#### **DIGITAL TIMING**



PARAMETER	-	-	CONDITION
	T <sub>MIN</sub>	T <sub>MAX</sub>	
t <sub>1</sub>	200	600	BUSY WIDTH V <sub>H</sub>
t <sub>2</sub>	10	25	RIPPLE CLOCK V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>3</sub>	470	580	RIPPLE CLOCK V <sub>L</sub> TO NEXT BUSY V <sub>H</sub>
t <sub>4</sub>	16	45	BUSY V <sub>H</sub> TO DATA V <sub>H</sub>
t <sub>5</sub>	3	25	BUSY V <sub>H</sub> TO DATA V <sub>L</sub>
t <sub>6</sub>	70	140	INHIBIT V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>7</sub>	485	625	MIN DIR V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>8</sub>	515	670	MIN DIR V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>9</sub>	-	600	INHIBIT V <sub>L</sub> TO DATA STABLE
t <sub>10</sub>	40	110	ENABLE V <sub>L</sub> TO DATA V <sub>H</sub>
t <sub>11</sub>	35	110	ENABLE V <sub>L</sub> TO DATA V <sub>L</sub>
t <sub>12</sub>	60	140	BYTE SELECT V <sub>L</sub> TO DATA STABLE
t <sub>13</sub>	60	125	BYTE SELECT V <sub>H</sub> TO DATA STABLE

## **AD2S80A**

# CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE

The AD2S80A allows the user greater flexibility in choosing the dynamic characteristics of the resolver-to-digital conversion to ensure the optimum system performance. The characteristics are set by the external components shown in Figure 1, and the section "COMPONENT SELECTION" explains how to select desired maximum tracking rate and bandwidth values. The following paragraphs explain in greater detail the circuit of the AD2S80A and the variations in the dynamic performance available to the user.

#### **Loop Compensation**

The AD2S80A (connected as shown in Figure 1) operates as a Type 2 tracking servo loop where the VCO/counter combination and Integrator perform the two integration functions inherent in a Type 2 loop.

Additional compensation in the form of a pole/zero pair is required to stabilize any Type 2 loop to avoid the loop gain characteristic crossing the 0 dB axis with 180° of additional phase lag, as shown in Figure 5.

This compensation is implemented by the integrator components (R4, C4, R5, C5).

The overall response of such a system is that of a unity gain second order low pass filter, with the angle of the resolver as the input and the digital position data as the output.

The AD2S80A does not have to be connected as tracking converter, parts of the circuit can be used independently. This is particularly true of the Ratio Multiplier which can be used as a control transformer (see Application Note).

A block diagram of the AD2S80A is given in Figure 3.




Figure 3. AD2S80A Functional Diagram

#### Ratio Multiplier

The ratio multiplier is the input section of the AD2S80A and compares the signal from the resolver input angle,  $\theta$ , to the digital angle,  $\varphi$ , held in the counter. Any difference between these two angles results in an analog voltage at the AC ERROR OUT-PUT. This circuit function has historically been called a "Control Transformer" as it was originally performed by a electromechanical device known by that name.

The AC ERROR signal is given by

A1  $sin (\theta - \phi) sin \omega t$ 

where  $\omega = 2 \pi f_{RFF}$ 

fnrr = reference frequency

A1, the gain of the ratio multiplier stage is 14.5.

So for 2 V rms inputs signals

AC ERROR output in volts/(bit of error)

$$= 2 \times \sin\left(\frac{360}{n}\right) \times A1$$

where n = bits per rev

= 1,024 for 10 bits resolution

= 4,096 for 12 bits

= 16,384 for 14 bits

= 65,536 for 16 bits

giving an AC ERROR output

= 178 mV/bit @ 10 bits resolution

= 44.5 mV/bit @ 12 bits

= 11.125 mV/bit @ 14 bits

= 2.78 mV/bit @ 16 bits

The ratio multiplier will work in exactly the same way whether the AD2S80A is connected as a tracking converter or as a control transformer, where data is preset into the counters using the DATA LOAD pin.

#### **HF** Filter

The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network (R2, C1) to remove any dc offset at this point. Note, however, that the PSD of the AD2S80A is a wideband demodulator and is capable of aliasing HF noise down to within the loop bandwidth. This is most likely to happen where the resolver is situated in particularly noisy environments, and the user is advised to fit a simple HF filter R1, C2 prior to the phase sensitive demodulator.

The attenuation and frequency response of a filter will affect the loop gain and must be taken into account in deriving the loop transfer function. The suggested filter (R1, C1, R2, C2) is shown in Figure 1 and gives an attenuation at the reference frequency ( $f_{\rm REF}$ ) of 3 times at the input to the phase sensitive demodulator.

Values of components used in the filter must be chosen to ensure that the phase shift at  $f_{\rm REF}$  is within the allowable signal to reference phase shift of the converter.

#### Phase Sensitive Demodulator

The phase sensitive demodulator is effectively ideal and develops a mean dc output at the DEMODULATOR OUTPUT pin of

$$\frac{\pm 2\sqrt{2}}{\pi}$$
 × (DEMODULATOR INPUT rms voltage)

for sinusoidal signals in phase or antiphase with the reference (for a square wave the DEMODULATOR OUTPUT voltage will equal the DEMODULATOR INPUT). This provides a signal at the DEMODULATOR OUTPUT which is a dc level proportional to the positional error of the converter.

DC Error Scaling = 160 mV/bit (10 bits resolution)

= 40 mV/bit (12 bits resolution)

= 10 mV/bit (14 bits resolution)

= 2.5 mV/bit (16 bits resolution)

When the tracking loop is closed, this error is nulled to zero unless the converter input angle is accelerating.

#### Integrator

The integrator components (R4, C4, R5, C5) are external to the AD2S80A to allow the user to determine the optimum dynamic characteristics for any given application. The section "COMPONENT SELECTION" explains how to select components for a chosen bandwidth.

Since the output from the integrator is fed to the VCO INPUT, it is proportional to velocity (rate of change of output angle) and can be scaled by selection of R6, the VCO input resistor. This is explained in the section "VOLTAGE CONTROLLED OSCILLATOR (VCO)" below.

To prevent the converter from "flickering" (i.e., continually toggling by  $\pm 1$  bit when the quantized digital angle,  $\phi$ , is not an exact representation of the input angle,  $\theta$ ) feedback is internally applied from the VCO to the integrator input to ensure that the VCO will only update the counter when the error is greater than or equal to 1 LSB. In order to ensure that this feedback "hysteresis" is set to 1 LSB the input current to the integrator must be scaled to be 100 nA/bit. Therefore,

$$R4 = \frac{DC \ Error \ Scaling \ (mV/bit)}{100 \ (nA/bit)}$$

Any offset at the input of the integrator will affect the accuracy of the conversion as it will be treated as an error signal and offset the digital output. One LSB of extra error will be added for each 100 nA of input bias current. The method of adjusting out this offset is given in the section "COMPONENT SELECTION."

#### Voltage Controlled Oscillator (VCO)

The VCO is essentially a simple integrator feeding a pair of dc level comparators. Whenever the integrator output reaches one of the comparator threshold voltages, a fixed charge is injected into the integrator input to balance the input current. At the same time the counter is clocking either up or down, dependent on the polarity of the input current. In this way the counter is clocked at a rate proportional to the magnitude of the input current of the VCO.

During the reset period the input continues to be integrated, the reset period is constant at 400 ns.

The VCO rate is fixed for a given input current by the VCO scaling factor:

$$= 7.9 kHz/\mu A$$

The tracking rate in rps per  $\mu$ A of VCO input current can be found by dividing the VCO scaling factor by the number of LSB changes per rev (i.e., 4096 for 12-bit resolution).

The input resistor R6 determines the scaling between the converter velocity signal voltage at the INTEGRATOR OUTPUT

pin and the VCO input current. Thus to achieve a 5 V output at 100 rps (6000 rpm) and 12-bit resolution the VCO input current must be:

$$(100 \times 4096)/(7900) = 51.8 \,\mu A$$

Thus, R6 would be set to:  $5/(51.8 \times 10^{-6}) = 96 \text{ k}\Omega$ 

The velocity offset voltage depends on the VCO input resistor, R6, and the VCO bias current and is given by

The temperature coefficient of this offset is given by

Velocity Offset Tempco =  $R6 \times (VCO \ bias \ current \ tempco)$ where the VCO bias current tempco is typically  $-1.22 \ nA/^{\circ}C$ .

The maximum recommended rate for the VCO is 1.1 MHz which sets the maximum possible tracking rate.

Since the minimum voltage swing available at the integrator output is  $\pm 8$  V, this implies that the minimum value for R6 is 57 k $\Omega$ . As

Max Current = 
$$\frac{1.1 \times 10^6}{7.9 \times 10^3}$$
 = 139  $\mu A$ 

Min Value R6 
$$\frac{8}{139 \times 10^{-6}} = 57 \text{ k}\Omega$$

#### Transfer Function

By selecting components using the method outlined in the section "Component Selection," the converter will have a critically damped time response and maximum phase margin. The Closed-Loop Transfer Function is given by:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{14 (1 + s_N)}{(s_N + 2.4) (s_N^2 + 3.4 s_N + 5.8)}$$

where, s<sub>N</sub>, the normalized frequency variable is:

$$s_N = \frac{2}{\pi} \frac{s}{f_{RW}}$$

and  $f_{\rm BW}$  is the closed-loop 3 dB bandwidth (selected by the choice of external components).

The acceleration constant, KA, is given approximately by

$$K_A = 6 \times (f_{BW})^2 sec^{-2}$$

The normalized gain and phase diagrams are given in Figures 4 and 5.




Figure 4. AD2S80A Gain Plot

## AD2S80A




Figure 5. AD2S80A Phase Plot




Figure 6. AD2S80A Small Step Response

The small signal step response is shown in Figure 6. The time from the step to the first peak is  $t_1$  and the  $t_2$  is the time from the step until the converter is settled to 1 LSB. The times  $t_1$  and  $t_2$  are given approximately by

$$t_1 = \frac{1}{f_{BW}}$$

$$t_2 = \frac{5}{f_{BW}} \times \frac{R}{12}$$

where R = resolution, i.e., 10, 12, 14 or 16.

The large signal step response (for steps greater than 5 degrees) applies when the error voltage exceeds the linear range of the converter.

Typically the converter will take 3 times longer to reach the first peak for a 179 degrees step.

In response to a velocity step, the velocity output will exhibit the same time response characteristics as outlined above for the position output.

#### ACCELERATION ERROR

A tracking converter employing a Type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant  $K_A$  of the converter.

$$K_A = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator must have consistent angular units. For example if K<sub>A</sub> is in sec<sup>-2</sup>, then the input acceleration may be specified in degrees/sec<sup>2</sup> and the error output in degrees. Angular measurement may also be specified using radians, minutes of arc, LSBs, etc.

 $K_A$  does not define maximum input acceleration, only the error due to it's acceleration. The maximum acceleration allowable before the converter loses track is dependent on the angular accuracy requirements of the system.

Angular Accuracy 
$$\times K_A = Degrees/sec^2$$

 $K_A$  can be used to predict the output position error for a given input acceleration. For example for an acceleration of 100 revs/sec²,  $K_A=2.7\times10^6~\text{sec}^{-2}$  and 12-bit resolution.

Error in LSBs = 
$$\frac{Input \ acceleration \ [LSB/sec^{2}]}{K_{A} [sec^{-2}]}$$

$$= \frac{100 \ [rev/sec^2] \times 2^{12}}{2.7 \times 10^6} = 0.15 \ LSBs \ or \ 47.5 \ seconds \ of \ arc$$

To determine the value of K<sub>A</sub> based on the passive components used to define the dynamics of the converter the following should be used.

$$K_A = \frac{4.04 \times 10^{11}}{2^n \cdot R6 \cdot R4 \cdot (C4 + C5)}$$

Where n = resolution of the converter

R4, R6 in ohms

C5, C4 in farads

#### SOURCES OF ERRORS

#### Integrator Offset

Additional inaccuracies in the conversion of the resolver signals will result from an offset at the input to the integrator as it will be treated as an error signal. This error will typically be 1 arc minute over the operating temperature range.

A description of how to adjust from zero offset is given in the section "COMPONENT SELECTION" and the circuit required is shown in Figure 1.

Differential Phase Shift

Phase shift between the sine and cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers as a result of coupling. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different loads could cause differential phase shift.

The additional error caused by differential phase shift on the input signals approximates to

 $Error = 0.53 \ a \times b \ arc \ minutes$ 

where a = differential phase shift (degrees).

b = signal to reference phase shift (degrees).

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section "CONNECTING THE RESOLVER"). By taking these precautions the extra error can be made insignificant.

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's static accuracy.

However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

For example, for a phase shift of 20 degrees, a shaft rotation of 22 rps and a reference frequency of 5 kHz, the converter will exhibit an additional error of:

$$\frac{22\times20}{5000} = 0.088 Degrees$$

This effect can be eliminated by placing a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE RESOLVER").

Note: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

#### VELOCITY ERRORS

The signal at the INTEGRATOR OUTPUT pin relative to the ANALOG GROUND pin is an analog voltage proportional to the rate of change of the input angle. This signal can be used to stabilize servo loops or in the place of a velocity transducer. Although the conversion loop of the AD2S80A includes a digital section there is an additional analog feedback loop around the velocity signal. This ensures against flicker in the digital positional output in both dynamic and static states.

A better quality velocity signal will be achieved if the following points are considered:

#### 1. Protection.

The velocity signal should be buffered before use.

2. Reversion error.1

The reversion error can be nulled by varying one supply rail relative to the other.

#### 3. Ripple and Noise.

Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

The resolver is connected to the converter using separate twisted pair cable for the sine, cosine and reference signals.

Care is taken to reduce the external noise wherever possible.

An HF filter is fitted before the Phase Sensitive Demodulator (as described in the section HF FILTER).

A resolver is chosen that has low residual voltage, i.e., a small signal in quadrature with the reference.

Components are selected to operate the AD2S80A with the lowest acceptable bandwidth.

Feedthrough of the reference frequency should be removed by a filter on the velocity signal.

Maintenance of the input signal voltages at 2 V rms will prevent LSB flicker at the positional output. The analog feedback or hysteresis employed around the VCO and the intergrator is a function of the input signal levels (see section "INTEGRATOR").

Following the preceding precautions will allow the user to use the velocity signal in very noisy environments, for example, PWM motor drive applications. Resolver/converter error curves may exhibit apparent acceleration/deceleration at a constant velocity. This results in ripple on the velocity signal of frequency twice the input rotation.

#### CONNECTING THE RESOLVER

The recommended connection circuit is shown in Figure 7.




Figure 7. Connecting the AD2S80A to a Resolver

<sup>&</sup>lt;sup>1</sup>Reversion error, or side-to-side nonlinearity, is a result of differences in the up and down rates of the VCO.

## AD2S80A


In cases where the reference phase relative to the input signals from the resolver requires adjustment, this can be easily achieved by varying the value of the resistor R2 of the HF filter (see Figure 1).

Assuming that 
$$R1 = R2 = R$$
 and  $C1 = C2 = C$ 

and Reference Frequency = 
$$\frac{1}{2 \pi RC}$$

by altering the value of R2, the phase of the reference relative to the input signals will change in an approximately linear manner for phase shifts of up to 10 degrees.

Increasing R2 by 10% introduces a phase lag of 2 degrees. Decreasing R2 by 10% introduces a phase lead of 2 degrees.



Phase Shift Circuits

### TYPICAL CIRCUIT CONFIGURATION

Figure 8 shows a typical circuit configuration for the AD2S80A in a 12-bit resolution mode. Values of the external components have been chosen for a reference frequency of 5 kHz and a maximum tracking rate of 260 rps with a bandwidth of 520 Hz. Placing the values for R4, R6, C4 and C5 in the equation for K $_{\rm A}$  gives a value of 2.7  $\times$  10 $^6$ . The resistors are 0.125 W, 5% tolerance preferred values. The capacitors are 100 V ceramic, 10% tolerance components.

For signal and reference voltages greater than 2 V rms a simple voltage divider circuit of resistors can be used to generate the correct signal level at the converter. Care should be taken to ensure that the ratios of the resistors between the sine signal line and ground and the cosine signal line and ground are the same. Any difference will result in an additional position error.

For more information on resistive scaling of SIN, COS and REFERENCE converter inputs refer to the application note, "Circuit Applications of the 2881 and 2880 Resolver-to-Digital Converters."




Figure 8. Typical Circuit Configuration




Figure 9. Large Step Response Curves for Typical Circuit Shown in Figure 8

#### RELIABILITY

The AD2S80A Mean Time Between Failures (MTBF) has been calculated according to MIL-HDBK-217E, Figure 10 shows the MTBF in hours in naval sheltered conditions for AD2S80A/883B only.




Figure 10. AD2S80A MTBF Curve

#### APPLICATIONS

#### **Control Transformer**

The ratio multiplier of the AD2S80A can be used independently of the loop integrators as a control transformer. In this mode the resolver inputs  $\theta$  are multiplied by a digital angle  $\varphi$ , any difference between  $\varphi$  and  $\theta$  will be represented by the AC ERROR output as SIN  $\omega t$  sin  $(\theta - \varphi)$  or the DEMOD output as sin  $(\theta - \varphi)$ . To use the AD2S80A in this mode refer to the "Control Transformer" application note.

#### **Dynamic Switching**

In applications where the user requires wide band response from the converter, for example 100 rpm to 6000 rpm, superior performance is achieved if the converters control characteristics are switched dynamically. This reduces velocity offset levels at low tracking rates. For more information on the technique refer to "Dynamic Resolution Switching Using the Variable Resolution Monolithic Resolver-to-Digital Converters."

#### OTHER PRODUCTS

The AD2S82A is a monolithic, variable resolution 10-, 12-, 14- and 16-bit resolver to digital converter in a 44-pin J-leaded PLCC package. In addition to the AD2S80A functions it has a VCO OUTPUT which is a measure of position within a LSB, and a COMPLEMENT Data Output.

The AD2S81A is a low cost, monolithic, 12-bit resolver-todigital converter in a 28-pin ceramic DIP package.

#### **ORDERING GUIDE**

Model	Operating Temperature Range	Accuracy	Package Option*
AD2S80AJD	0°C to +70°C	8 arc min	D-40
AD2S80AKD	0°C to +70°C	4 arc min	D-40
AD2S80ALD	0°C to +70°C	2 arc min	D-40
AD2S80AAD	-40°C to +85°C	8 arc min	D-40
AD2S80ABD	-40°C to +85°C	4 arc min	D-40
AD2S80ASD	−55°C to +125°C	8 arc min	D-40
AD2S80ATD	−55°C to +125°C	4 arc min	D-40
AD2S80AUD	−55°C to +125°C	2 arc min	D-40
AD2S80ASE	−55°C to +125°C	8 arc min	E-44A
AD2S80ATE	−55°C to +125°C	4 arc min	E-44A
AD2S80AUE	−55°C to +125°C	2 arc min	E-44A
AD2S80ASD/883B	−55°C to +125°C	8 arc min	D-40
AD2S80ATD/883B	-55°C to +125°C	4 arc min	D-40
AD2S80ASE/883B	−55°C to +125°C	8 arc min	E-44A
AD2S80ATE/883B	-55°C to +125°C	4 arc min	E-44A

<sup>\*</sup>D = Ceramic DIP Package; E = Leadless Ceramic Chip Carrier Package. For outline information see Package Information section.



# Variable Resolution, Monolithic Resolver-to-Digital Converters

# AD2S81A/AD2S82A

#### **FEATURES**

Monolithic (BiMOS II) Tracking R/D Converter Ratiometric Conversion

Low Power Consumption: 300 mW typ Dynamic Performance Set by User

Velocity Output

ESD Class 2 Protection (2,000 V min)

AD2S81A

28-Pin DIP Package

**Low Cost** 

AD2S82A

44-Pin PLCC Package

10-, 12-, 14- and 16-Bit Resolution Set by User High Max Tracking Rate 1040 RPS (10 Bits)

VCO Output (Inter LSB Output)
Data Complement Facility

**APPLICATIONS** 

DC Brushless and AC Motor Control Process Control

Numerical Control of Machine Tools

Robotics

**Axis Control** 

#### GENERAL DESCRIPTION

The AD2S82A is a monolithic 10-, 12-, 14- or 16-bit tracking resolver-to-digital converter contained in a 44-pin J leaded PLCC package. Two extra functions are provided in the new surface mount package – COMPLEMENT and VCO output.

The AD2S81A is a monolithic 12-bit fixed resolution tracking resolver-to-digital converter packaged in a 28-pin DIP.


The converters allow users to select their own dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The AD2S82A allows users to select the resolution to be 10, 12, 14 or 16 bits and to track resolver signals rotating at up to 1040 revs per second (62,400 rpm) when set to 10-bit resolution.

The AD2S81A and AD2S82A convert resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high-noise immunity and tolerance of lead length when the converter is remote from the resolver.

The output word is in a three-state digital logic form available in 2 bytes on the 16 output data lines for the AD2S82A and on 8 output data lines for the AD2S81A. BYTE SELECT, ENABLE and INHIBIT pins ensure easy data transfer to 8- and 16-bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available and can be used to replace a tachogenerator.

#### AD2S82A FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

Monolithic. A one-chip solution reduces the package size required and increases the reliability.

**Resolution Set by User.** Two control pins are used to select the resolution of the AD2S82A to be 10, 12, 14 or 16 bits allowing the user to use the AD2S82A with the optimum resolution for each application.

Ratiometric Tracking Conversion. Conversion technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low cost, preferred value resistors and capacitors, and the component values are easy to select using the simple instructions given.

**Velocity Output.** An analog signal proportional to velocity is available and is linear to typically one percent. This can be used in place of a velocity transducer in many applications to provide loop stabilization in servo controls and velocity feedback data.

Low Power Consumption. Typically only 300 mW.

#### MODELS AVAILABLE

Information on the models available is given in the section "Ordering Information."

# AD2S81A/AD2S82A—SPECIFICATIONS (typical at +25°C unless otherwise specified)

Parameter	Conditions	Min	AD2S81A Typ	Max	Min	AD2S82A Typ	Max	Units
SIGNAL INPUTS Frequency Voltage Level Input Bias Current Input Impedance Maximum Voltage	art v	400 1.8 1.0	2.0 60	20,000 2.2 150 ±8	50	* * *	20,000	Hz V rms nA MΩ V pk
REFERENCE INPUT Frequency Voltage Level Input Bias Current Input Impedance		400 1.0 1.0	60	20,000 8.0 150	50	* * *	20,000	Hz V pk nA MΩ
CONTROL DYNAMICS Repeatability Allowable Phase Shift Tracking Rate  Bandwidth <sup>1</sup>	(Signals to Reference) 10 Bits 12 Bits 14 Bits 16 Bits User Selectable	-10		1 +10 260		*	1 1040 260 65 16.25	LSB Degrees rps rps rps rps
ACCURACY Angular Accuracy  Monotonicity	H J K L Guaranteed Monotonic			±30 +1 LSB			±22 + 1 LSB ±8 + 1 LSB ±4 + 1 LSB ±2 + 1 LSB	arc min arc min arc min arc min
Missing Codes (16-Bit Resolution)	J, K L						4 1	Codes Code
VELOCITY SIGNAL Linearity Reversion Error DC Zero Offset <sup>2</sup> DC Zero Offset Tempco Gain Scaling Accuracy Output Voltage Dynamic Ripple Output Load	Over Full Range  1 mA Load Mean Value	±8	±1 -22 ±9	±3 ±2 6 ±10 ±10.5 1.5		* * * * * * * *		% FSD % FSD mV μV/°C % FSD V % rms O/
INPUT/OUTPUT PROTECTION Analog Inputs Analog Outputs	Overvoltage Protection Short Circuit O/P Protection	±5.6	±8 ±8	±10.4		* .		V mA
DIGITAL POSITION Resolution Output Format Load	10, 12, 14, and 16 Bidirectional Natural Binary			3		*		LSTTL
INHIBIT <sup>3</sup> Sense Time to Stable Data	Logic LO to Inhibit			600		*		ns
ENABLE <sup>3</sup>	Logic LO Enables Position Output. Logic HI Outputs in High Impedance State			110		*		
ENABLE/Disable Time  BYTE SELECT <sup>3</sup> Sense Logic HI  Logic LO  Time to Data Available	MS Byte DB1-DB8, (LS Byte DB9-DB16) <sup>4</sup> LS Byte DB1-DB8, (LS Byte DB9-DB16) <sup>4</sup>	60		140		*		ns
SHORT CYCLE INPUTS <sup>4</sup> SC1 SC2 0 0 0 0 1 1 0 1 1	Internally Pulled High $(100 \ k\Omega) \ to \ +V_S$ $10 \ Bit$ $12 \ Bit$ $14 \ Bit$ $16 \ Bit$							
DATA LOAD <sup>4</sup> Sense	Internally Pulled High (100 k $\Omega$ ) to $+V_S$ ; Logic LO Allows Data to Be Loaded into the Counters from the Data Lines					150	300	ns

3-72 S/D CONVERTERS REV. A

Parameter	Conditions	AD28S1A Min Typ M	lax 1	AD2S82A Min Typ	Max	Units
COMPLEMENT <sup>4</sup>	Internally Pulled High (100 kfl) to +V <sub>S</sub> ; Logic LO to Activate; No Connect for Normal Operation					
BUSY <sup>3</sup> Sense Width Load	Logic HI When Position O/P Changing Use Additional Pull-Up	200 60	00	*		ns LSTTL
DIRECTION <sup>3</sup> Sense  Max Load	Logic HI Counting Up Logic LO Counting Down	3		*		LSTTL
RIPPLE CLOCK <sup>3</sup> Sense  Width Reset	Logic HI All 1s to all 0s All 0s to All 1s Dependent On Input Velocity Before Next Busy	300		*		
Load	before Next Busy	3		*		LSTTL
DIGITAL INPUTS High Voltage, V <sub>IH</sub>	INHIBIT, ENABLE DB1-DB16, Byte Select $\pm V_S = \pm 10.8 \text{ V}, V_L = 5.0 \text{ V}$	2.0		*		v
Low Voltage, $V_{IL}$		0.	.8	*		v
DIGITAL INPUTS High Current, I <sub>IH</sub>	INHIBIT, ENABLE  DB1-DB16  +V - +13 2 V V - 5 5 V	±	100	*		μА
Low Current, I <sub>IL</sub>	$\frac{\pm V_S = \pm 13.2 \text{ V}, V_L = 5.5 \text{ V}}{\text{INHIBIT}, \text{ENABLE}}$ DB1-DB16, Byte Select $\pm V_S = \pm 13.2 \text{ V}, V_L = 5.5 \text{ V}$	±	100	*		μА
DIGITAL INPUTS Low Voltage, $V_{IL}$	ENABLE = HI SC1, SC2, Data Load	1.	.0	*		v
Low Current, $\boldsymbol{I}_{IL}$	$\frac{\pm V_{S} = \pm 12.0 \text{ V}, V_{L} = 5.0 \text{ V}}{\overline{\text{ENABLE}} = \text{HI}}$ SC1, SC2, Data Load $\pm V_{S} = \pm 12.0 \text{ V}, V_{L} = 5.0 \text{ V}$	_	400	*		μА
DIGITAL OUTPUTS High Voltage, V <sub>OH</sub>	DB1-DB16 RIPPLE CLK, DIR $\pm V_S = \pm 12.0 \text{ V}, V_L = 4.5 \text{ V}$	2.4		*	3.500	v
Low Voltage, $V_{OL}$	$\begin{split} &\mathbf{I}_{\mathrm{OH}} = 100~\mu\mathrm{A}\\ &\mathbf{DB1} - \mathbf{DB16}\\ &\mathbf{RIPPLE}~\mathbf{CLK},~\mathbf{DIR}\\ &\pm \mathbf{V}_{\mathrm{S}} = \pm 12.0~\mathrm{V},~\mathbf{V}_{\mathrm{L}} = 5.5~\mathrm{V}\\ &\mathbf{I}_{\mathrm{OL}} = 1.2~\mathrm{mA} \end{split}$	0.	4	*		v
THREE-STATE LEAKAGE Current I <sub>L</sub>	DB1-DB16 Only + $V_S = \pm 12.0 \text{ V}, V_L = 5.5 \text{ V}$	±	100	*		μА
	$V_{OL} = 0 \text{ V}  + V_{S} = \pm 12.0 \text{ V}, V_{L} = 5.5 \text{ V}  V_{OH} = 5.0 \text{ V}$	±	100	*		μА

#### NOTES

<sup>&</sup>lt;sup>1</sup>Refers to small signal bandwidth.

<sup>&</sup>lt;sup>2</sup>Output offset dependent on value for R6. <sup>3</sup>Refer to timing diagram.

<sup>&</sup>lt;sup>4</sup>AD2S82A only.

<sup>\*</sup>Specifications same as AD2S81A.

Specifications subject to change without notice.

All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test.

# AD2S81A/AD2S82A — SPECIFICATIONS (typical at +25°C unless otherwise specified)

Parameter	Conditions	Min	AD2S81A Typ	Max	AD2S82A Min Typ Max	Units
RATIO MULTIPLIER AC Error Output Scaling	10 Bit 12 Bit 14 Bit 16 Bit		**		177.6 44.4 11.1 2.775	mV/Bit mV/Bit mV/Bit mV/Bit
PHASE SENSITIVE DETECTOR Output Offset Voltage Gain In Phase In Quadrature Input Bias Current Input Impedance Input Voltage	w.r.t. REF w.r.t. REF	-0.882	-0.9 60	12 -0.918 0.04 150 ±8	* * * * * * *	mV V rms/V do V rms/V do nA MΩ V
INTEGRATOR Open-Loop Gain Dead Zone Current (Hysteresis) Input Offset Voltage Input Bias Current Output Voltage Range	At 10 kHz $\pm V_{S} = \pm 10.8 \text{ V dc},$	57 ±7	100 1 60	63 5 150	* * * *	dB nA/LSB mV nA V
VCO Maximum Rate VCO Rate  VCO Power Supply Sensitivity	$\pm V_S = \pm 12 \text{ V dc}$ Positive DIR Negative DIR	1.0 7.1 7.1	1.1 7.9 7.9	8.7 8.7	* * *	MHz kHz/μA kHz/μA
Increase  Decrease			+0.5 -8.0 -8.0 +2.0	5	* * * * * * * * * * * * * * * * * * * *	%/V %/V %/V %/V
Input Offset Voltage Input Bias Current Input Bias Current Tempco Input Voltage Range Linearity of Absolute Rate			1 70 -1.22	380 ±8	*	mV nA nA/°C V
Full Range Over 0% to 50% of Full Range Reversion Error Sensitivity of Reversion Error to Symmetry of Power Supplies VCO Output <sup>1, 2</sup>			±8	<2 <1 1.5	*     *     *     *     *     *     ±2.7 ±3.0 ±3.3	% FSD % FSD % FSD %/V of Asymmetry V/LSB
POWER SUPPLIES  Voltage Levels  + V <sub>S</sub> - V <sub>S</sub> + V <sub>I</sub> .		+10.8 -10.8 +5		+13.2 -13.2 +13.2	* * *	V V V
Current $+I_{S}$ $+I_{S}$ $+I_{I_{L}}$	$\begin{array}{l} \pm V_{S} \ (a \ \pm 12 \ V \\ \pm V_{S} \ (a \ \pm 13.2 \ V \\ \pm V_{L} \ (a \ \pm 5.0 \ V \end{array})$		±12 ±19 ±0.5	±23 ±30 ±1.5	* * *	mA mA mA

#### NOTE

 $^{1}\text{The VCO}$  output swings between  $\pm 3$  V depending on the resolver direction.

Specifications subject to change without notice.

#### **ESD SENSITIVITY**

The AD2S81A and AD2S82A feature input protection circuit consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model).

The AD2S81A and AD2S82A are ESD protection Class II (2000 V min). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.



3-74 S/D CONVERTERS REV. A

<sup>&</sup>lt;sup>2</sup>AD2882A only.

<sup>\*</sup>Specifications same asAD2S81A.

<sup>\*\*</sup>Specifications same as AD2S82A.

#### RECOMMENDED OPERATING CONDITIONS

Power Supply Voltage $(+V_S \text{ to } -V_S) \dots \pm 12 \text{ V dc } \pm 10\%$
Power Supply Voltage $V_L$ +5 V dc $\pm 10\%$
Analog Input Voltage (SIN and COS) 2 V rms $\pm 10\%$
Analog Input Voltage (REF) 1 V to 8 V peak
Signal and Reference Harmonic Distortion 10% (max)
Phase Shift Between Signal and Reference . ±10 Degrees (max)
Ambient Operating Temperature Range

Commercial (JD, HP, JP, KP, LP) . . . . . . . . 0 to +70°C

#### PIN DESIGNATIONS

	1111 2 2010111110110
MNEMONIC	DESCRIPTION
REFERENCE I/P	REFERENCE SIGNAL INPUT
DEMOD I/P	DEMODULATOR INPUT
AC ERROR O/P	RATIO MULTIPLIER OUTPUT
COS I/P	COSINE INPUT
ANALOG GROUND	POWER GROUND
SIGNAL GROUND	RESOLVER SIGNAL GROUND
SIN I/P	SINE INPUT
+V <sub>s</sub>	POSITIVE POWER SUPPLY
DB1-DB16	PARALLEL OUTPUT DATA
V <sub>L</sub>	LOGIC POWER SUPPLY
ENABLE	LOGIC HI-OUTPUT DATA IN HIGH IMPEDANCE STATE, LOGIC, LO PRESENTS DATA TO THE OUTPUT LATCHES.
BYTE SELECT	LOGIC HI-MOST SIGNIFICANT BYTE TO DB1-DB8 LOGIC LO-LEAST SIGNIFICANT BYTE TO DB1-DB8.
INHIBIT	LOGIC LO INHIBITS DATA TRANSFER TO OUTPUT LATCHES.
DIGITAL GROUND	DIGITAL GROUND
SC1-SC2*	SELECT CONVERTER RESOLUTION
DATA LOAD*	LOGIC LO DB1-D16 INPUTS LOGIC HI DB1-D16 OUTPUTS
BUSY	CONVERTER BUSY, DATA NOT VALID WHILE BUSY HI
DIRECTION	LOGIC STATE DEFINES DIRECTION OF INPUT SIGNAL ROTATION
RIPPLE CLOCK	POSITIVE PULSE WHEN CONVERTER OUTPUT CHANGES FROM 1S TO ALL 0S OR VICA VERSA
-V <sub>s</sub>	NEGATIVE POWER SUPPLY
VCO I/P	VCO INPUT
INTEGRATOR I/P	INTEGRATOR INPUT
INTEGRATOR O/P	INTEGRATOR OUTPUT
DEMOD O/P	DEMODULATOR OUTPUT
COMPLEMENT*	ACTIVE LOGIC LO
VCO O/P*	VCO OUTPUT

#### \*AD2S82A ONLY.

Binary Bits (N)	Resolution (2 <sup>N</sup> )	Degrees /Bit	Minutes /Bit	Seconds /Bit
0	1	360.0	21600.0	1296000.0
1	2	180.0	10800.0	648000.0
2	4	90.0	5400.0	324000.0
3	8	45.0	2700.0	162000.0
4	16	22.5	1350.0	81000.0
5	32	11.25	675.0	40500.0
6	64	5.625	337.5	20250.0
7	128	2.8125	168.75	10125.0
8	256	1.40625	84.375	5062.5
9	512	0.703125	42.1875	2531.25
10	1024	0.3515625	21.09375	1265.625
11	2048	0.1757813	10.546875	632.8125
12	4096	0.0878906	5.273438	316.40625
13	8192	0.0439453	2.636719	158.20313
14	16384	0.0219727	1.318359	79.10156
15	32768	0.0109836	0.659180	39.55078
16	65536	0.0054932	0.329590	19.77539
17	131072	0.0027466	0.164795	9.88770
18	262144	0.0013733	0.082397	4.94385


Bit Weight Table


#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup> (with respect to GND) $+V_S^2$ ..... +14 V dc COS .....+14 V to -V<sub>s</sub> Any Logical Input . . . . . . . . . . . . . . -0.4 V dc to $+V_1$ dc Demodulator Input . . . . . . . . . . . . . . . . . . +14 V to -V<sub>S</sub> Operating Temperature Commercial (JD, HP, JP, KP, LP) ..... 0 to +70°C Storage Temperature (All Grades) . . . . . . . -65°C to +150°C Lead Temperature (Soldering, 10 sec) .....+300°C

#### CAUTION:

- Absolute Maximum Ratings are those values beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_s$  and  $-V_s$  pins.

#### AD2S81A/2S82A PIN CONFIGURATIONS





#### CONNECTING THE CONVERTER

The power supply voltages connected to  $+V_S$  and  $-V_S$  pins should be +12 V dc and -12 V dc and must not be reversed. The voltage applied to  $V_L$  can be +5 V dc to  $+V_S$ .

It is recommended that the decoupling capacitors are connected in parallel between the power lines  $+\mathrm{V}_{\mathrm{S}}$ ,  $-\mathrm{V}_{\mathrm{S}}$  and ANALOG GROUND adjacent to the converter. Recommended values are 100 nF (ceramic) and 10  $\mu\mathrm{F}$  (tantalum). Also capacitors of 100 nF and 10  $\mu\mathrm{F}$  should be connected between  $+\mathrm{V}_{\mathrm{L}}$  and DIGITAL GROUND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The resolver connections should be made to the SIN and COS inputs, REFERENCE INPUT and SIGNAL GROUND as

shown in Figure 7 and described in section "CONNECTING THE RESOLVER."

The two signal ground wires from the resolver should be joined at the SIGNAL GROUND pin of the resolver to minimize the coupling between the sine and cosine signals. For this reason it is also recommended that the resolver is connected using individually screened twisted pair cables with the sine, cosine and reference signals twisted separately.

SIGNAL GROUND and ANALOG GROUND are connected internally. ANALOG GROUND and DIGITAL GROUND must be connected externally.

The external components required should be connected as shown in Figures 1a and 1b.




Figure 1a. AD2S82A Connection Diagram




Figure 1b. AD2S81A Connection Diagram

#### CONVERTER RESOLUTION (AD2S82A ONLY)

Two major areas of the AD2S82A specification can be selected by the user to optimize the total system performance. The resolution of the digital output is set by the logic state of the inputs SC1 and SC2 to be 10, 12, 14 or 16 bits and the dynamic characteristics of bandwidth and tracking rate are selected by the choice of external components.

The choice of the resolution will affect the values of R4 and R6 which scale the inputs to the integrator and the VCO, respectively (see section COMPONENT SELECTION). If the resolution is changed, then new values of R4 and R6 must be switched into the circuit.

Note: When changing resolution under dynamic conditions, do it when the BUSY is low, i.e., when Data is not changing.

#### CONVERTER OPERATION

When connected in a circuit such as shown in Figure 1, the AD2S81A/AD2S82A operates as a tracking resolver-to-digital converter and forms a type 2 closed loop system. The output will automatically follow the input for speeds up to the selected maximum tracking rate. No convert command is necessary as the conversion is automatically initiated by each LSB increment, or decrement, of the input. Each LSB change of the converter initiates a BUSY pulse.

The AD2S81A/AD2S82A is remarkably tolerant of input amplitude and frequency variation because the conversion depends only on the ratio of the input signals. Consequently there is no need for accurate, stable oscillator to produce the reference signal. The inclusion of the phase sensitive detector in the conversion loop ensures a high immunity to signals that are not coherent or are in quadrature with the reference signal.

#### SIGNAL CONDITIONING

The amplitude of the SINE and COSINE signal inputs should be maintained within 10% of the nominal values if full performance is required from the velocity signal.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a loss in accuracy due to internal overload. Reducing levels will result in a steady decline in accuracy. With the signal levels at 50% of the correct value, the angular error will increase to an amount equivalent to 1.3 LSB. At this level the repeatability will also degrade to 2 LSB and the dynamic response will also change, since the dynamic characteristics are proportional to the signal level.

The AD2S81A/AD2S82A will not be damaged if the signal inputs are applied to the converter without the power supplies and/or the reference.

#### REFERENCE INPUT

The amplitude of the reference signal applied to the converter's input is not critical, but care should be taken to ensure it is kept within the recommended operating limits.

The AD2S81A/AD2S82A will not be damaged if the reference is supplied to the converter without the power supplies and/or the signal inputs.

#### HARMONIC DISTORTION

The amount of harmonic distortion allowable on the signal and reference lines is 10%.

Square waveforms can be used but the input levels should be adjusted so that the average value is 1.9 V rms. (For example, a square wave should be 1.9 V peak). Triangular and sawtooth waveforms should have a amplitude of 2 V rms.

Note: The figure specified of 10% harmonic distortion is for calibration convenience only.

#### POSITION OUTPUT

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.

As the digital position output of the converter passes through the major carries, i.e., all "1s" to all "0s" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.

The direction of input rotation is indicated by the DIRECTION (DIR) logic output. This direction data is always valid in advance of a RIPPLE CLOCK pulse and, as it is internally latched, only changing state (1 LSB min change) with a corresponding change in direction.

Both the RIPPLE CLOCK pulse and the DIRECTION data are unaffected by the application of the INHIBIT.

The static positional accuracy quoted is the worst case error that can occur over the full operating temperature excluding the effects of offset signals at the INTEGRATOR INPUT (which can be trimmed out — see Figures 1a and 1b), and with the following conditions: input signal amplitudes are within 10% of the nominal; phase shift between signal and reference is less than 10 degrees.

These operating conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the AD2S81A/AD2S82A can be used well outside these operating conditions providing the above points are observed.

#### VELOCITY SIGNAL

The tracking converter technique generates an internal signal at the output of the integrator (the INTEGRATOR OUTPUT pin) that is proportional to the rate of change of the input angle. This is a dc analog output referred to as the VELOCITY signal.

In many applications it is possible to use the velocity signal of the AD2S81A/AD2S82A to replace a conventional tachogenerator.

#### DC ERROR SIGNAL

The signal at the output of the phase sensitive detector (DE-MODULATOR OUTPUT) is the signal to be nulled by the tracking loop and is, therefore, proportional to the error between the input angle and the output digital angle. This is the dc error of the converter; and as the converter is a type 2 servo loop, it will increase if the output fails to track the input for any reason. It is an indication that the input has exceeded the maximum tracking rate of the converter or, due to some internal malfunction, the converter is unable to reach a null. By connecting two external comparators, this voltage can be used as a "built-in-test."

#### COMPONENT SELECTION

The following instructions describe how to select the external components for the converter in order to achieve the required bandwidth and tracking rate. In all cases the nearest "preferred value" component should be used and a 5% tolerance will not degrade the overall performance of the converter. Care should be taken that the resistors and capacitors will function over the required operating temperature range. The components should be connected as shown in Figure 1.

PC compatible software is available to help users select the optimum component values for the AD2S81A and AD2S82A, and display the transfer gain, phase and small step response.

For more detailed information and explanation, see section "CIR-CUIT FUNCTIONS AND DYNAMIC PERFORMANCE."

1. HF Filter (R1, R2, C1, C2)

The function of the HF filter is to remove any dc offset and to reduce the amount of noise present on the signal inputs to the AD2S81A/AD2S82A, reaching the Phase Sensitive Detector and affecting the outputs. R1 and C2 may be omitted – in which case R2 = R3 and C1 = C3, calculated below – but their use is particularly recommended if noise from switch mode power supplies and brushless motor drive is present.

Values should be chosen so that

$$15 k\Omega \leq R1 = R2 \leq 56 k\Omega$$

$$C1 = C2 = \frac{1}{2 \pi R1 f_{REF}}$$

and  $f_{REF} = Reference Frequency$ 

(Hz)

This filter gives an attenuation of 3 times at the input to the phase sensitive detector.

2. Gain Scaling Resistor (R4) If R1, C2 are fitted, then:

$$R4 = \frac{E_{DC}}{100 \times 10^{-9}} \times \frac{1}{3} \Omega$$

where  $100 \times 10^{-9} = \text{current/LSB}$ 

If R1, C2 are not fitted, then:

$$R4 = \frac{E_{DC}}{100 \times 10^{-9}} \Omega$$

where  $E_{DC} = 160 \times 10^{-3}$  for 10 bits resolution

=  $40 \times 10^{-3}$  for 12 bits

 $= 10 \times 10^{-3}$  for 14 bits

 $= 2.5 \times 10^{-3}$  for 16 bits

= Scaling of the DC ERROR in volts

3. AC Coupling of Reference Input (R3, C3)
Select R3 and C3 so that there is no significant phase shift at
the reference frequency. That is,

$$R3 = 100 k\Omega$$

$$C3 > \frac{1}{R3 \times f_{REF}} F$$

with R3 in  $\Omega$ .

4. Maximum Tracking Rate (R6)

The VCO input resistor R6 sets the maximum tracking rate of the converter, and hence the velocity scaling as at the max tracking rate the velocity output will be 8 V.

Decide on your maximum tracking rate, "T," in revolutions per second. Note that "T" must not exceed the maximum tracking rate or 1/16 of the reference frequency.

$$R6 = \frac{6.32 \times 10^{10}}{T \times n} \Omega$$

where n = bits per revolution

= 1,024 for 10 bits resolution

= 4,096 for 12 bits

= 16,384 for 14 bits

= 65,536 for 16 bits

5. Closed-Loop Bandwidth Selection (C4, C5, R5)

a. Choose the closed-loop bandwidth (f<sub>BW</sub>) required ensuring that the ratio of reference frequency to bandwidth does not exceed the following guidelines:

Resolution Ratio of Reference Frequency/Bandwidth

10 2.5:1
12 4:1

14 6 : 1 16 7.5 : 1

Typical values may be 100 Hz for a 400 Hz reference frequency and 500 Hz to 1000 Hz for a 5 kHz reference frequency.

b. Select C4 so that

$$C4 = \frac{21}{R6 \times f_{BW}^2} F$$

with R6 in  $\Omega$  and  $f_{BW}$  in Hz selected above.

c. C5 is given by

$$C5 = 5 \times C4 \text{ F}$$

d. R5 is given by

$$R5 = \frac{4}{2 \times \pi \times f_{RW} \times C5} \Omega$$

6. VCO Phase Compensation

The following values of C6 and R7 should be fitted:

$$C6 = 470 pF R7 = 68 \Omega$$

7. Offset Adjust

Offsets and bias currents at the integrator input can cause an additional positional offset at the output of the converter of 1 arc minute typical, 5.3 arc minutes maximum. If this can be tolerated, then R8 and R9 can be omitted from the circuit.

If fitted, the following values of R8 and R9 should be used:

$$R8 = 4.7 M\Omega$$
,  $R9 = 1 M\Omega$  potentiometer

To adjust the zero offset, ensure the resolver is disconnected and all the external components are fitted. Connect the COS pin to the REFERENCE INPUT and the SIN pin to the SIGNAL GROUND and with the power and reference applied, adjust the potentiometer to give all "0s" on the digital output bits.

The potentiometer may be replaced with select on test resistors if preferred.

#### DATA TRANSFER

To transfer data the <a href="INHIBIT">INHIBIT</a> input should be used. The data will be valid 600 ns after the application of a logic "LO" to the <a href="INHIBIT">INHIBIT</a>. This is regardless of the time when the <a href="INHIBIT">INHIBIT</a> is applied and allows time for an active BUSY to clear. By using the <a href="INABLE">INABLE</a> input the two bytes of data can be transferred after which the <a href="INHIBIT">INHIBIT</a> should be returned to a logic "HI" state to enable the output latches to be updated.

#### BUSY Output

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL level. A BUSY pulse is initiated each time the input moves by the analog equivalent of one LSB and the internal counter is incremented or decremented.

#### **INHIBIT** Input

The  $\overline{\text{INHIBIT}}$  logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the  $\overline{\text{INHIBIT}}$  automatically generates a BUSY pulse to refresh the output data.

#### **ENABLE** Input

The ENABLE input determines the state of the output data. A logic "HI" maintains the output data pins in the high impedance condition, and the application of a logic "LO" presents the data in the latches to the output pins. The operation of the ENABLE has no effect on the conversion process.

#### **BYTE SELECT Input**

The BYTE SELECT input on the AD2S82A selects the byte of the position data to be presented at the data output DB1 to DB8. The least significant byte will be presented on data output DB9 to DB16 (with the ENABLE input taken to a logic "LO") regardless of the state of the BYTE SELECT pin. Note that when the AD2S82A is used with a resolution less than 16 bits, the unused data lines are pulled to a logic "LO." A logic "HI" on the BYTE SELECT input will present the eight most significant data bits on data output DB1 and DB8. A logic "LO" will present the least significant byte on data outputs 1 to 8, i.e., data outputs 1 to 8 will duplicate data outputs 9 to 16.

When the BYTE select pin is a logic "HI" on the AD2S81A, the most significant byte is presented on Pins 8 to 15 (with the ENABLE input taken to a logic "LO"). A logic "HI" presents the 4 least significant bits on Pins 8 to 11 and places a logic "LO" on Pins 12 to 15 (with the ENABLE input taken to a logic "LO").

The operation of the BYTE SELECT has no effect on the conversion process of the converter.

#### RIPPLE CLOCK


As the output of the converter passes through the major carry, i.e., all "1s" to all "0s" or the converse, a positive going edge on the RIPPLE CLOCK (RC) output is initiated indicating that a revolution, or a pitch, of the input has been completed.

The minimum pulse width of the ripple clock is 300 ns. RIPPLE CLOCK is normally set high before a BUSY pulse and resets before the next positive going edge of the next consecutive pulse.

The only exception to this is when DIR changes while the RIP-PLE CLOCK is high. Resetting of the RIPPLE clock will only occur if the DIR remains stable for two consecutive positive BUSY pulse edges.

If the AD2S81A/AD2S82A is being used in a pitch and revolution counting application, the ripple and busy will need to be gated to prevent false decrement or increment (see Figure 2).

RIPPLE CLOCK is unaffected by INHIBIT.



NOTE: DO NOT USE ABOVE CCT WHEN INHIBIT IS "LO."

Figure 2. Diode Transistor Logic Nand Gate

#### **DIRECTION Output**

The DIRECTION (DIR) logic output indicates the direction of the input rotation. Any change in the state of DIR precedes the corresponding BUSY, DATA, and RIPPLE CLOCK updates. DIR can be considered as an asynchronous output and can make multiple changes in state between two consecutive LSB update cycles. This corresponds to a change in input rotation direction but less than 1 LSB.

#### COMPLEMENT (AD2S82A Only)

The COMPLEMENT input is internally pulled to +12 V in the INACTIVE STATE. It is pulled down to DIGITAL GROUND (100 µA) to ACTIVATE.

When used in conjunction with DATA LOAD, strobing DATA LOAD and COMPLEMENT pins to logic LO, will set the logic HIGH bits of the AD2S82A counter to a LO state. Those bits of the applied data which are logic LO will not change the corresponding bits in the AD2S82A counter:


#### For Example:

Initial Counter State	1 0 1 0 1
Applied Data Word	1 1 0 0 0
Counter State after Data Load	1 1 0 0 0
Initial Counter State	1 0 1 0 1
Applied Data Word	1 1 0 0 0
Counter State after Data Load and Complement	0 0 1 0 1

In order to read the output the following procedures should be followed:

- 1. Place Outputs in high impedance state ( $\overline{ENABLE} = HI$ ).
- 2. Present data to pins.
- 3. Pull DATA LOAD and COMPLEMENT pins to ground.
- 4. Wait 100 ns.
- Remove data from pins.
- Remove outputs from high impedance state (ENABLE = LO).
- 7. Read outputs.

#### DIGITAL TIMING



PARAMETER	T <sub>MIN</sub>	T <sub>MAX</sub>	CONDITION
t <sub>1</sub>	200	600	BUSY WIDTH V <sub>H</sub> - V <sub>H</sub>
t <sub>2</sub>	10	25	RIPPLE CLOCK V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>3</sub>	470	580	RIPPLE CLOCK VL TO NEXT BUSY VH
t <sub>4</sub>	16	45	BUSY V <sub>H</sub> TO DATA V <sub>H</sub>
t <sub>5</sub>	3	25	BUSY V <sub>H</sub> TO DATA V <sub>L</sub>
t <sub>6</sub>	70	140	INHIBIT V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>7</sub>	485	625	MIN DIR V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>8</sub>	515	670	MIN DIR V <sub>H</sub> TO BUSY V <sub>H</sub>
t <sub>9</sub>	_	600	INHIBIT V <sub>L</sub> TO DATA STABLE
t <sub>10</sub>	40	110	ENABLE V <sub>L</sub> TO DATA V <sub>H</sub>
t <sub>11</sub>	35	110	ENABLE V <sub>L</sub> TO DATA V <sub>L</sub>
t <sub>12</sub>	60	140	BYTE SELECT V <sub>L</sub> TO DATA STABLE
t <sub>13</sub>	60	125	BYTE SELECT V <sub>H</sub> TO DATA STABLE

# CIRCUIT FUNCTIONS AND DYNAMIC PERFORMANCE

The AD2S81A/AD2S82A allows the user greater flexibility in choosing the dynamic characteristics of the resolver-to-digital conversion to ensure the optimum system performance. The characteristics are set by the external components shown in Figure 1, and the section "COMPONENT SELECTION" explains how to select desired maximum tracking rate and bandwidth values. The following paragraphs explain in greater detail the circuit of the AD2S81A/AD2S82A and the variations in the dynamic performance available to the user.

#### Loop Compensation

The AD2S81A and AD2S82A (connected as shown in Figure 1a and 1b) operates as a type 2 tracking servo loop where the VCO/counter combination and integrator perform the two integration functions inherent in a type 2 loop.

Additional compensation in the form of a pole/zero pair is required to stabilize any type 2 loop to avoid the loop gain characteristic crossing the 0 dB axis with 180° of additional phase lag, as shown in Figure 5. This compensation is implemented by the integrator components (R4, C4, R5, C5).

The overall response of such a system is that of a unity gain second order low pass filter, with the angle of the resolver as the input and the digital position data as the output.

The AD2S81A/AD2S82A does not have to be connected as tracking converter, parts of the circuit can be used independently. This is particularly true of the Ratio Multiplier which can be used as a control transformer (see Application Note).

A block diagram of the AD2S81A/AD2S82A is given in Figure 3.




Figure 3. AD2S81A/AD2S82A Functional Diagram

#### Ratio Multiplier

The ratio multiplier is the input section of the AD2S81A/ AD2S82A and compares the signal from the resolver input angle,  $\theta$ , to the digital angle,  $\phi$ , held in the counter. Any difference between these two angles results in an analog voltage at the AC ERROR OUTPUT. This circuit function has historically been called a "Control Transformer" as it was originally performed by an electromechanical device known by that name.

The AC ERROR signal is given by

A1 
$$\sin (\theta - \phi) \sin \omega t$$

where  $\omega = 2 \pi f_{REF}$ 

$$f_{REF}$$
 = reference frequency

A1, the gain of the ratio multiplier stage is 14.5.

So for 2 V rms inputs signals

AC ERROR output in volts/(bit of error)

$$= 2 \times \sin\left(\frac{360}{n}\right) \times A1$$

Where n = bits per rev

= 1,024 for 10 bits resolution

= 4,096 for 12 bits

= 16,384 for 14 bits

= 65,536 for 16 bits

Giving an AC ERROR output

= 178 mV/bit @ 10 bits resolution

= 44.5 mV/bit @ 12 bits

= 11.125 mV/bit @ 14 bits

= 2.78 mV/bit @ 16 bits

The ratio multiplier will work in exactly the same way whether the AD2S81A/AD2S82A is connected as a tracking converter or as a control transformer, where data is preset into the counters using the DATA LOAD pin.

#### **HF** Filter

The AC ERROR OUTPUT may be fed to the PSD via a simple ac coupling network (R2, C1) to remove any dc offset at this point. Note, however, that the PSD of the AD2S81A/AD2S82A is a wideband demodulator and is capable of aliasing HF noise down to within the loop bandwidth. This is most likely to happen where the resolver is situated in particularly noisy environments, and the user is advised to fit a simple HF filter R1, C2 prior to the phase sensitive demodulator.

The attenuation and frequency response of a filter will affect the loop gain and must be taken into account in deriving the loop transfer function. The suggested filter (R1, C1, R2, C2) is shown in Figure 1 and gives an attenuation at the reference frequency ( $f_{\rm REF}$ ) of 3 times at the input to the phase sensitive demodulator.

Values of components used in the filter must be chosen to ensure that the phase shift at  $f_{REF}$  is within the allowable signal to reference phase shift of the converter.

#### Phase Sensitive Demodulator

The phase sensitive demodulator is effectively ideal and develops a mean dc output at the DEMODULATOR OUTPUT pin of

$$\frac{\pm 2\sqrt{2}}{\pi}$$
 × (DEMODULATOR INPUT rms voltage)

for sinusoidal signals in phase or antiphase with the reference (for a square wave the DEMODULATOR OUTPUT voltage will equal the DEMODULATOR INPUT). This provides a signal at the DEMODULATOR OUTPUT which is a dc level proportional to the positional error of the converter.

DC Error Scaling = 160 mV/bit (10 bits resolution)

= 40 mV/bit (12 bits resolution)

= 10 mV/bit (14 bits resolution)

= 2.5 mV/bit (16 bits resolution)

When the tracking loop is closed, this error is nulled to zero unless the converter input angle is accelerating.

#### Integrator

The integrator components (R4, C4, R5, C5) are external to the AD2S81A/AD2S82A to allow the user to determine the optimum dynamic characteristics for any given application. The section "COMPONENT SELECTION" explains how to select components for a chosen bandwidth.

Since the output from the integrator is fed to the VCO INPUT, it is proportional to velocity (rate of change of output angle) and can be scaled by selection of R6, the VCO input resistor. This is explained in the section "VOLTAGE CONTROLLED OSCILLATOR (VCO)" below.

To prevent the converter from "flickering" (i.e., continually toggling by  $\pm 1$  bit when the quantized digital angle,  $\varphi$ , is not an exact representation of the input angle,  $\theta$ ), feedback is internally applied from the VCO to the integrator input to ensure that the VCO will only update the counter when the error is greater than or equal to 1 LSB. In order to ensure that this feedback "hysteresis" is set to 1 LSB the input current to the integrator must be scaled to be 100 nA/bit. Therefore,

$$R4 = \frac{DC \; Error \; Scaling \; (mV/bit)}{100 \; (nA/bit)}$$

Any offset at the input of the integrator will affect the accuracy of the conversion as it will be treated as an error signal and offset the digital output. One LSB of extra error will be added for each 100 nA of input bias current. The method of adjusting out this offset is given in the section "COMPONENT SELECTION."

#### Voltage Controlled Oscillator (VCO)

The VCO is essentially a simple integrator feeding a pair of dc level comparators. Whenever the integrator output reaches one of the comparator threshold voltages, a fixed charge is injected into the integrator input to balance the input current. At the same time the counter is clocking either up or down, dependent on the polarity of the input current. In this way the counter is clocked at a rate proportional to the magnitude of the input current of the VCO.

During the reset period the input continues to be integrated, the reset period is constant at 400 ns.

The VCO rate is fixed for a given input current by the VCO scaling factor:

$$= 7.9 kHz/\mu A$$

The tracking rate in rps per  $\mu$ A of VCO input current can be found by dividing the VCO scaling factor by the number of LSB changes per rev (i.e., 4096 for 12-bit resolution).

The input resistor R6 determines the scaling between the converter velocity signal voltage at the INTEGRATOR OUTPUT pin and the VCO input current. Thus to achieve a 5 V output at 100 rps (6000 rpm) and 12-bit resolution the VCO input current must be:

$$(100 \times 4096)/(7900) = 51.8 \,\mu A$$

Thus, R6 would be set to:  $5/(51.8 \times 10^{-6}) = 96 \text{ k}\Omega$ 

The velocity offset voltage depends on the VCO input resistor, R6, and the VCO bias current and is given by

Velocity Offset Voltage = 
$$R6 \times (VCO \ bias \ current)$$

The temperature coefficient of this offset is given by

Velocity Offset Tempco =  $R6 \times (VCO \text{ bias current tempco})$ where the VCO bias current tempco is typically  $-1.22 \text{ nA}^{\circ}\text{C}$ .

The maximum recommended rate for the VCO is 1.1 MHz which sets the maximum possible tracking rate.

Since the minimum voltage swing available at the integrator output is  $\pm 8$  V, this implies that the minimum value for R6 is 57 k $\Omega$ . As

Max Current = 
$$\frac{1.1 \times 10^6}{7.9 \times 10^3}$$
 = 139  $\mu A$ 

Min Value R6 
$$\frac{8}{139 \times 10^{-6}}$$
 = 57  $k\Omega$ 

#### VCO OUTPUT

In order to overcome the "freeplay" inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of digital angle output.

The converter updates the output if the error is an LSB or greater and the VCO output gives the positional error smaller than 1 LSB.

Figure 4 illustrates how the VCO output compensates for instances where, due to hysteresis, there is no change in the digital count output for 1 LSB change in input angle. The sum of the digital count output and VCO output equals the actual input angle.




Figure 4.

#### Transfer Function

By selecting components using the method outlined in the section "Component Selection," the converter will have a critically damped time response and maximum phase margin. The Closed-Loop Transfer Function is given by:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{14 (1 + s_N)}{(s_N + 2.4) (s_N^2 + 3.4 s_N + 5.8)}$$

where, s<sub>N</sub>, the normalized frequency variable is:

$$s_N = \frac{2}{\pi} \frac{s}{f_{BW}}$$

and  $f_{\rm BW}$  is the closed loop 3 dB bandwidth (selected by the choice of external components).

The acceleration constant, K<sub>A</sub>, is given approximately by

$$K_A = 6 \times (f_{RW})^2 sec^{-2}$$

The normalized gain and phase diagrams are given in Figures 5 and 6.




Figure 5. AD2S81A/AD2S82A Gain Plot




Figure 6. AD2S81A/AD2S82A Phase Plot

The small signal step response is shown in Figure 7. The time from the step to the first peak is t<sub>1</sub> and the t<sub>2</sub> is the time from the step until the converter is settled to 1 LSB. The times t<sub>1</sub> and to are given approximately by

$$t_1 = \frac{1}{f_{BW}}$$

$$t_2 = \frac{5}{f_{BW}} \times \frac{R}{12}$$

where R = resolution, i.e., 10, 12, 14 or 16.




Figure 7. AD2S81A/AD2S82A Small Step Response

The large signal step response (for steps greater than 5 degrees) applies when the error voltage exceeds the linear range of the converter.

Typically the converter will take three times longer to reach the first peak for a 179 degrees step.

In response to a velocity step, the velocity output will exhibit the same time response characteristics as outlined above for the position output.

#### ACCELERATION ERROR

A tracking converter employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant KA of the converter.

$$K_A = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator must have consistent angular units. For example, if KA is in sec-2, then the input acceleration may be specified in degrees/sec<sup>2</sup> and the error output in degrees. Angular measurement may also be specified using radians, minutes of arc, LSBs, etc.

 $K_A$  does not define maximum input acceleration, only the error due to it's acceleration. The maximum acceleration allowable before the converter loses track is dependent on the angular accuracy requirements of the system.

Angular Accuracy  $\times K_A = degrees/sec^2$ 

KA can be used to predict the output position error for a given input acceleration. For example for an acceleration of 100 revs/sec<sup>2</sup>,  $K_A = 2.7 \times 10^6 \text{ sec}^{-2}$  and 12-bit resolution.

Error in LSBs = 
$$\frac{Input \ acceleration \ [LSB/sec^2]}{K_A [sec^{-2}]}$$

$$= \frac{100 \ [rev/sec^2] \times 2^{12}}{2.7 \times 10^6} = 0.15 \ LSBs \ or \ 47.5 \ seconds \ of \ arc$$

To determine the value of KA based on the passive components used to define the dynamics of the converter the following should be used:

$$K_A = \frac{4.04 \times 10^{11}}{2^n \cdot R6 \cdot R4 \cdot (C4 + C5)}$$

Where n = resolution of the converter

R4, R6 in ohms

C5, C4 in farads

# SOURCES OF ERRORS

#### Integrator Offset

Additional inaccuracies in the conversion of the resolver signals will result from an offset at the input to the integrator as it will be treated as an error signal. This error will typically be 1 arc minute over the operating temperature range.

A description of how to adjust from zero offset is given in the section "COMPONENT SELECTION" and the circuit required is shown in Figure 1a, b.

#### Differential Phase Shift

Phase shift between the sine and cosine signals from the resolver is known as differential phase shift and can cause static error. Some differential phase shift will be present on all resolvers as a result of coupling. A small resolver residual voltage (quadrature voltage) indicates a small differential phase shift. Additional phase shift can be introduced if the sine channel wires and the cosine channel wires are treated differently. For instance, different cable lengths or different loads could cause differential phase

The additional error caused by differential phase shift on the input signals approximates to

Error =  $0.53 \text{ a} \times \text{b}$  arc minutes

where a = differential phase shift (degrees).

b = signal to reference phase shift (degrees).

This error can be minimized by choosing a resolver with a small residual voltage, ensuring that the sine and cosine signals are handled identically and removing the reference phase shift (see section "CONNECTING THE RESOLVER"). By taking these precautions the extra error can be made insignificant.

Under static operating conditions phase shift between the reference and the signal lines alone will not theoretically affect the converter's static accuracy.

However, most resolvers exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions to an additional error defined by:

$$\frac{\textit{Shaft Speed (rps)} \times \textit{Phase Shift (Degrees)}}{\textit{Reference Frequency}}$$

For example, for a phase shift of 20 degrees, a shaft rotation of 22 rps and a reference frequency of 5 kHz, the converter will exhibit an additional error of:

$$\frac{22 \times 20}{5000} = 0.088 \text{ degrees}$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the resolver (see section "CONNECTING THE RESOLVER").

Note: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.

#### VELOCITY ERRORS

The signal at the INTEGRATOR OUTPUT pin relative to the ANALOG GROUND pin is an analog voltage proportional to the rate of change of the input angle. This signal can be used to stabilize servo loops or in the place of a velocity transducer. Although the conversion loop of the AD2S81A/AD2S82A includes a digital section, there is an additional analog feedback loop around the velocity signal. This ensures against flicker in the digital positional output in both dynamic and static states.

A better quality velocity signal will be achieved if the following points are considered:

1. Protection.

The velocity signal should be buffered before use.

Reversion error.<sup>1</sup>

The reversion error can be nulled by varying one supply rail relative to the other.

3. Ripple and Noise.

Noise on the input signals to the converter is the major cause of noise on the velocity signal. This can be reduced to a minimum if the following precautions are taken:

The resolver is connected to the converter using separate twisted pair cable for the sine, cosine and reference signals.

Care is taken to reduce the external noise wherever possible.

An HF filter is fitted before the Phase Sensitive Demodulator (as described in the section HF FILTER).

A resolver is chosen that has low residual voltage, i.e., a small signal in quadrature with the reference.

Components are selected to operate the AD2S81A/AD2S82A with the lowest acceptable bandwidth.

Feedthrough of the reference frequency should be removed by a filter on the velocity signal.

Maintenance of the input signal voltages at 2 V rms will prevent LSB flicker at the positional output. The analog feedback or hysteresis employed around the VCO and the integrator is a function of the input signal levels (see section "INTEGRATOR").

Following the preceding precautions will allow the user to use the velocity signal in very noisy environments for example PWM motor drive applications. Resolver/converter error curves may exhibit apparent acceleration/deceleration at a constant velocity. This results in ripple on the velocity signal of frequency twice the input rotation.

#### CONNECTING THE RESOLVER

The recommended connection circuit is shown in Figure 8.




Figure 8. Connecting the AD2S82A to a Resolver

In cases where the reference phase relative to the input signals from the resolver requires adjustment, this can be easily achieved by varying the value of the resistor R2 of the HF filter (see Figure 1a, b).

Assuming that 
$$R1 = R2 = R$$
 and  $C1 = C2 = C$ 

and Reference Frequency  $\frac{1}{2\pi RC}$ 

by altering the value of R2, the phase of the reference relative to the input signals will change in an approximately linear manner for phase shifts of up to 10 degrees.

Increasing R2 by 10% introduces a phase lag of 2 degrees. Decreasing R2 by 10% introduces a phase lead of 2 degrees.




Figure 9. Phase Shift Circuits

<sup>&</sup>lt;sup>1</sup>Reversion error, or side-to-side nonlinearity, is a result of differences in the up and down rates of the VCO.




Figure 10. Typical Circuit Configuration

#### TYPICAL CIRCUIT CONFIGURATION

Figure 10 shows a typical circuit configuration for the AD2S81A/AD2S82A in a 12-bit resolution mode. Values of the external components have been chosen for a reference frequency of 5 kHz and a maximum tracking rate of 260 rps with a bandwidth of 520 Hz. Placing the values for R4, R6, C4 and C5 in the equation for  $K_A$  gives a value of  $2.7 \times 10^6$ . The resistors are 0.125 W, 5% tolerance preferred values. The capacitors are 100 V ceramic, 10% tolerance components.

For signal and reference voltages greater than 2 V rms a simple voltage divider circuit of resistors can be used to generate the correct signal level at the converter. Care should be taken to ensure that the ratios of the resistors between the sine signal line and ground and the cosine signal line and ground are the same. Any difference will result in an additional position error.

For more information on resistive scaling of SIN, COS and REFERENCE converter inputs, refer to the application note "Circuit Applications of the 2881 and 2880 Resolver-to-Digital Converters."




Figure 11. Large Step Response Curves for Typical Circuit Shown in Figure 10

#### APPLICATIONS

#### Control Transformer

The ratio multiplier of the AD2S82A can be used independently of the loop integrators as a control transformer. In this mode the resolver inputs  $\theta$  are multiplied by a digital angle  $\varphi,$  any difference between  $\varphi$  and  $\theta$  will be represented by the AC ERROR output as SIN  $\omega t$  sin  $(\theta \text{-} \varphi)$  or the DEMOD output as sin  $(\theta \text{-} \varphi)$ . To use the AD2S81A/AD2S82A in this mode refer to the "Control Transformer" application note.

#### **Dynamic Switching**

In applications where the user requires wide band response from the converter, for example 100 rpm to 6000 rpm, superior performance is achieved if the converters control characteristics are switched dynamically. This reduces velocity offset levels at low tracking rates. For more information on the technique refer to "Dynamic Resolution Switching Using the Variable Resolution Monolithic Resolver-to-Digital Converters."

REV. A S/D CONVERTERS 3–85

#### **ORDERING GUIDE**

	Accuracy	Operating Temperature Range	Package Option*
AD2S81AJD	30 arc min	0°C to +70°C	D-28
AD2S82AHP AD2S82AJP AD2S82AKP AD2S82ALP	22 arc min 8 arc min 4 arc min 2 arc min	0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	P-44A P-44A P-44A P-44A

<sup>\*</sup>D = Ceramic DIP Package; P = Plastic Leaded Chip Carrier (PLCC) Package. For outline information see Package Information section.

#### OTHER PRODUCTS

The AD2S80A is a monolithic resolver to digital converter offering 10-16 bits of resolution and user selectable dynamics. The AD2S80A is also available in 40-pin ceramic DIP, 44-pin LCC and is qualified to MIL-STD 883B Rev C.

The AD2S46 is a highly integrated hybrid resolver/synchro to digital converter packaged in a 28-pin ceramic DIP. The part offers the user 1.3 arc minutes of accuracy over the full military temperature range.

The AD2S34 is a dual channel 14-bit hybrid resolver to digital converter packaged in a 1 in<sup>2</sup> 32-pin flatpack.

The 1740/41/42 are hybrid resolver/synchro to digital converters which incorporate pico-transformer isolated input signal conditioning.



# Variable Resolution, Monolithic Resolver-to-Digital Converter

**AD2S83** 

#### **FEATURES**

Monolithic Tracking R/D Converter
44-Pin PLCC Package
10-, 12-, 14- or 16-Bit Resolution Set by User
Ratiometric Conversion
Low Power Consumption: 300 mW typ
Dynamic Performance Set by User
High Max Tracking Rate 1040 RPS (10 Bits)
High Accuracy Velocity Output
Industrial Temperature Range Versions
ESD Class 2 Protection (2,000 V min)

APPLICATIONS
DC and AC Motor Control
Process Control
Numerical Control of Machine Tools
Robotics
Axis Control
Military Servo Control

#### GENERAL DESCRIPTION

The AD2S83 is a monolithic 10-, 12-, 14- or 16-bit tracking resolver-to-digital converter contained in a 44-pin PLCC ceramic package. It is manufactured on Analog Devices' BiMOS II process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip.

The converter allows users to select their own resolution and dynamic performance with external components. This allows the users great flexibility in defining the converter that best suits their system requirements. The converter allows users to select the resolution to be 10, 12, 14 or 16 bits and to track resolver signals rotating at up to 1040 revs per second (62,400 rpm) when set to 10-bit resolution.


The AD2S83 converts resolver format input signals into a parallel natural binary digital word using a ratiometric tracking conversion method. This ensures high noise immunity and tolerance of long leads allowing the converter to be located remote from the resolver.

The position output from the converter is presented via 3-state output pins which can be configured for operations with 8- or 16-bit busses. BYTE SELECT, ENABLE and INHIBIT pins ensure easy data transfer to 8- and 16-bit data buses, and outputs are provided to allow for cycle or pitch counting in external counters.

An analog signal proportional to velocity is also available and can be used to replace a tachogenerator.

The AD2S83 operates over reference frequencies in the range 50 Hz to 20,000 Hz.

#### FUNCTIONAL BLOCK DIAGRAM



#### PRODUCT HIGHLIGHTS

High Accuracy Velocity Output. A precision analog velocity signal with a typical linearity of  $\pm 0.25\%$  and reversion error less than  $\pm 0.5\%$  is generated by the AD2S83. The provision of this signal removes the need for mechanical tachogenerators used in servo systems to provide loop stabilization and speed control.

Monolithic. A one-chip solution reduces the package size and increases the reliability.

**Resolution Set by User.** Two control pins are used to select the resolution of the AD2S83 to be 10, 12, 14 or 16 bits allowing the user to use the AD2S83 with the optimum resolution for each application.

Ratiometric Tracking Conversion. This technique provides continuous output position data without conversion delay and is insensitive to absolute signal levels. It also provides good noise immunity and tolerance to harmonic distortion on the reference and input signals.

Dynamic Performance Set by the User. By selecting external resistor and capacitor values the user can determine bandwidth, maximum tracking rate and velocity scaling of the converter to match the system requirements. The external components required are all low cost, preferred value resistors and capacitors, and the component values are easy to select using the free component selection software.

Low Power Consumption. Typically only 300 mW.

#### MODELS AVAILABLE

Information on the models available is given in the section "Ordering Information."

# AD2S83 — SPECIFICATIONS (typical at +25°C unless otherwise specified)

Parameter	Conditions	AD Min	2S83J Typ	Max	Units
SIGNAL INPUTS (SIN, COS) Frequency Voltage Level Input Bias Current Input Impedance	-	50 1.8 1.0	2.0 60	20,000 2.2 150	Hz V rms nA MΩ
REFERENCE INPUT (REF) Frequency Voltage Level Input Bias Current Input Impedance		50 1.0 1.0	60	20,000 8.0 150	Hz V pk nA MΩ
PERFORMANCE Repeatability Allowable Phase Shift Tracking Rate  Bandwidth <sup>1</sup>	(Signals to Reference) 10 Bits 12 Bits 14 Bits 16 Bits User Selectable	-10		±1 +10 1040 260 65 16.25	LSB Degrees rps rps rps rps
ACCURACY Angular Accuracy Monotonicity Missing Codes (16-Bit Resolution)	A Guaranteed Monotonic A			±8 +1 LSB	arc min
VELOCITY SIGNAL Linearity  Reversion Error DC Zero Offset² DC Zero Offset Tempco Gain Scaling Accuracy Output Voltage Dynamic Ripple	VCO Rate 0-600 kHz VCO Rate 600 kHz-1100 kHz	±8	0.25 0.5 0.25 -22	0.4 0.8 0.5 6	% FSD % FSD % FSD mV µV/°C % FSD V % rms O/P
INPUT/OUTPUT PROTECTION Analog Inputs Analog Outputs	Overvoltage Protection Short Circuit O/P Protection	±5.6	±8 ±8	±10.4	V mA
DIGITAL POSITION Resolution Output Format Load	10, 12, 14, and 16 Bidirectional Natural Binary			3	Bits LSTTL
INHIBIT <sup>3</sup> Sense Time to Stable Data	Logic LO to INHIBIT			600	ns
ENABLE <sup>3</sup> ENABLE <sup>3</sup> /Disable Time	Logic LO Enables Position Output Logic HI Outputs in High Impedance State	35		110	ns
BYTE SELECT <sup>3</sup> Sense Logic HI Logic LO	MS Byte DB1-DB8 LS Byte DB1-DB8	60		140	
Time to Data Available SHORT CYCLE INPUTS SC1 SC2	Internally Pulled High via 100 k $\Omega$ 100 k $\Omega$ to +V $_{\rm S}$	60		140	ns
0 0 0 1 1 0 1 1	10-Bit Resolution 12-Bit Resolution 14-Bit Resolution 16-Bit Resolution				

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

3–88 S/D CONVERTERS REV. 0

Parameter	Conditions	Min	AD2S83 Typ	Max	Units
COMPLEMENT	Internally Pulled High via $100 \text{ k}\Omega$ to $+V_s$ . Logic LO to Activate; No Connect for Normal Operation				
DATA LOAD					
Sense	Internally Pulled High via $100  \text{k}\Omega$ to $+\text{V}_\text{S}$ . Logic LO Allows  Data to be Loaded into the Counters from the Data Lines		150	300	ns
BUSY <sup>3</sup>					
Sense Width	Logic HI When Position O/P Changing	200		600	ns
Load	Use Additional Pull-Up (See Figure 2)			1	LSTTL
DIRECTION <sup>3</sup> Sense	Logic HI Counting Up Logic LO Counting Down	8		2	LOTTI
Max Load				3	LSTTL
RIPPLE CLOCK <sup>3</sup> Sense Width	Logic HI All 1s to All 0s All 0s to All 1s Dependent on Input Velocity	300			
Reset Load	Before Next Busy		**	3	LSTTL
DIGITAL INPUTS Input High Voltage, $V_{IH}$	INHIBIT, ENABLE DB1-DB16, Byte Select	2.0			v
Input Low Voltage, $V_{IL}$	$ \begin{array}{l} \pm V_S = \pm 10.8 \text{ V}, V_L = 5.0 \text{ V} \\ \hline 1NHIBIT, ENABLE \\ DB1-DB16, Byte Select \\ \pm V_S = \pm 13.2 \text{ V}, V_L = 5.0 \text{ V} \end{array} $			0.8	v
DIGITAL INPUTS					
Input High Current, I <sub>IH</sub>	INHIBIT, ENABLE  DB1-DB16			±100	μА
Input Low Current, I <sub>IL</sub>	$\frac{\pm V_S = \pm 13.2 \text{ V}, V_L = 5.5 \text{ V}}{\overline{\text{INHIBIT}}, \overline{\text{ENABLE}}}$ $DB1-DB16, \text{ Byte Select}$ $\pm V_S = \pm 13.2 \text{ V}, V_L = 5.5 \text{ V}$			±100	μΑ
DIGITAL INPUTS					
Low Voltage, $V_{IL}$	ENABLE = HI SC1, SC2, DATA LOAD +V = +12 0 V V = 5 0 V	r.		1.0	V
Low Current, $I_{IL}$	$\frac{\pm V_S = \pm 12.0 \text{ V}, V_L = 5.0 \text{ V}}{\overline{\text{ENABLE}} = \overline{\text{HI}}}$ $SC1, SC2, \overline{\text{DATA}} \overline{\text{LOAD}}$ $\pm V_S = \pm 12.0 \text{ V}, V_L = 5.0 \text{ V}$			-400	μА
DIGITAL OUTPUTS				- 175	
High Voltage, V <sub>OH</sub>	DB1-DB16 RIPPLE CLK, DIR $\pm V_S = \pm 12.0 \text{ V}, V_L = 4.5 \text{ V}$	2.4			v V
Low Voltage, $V_{OL}$	$\begin{split} I_{OH} &= 100~\mu\text{A} \\ DB1-DB16 \\ RIPPLE CLK, DIR \\ &\pm V_S = \pm 12.0~V, V_L = 5.5~V \\ I_{OL} &= 1.2~\text{mA} \end{split}$			0.4	v

#### NOTES

<sup>&</sup>lt;sup>1</sup>Refers to small signal bandwidth.

<sup>&</sup>lt;sup>2</sup>Output offset dependent on value for R6.

<sup>&</sup>lt;sup>3</sup>Refer to timing diagram.

All min and max specifications are guaranteed. Specifications in **boldface** are tested on all production units at final electrical test.

Specifications subject to change without notice.

# AD2S83 — SPECIFICATIONS (typical at +25°C unless otherwise specified)

			AD2S83		T
Parameter	Conditions	Min	Тур	Max	Units
THREE-STATE LEAKAGE Current I <sub>L</sub>	DB1-DB16 Only $\pm V_S = \pm 12.0 \text{ V}, V_L = 5.5 \text{ V}$ $V_{OL} = 0 \text{ V}$			±50	μА
	$\pm V_S = \pm 12.0 \text{ V}, V_L = 5.5 \text{ V}$ $V_{OH} = 5.0 \text{ V}$			±50	μΑ
RATIO MULTIPLIER					<del> </del>
AC Error Output Scaling	10 Bit		177.6		mV/Bit
	12 Bit		44.4		mV/Bit
	14 Bit		11.1		mV/Bit
	16 Bit		2.775		mV/Bit
PHASE SENSITIVE DETECTOR				10	
Output Offset Voltage Gain				12	mV
In Phase	w.r.t. REF	-0.882	-0.9	-0.918	V rms/V dc
In Ouadrature	w.r.t. REF	-0.882	-0.9	±0.02	V rms/V dc
Input Bias Current	W.I.I. A.D.		60	150	nA
Input Impedance			1		MΩ
Input Voltage				±8	v
INTEGRATOR			40		
Open-Loop Gain	At 10 kHz	57	60	63	dB
Dead Zone Current (Hysteresis)			100	_	nA/LSB
Input Offset Voltage			10	5 <b>150</b>	mV
Input Bias Current Output Voltage Range		+0	60	150	nA V
Output Voltage Range		**			*
VCO					+
Maximum Rate		1.0	1.1		MHz
VCO Rate	+ve DIR	8.1	8.3	8.5	kHz/μA
	-ve DIR	8.1	8.3	8.5	kHz/μA
VCO Power Supply Sensitivity				0.5	0/77
Increase	$\begin{array}{c c} +V_S \\ -V_S \end{array}$		•	-0.5 +0.5	%/V %/V
Input Offset Voltage	-v <sub>s</sub>			0.6	mV
Input Bias Current			12	55	nA
Input Bias Current Tempco		7	-1.22		nA/°C
Input Voltage Range	***			±8	v
Linearity of Absolute Rate					
Full Range			0.5	0.8	% FSD
Over 0% to 50% of Full Range Reversion Error			0.25 0.25	<b>0.4</b> 0.5	% FSD
			0.25		% FSD
POWER SUPPLIES Voltage Levels					
+V <sub>S</sub>		+10.8		+13.2	v
$-\mathbf{V_{S}}$		-10.8		-13.2	v
$+\mathbf{V_L}$		+5		+V <sub>s</sub>	v
Current	1			_	
± <u>I</u> s	+V <sub>5</sub> @ +12 V	-	±12	±23	mΛ
$\pm I_{S}$	±V <sub>s</sub> @ ±13.2 V		±19	±30	mA
$\pm I_L$	+V <sub>L</sub> @ ±5.0 V		±0.5	±1.5	mA

All min and max specifications are guaranteed. Specifications in **boldface** and tested on all production units at final electrical test. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS <sup>1</sup> (with respect to GND)
$+V_S^2$
-V <sub>S</sub>
$+V_L^2$ $+V_S$
Reference
SIN
COS
Any Logic Input $-0.4$ V dc to $+V_L$ dc
Demodulator Input +14 $V$ to $-V_S$
Integrator Input
VCO Input
Power Dissipation
Operating Temperature
Industrial (AP)40°C to +85°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C
CAUTION:

- Absolute Maximum Ratings are those values beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_S$  and  $-V_S$  pins.

#### RECOMMENDED OPERATING CONDITIONS

Power Supply Voltage $(+V_S, -V_S) \dots \pm 12 \text{ V dc} \pm 10\%$
Power Supply Voltage $V_L$ +5 V dc $\pm$ 10%
Analog Input Voltage (SIN and COS) $\dots 2 V \text{ rms} \pm 10\%$
Analog Input Voltage (REF) 1 V to 8 V peak
Signal and Reference Harmonic Distortion 10% (max)
Phase Shift Between Signal and Reference $.\pm 10$ Degrees (max)
Ambient Operating Temperature Range
Industrial (AP)40°C to +85°C



#### ESD SENSITIVITY\_

The AD2S83 features an input protection circuit consisting of large "distributed" diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model).


The AD2S83 is ESD protection Class II (2000 V min). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. For further information on ESD precautions, refer to Analog Devices ESD Prevention Manual.

#### **ORDERING GUIDE**

	Temperature	Package	
Model	Range	Accuracy	Option*
AD2S83AP	−40°C to +85°C	8 arc min	P-44A

 $<sup>^{\</sup>star}P=$  Plastic Leaded Chip Carrier. For outline information see Package Information section.

#### PIN CONFIGURATION



#### PIN DESIGNATIONS

Pin		
Nos.	Mnemonic	Description
1	REFERENCE I/P	Reference Signal Input
2	DEMOD I/P	Demodulator Input
3	AC ERROR O/P	Ratio Multiplier Output
4	cos	Cosine Input
5	ANALOG GND	Power Ground
6	SIGNAL GND	Resolver Signal Ground
7	SIN	Sine Input
8	$+V_S$	Positive Power Supply
10-25	BIT 1-BIT 16	Parallel Output Data
26	$+V_{L}$	Logic Power Supply
27	ENABLE	Logic HI-Output Data in High Impedance State Logic LO-Presents Data to the Output Latches
28	BYTE SELECT	Logic HI-Most Significant Byte to DB1-DB8 Logic LO-Least Significant Byte
		to DB1-DB8
30	INHIBIT	Logic LO Inhibits Data Transfer to Output Latches
31	DIGITAL GND	Digital Ground
32, 33	SC1-SC2	Select Converter Resolution
34	DATA LOAD	Logic LO DB1-DB16 Inputs
35	COMPLEMENT	Logic HI DB1-D16 Outputs
36	BUSY	Converter Busy, Data not Valid While Busy HI
37	DIRECTION	Logic State Defines Direction of Input Signal Rotation
38	RIPPLE CLOCK	Positive Pulse when Converter. Output Changes from 1s to All 0s or Vice Versa
39	$-V_s$	Negative Power Supply
40	VCO I/P	VCO Input
41	VCO O/P	VCO Output
42	INTEGRATOR O/P	Integrator Output
43	INTEGRATOR I/P	Integrator Input
44	DEMOD I/P	Demodulator Output



# Low Cost, Complete 12-Bit Resolver-to-Digital Converter

AD2S90

#### **FEATURES**

Complete Monolithic Resolver-to-Digital Converter Incremental Encoder Emulation (1024-Line)
Absolute Serial Data (12-Bit)
Differential Inputs
12-Bit Resolution
Analog Velocity Output
Industrial Temperature Range
20-Pin PLCC
Low Power

APPLICATIONS
Industrial Motor Control
Servo Motor Control
Industrial Gauging
Encoder Emulation
Automotive Motion Sensing and Control
Factory Automation
Limit Switching

#### GENERAL DESCRIPTION

The AD2S90 is a complete 12-bit resolution tracking resolver-todigital converter. No external components are required to operate the device.

The converter accepts 2 V rms  $\pm$  10% input signals in the range 2–10 kHz on the SIN, COS and REF inputs. A Type II servo loop is employed to track the inputs and convert the input SIN and COS information into a digital representation of the input angle. The bandwidth of the converter is set internally at 1 kHz. The maximum tracking rate is 750 rps at 12-bit resolution.


Angular position output information is available in two forms, absolute serial binary and incremental A quad B.

The absolute serial binary output is 12-bit (1 in 4096). The data output pin is high impedance when Chip Select  $\overline{\text{CS}}$  is logic HI. This allows the connection of multiple converters onto a common bus. Absolute angular information in serial pure binary form is accessed by  $\overline{\text{CS}}$  followed by the application of an external clock (SCLK) with a maximum rate of 2 MHz

The encoder emulation outputs A, B and NM continuously produce signals equivalent to a 1024 line encoder. When decoded this corresponds to 12-bits resolution. Three common north marker pulse widths are selected via a single pin (NMC).

An analog velocity output signal provides an accurate representation of input angular velocity of the input signals, in either a clockwise or counterclockwise direction. The velocity full scale is  $\pm 2.5$  V dc equivalent to  $\pm 300$  rps/V dc.

#### FUNCTIONAL BLOCK DIAGRAM



The AD2S90 operates on a ±5 V dc ±5% power supplies and is fabricated on Analog Devices' Linear Compatible CMOS process (LC<sup>2</sup>MOS), LC<sup>2</sup>MOS is a mixed technology process that combines precision bipolar circuits with low power CMOS logic circuits.

#### PRODUCT HIGHLIGHTS

Complete Resolver-Digital Interface. The AD2S90 provides the complete solution for digitizing resolver signals (12-bit resolution) without the need for external components.

**Dual Format Position Data.** Incremental encoder emulation in standard A QUAD B format with selectable North Marker width. Absolute serial 12-bit angular binary position data accessed via simple 3-wire interface.

Single High Accuracy Grade in Low Cost Package. ±8 arc minutes of angular accuracy available in a 20-pin PLCC.

Low Power. 50 mW power consumption.

**Analog Velocity Output.** Analog output which represents the input velocity of a resolver shaft.

# **AD2S90** — SPECIFICATIONS $(V_{DD}=+5\ V\pm5\%,\ V_{SS}=-5\ V\pm5\%,\ AGND=DGND=0\ V,\ T_A=-40^{\circ}C$ to +85°C unless otherwise stated)

Parameter	Min	Тур	Max	Units	Test Condition
SIGNAL INPUTS					
Voltage Amplitude	1.8	2.0	2.2	V rms	Differential SIN to SIN LO, COS to COS LO
Frequency	2		10	kHz	333 13 333 23
Input Bias Current	-		100	nA	$V_{IN} = 2 \pm 10\% \text{ V rms}$
Input Impedance	1.0			MΩ	$V_{IN} = 2 \pm 10\% \text{ V rms}$
Common-Mode Volts <sup>1</sup>			100	mV peak	CMV @ SINLO, COSLO w.r.t.
CMRR	60	İ		dB	AGND @ 10 kHz
REFERENCE INPUT					
Voltage Amplitude	1.8	2.0	2.2	V rms	
Frequency	2	2.0	10	kHz	
Input Bias Current	1 -		100	nA	
Input Impedance	100		100	kΩ	
Permissible Phase Shift	-10	ĺ	+10	Degrees	Relative to SIN, COS Inputs
	-10		T10	Degrees	Relative to SIN, COS Inputs
CONVERTER DYNAMICS		l			
Bandwidth		1.0		kHz	
Maximum Tracking Rate	750			rps	
VCO Rate (CLKOUT)			2.0	MHz	
Settling Time					
1° Step		5		ms	
179° Step	ļ	20		ms	
ACCURACY					
Angular Accuracy			±8 +1 LSB <sup>2</sup>	arc min	
Repeatability <sup>3</sup>		98 18	1	LSB	•
VELOCITY OUTPUT			- A A		
Scaling	285	300	315	rps/V dc	
Max Output Voltage	±2.375	±2.500	±2.625	V dc	
Reversion Error	-2.3/3	=2.500	±0.5	% FS	$V_{OUT} = \pm 2.5 \text{ V dc}$
Linearity			1.0	% FS	V <sub>OUT</sub> - ±2.5 V uc
Offset			±10	mV dc	
Load Drive Capability		1 Sept 200	±250	μA	V - +25 V do
	- 1	X.	1230	μΛ	$V_{OUT} = \pm 2.5 \text{ V dc}$
LOGIC INPUTS SCLK, CS		· ·		l	
Input High Voltage (V <sub>INH</sub> )	3.5			V dc	$V_{DD} = +5 \text{ V dc}, V_{SS} = -5 \text{ V dc}$
Input Low Voltage (V <sub>INL</sub> )			1.5	V dc	$V_{DD} = +5 \text{ V dc}, V_{SS} = -5 \text{ V dc}$
Input Current (I <sub>IN</sub> )			10	μA	
Input Capacitance			10	pF	·
LOGIC OUTPUTS DATA, A, B,					
NM, CLKOUT, DIR					$V_{DD} = +5 \text{ V dc}, V_{SS} = -5 \text{ V dc}$
Output High Voltage	4.0			V dc	$I_{OH} = 1 \text{ mA}$
Output Low Voltage			1.0	V dc	$I_{OL} = 1 \text{ mA}$
SERIAL CLOCK (SCLK)					
SCLK Input Rate		ļ	2	MHz	1:1 Mark Space Ratio
Rise/Fall Time	!	1	1û	ns	
NORTH MARKER CONTROL (NMC)					
90°	+4.75	+5.0	+5.25	V dc	North Marker Width Relative to
180°	-0.75	0.0	+0.75	V dc V dc	to "A" Cycle
360°	-4.75	-5.0	-5.25	V dc V dc	to A Cycle
	7./3	5.0	3.23	v uc	
POWER SUPPLIES			15.25	37.4.	
$\mathbf{v}_{\mathbf{DD}}$	+4.75	+5.00	+5.25	V dc	
$\mathbf{v}_{ss}$	-4.75	-5.00	-5.25	V dc	
$I_{DD}$			8.0	mA	
$I_{ss}$	1	1	8.0	mA	

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

NOTES <sup>1</sup>If the tolerance on signal inputs =  $\pm 5\%$ , then CMV = 200 mV.

 $<sup>^{2}1</sup>$  LSB = 5.3 arc minute.

<sup>&</sup>lt;sup>3</sup>Specified at constant temperature.

Specifications subject to change without notice.

#### RECOMMENDED OPERATING CONDITIONS PIN DESCRIPTIONS Power Supply Voltage $(V_{DD} - V_{SS})$ . . . . . . . . . ±5 V dc ± 5% Analog Input Voltage (SIN, COS & REF) ... 2 V rms ± 10% Pin Signal and Reference Harmonic Distortion . . . . . . . . . . . 10% No. Mnemonic **Function** Phase Shift between Signal and Reference . . . . . . . . . ±10° 1 AGND Analog ground, reference ground. Ambient Operating Temperature Range 2 SIN SIN channel noninverting input connect Industrial (AP) . . . . . . . . . . . . . . . . . -40°C to +85°C to resolver SIN HI output, SIN to SIN $LO = 2 \text{ V rms} \pm 10\%$ . ABSOLUTE MAXIMUM RATINGS\* 3 SIN LO SIN channel inverting input connect to resolver SIN LO. $V_{SS}^-$ to AGND . . . . . . . . . . . . . . +0.3 V dc to -7.0 V dc 4 DATA Serial interface data output. High AGND to DGND $\dots -0.3 \text{ V}$ dc to $V_{DD} + 0.3 \text{ V}$ dc impedance with $\overline{CS} = HI$ . Enabled Analog Inputs to AGND by $\overline{CS} = 0$ . 5 Serial interface clock. Data is clocked SCLK out on "first" negative edge of SCLK Analog Output to AGND after a LO transition on CS. 12 SCLK pulses to clock data out. Digital Inputs to DGND, CSB, Chip select, Active LO, Logic LO transi-tion enables DATA output. Digital Outputs to DGND, NM, A,B, Encoder A output. A leads B for increasing DIR, CLKOUT DATA .... -0.3 V dc to $V_{DD}$ + 0.3 V dc angular rotation. Operating Temperature Range Encoder B output. Industrial (AP) . . . . . . . . . . . . . . . . . . -40°C to +85°C Encoder North Marker emulation output. NM Pulse triggered as code passes through zero. Three common pulse widths available. 10 Indicates direction of rotation of input. \*Stresses above those listed in "Absolute Maximum Ratings" may cause per-Logic HI = increasing angular rotation. manent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated Logic LO = decreasing angular rotation. in the operational section is not implied. Exposure to absolute maximum 11 DGND Digital power ground return. rating conditions for extended periods may affect device reliability. 12 $V_{ss}$ Negative power supply, $-5 \text{ V dc} \pm 5\%$ . 13 $V_{DD}$ Positive power supply, $+5 \text{ V dc} \pm 5\%$ . ORDERING GUIDE 14 NC Not connected.

15

16

17

18

19

20

NMC

VEL

REF

COS LO

COS

CLKOUT

North marker width control. Internally

Internal VCO clock output. Indicates

angular velocity of input signals. Max

rate = 2 MHz. CLKOUT is a 200 ns

Bipolar analog velocity output. Indicates angular velocity of input signals.

Positive voltage w.r.t. AGND indicates

increasing angle. FSD = 750 rps.

Converter reference input. Normally derived from resolver primary

excitation. REF =  $2 \text{ V rms} \pm 10\%$ .

COS channel inverting input. Connect

Phase shift w.r.t. COS and SIN =

COS channel noninverting input. Connect to resolver COS HI output.

pulled HI via 50 k $\Omega$  nominal.

positive pulse.

 $\pm 10^{\circ}$  max.

to resolver COS LO.

 $COS = 2 V rms \pm 10\%$ .


Package

Model	Kange	Accuracy	Option	
AD2S90AP	-40°C to +85°C	8 arc min	P-20A	
*D = Plantin I	anded Chin Courier For	outling inform		

**Temperature** 

Madal

Plastic Leaded Chip Carrier. For outline information see Package Information section.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



# Low Cost LVDT-to-Digital Converter

**AD2S93** 

### **FEATURES**

Full Function Monolithic LVDT-to-Digital Converter Absolute Serial Data Output Uncommitted Differential Input 14-Bits Repeatability Loss of Signal Detection 14-Bit Resolution Analog Velocity Output Industrial Temperature Range 28-Pin PLCC Low Power

APPLICATIONS
Industrial Gauging
Industrial Process Control
Linear Positioning Systems
Linear Actuator Control
Automotive Motion Sensing and Control
Factory Automation

### **GENERAL DESCRIPTION**

The AD2S93 is a complete 14-bit resolution tracking LVDT-todigital converter.


A Type II servo loop is employed to track the A-B input and produce a digital output equal to (A-B)/REF, where REF is a fixed amplitude ac reference phase coherent with the A-B input. This allows the measurement of any 2-, 3-, 4- and 5-wire LVDTs or alternative amplitude modulated input. The bandwidth of the converter is set by the user externally between a range of 500 Hz-1000 Hz.

The AD2S93 has a 16-bit serial output. The MSB (LOS), read first, indicates loss of the A, B or reference inputs to the converter or transducer. The second and third MSBs are flags indicating whether  $-(A-B) \le -REF$  (UNR) or  $A-B \le +REF$  (OVR). The displacement data is presented as 13-bit offset binary giving a  $\pm 12$  bits operating range. LOS, OVR and UNR are pinned out on the device. In addition, NULL is available; this flags when A-B=0.

Absolute displacement information is accessed when  $\overline{CS}$  is taken LO followed by the application of an external clock (SCLK) with a maximum rate of 2 MHz. Data is read MSB first. When  $\overline{CS}$  is high, the DATA output is high impedance; this allows daisy chaining of more than one converter onto a common bus.

The A, B differential input allows the user to scale the A, B input between 1 and 10. This enables the user to accurately set up the inputs matching the REF input to the DIFF output. The DIFF output is the resultant A-B.

### FUNCTIONAL BLOCK DIAGRAM



An analog velocity output is provided which accurately indicates the input velocity of the input signals. The full-scale output is  $\pm 2.5 \text{ V}$  dc equivalent to a maximum 130 Hz full stroke constant velocity displacement.

The AD2S93 operates on a  $\pm 5$  V  $\pm 5\%$  power supplies and is fabricated on Analog Devices' linear compatible CMOS process (LC<sup>2</sup>CMOS). (LC<sup>2</sup>CMOS) is a mixed technology process that combines precision bipolar circuits with low power logic.

### PRODUCT HIGHLIGHTS

Complete LVDT-to-Digital Interface. The AD2S93 provides the complete solution for digitizing LVDT signals to 14-bit resolution.

Serial 16-Bit Output Data. One 16-bit read from the AD2S93 determines input signal continuity (LOS), over and underrange detection and 13 bits of offset binary displacement information.

High Accuracy Grade in Low Cost Package. 0.05% and 0.1% integral linearity over the full  $-40^{\circ}$ C to  $85^{\circ}$ C operating temperature range.

**Uncommitted Differential Input.** Allows configuration of 2-, 3-, 4- and 5-wire LVDTs.

Multiple Converter Interfacing. High impedance data output and a simple three-wire interface, reduces cabling and eliminates bus contention.

Low Power. 50 mW power consumption.

# **AD2S93** — SPECIFICATIONS ( $V_{DD}=5$ V $\pm$ 5%, $V_{ss}=-5$ V $\pm$ 5%, AGND = DGND = 0 V, $T_A=-40^{\circ}C$ to +85°C unless otherwise stated)


Parameter	Min	Тур	Max	Units	Test Conditions
SIGNAL INPUTS					
Frequency	2		10	kHz	
Voltage Level	1.8	2.0	2.2	V rms	
Input Bias Current			500	nA	
Input Impedance	1.0			MΩ	
CMRR	60			dB	
REFERENCE INPUT					
Frequency	2		10	kHz	
Voltage Level	1.8	2.0	2.2	V rms	
Input Bias Current			500	nA	
Input Impedance	1.0			MΩ	
Permissible Phase Shift	-10		+10	Degrees	
CONVERTER DYNAMICS					
Bandwidth	500		1000	Hz	Set by User
Response Time $0 \pm FSR$			20	ms	
ACCURACY			:40		
Integral Linearity			0.1	% FSD	AP
			0.05	% FSD	BP
Repeatability			±1	LSB	
VELOCITY OUTPUT		~ <u>"</u>			
Scaling		50		Hz/V dc	
Max Output Voltage	±2.375	±2.500	$\pm 2.625$	V dc	
Reversion Error	NAW CE		$\pm 0.5$	% FS	
Linearity		# "	1.0	% FS	
Offset			$\pm 10$	mV dc	
Load Drive Capability			±250	μA	
LOGIC INPUTS SCLK, CS		<i>*</i>			
Input High Voltage, V <sub>INH</sub>	3.5	<b>*</b>		V dc	
Input Low Voltage, V <sub>INL</sub>			1.5	·V dc	
Input Current I <sub>IN</sub>			10	μA	
Input Capacitance			10	pF	
LOGIC OUTPUTS OVR, UNR, LOS, NULL, DATA, A,					
Output High Voltage	4.0			V dc	
Output Low Voltage			1.0	V dc	
SERIAL CLOCK (SCLK)					
SCK Input Rate			2	MHz	
			L	<u> </u>	L

Specifications subject to change without notice.

RECOMMENDED OPERATING CONDITIONS
Power Supply Voltage $(V_{DD} - V_{SS}) \dots \pm 5 \text{ V dc } \pm 5\%$
Analog Input Voltage (A, B and REF) 2 V rms ±10%
Signal and Reference Harmonic Distortion 10%
Phase Shift between Signal and Reference ±10°
Ambient Operating Temperature Range
Industrial (AP, BP) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
ABSOLUTE MAXIMUM RATINGS*
V <sub>DD</sub> to AGND0.3 V to +7.0 V dc
V <sub>SS</sub> to AGND
AGND to DGND0.3 V to V <sub>DD</sub> +0.3 V dc
Analog Inputs to AGND REF $V_{SS}$ -0.3 V to $V_{DD}$ +0.3 V
A, B
Analog Output to AGND VEL V <sub>SS</sub> to V <sub>DD</sub>
Digital Inputs to DGND
$\overline{CS}$ , SCLK
Digital Outputs to DGND
NULL, A, B, DIR,
CLKOUT, DATA $-0.3 \text{ V to V}_{DD} +0.3 \text{ V}$
Operating Temperature Range
Industrial (A, B) $-40^{\circ}$ C to $+85^{\circ}$ C
Lead Temperature (Soldering 10 sec) +300°C
Power Dissipation to +75°C
Derates above +75°C by
+Co

*Stresses above those listed in "Absolute Ratings"	may cause permanent dar	n-
age to the device. This is a stress rating only and		
device at these or any other conditions above those		
section is not implied. Exposure to absolute max	cimum rating conditions f	or
extended periods may affect device reliability.		

# PIN CONFIGURATION



Pin	Description				
A, B	Uncommitted differential inputs for the A-B signal inputs.				
REF	Single ended input for fixed amplitude reference				
DIFF OUT	Output of signal input preamplifier.				
GAIN	Connect GAIN pin to DIFF OUT for nominal × 1. Gains greater than 1 can be resistively scaled. Do not leave unconnected.				
DATA	16-bit serial data output. Thirteen bits of absolute position information + over- and underrange + LOS.				
SCLK	Serial Clock. Maximum rate = 2 MHz.				
CS	Chip Select. Loads serial interface with current positional information. Enables output.				
CLKOUT	Clocks a pulse every corresponding LSB increment. Mark space ratio indicates input velocity.				
DIR	Indicates direction. DIR HI for positive displacement and LO for negative displacement.				
NULL	Denotes null position.				
LOS	Denotes A or B lines loss of connection and loss of reference to transducer or converter.				
OVR, UNR	Two pins that denote whether the input signals are underrange, -ve posn, +ve posn or overrange.				
VEL	Analog Velocity Output.				
EXTRC	Determines system dynamics. Connect C and RC				
	(serial) parallel combination across EXTRC and VEL to define loop dynamics.				
AGND	Analog Ground.				
DGND	Digital Ground.				
AEO, DI	AC couple output of AC bridge with a capacitor placed between AEO and DI.				
$V_{ss}$	Negative power supply $-5.0 \text{ V}$ dc $\pm 5\%$ .				
$V_{DD}$	Positive power supply +5.0 V dc ±5%.				

# AD2S93

### Principle of Operation

The AD2S93 is based on a Type 2 tracking loop. Three external passive components are required to set the dynamics of the loop. The input format is one fixed signal ac reference and an amplitude modulated reference; this is decoded into a ±12-bit serial offset binary output. The output word is complemented with the inclusion of input state detection and an additional loss of transducer or converter reference and loss of signal detection. The total word length is 16 bits (see Figure 1) with the MSB denoting the loss of an input and the second and third MSBs determining whether the transducer signal is either over- or underrange. (Over- and underrange refers to when the signal input to the converter exceeds the reference.)

### **Data Output Format**

The operating range of the converter is 14 bits. This gives a bipolar resolution of 12 bits in both positive and negative directions, i.e., +4096 (positive) and -4096 (negative). The thirteenth bit is used to denote the sign of the data. An additional bit indicates the span limit or overrange of the transducer input. Overrange signifies that the A, B input is larger than the REF input. The addition of overrange increases the converter's resolution to 14 bits (12 bits underrange + 12 bits negative position + 12 bits overrange). The underrange and overrange states are decoded prior to a read.

	220		DB2	555	DATA DB-D15
FUNCTION	LOS	UNR	OVR	SIGN	12 BITS OF DATA

WHERE UNR = UNDERRANGE AND OVR = OVERBANGE

Figure 1. Data Output Format

The null point of operation is denoted by half full-scale code, the NULL output produces a positive going as the count passes through zero.

### Interfacing to the AD2S93

Accessing the serial interface is by a three-wire interface DATA, SCLK and  $\overline{CS}$ . The data is loaded into the serial interface from the internal counters when  $\overline{CS}$  goes LO. SCLK can then be applied (a minimum of 600 ns after  $\overline{CS} = LO$ ) and the data retrieved from the DATA output pin, MSB first. The maximum clock rate is 2 MHz.

### **Built-in Diagnostics**

The first three bits read from the serial interface preceding the data can be used to determine whether the data is valid or not. The 2nd and 3rd MSB tell the user whether the inputs to the converter are within the linear operating range of the converter, either overrange (positive) or underrange (negative). The MSB is a continuity flag, LOS, which will be HI if one of the following statements are true.

- 1. Either or both of the signal inputs, A and B, have become disconnected from the converter.
- 2. The reference has become disconnected from the converter.
- 3. The reference has become disconnected from the transducer.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

3–100 S/D CONVERTERS REV. 0



# Low Cost Reference Oscillator

# AD2S99

#### **FEATURES**

Sine Wave Oscillator
Two Phase-locked Sine Wave Outputs
Programmable Output Frequency Range 2 kHz-20 kHz
Programmable Output Amplitude
Wide Power Supply Range
"Loss-of-Signal" Indicator
Small 20-Pin PLCC Package
Low Cost

### APPLICATIONS

Primary Winding Excitation of Resolvers Synchros LVDTs RVDTs Pressure Transducers Load Cells Inductosyns\* AC Bridges

### **GENERAL DESCRIPTION**

The AD2S99 is a programmable sine wave oscillator contained in a 20-pin PLCC package, with an operating temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.


The main use of the AD2S99 is to provide two signals. An excitation signal is provided for an ac transducer, also, a reference signal, phase locked to the transducer outputs, which can be used to demodulate the transducer outputs. The AD2S99 requires only two external components, one resistor and one capacitor.

The AD2S99 operates on resolver format SINE and COSINE signals. These are dynamically phase compensated by varying the transducer excitation, producing complete alignment between the SINE, COSINE and Reference signal.

Elimination of the temperature dependent phase shifts found with inductive transducers, and their resultant errors is therefore achieved.

The AD2S99 is manufactured on a LC<sup>2</sup>MOS process which combines high density and low power CMOS logic with high accuracy bipolar linear circuitry.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

### **Dynamic Phase Compensation**

The AD2S99 dynamically compensates for any phase variation in the transducer by phase locking the outputs of the transducer to the reference output of the AD2S99.

## Programmable Frequency

The oscillator frequency is easily programmed to 2 kHz, 5 kHz, 10 kHz or 20 kHz by using the frequency select pins.

# Programmable Output Amplitude

Pin programmable to 4 V rms or 7 V rms output amplitudes.

# Loss of Signal Pin

The "LOS" output indicates a signal failure if both the sensor outputs feeding back to the AD2S99 are lost.

<sup>\*</sup>Inductosyn is a registered trademark of Farrand, Industries, Inc.

# **AD2S99** — **SPECIFICATIONS** $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_S = \pm 15 \text{ V dc}, R_1 = 345 \text{K } [1\%] \text{ unless otherwise}$

Parameter	Min	Тур	Max	Units	Conditions
ANALOG INPUTS SIN, COS <sup>1</sup>					
Maximum Amplitude	0.7		2.2	V rms	
FREQUENCY OUTPUT RANGE					SEL1 SEL2
	1800	2000	2200	Hz	0 0
	4500	5000	5500	Hz	0 1
	9000	10000	11000	Hz	1 0
	18000	20000	22000	Hz	1 1
ACCURACY	+	<del> </del>		<b></b>	
Frequency	Ì		±10	%	$V_s = \pm 4.75 \text{ to } \pm 15.75 \text{ V } @ -40^{\circ}\text{C to } +85^{\circ}\text{C}$
rrequency	1	±2	-10	%	$V_{S} = \pm 15 \text{ V } @ +25 ^{\circ}\text{C}$
		±6		%	$V_{S} = \pm 15 \text{ V } @ +23 \text{ C}$ $V_{S} = \pm 15 \text{ V } @ -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$
		Ξ0		70	V <sub>S</sub> = ±13 V @ -40 C to +83 C
OUTPUT DRIVE CAPABILITY					
EXC, to $\overline{\text{EXC}}$	1		10	mA rms	Max Capacitive Load $(C_L) = 30 \text{ pF}$
REF, REF	1		10	mA rms	Max Capacitive Load $(C_L) = 30 \text{ pF}$
DIFFERENTIAL OUTPUT	1				
EXC, EXC	3.88	4	4.12	V rms	GAIN = 0; $R_{LOAD}$ = 200 $\Omega$ to GND
REF, REF	3.88	4	4.12	Vrms	GIAIT O, ILOAD 200 II IO GITE
EXC, EXC	6.79	7	7.21	V rms	GAIN = 1; $R_{LOAD}$ = 350 $\Omega$ to GND
REF, REF	6.79	7	7.21	V rms	7 V rms Obtained Only @ $V_S \ge \pm 8 \text{ V}$
KEF, KEF	0.79	'	/.21	V IIIIS	(Single Ended Output Gives Half
				10 B	the Voltage Range)
PHASE SENSITIVE DETECTOR		Ja. 1	V 88 8 8		
Phase Range	0	8	180	Degrees	
Detector Threshold	0.4	0.5	0.6	V rms	
PHASE CONTROL RANGE		-		9	
SIN Input to REF Output	10		1806		
	, V	A-4	100		
HARMONIC DISTORTION		100 B			
$\overline{REF}$ , $\overline{EXC}$	1 1	-30		dB	
POWER DISSIPATION	10.	100		mW	
POWER SUPPLIES		<del> </del>			
V <sub>DD</sub>	+4.75		+15.75	v	· ·
	-4.75		-15.75	v	
V <sub>SS</sub> Quiescent Current	4.73	4	15.75	mA	,
	<del>                                     </del>	ļ <u> </u>			
TEMPERATURE RANGE	-40 65		+85	.€	Operating
	-65		+150	°C	Storage
POWER SUPPLY REJECTION RATIO					$V_{SS}/V_{DD}$ to REF, REF EXC, EXC
SEL1, SEL2 INPUTS					
Input High Voltage (V <sub>INH</sub> )	AGND -0.4		AGND +0.4	V dc	Logic 1
Input Low Voltage (V <sub>INI.</sub> )	$V_{SS}-0.25$		V <sub>SS</sub> +0.4	V dc	Logic 0
	T SS 0.23	-	1 . 88 . 3.4	1 44	- 202 7
GAIN INPUTS		1		l	
Input High Voltage (V <sub>INH</sub> )	$V_{DD}$ -0.4		$V_{DD}+0.25$	V dc	Logic 1
Input Low Voltage (V <sub>INL</sub> )	$V_{ss}$ -0.25		$V_{SS}+0.4$	V dc	Logic 0
LOS OUTPUT					
LOS Output High Voltage (V <sub>OH</sub> )	$V_{DD}$ -0.4	$V_{DD}$	V <sub>DD</sub> +0.25	V dc	Logic 1
LOS Output Low Voltage (V <sub>OL</sub> )	V <sub>SS</sub> +0.4	V <sub>ss</sub>	V <sub>ss</sub> -0.4	v	Logic 0
NOTES	1 33	1 33	1 30		L

### NOTES

 $<sup>^{1}</sup>Either$  SIN or COS input must not exceed input limits. Worst Case  $sin\theta$  =  $cos\theta$  where  $\theta$  =  $45^{\circ}.$ 

Specifications subject to change without notice.


### RECOMMENDED OPERATING CONDITIONS

Power Supply Voltage ( $V_{DD}$ to $V_{SS}$ ) $\pm 4.75$ V to $\pm 15.75$ V
Analog Input Voltage (SIN and COS) 2 V rms $\pm 10\%$
Frequency Select (SEL1 and SEL2) V <sub>SS</sub> to AGND
Operating Temperature Range40°C to +85°C

ABSOLUTE MAXIMUM RATINGS*
$V_{\mathbf{DD}}$
$V_{SS}$
Operating Temperature40°C to +85°C
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Outputs (EXC, EXC, REF, REF and LOS)
$\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots $
Analog Input Voltages (SIN and COS) $\pm 5$ V rms
Output Amplitude Control (GAIN)
$\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots $
Frequency Select (SEL1, SEL2)
$\dots$ V <sub>SS</sub> $-0.4$ V to AGND $+0.4$ V

# CAUTION:

### PIN CONFIGURATION



NOTE: THE AD2S99 WILL BE AVAILABLE IN A CERAMIC PACKAGE.

1	AGND	Analog ground pin, Measure SIN and COS inputs with reference to AGND.
2	PHASE ADJ	Input with a voltage range of $\pm 2$ volts with respect to AGND. Phase shifts the EXC output relative to the REF output from 0 to 180 degrees.
3	NC	Not Connected.
4	NC	Not Connected.
5	NC	Not Connected.
6	LOS	LOS signal is a logic output which swings between $V_{SS}$ and $V_{DD}$ . Logic high when both SIN and COS signals are below the input detector threshold of 0.5 $\pm$ 0.1 volts.
7	$V_{ss}$	Negative power supply pin. −4.75 V to −15.75 V dc.
8	$V_{DD}$	Positive power supply pin. +4.75 V to +15.75 V dc.
9	EXC	Complement of the signal found on the EXC pin.
10	EXC	Excitation output. Can drive 10 mA with a 30 pF capacative load, with an output voltage of 2 V or 3.5 V rms.
11	GNDOP	Ground pin for reference outputs EXC, EXC, REF, and REF. Internally connected to AGND.
12	REF	Converter reference output sine wave can drive 10 mA with a 30 pF load, with an amplitude of 2 V or 3.5 V rms.
13	REF	Complement of the signal found on REF pin.
14	GAIN	Controls the output voltages of EXC, EXC, REF, REF.
15	SEL2	Selects output frequency. Connect to GND or V <sub>SS</sub> .
16	SEL1	Selects output frequency. Connect to GND or V <sub>SS</sub> .
17	FBIAS	Connect to $V_{DD}$ via resistor to trim oscillator frequency.
18	NC	Not Connected.
19	SIN	Input for the SIN signal from the transducer.
20	COS	Input for the COS signal from the transducer.

<sup>\*</sup>Absolute Maximum Ratings are those values beyond which damage to the device may occur. Reversal of power supplies may damage the device.



# **AC Vector Controllers**

# AD2S100/AD2S110

#### **FFATURES**

Complete Clarke and Park Transformations **Real-Time Computation Homopolar Output** 8- to 12-Bit Digital Interface

### **APPLICATIONS**

**AC Vector Control** AC Induction and DC Permanent Magnet Motors HVAC, Pump, Fan Control Material Handling Robotics Spindle Drives Gyroscopes Stabilization Platforms Three Phase Power Measurement

### GENERAL DESCRIPTION

The AD2S100 performs the vector rotation of two 90 degree orthogonal ac signals and rotates them into a reference frame related to the update frequency of the digital input port.

Two transforms are included in this single silicon system. The first is the Clarke transform which converts three phase 120 degree signals into their two phase 90 degree equivalents. These signals represent real and imaginary currents which can be computed to give the vector current magnitude.

The Park transform rotates these currents at the update speed of the applied digital input. This digital input is normally provided from a resolver-to-digital converter, or in the case of the AD2S110 an optical encoder position sensor.

If the input current signals are represented by I<sub>DS</sub> and I<sub>OS</sub>, respectively, the transformation can be mathematically described as follows:

$$I_{DS}' = I_{DS} Cos \theta - I_{QS} Sin \theta$$


$$I_{QS}' = I_{DS} Sin \theta + I_{QS} Cos \theta$$


Where  $I_{DS}$  and  $I_{QS}$  are the output of the Park transform and Sin  $\theta$  and Cos  $\theta$  the trigonometric values of the input rotor position.

The input section of the device can be configured to accept either three phase inputs, two phase inputs of a three phase system, or two 90 degree separated input signals. A three phase input selection is the only input type which will record the correct homopolar output. This output identifies the situation where an imbalance between the three phase currents exists. In normal conditions this output will normally be zero.

The digital input section will accept a variable resolution from 8 to 12 bits (AD2S100). An input data strobe signal is required to freeze the position data and load this information into the device counters.

### FUNCTIONAL BLOCK DIAGRAMS





Two analog output formats are available. A two phase rotated output facilitates concatenation where a derotation is required. The other output provides three phase signals which can be used as an input to a dc, or, ac motor controller.

The AD2S100 optical encoder version provides the functions above with the addition of a parallel digital port which can be used to extract real-time absolute position data. The AD2S100/ AD2S110 are fabricated on LC<sup>2</sup>MOS and operate on  $\pm 5$  volt power supplies.

# AD2S100/AD2S110 — SPECIFICATIONS (typical at +25°C unless otherwise stated)

Parameter	Min	Тур	Max	Units	Conditions
ANALOG INPUTS Voltage Level	0		±5	V dc	
ANALOG OUTPUTS Output Voltage Offset			3	mV dc	
ANGULAR ERROR Radius Error	0		±30 0.2	arc min %	
BANDWIDTH Settling Time			150 2	Hz μs	0°C−180°C Step
POWER SUPPLIES +V <sub>DD</sub>	+4.75	+5.0	+5.25	V de	
$-V_{SS}$ $I_{DD}$	-4.75	-5.0	-5.25 8	V dc mA	
DIGITAL DATA INPUT FORMAT AD2S100 (Only) AD2S110 (Only)					10- or 12-Bit Absolute Parallel Binary 12-Bit Absolute Serial or 1000 Line A Quad B
DIGITAL DATA OUTPUT FORMAT					12-Bit Absolute Parallel Binary

Specifications subject to change without notice.

### PRODUCT HIGHLIGHTS

Hardware Peripheral for Standard Microcontrollers and DSP Systems. The AD2S100/AD2S110 remove the time consuming cartesian transformations from digital processors and benchmarks a speed improvement of 30:1 on standard 20 MHz processors.

Field Orientated Control of AC and DC Brushless Motors. The AD2S100/AD2S110 accommodate all the necessary functions to provide a hardware solution for ac vector control of induction motors and dc brushless motors.

Three Phase Peak Current Measurement. The AD2S100/AD2S110 calculates the peak time current and can be used to sense overcurrent situations, or, imbalances in a three phase system via the homopolar output.

Resolver or Optical Encoder Interface. The AD2S100/ AD2S110 provide these general purpose interfaces which will allow direct application of these circuits without changing the rotor position sensor.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

3–106 S/D CONVERTERS REV. 0



# High Power Output, Hybrid Digital-to-Synchro/Resolver Converters

# DRC1745/DRC1746

### **FEATURES**

14- or 16-Bit Resolution
2 or 4 Arc-Minutes Accuracy
2VA max Mean Output Drive Capability
Full Accuracy for dc to 2.6kHz Reference
Full Accuracy with dc or Pulsating Power
Supplies (PPS)

Guaranteed Operation With 3V dc Pedestal on PPS Can Drive Pure Inductive, Resistive or Highly Capacitive Loads

LS or CMOS Latched Inputs With Separate High/Low Byte Enable

Low Radius Vector Variation (0.03%)
Optional TransZorb<sup>TM</sup> Protection Against
Inductive Spikes on Output
Protected Against +200% Overvoltage on

Analog Input
Remote Output Sensing Facility
No Trims or External Adjustments
Full Output Short Circuit Protection
Single 40-Pin Package
Hi Rel. MIL-STD 8838 Versions Available

#### APPLICATIONS

Driving Synchro and Resolver Control Transformers Avionic Equipment (e.g., Air Data Computers) Interfacing With Servo Systems Fire Control System Outputs Naval Retransmission Unit Outputs Outputs to Radars and Navigational Aids Aircraft and Naval Simulators

# GENERAL DESCRIPTION


The DRC1745 and DRC1746 are hybrid packaged Digital-to-Resolver converters. They accept a 14-bit or 16-bit digital input word representing angle and output sine and cosine voltages multiplied by an analog input. The converters maintain full accuracy when the analog input frequency is in the range dc to 2.6kHz.

The units have internal power amplifiers capable of driving a 2VA load which can be pure inductive, resistive or highly capacitive. The output is fully short-circuit protected against overcurrent. The output of the converter can be used to drive directly into resolver control transformers or in conjunction with an external transformer module to drive synchro control transformers. The power available is more than adequate to drive all standard synchro control transformers.

The separately powered output stage is compatible with conventional  $\pm$  15V dc power supplies or pulsating power supplies with pedestal components as low as 3V dc.

TransZorb is a registered trademark of General Semiconductor Industries, Inc.

### FUNCTIONAL BLOCK DIAGRAM



The use of pulsating power supplies greatly reduces the internal power dissipation in the hybrid package which in turn maximizes the converter's Mean Time Between Failures (MTBF).

A particular feature of the converters is that they have a remote sensing facility which means that output accuracy can be maintained even when long lines have to be driven.

The converter's data inputs are latched and the latches can be CMOS or Low Power Schottky (LS). The former gives advantages in terms of power dissipation and the latter in terms of glitch performance when used in fast dynamic update modes. The latches are transparent and have a separate high and low byte enable.

As an option, the output stage can be fitted with internal Trans-Zorb<sup>TM</sup> protection. This gives full protection against transient voltages generated by an inductive load in response to an abrupt change in load current. This condition can occur at switch off or as a consequence of external power supply fault conditions.

The units are packaged in 40-pin dual in line hybrid packages and require no external trims or adjustments.

### MODELS AVAILABLE

The DRC1745 (14-bit resolution) and DRC1746 (16-bit resolution) are available with accuracies of  $\pm 2$  or  $\pm 4$  arc-minutes. Both units have optional TransZorb protection and a choice of either LS or CMOS inputs (see Ordering Information).

Two sets of reference and output transformers are available. The STM1660/STM1663 operates over 47Hz to 440Hz while the STM1680/STM1683 operates over 360Hz to 2.6kHz. The transformers can be Scott T connected to provide a synchro output format.

# $\textbf{DRC1745/DRC1746} - \textbf{SPECIFICATIONS} \text{ (typical @ +25°C and $\pm 15V$ power supplies, unless otherwise noted)}$

Models		DRC1745	DRC1746
DIGITAL INPUT RESO	LUTION	14 Bits (1.32 arc-minutes)	16 Bits (0.33 arc-minutes)
DIGITAL INPUT FORM	AAT	Parallel natural binary, TTL compatible. Includes internal $27k\Omega$ pull-up resistors.	*
RECOMMENDED ANA	LOG INPUT	3.4V rms (single ended input) 3.53V rms (max)	*
OUTPUT WITH RECOM	MMENDED	6.8V rms 7.07V rms (max)	*
GAIN (V <sub>REF</sub> to V <sub>O</sub> )		2 ± 0.1%	*
GAIN TEMPERATURE COEFFICIENT		25ppm/°C (max)	*
ANALOG INPUT (V <sub>REF</sub> FREQUENCY RANGE	)	dc to 2.6kHz	*
ANALOG INPUT IMPE	DANCE	10.2kΩ	*
ANALOG OUTPUT IMI	PEDANCE	0.2mΩ max	*
OUTPUT OFFSET VOL	TAGE	25mV (max)	*
OUTPUT OFFSET VOL		50μV/°C (max)	*
OUTPUT DRIVE CAPA		1.5VA (max mean) ± 300mA peak @ 10.6V peak	*
PHASE SHIFT (VREF to	V <sub>O</sub> )	0.08°@400Hz	*
OUTPUT PROTECTION	N		***************************************
Overcurrent		TransZorb (optional) ± 12V standoff, ± 15V clamp Limit set@550mA peak. (Case header	•
		must be maintained (a 125°C max).	*
RESPONSE TO A STEP	INPUT	20µs (max) to within accuracy of converter.  Any size digital step input.	*
VECTOR ACCURACY			
Radius Error <sup>2</sup> Angular Error		0.03% ± 2 or ± 4 arc-minutes	*
POWER SUPPLY (NO L	OAD\145	2201 2 varc-minutes	
LS Latch Options	+ 15 Volts	15mA (typ) 22mA (max)	*
Lo Laten Options	- 15 Volts	15mA (typ) 22mA (max)	*
	+ 15(P) Volts	20mA (typ) 34mA (max)	*
	- 15(P) Volts	20mA (typ) 34mA (max)	*
CMOS Latch Options	+ 5 Volts + 15 Volts	44mA (typ) 72mA (max) 24mA (typ) 30mA (max)	
CMOS Laten Options	- 15 Volts	15mA (typ) 22mA (max)	*
	+ 15(P) Volts	20mA (typ) 34mA (max)	*
	- 15(P) Volts	20mA (typ) 34mA (max)	*
Additional Current	+ 15(P) Volts	400mA Peak (max)	
(Load Dependent)	- 15(P) Volts	400mA Peak (max)	*
PULSATING POWER SI PEDESTAL		3V dc (min)	*
POWER DISSIPATION		See Power Dissipation section of this data shee	. *
CASE TEMPERATURE		- 55°C to + 125°C Operating - 65°C to + 150°C Storage	*
SIZE		40-Pin DIL 1.14 × 2.14 × 0.18"	*
		(29.0 × 54.4 × 4.6mm)	*

Model	Reference Input Transformer STM1680	Output Transformer STM1683
INPUT VOLTAGE	11.8, 26, 115V rms depending on option	6.8V rms
	R <sub>HI</sub> , R <sub>LO</sub>	Sin, Cos
OUTPUT VOLTAGES	3.4V rms ± 1% A <sub>HI</sub> , A <sub>LO</sub>	11.8, 26, 90V rms ± 5% S1, S2, S3, (S4)
OUTPUT FORMAT	N/A	Synchro or resolver depending on option
FREQUENCY RANGE		
STM1680	360Hz-2.6kHz	
STM1683		360Hz-2.6kHz
INPUT IMPEDANCE		
11.8V Input	50kΩ(min)	N/A
26V Input	30kΩ(min)	N/A
115V Input	800kΩ(min)	N/A
ACCURACY		
0.1VA Load	N/A	± 1.0 arc-min (max)
1.4VA Load	N/A	± 2.0 arc-min (max)
2.0VA Load	N/A	± 3.0 arc-min (max)
Temperature Coefficient	N/A	± 0.02 arc-min/°C (max)
OUTPUT IMPEDANCE		
11.8 V Output	N/A	2.9Ω (typ)
26V Output	N/A	13.6Ω(typ)
90V Output	N/A	156Ω (typ)
DCISOLATION		
Voltage	1000V	1000V
SIZE		
STM1680	1.12×1.12×0.4"	
	$(28.5 \times 28.5 \times 10.2 \text{mm})$	
STM1683		$2.25 \times 1.12 \times 0.4$ "
		(57.1 × 28.5 × 10.2mm)
TEMPERATURE RANGE		
Operating	- 55°C to + 125°C	- 55°C to + 125°C
Storage	-60°C to +150°C	-60°C to +150°C
WEIGHT (max)		
STM1680	1.5 oz (42 grams)	
STM1683		2.5 oz (70 grams)

N/A means not applicable.

### ABSOLUTE MAXIMUM INPUTS

INCORPORT MINISTER	 	 	••	••	_	-	_					
+15V to GND												+ 17V
-15V to GND												– 17V
+5V to GND											+5.5V,	-0.3V
+15(P) to $-15(P)$												+40V
Digital Inputs GND									_		+5.5V.	-0.3V

3-108 S/D CONVERTERS REV. A

NOTES

\*\*Next is internally clamped to ±15V power supplies. Input current should not exceed 10mA.

\*\*Warst case series over operating temperature name.\*\*

\*\*The +5 volt power supply must never go more than 0.3V below GND potential.\*\*

\*\*Correct polarity voltages must be maintained on the ±15V and the ±15V(P) pins.

\*\*Tracking of the ±15V and ±15(P) supplies must be maintained.

\*\*Adequate heat sinking must be provided to keep the case temperature less than 125°C.

\*\*Specifications same as DRC1745.

Specifications subject to change without notice.

# DRC1745/DRC1746

### THEORY OF OPERATION

The operation of the DRC1745 and DRC1746 is illustrated in the block diagram shown in Figure 1.

The reference voltage,  $V_{REF}$ , (A sin  $\omega t$ ) is multiplied by both Sin  $\theta$  and Cos  $\theta$  where  $\theta$  is the digital angle. The resultant outputs then pass through the current booster output stage to provide the resolver format output voltages viz:

2A Sin  $\omega$ t Sin  $\theta$  (Sine output) and 2A Sin  $\omega$ t Cos  $\theta$  (Cos output)

(Note: Converter has a gain of 2 from input to output.)




Figure 1. Theory of Operation

### CONNECTING THE CONVERTER

The connections to the DRC1745 and DRC1746 are very straightforward.

The digital inputs should be connected to the converter using pins 1 (MSB) through 14 (LSB) in the case of the DRC1745 and through 16 (LSB) in the case of the DRC1746. The format of the digital angular input is shown under the "Bit Weight Table" section on this page.

The digital input control lines should be connected as described under the "Digital Data Input" section.

 $A_{\rm LO}$  and  $A_{\rm HI}$  are for the analog input reference voltage (V\_{REF}). It should be noted that this is a single ended input where  $A_{\rm LO}$  is grounded internally. If it is desired, the V\_REF input can be externally isolated using the STM1680 or STM1660 transformer. See the section on "Output and Reference Transformers".

The converters have separate power supply inputs for the output amplifier stage (+15V(P) and -15V(P)) and for the remainder of the converter (+15V and -15V). When dc power supplies are used for the output stage, the supplies may be linked. However, when pulsating power supplies are used for the output stage, a separate dc supply must be provided for the +15V and -15V requirement. The converters have internal capacitive decoupling of 47nF on both power stage and converter supply but it is recommended that  $6.8\mu F$  capacitors are taken from the +15V and -15V pin to "GND".

The "Case" pin is joined to the case which is isolated and should be connected to a convenient zero potential point in the system. The sine and cosine outputs are taken from the "Sin" and "Cos" pins with "SIG GND" as the common connection.

The remote sense facility using "Cos Sense" and "Sin Sense" connections should be used as described under the "Remote Output Sensing" heading. If not used, the sense outputs should be connected to the corresponding Sin and Cos outputs.


### **DIGITAL DATA INPUT**

The digital input to the converters is internally buffered by transparent latches. The latches will be CMOS (type 54C373) or low power Schottky (LS)(type 54LS373) depending on the option.

The "HBE" input controls the input of the most significant 8 bits and the "LBE" input controls the input of the least significant bits (6 in the case of the DRC1745 and 8 in the case of the DRC1746).

A logic "Hi" on the control lines causes the input to appear transparent and the converter output will follow the changes on the digital input. When "HBE" and "LBE" are taken to a logic "Lo" state, the converter output will be latched at the level of the data present on the input at the low going edge and remains constant until "HBE" and "LBE" are taken to a "Hi" state again. If the latches are not required, "HBE" and "LBE" can be left open circuit. The timing diagram in Figure 2 illustrates the use of "HBE" and "LBE".

Internal resistive pull-ups (to +5V using 27k resistors) are employed on all digital inputs. This ensures full TTL compatibility for either latch option even when sourcing  $50\mu A$  of leakage current into each external digital driver.



NOTE: INTERNAL LATCHES ARE: 54LS373 (LS) 54C373 (CMOS)

Figure 2. Data Transfer Diagram

BIT WEIG	HT TABLE
Bit Number	Weight in Degrees
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12	0.0879
13	0.0439
14 (LSB DRC1745)	0.0220
15	0.0110
16 (LSB DRC1746)	0.0055

# DRC1745/DRC1746

### POWER DISSIPATION, PULSATING POWER SUPPLIES AND HEAT SINKING

The DRC1745 and the DRC1746 can be used with conventional dc power supplies or a pulsating power supply on the output stage (see Figure 3). The latter gives significant reductions in power dissipation within the hybrid package without any attendant loss of accuracy.

When using a pulsating power supply, full advantage can be taken of the special design which allows the power supply to have a very low dc pedestal voltage. This results in minimized power dissipation. The pedestal voltage can in fact be as low as 3 volts. The combined pedestal plus peak supply voltage must not exceed the absolute maximum rating.

Full accuracy is retained during operation on pulsating power supplies because the output stage employing these supplies is only used to provide current gain. Overall operational loop gain is independently powered. There are no special switch-on/switchoff power supply sequencing requirements, and full internal protection is provided.

The section below demonstrates the power dissipation differences for different load conditions when using dc supplies and pulsating power supplies.

# **DC Power Supplies:**

With inductive loads, the dc resistance is low compared with ac impedance; therefore care should be taken to ensure that no dc offset occurs at the sin and cos outputs. Note that under external current limit conditions asymmetry of the power supplies could occur, forcing a large dc offset to be present at the sin and cos outputs causing heavy power dissipation in the device. Case temperature must be maintained below 125°C.

As the reference input, AHI, is directly coupled, output offset will occur if any dc component is present at this input.

When using dc power supplies, the expression for additional load dependent power dissipation is:

$$P = \frac{2 \ V_{dc} I_1}{\pi} \left( \left| Sin\theta \right| + \left| Cos\theta \right| \right) - \frac{V_o I_1 \ Cos\alpha}{2} \tag{1} \label{eq:pose}$$

Where Vo is the peak output voltage.

I<sub>1</sub> is the peak value of the output load current.

 $\theta$  is the digital angle.

 $\alpha$  is the load phase angle.

 $V_{dc}$  is the dc power supply voltage (usually  $\pm 15$  volts).

### Pulsating Power Supplies:

When using a pulsating power supply, the expression for additional load dependent power dissipation within the hybrid is:

$$P = \frac{2 V_p I_1}{\pi} (|Sin\theta| + |Cos\theta|) + \frac{V_{ac} I_1}{\pi} (Sin\alpha - \alpha Cos\alpha)$$
 (2)

Where Vac is the peak ac component of the pulsating power supply assumed equal to the peak output voltage, Vo.

I<sub>1</sub> is the peak value of the output load current.

 $\theta$  is the digital angle.

 $\alpha$  is the load phase angle.

V<sub>p</sub> is the dc pedestal voltage of the pulsating power

Note that 
$$I_1 = \frac{V_o}{|Z|}$$
 where  $V_o = Peak$  output voltage 
$$= 2 \times V_{REF}$$
 
$$|Z| = output \ load$$

WAVEFORM MUST BE IN PHASE WITH CONVERTER REFERENCE ( $V_{\rm REF}=A$  SIM  $_{\rm odt}$ ) Consistent with maintaining a power supply excess over the output waveform greater than  $V_{\rm P}$ .




Figure 3. Pulsating Power Supply Format

# Examples of Power Dissipation:

Many factors influence the power dissipation within the hybrid. The following two examples, using typical load values and worst case digital angle conditions (45 degrees), illustrate the saving in power dissipation which can be achieved by using a pulsating power supply employing a low pedestal voltage.

Note that in the following examples we have chosen:

 $V_{dc} = \pm 15 \text{ volts}$ 

 $V_p = 3 \text{ volts}$   $V_o = 9.6 \text{ volts} (6.8 \text{ volts rms})$ 

 $V_{ac} = 9.6 \text{ volts}$  (should be chosen to equal  $V_o$ )

 $I_1 = 292 \text{mA} \text{ (equivalent to a 1.4VA mean load)}$ 

1) DC power supply,  $\theta = 45^{\circ}$  resistive load.

$$P = \frac{2 \times 15 \times 0.292(\text{Sin45}^{\circ} + \text{Cos45}^{\circ})}{\pi} - \frac{9.6 \times 0.292 \times 1}{2}$$
= 3.943 - 1.402
= 2.54 Watts

2) As example (1) but with a 3 volt pedestal pulsating power supply.

From equation (2):

$$P = \frac{2 \times 3 \times 0.292(Sin45^{\circ} + Coo45^{\circ})}{\pi} + \frac{9.6 \times 0.292 \times 0}{\pi}$$
= 0.79 Warts

Thus the pulsating power supply has cut down the internal dissipation by 1.75 watts, a ratio of 3.2:1.

A similar calculation using an inductive load shows a reduction from 3.94 Watts, using a dc power supply, to 1.68 Watts, when a 3 volt pedestal pulsating power supply is used. Thus the pulsating power supply has cut down the internal dissipation by 2.26 Watts, a ratio of 2.3:1.

The graph shown in Figure 4 shows the temperature at the hottest part of the base of the hybrid (in the middle of the base between "+15V(P)" and the opposite "N/C" pin) for resistive loads up to 2VA using dc supplies and pulsating supplies with pedestals of 3 volts and 5 volts.

Figure 5 shows a similar graph for inductive loads up to 1VA.




Figure 4. Case Temperature for Resistive Loads

As can be seen from Figures 4 and 5, it will be necessary to provide heat sinking when driving significant loads in order to keep the temperature of the case below its 125°C maximum.

The converters have been designed with a flat metal base to facilitate mounting on heat sinking materials. Special thermal management, utilizing direct eutectic bonding, has been employed in the output stage to minimize thermal resistance to:

# Angle

0°, 90° θJunction/case = less than 12°C/watt 45°, 135° θJunction/case = less than 6°C/watt

Consequently the internal junction temperatures do not exceed case header temperature by more than 20°C when using pulsating power (even under worst case pure inductive load conditions. The maximum permitted junction temperature is 155°C).

### CALCULATING THE LOAD

The following describes how to calculate the load.

In the case of synchro control transformers, first determine the value of Z<sub>so</sub>. This impedance is normally quoted by the synchro manufacturer.

The load presented by the control transformer will be:

$$\frac{3}{4} \times \frac{V^2}{|Z_{so}|}$$
 where  $V^2$  is the rms signal input voltage.

When the STM1683 output transformer pair is used, it is necessary to add 0.25VA to the calculated figure to allow for transformer magnetizing current. For the STM1663 output transformer a figure of 0.30VA should be added.

For example, assume that a 90V rms signal, 400Hz synchro control transformer is to be driven by the DRC1745 in conjunction with the STM1683/412 output transformer pair. (The STM1683/412 boosts the 6.8V rms signal from the DRC1745 to the 90V rms required by the control transformer.)

 $Z_{so}$  for the control transformer is quoted as: 700 + j4900




Figure 5. Case Temperature for Inductive Loads

Therefore

$$|Z_{so}| = \sqrt{700^2 + 4900^2} = 4950 \text{ Ohms}$$

Therefore, the load presented by the control transformer is:

$$\frac{90^2}{4950} \times \frac{3}{4} = 1.23 \text{VA}$$

Adding to this value 0.25VA for the STM1683 gives a figure of 1.48VA total.

In the case of a resolver control transformer the same exercise must be performed but it is not necessary to multiply by 3/4. Some resolver manufacturers quote rms input current and in this case the load will be the product of the input current and the rms voltage used to drive it. The 0.25VA must be added if the STM1683 transformer pair is used.

### DRIVING CAPACITIVE LOADS

Synchros and resolvers often employ capacitive tuning to minimize power dissipation. This tuning can be on the load itself or (preferably for best accuracy) on the primary of the transformer driving the load. Full tuning modifies the load to appear resistive at the reference frequency, but it appears progressively more capacitive at all frequencies above.


Since the converter is an active negative feedback device, it is essential to include a low value resistor in series with each tuning capacitor to prevent highly dissipative output stage oscillation. This resistor must not be less than  $3.3\Omega$ . A value of  $5.6\Omega$  is recommended when referred to the output of the DRC1745/DRC1746.

The DRC1745 and DRC1746 can readily drive capacitive inputs up to 100nF at the converter output terminals without special precautions. However, please consult the factory when extreme lengths of screened cable or any other cases of high capacitance are to be driven. For example in the case of step-up transformers where the effective capacitance to be driven is:

$$C_{eff} = n^2 C_L$$

Where C<sub>L</sub> is the capacitive load.

# DRC1745/DRC1746



NOTE: THE REMOTE SENSE FACILITY IS SHOWN IN THE ABOVE DIAGRAM.  $\text{C}_{\text{T}}\text{-}\text{IS}$  THE TUNING CAPACITOR.

Figure 6. Incorporating a Resistor in the Tuning Circuit

Care must be taken in tolerancing the tuning capacitors when using secondary tuning since the significant output impedance of typical output transformers can give rise to capacitive balance related angular errors.

The use of these precautions enables the converters to drive fully tuned 2VA loads.

For more information please send for relevant application note.

#### SHORT CIRCUIT PROTECTION

The short circuit current limit is set at <600mA maximum.

Under short circuit or excessive current conditions, the overcurrent protection circuit will trip and reduce the output current to zero. In order to minimize power dissipated under current limit conditions the device goes into a switching mode, testing the load condition at a high frequency.

When the overload conditions are removed, the output is automatically restored to its normal condition.

### VECTOR ERRORS AND EFFECTS

The error law used in the converter has no inherent vector errors. The figure of 0.03% given in the specification is accounted for by tolerances in some of the thin-film resistor networks used in the converter.

These very low vector errors make the converters ideally suited for applications such as displays, or metal cutting control where perfect circles have to be generated.

### BANDWIDTH

The open loop gain bandwidth product of the DRC1745 and DRC1746 has been tailored to ensure that the full angular accuracy is maintained over the broadband range of dc to 2.6kHz. This results in a closed loop bandwidth of 300kHz.

# REMOTE SENSE FACILITY AND ADDITIONAL OUTPUT ERRORS

A remote sense facility is included in the DRC1745 and DRC1746 in order to reduce errors caused by the output interconnection wiring when driving large loads. The magnitude of this error is illustrated by two examples below.

Assume that the sine and cosine load impedances are perfectly matched and the sine output wiring resistance matches the cosine output wiring resistance to within 5%. Then for a resistive load of 1.4VA (33 ohms) and the worst case angle of 45 degrees, there will be 1.3 arc-minutes of extra error introduced for every 250 milliohms of resistance for the loop wiring between the converter and the load. (AWG22 =  $17m\Omega/ft$ , 1 oz PCB copper =  $400m\Omega/ft$ .)

In the case of an inductive load under similar conditions, 500 milliohms would produce the same error.

Using the remote sense facility as shown in Figure 7 will half this error or allow twice the distance to be driven for the same additional error.

If the remote sense is not used, then "COS SENSE" should be joined to "COS" and "SIN SENSE" should be joined to "SIN" at the PCB edge connector.

Note also that when output transformers are used with the converters they should be regarded as the load and the remote sense wires taken to the transformer primary inputs.

Sense wiring may employ minimum wire gauge; it does not carry load current.




Figure 7. Using the Remote Sense Facility

The ground returns from the load should be individually wired and star-point connected at the converter's signal ground. Any common resistance in the signal returns will produce errors due to the summation of the sin and cos outputs. With a resistive load of 33 ohms at 1.4VA, and at the worst angles of 0 and 90°, there will be 1.3 arc-minutes of extra error introduced for every 12.5 milliohms of common signal return resistance.

# TRANSZORB<sup>TM</sup> OUTPUT PROTECTION

As an option, the output stages of the converter can be internally fitted with TransZorb protection. This form of protection can be advantageous and significantly increase the Mean Time Between Failures when driving inductive loads. The TransZorbs, which are effectively back to back zener diodes, give full protection against transient voltages generated by an inductive load in response to an abrupt change in load current. Such a change can occur at switch off or as a consequence of external power supply fault conditions. The TransZorbs are rated to give protection against worst case transients corresponding to an instantaneous interruption of the converter when driving into a full 2VA pure inductive load with the converter operating at the maximum case temperature of 125°C.

Figure 8 shows a simplified diagram of the converter output stage indicating the action of the TransZorb when the 15 volt supply is interrupted.

It is important to appreciate that destructively high voltages can be generated (given by E=L di/dt) even for modest inductive loading, under many fault conditions, since di/dt is effectively uncontrolled. Internal TransZorb protection is a better and more direct solution to the problem than employing a pair of reverse biased diodes to the output stage power supplies. This is because the transient is contained within the specific load disturbed and does not escape into the power supply wiring and hence cause possible damage to other equipments and devices. A domino effect of catastrophic failure is therefore prevented.

TransZorb is a registered trademark of General Semiconductor Industries, Inc.




Figure 8. DRC1745/DRC1746 Output Stage Showing TransZorb Protection

Figure 9 shows the nature of transient waveforms where by the very large transient voltage generated by the inductive load is limited to a safe clamp level when it is applied to the output stage.




Figure 9. Transient Waveforms and TransZorb Clamping

In addition, there are conventional diode clamps on the  $\pm\,15V(P)$  power supplies.

### **OUTPUT AND REFERENCE TRANSFORMERS**

A set of low profile (0.4" high) reference and output transformers (which are capable of handling the full drive capability of the DRC1745 and DRC1746 over a frequency range of 360Hz to 2.6kHz) are available in order to accept the standard voltage formats of synchros and resolvers.

The reference transformer, STM1680, can accept voltages of 11.8 volts, 26 volts or 115 volts depending on the option and its output is 3.4 volts rms which is suitable for connecting to  $A_{\rm HI}$  and  $A_{\rm LO}$  on the converter.

The output transformer pair, STM1683, accepts the 6.8 volts rms output of the converter and provides a synchro or resolver format depending on the option.

Note: For resolver option for the STM1683 transformer, part number is RTM1683.

The pin out and dimensions of the STM1680 and STM1683 are shown on the next page, and the connection to the converter in Figure 10.

Note: For operation over the frequency range 47Hz to 440Hz a similar set of transformers are available (1.0" profile height). Part numbers are STM1660 (reference transformer) and STM1663 (output transformer).




Figure 10. Connecting the DRC1745 to the STM1680 and STM1683 Transformers

### RESISTIVE INPUT SCALING

The analog reference input can be externally resistively scaled to cater for a wide range of voltage both when used with or without the reference transformer, STM1680/STM1660.

When the converters are used with the STM1680/STM1660 transformer, a resistance of value  $3k\Omega$  per extra volt required should be inserted in the  $A_{\rm HI}$  line. Care should be taken to ensure that the voltage on the analog input  $(A_{\rm HI}, A_{\rm LO})$  is 3.4 volts rms in order to provide a full scale analog output. The maximum output voltage of the converter is proportional to the input voltage (gain of 2) and therefore the resistor tolerance should be chosen so that the correct voltage appears across the  $A_{\rm HI}, A_{\rm LO}$  pins. Note that the input to the reference transformer should not exceed the rated max.


Note that the best dc output offset performance is achieved when the STM1680/STM1660 transformer is used. However the use of resistive scaling can never cause an additional offset of greater than 6.5mV (max), 2.6mV (typ).

### OTHER PRODUCTS

We manufacture a wide range of hybrid and modular circuits for processing synchro and resolver information. Please ask for our comprehensive literature.

# OUTLINE DIMENSIONS PACKAGING SPECIFICATIONS

Dimensions shown in inches and (mm).




NOTES
1. "TC" READS "S4" and "CT" READS "NC" ON RESOLVER DEVICE (RTM1683)
2. DIMENSION "A" IS 0.4 (10.2) FOR STM1680 AND STM1683.
THE TOLERANCES ARE +0.010", -0.005" OR +0.25mm, -0.13mm.

# DRC1745/1746

# 

UNLESS OTHERWISE STATED

# ORDERING INFORMATION



0.018 ± 0.002 (0.46 ± 0.05)

0.900

temperature range.



# **Hybrid Inductosyn Preamplifier**

**IPA1764** 

FEATURES
Hybrid Construction
Phase Shift <5°
Phase Match <1°
Load Capacity 10,000pF

**Full Military Temperature Range** 

### **APPLICATIONS**

The IPA1764 is recommended for use with the 1S10/20, 1S14/24 and other 10- and 12-bit Inductosyn\*/Resolver-to-Digital Converters.

#### GENERAL DESCRIPTION

The output signals from an Inductosyn slider are at a low level of the order millivolts and require amplification and buffering before transmission to an Inductosyn-to-digital converter. The IPA1764 provides the necessary gain and output impedance for this purpose.

Any gain mismatch in the two channels amplifying the sine and cosine outputs of the Inductosyn slider contributes to the system error. The IPA1764 with a 0.15% gain match over the temperature range only contributes an error of 0.23 micron using a 2mm pitch Inductosyn. By carefully controlling phase mismatch to less than 1°, the error contribution is only 0.2 micron in a 2mm pitch Inductosyn.

The IPA1764 with an output resistance of less than 3 ohms and a capability of driving a cable capacity of 10,000pF is totally suited to machine tool applications where the Inductosyn-to-digital converter is remote from the measuring Inductosyn.

The IPA1764 is of hybrid manufacturing techniques, and available in two temperature range versions—industrial temperature range (0 to  $+70^{\circ}$ C) and extended temperature range ( $-55^{\circ}$ C to  $+125^{\circ}$ C).

Both versions of the IPA1764 are housed in an 18-pin metal case.

### APPLICATION

The diagram below shows a "hookup" with the preamplifier, power oscillator and a 1860 with an Inductosyn. Precise application information is not possible as the Inductosyn in its application has many variables.

### **Current Set Resistor**

This resistor is used to match the voltage output of the oscillator to the Inductosyn track resistance and provide the manufacturer's recommended current. By variation of the voltage outputs and current resistance, track by this up to approximately 10 feet (3 meters) can be accommodated.

### Decoupling


The preamplifier and oscillator have internal high frequency decoupling capacitors on the supply lines, however, it is recommended that electrolytic decoupling capacitors are connected close to the hybrid pins.

\*Inductosyn is a registered trademark of Farrand Industries, Inc.


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





### ORDERING INFORMATION




Model	IPA1764/560	IPA1764/460
GAIN	1250 ± 5%	*
GAIN MISMATCH Channel to Channel Over Full Temperature Range	± 0.15% (equivalent to 2.5 arc mins)	±0.3%
PHASE SHIFT	<5°	*
PHASE MISMATCH Channel to Channel	<1°	*
CROSSTALK	<0.1%	*
OPERATING FREQUENCY	10kHz	*
INPUT RESISTANCE	$5k\Omega \pm 10\%$	*
OUTPUTRESISTANCE	<5Ω	*
MAX LOAD CAPACITY	10,000pF	*
MAX SIGNAL OUTPUT LEVEL	3V rms	*
POWER SUPPLIES Voltage Current	± 12V to ± 15V ± 70mA max	*
TEMPERATURE RANGE Operating	0 to +70°C	−55°C to +125°C
SIZE	0.775"×0.975"×0.175" (19.7mm×24.8mm×4.5mm)	*
WEIGHT	0.25 ozs (7 grams)	*

# NOTES

# ABSOLUTE MAXIMUM VALUES WITH RESPECT TO **SUPPLY GROUND**

Sin and Cos I/P			 	 +V
+ V Pin			 	 . +17V
- V Pin			 	 . – 17V
Sin and Cos O/P	lk Load	١	 	 . +10V
Indefinite Short Ci	ircuit Pr	oof		



Use of 1S20 with Inductosyn Preamplifier IPA1764, Hybrid Power Oscillator OSC1758

<sup>\*</sup>Specification same as IPA1764/560.

Specifications subject to change without notice.



# **Hybrid Power Oscillator**

**OSC1758** 

FEATURES
Full Military Temperature Range
Hybrid Construction
18-Pin DIL Package
0-10kHz Frequency Range
In-Phase and Quadrature Outputs

APPLICATIONS
Synchro Resolver, and Inductosyn® Excitation
LVDT Drive

### GENERAL DESCRIPTION

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts, over 0 to 10kHz.

The device comprises two independent parts-an oscillator and a power amplifier.

The oscillator stage has two signal outputs, one  $90^{\circ}$  in phase advance with respect to the other.

The oscillator frequency is programmable in the range of 0 to 10kHz by two identical external capacitors.

The power amplifier stage is externally short circuit protected and has a gain of  $2.8 \pm 1\%$ . The maximum output current this stage can produce is 215mA rms (at 7V rms).

Connecting either of the oscillator stage outputs to the power amplifier input, using an external link, will give a nominal output of 7 volts rms. Lower voltages can be obtained by connecting an external resistor in series with the amplifier's inputs.

The OSC1758 is housed in an hermetically-sealed 18-pin DIL metal case, and operates over full military temperature range ( $-55^{\circ}$ C to  $+125^{\circ}$ C), as well as the industrial (0 to  $+70^{\circ}$ C) temperature range.

## MODELS AVAILABLE

The OSC1758 is available in both industrial and military temperature ranges. For details of how to specify the required part, see "Ordering Information".


# **CONNECTING THE OSC1758**

The block diagram shows the output configuration, when using the power amplifier stage. If only the oscillator stage is required, the connection between pin 3 and pin 7 is not included.

The frequency of oscillation for the OSC1758 in the block diagram is determined by the two identical capacitors C1 and C2. For

This two-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional information on this product can be obtained from your local sales office.

### FUNCTIONAL BLOCK DIAGRAM



the frequency required, the value of C1 and C2 should be calculated using the following equation.

$$C_1 = C_2 = \frac{1}{F_{OSC} \times 10^5}$$
 Farads

Where F<sub>OSC</sub> = Frequency of oscillation in Hz.

For a reduced output a series resistor, R<sub>S</sub>, must be added.

For the required output voltage  $R_S$  should be calculated as follows:

$$R_S = \frac{37.5 \times 10^3}{V_{OUT} (rms)}$$
 - 5350 Ohms

### STABILITY

To ensure stability of both frequency and voltage level outputs it is essential that good quality external capacitors are used, e.g., Silver Mica or Polystyrene.

The tolerance quoted in the specification applies if high grade Silver Mica capacitors, with a temperature coefficient of less than 50ppm/°C, and a low loss factor, are used.

### POWER DISSIPATION

The thermal dissipation characteristics for the OSC1758 are as follows:

 $\theta$  junction – case = 15°C/W

 $\theta$  junction – ambient =  $40^{\circ}$ C/W

 $\theta$  i (max) = 150°C.

Total Power Dissipation =

$$(V_{SUPPLY} \times I_{SUPPLY}) - (V_{OUT} \times I_{OUT} \times cosine \phi)$$
  
where  $\phi = load\ phase\ angle$ 

NOTE: Although the power amplifier stage has internal short circuit protection, a heat sink should be employed for protection against continuous short circuit conditions.

Inductosyn® is a registered trademark of Farrand Industries, Inc.

# OSC1758—SPECIFICATIONS (typical @ +25°C with ±15V power supplies unless otherwise noted.)


Model	OSC1758/500	OSC1758/400
FREQUENCY RANGE	0-10kHz	*
FREQUENCY STABILITY <sup>1,2</sup>	± 5%	*
REFERENCE 1 OUTPUT <sup>1</sup>	2.5V rms ± 5% @ 3mA rms	*
REFERENCE 2 OUTPUT <sup>1</sup>	2.5V rms ± 5% @ 3mA rms 90° Phase Advanced with Respect to Ref. 1 Output	*
AMPLIFIER OUTPUT <sup>3</sup>	7V rms @ 215mA max	*
CAPACITIVE LOAD	10nF (max)	*
AMPLIFIER GAIN <sup>1</sup>	2.8 ± 1%	*
AMPLIFIER INPUT RESISTANCE	$5.35$ k $\Omega \pm 1$ %	*
POWER DISSIPATION	4.0 Watts (max)	*
POWER SUPPLY <sup>4</sup>	± 15V 60mA (max) No Load 160mA (max) Full Load	*
TEMPERATURE RANGE Operating Storage	0 to +70°C −65°C to +150°C	- 55°C to + 125°C ★
SIZE	0.975"×0.775"×0.175" (24.8mm×19.7mm×4.5mm)	*
WEIGHT	0.25 ozs. 7 grams	*

### NOTES

# ABSOLUTE MAXIMUM VALUES WITH RESPECT TO **SUPPLY GROUND**


$+V_S$ .											-0.3V to $+18V$
$-V_{\varsigma}$ .											+0.3V to $-18V$

# ORDERING INFORMATION



### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm)



TOLERANCES  $\pm 0.005$  (0.13mm) UNLESS OTHERWISE STATED

Over full operating temperature range.

<sup>&</sup>lt;sup>2</sup>See section on "Stability".

<sup>&</sup>lt;sup>3</sup>Derated to 5V rms @ 215mA if using  $\pm$  12 volt power supply.

<sup>\*</sup>Specifications same as OSC1758/500

Specifications subject to change without notice.



# 12- and 14-Bit Hybrid Synchro/ Resolver-to-Digital Converters

# SDC/RDC1740/1741/1742

### **FEATURES**

Internal Isolating Transformers
Military Temperature Range
Three Accuracy Options
14-Bit or 12-Bit Resolution
High, Continuous Tracking Rate
32-Pin Welded Metal Package
Hermetically Sealed
Ratiometric Conversion
Laser Trimmed – No External Adjustment
Three-State Latched Outputs


# **APPLICATIONS**

Flight Instrumentation Systems
Military Servo Control Systems
Artillery Fire Control Systems
Avionic Systems
Antenna Monitoring
Robotics
Engine Controllers
Coordinate Conversion
Axis Transformation
CNC Machine Tooling
Process Control

## **GENERAL DESCRIPTION**

The SDC/RDC1740/1741/1742 are hybrid 14- or 12-bit continous tracking synchro or resolver to digital converters contained in 32-pin welded metal packages. In the core of this hybrid the conversion process is performed by a monolithic IC manufactured in Analog Devices proprietary BiMOS II process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip. Internal isolating microtransformers are used to provide true isolation of the signal and reference inputs. The 14- or 12-bit digital word is in a threestate digital form available in two bytes. Using separate EN-ABLE inputs for the most significant 8 bits and the least significant 6 or 4 bits not only simplifies multiplexing of more than one device onto a single data bus, but also enables the IN-HIBIT input to be used without interrupting the operation of the tracking loop. The converters are hermetically sealed in a 32-pin welded metal package.

### FUNCTIONAL BLOCK DIAGRAM



### MODELS AVAILABLE

The three synchro/resolver-to-digital converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:

Model SDC1740XYZ is a 14-bit converter with an overall accuracy of  $\pm 5.3$  arc minutes and a resolution of 1.3 arc minutes.

Model SDC1741XYZ is a 12-bit converter with an overall accuracy of  $\pm 15.3$  arc minutes and a resolution of 5.3 arc minutes.

Model SDC1742XYZ is a 12-bit converter with an overall accuracy of  $\pm 8.5$  arc minutes and a resolution of 5.3 arc minutes.

Each model has two operating temperature range versions, those covering the industrial temperature range (0 to  $+70^{\circ}$ C) and the military temperature range ( $-55^{\circ}$ C to  $+125^{\circ}$ C). The XYZ code defines the option as follows: (X) signifies the operating temperature range, (Y) signifies the reference frequency, (Z) signifies the signal and reference voltage whether it will accept synchro or resolver format. To ensure a high level of reliability each converter receives stringent precap visual inspection, environmental screening and final electrical test.

Military temperature range devices and those processed to high reliability screening standards (suffix B) receive further levels of testing and screening to ensure high levels of reliability. More information about the option codes is given under the heading Ordering Information.

# SDC/RDC1740/1741/1742—SPECIFICATIONS (typical at 25°C unless otherwise specified)

Parameter	SDC/RDC1740	SDC/RDC1741	SDC/RDC1742	Units	Comments	Notes
CONVERTER PERFORMANCE						1
Accuracy	±5.3 max	±15.3 max	±8.5 max	arc min	·	1, 3
Tracking Rate	27 min	18 min	**	rev/s	ļ	4
Resolution	14	12	**	Bits	Output Coding Parallel	l
	(1 LSB = 1.3)	(1 LSB = 5.3)	**	]	Natural Binary	l
	arc min)	arc min)		1		
Signal & Reference Frequency	400	*	*	Hz	Option X1Z	1
	2.6	*	*	kHz	Option X4Z	1
Repeatability of Position Output	1	*	<b>*</b>	LSB		4
Bandwidth	130	150	**	Hz		4
SIGNAL INPUT IMPEDANCE						
90V Signal	200	*	*	kΩ	Resistive Tolerance ±2%	4
26V Signal	57.7	*	*	kΩ		4
11.8V Signal	26	*	*	kΩ		4
REFERENCE INPUTS		<del> </del>		<del> </del>		<del> </del>
Reference Voltage	11.8, 26, 115	*	<b>}</b> ★	V rms	See Ordering	
Reference Impedance	11.0, 20, 115			VIIIIS	Information	1
115V Ref	120	★	<b> </b> *	kΩ	Resistive Tolerance ±5%	4
26V Ref	27	*	*	kΩ	Resistive Tolerance =570	4
11.8V Ref	12.3	*	*	kΩ		4
	1		**		<u> </u>	<u> </u>
ACCELERATION CONSTANT	56000	80000		sec <sup>-2</sup>	Symbol K <sub>a</sub>	4
LARGE STEP RESPONSE	85 typ	60 typ	**	ms	179° Step for Settling to	1, 3
	100 max	75 max	**	ms	1 LSB of Error	
POWER LINES						
$+V_S=+15V$	28 typ 35 max	*	*	mA	Quiescent Condition	1, 3
$-V_s = -15V$	28 typ 35 max	*	*	mA	Quiescent Condition	1, 3
$V_L = +5V$	35 typ 56 max	*	*	mA	Quiescent Condition	1, 3
Power Dissipation	1.4 max	*	*	W		
DIGITAL INPUTS (INHIBIT,						<b>†</b>
ENABLE L, ENABLE M)	j					
V (Input High)	2 min	*	*	V dc	$V_L = +5V$	1, 3
V (Input Low)	0.7 max	*	*	V dc	$V_L = +5V$	1, 3
I (Input High)	20 max	*	*	μA	V <sub>IH</sub> =2.4V	1, 3
I (Input Low)	-400 max	*	*	μA	V <sub>IL</sub> =0.4V	1, 3
ENABLE AND DISABLE TIME	80 max	*	*	ns		2, 4
INHIBIT						<del>                                     </del>
Sense	Logic Low	*	*			1
,	to INHIBIT	*	*	l		
Time to Data Stable (after						
Negative-Going Edge				l		
of INHIBIT)	640 max	*	*	ns		4
BUSY OUTPUT						<del> </del>
Sense		Active Logic High :	 vhen converter positi	t on output ch	( anging	1
Timing	į		50ns before change			
Width	1				1	1
	400 typ	*	*	ns		4
	200 min	*	*	ns		4
	600 max	*	*	ns		4
Load	2 min	*	*	TTL		4
DIGITAL OUTPUTS						<b> </b>
Voltage Levels	1			1		1
Logic High	2.4 min	*	*	V dc	$V_L = +5V$	1, 3
				- ===	$I_{OH} = -240 \mu A$	1 -,, -
Logic Low	0.4 max	*	*	V dc	$V_L = +5V$	1, 3
Ŭ					I <sub>OL</sub> =9.6mA	-,-
Load	6 max	1 ★	*	TTL		1

3–120 S/D CONVERTERS REV. A

Parameter	SDC/RDC1740	SDC/RDC1741	SDC/RDC1742	Units	Comments	Notes
OPERATING TEMPERATURE RANGE						
Option 5YZ	0 to + 70	*	*	°C		i
Option 4YZ	-55 to +125	*	*	°C		
DIMENSIONS	1.74×1.14×0.28	*	*	Inch	See Package	4
	(44.2×28.9×7.1)	*	*	mm	Information	ł
WEIGHT	0.86 max	*	*	oz		4
	25 max	*	*	grams		

#### NOTES

harmonic distortion; (c)  $\pm 5\%$  power supply variation; (d)  $\pm 10\%$  variation in reference frequency.

### ABSOLUTE MAXIMUM RATINGS

$+V_S^{-1}$ to GND
$-V_S$ to GND
$+V_L^2$ to GND+7V dc
Reference Input HI to GND
Reference Input LO to GND ±350V dc
Common Mode Range
S1, S2, S3, S4 to GND
Any Logical Input to GND $-0.4V$ to $+V_L$
Case to GND
Storage Temperature Range $\ \dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
CAUTION

### CAUTION


 $^{1}$ Correct polarity voltages must be maintained on the  $^{+}$ V $_{S}$  and  $^{-}$ V $_{S}$  pins.  $^{2}$ The  $^{+}$ 5V power supply must never go below GND potential.

### NOTE

Absolute maximum ratings are those values beyond which damage to the device may occur.

# **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



Specified over the appropriate operating temperature range and for: (a) ±10% signal and reference amplitude variation; (b) ±10% signal and reference

<sup>&</sup>lt;sup>2</sup>ENABLE M enables most significant 8 bits.

ENABLE L enables least significant 4 bits (or 6 bits for SDC/RDC1740).

<sup>&</sup>lt;sup>3</sup>100% tested at nominal values of power supplies, input signal voltages and operating frequency.

<sup>&</sup>lt;sup>4</sup>Guaranteed by design.

<sup>\*</sup>Specifications same as SDC/RDC1740.

<sup>\*\*</sup>Specifications same as SDC/RDC1741.

Specifications subject to change without notice.

# SDC/RDC/1740/1741/1742

# PIN CONFIGURATION

#### ① 32) (MSB) BIT 1 +٧, 2 31) -Vs BIT 2 (3) 39 OV GND BIT 3 29 BIT 4 **④** +V<sub>s</sub> (28) (5) INHIBIT BIT 5 **6**) (27) BUSY BIT 6 0 BIT 7 26) ENABLE M SDC/RDC 1740/1741/1742 TOP VIEW (Not to Scale) ENABLE L (3) 25) BIT 8 (9) 24) N/C BIT 9 23) (10) BIT 10 CASE 22 11 N/C BIT 11 (12) 21) BIT 12 N/C 20 BIT 13 (13) S1 SEE NOTE 2 (19) (14) S2 I/P REFERENCE LO 15) (18) S3 I/P REFERENCE HI 17) SEE NOTE 1

NOTE 1. FOR THE RESOLVER OPTION PIN 17 IS S4. FOR THE SYNCHRO OPTION PIN 17 IS NOT CONNECTED.

NOTE 2. FOR THE 1741 AND 1742 PINS 13 AND 14 ARE NOT CONNECTED.

Bit Number	Weight in Degrees
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12 (LSB for 1741/1742)	0.0879
13	0.0439
14 (LSB for 1740)	0.0220

Table I. Bit Weight Table

# PIN FUNCTION DESCRIPTION

PINI	ONCTION DESCRI	PIION
Pin	Mnemonic	Description
1-14	Bit 1-14 (1740)	Parallel output data bits.
1-12	Bit 1-12 (1741/1742)	
15 16	REF LO REF HI	Input pins for the reference signal.
17	S4 OR N/C	S4 signal input for Resolver option. N/C for Synchro option.
18 19 20	S3   S2   S1	Synchro/Resolver input signals.
21	N/C	No Connection.
22	N/C	No Connection.
23	CASE	Should be connected to 0V GND.
24	N/C	No Connection.
25	ENABLE L	ENABLE L enables the 6 or 4 least significant bits.
26	ENABLE M	ENABLE M enables the 8 most significant bits. Logic High sets the output data bits to a high impedance state; a Logic Low presents the data in the latches to the output pins.
27	BUSY	Converter busy. A Logic High output indicates that the output latches are being updated and data should not be transferred.
28	INHIBIT	Logic Low inhibits the data transfer from the counter to the output latches.
29	$+V_{S}$	Main positive power supply.
30	0V GND	Power supply ground.
31	$-\mathbf{v}_{s}$	Main negative power supply.
32	$+V_L$	Logic power supply.

3–122 S/D CONVERTERS REV. A

# SDC/RDC1740/1741/1742




Figure 1. Functional Diagram of the SDC/RDC1740/1741/1742

### THEORY OF OPERATION

In the synchro-to-digital converter configuration, the 3-wire synchro output should be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format, i.e.,

$$V_1 = K E_O \sin \omega t \sin \theta$$
 (SIN)  
 $V_2 = K E_O \sin \omega t \cos \theta$  (COS)

where  $\theta$  is the angle of the synchro shaft.

In the resolver-to-digital converter configuration, the 4-wire resolver output should be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, then assume that the current word state of the up-down counter is  $\phi$ .

 $V_1$  is multiplied by COS $\phi$  and  $V_2$  is multiplied by SIN $\phi$  to give:

 $K E_O \sin \omega t \sin \theta \cos \phi$ and  $K E_O \sin \omega t \cos \theta \sin \phi$ .

These signals are subtracted by the error amplifier to give:

K E<sub>O</sub> sin  $\omega$ t (sin  $\theta$  cos  $\varphi$  -cos  $\theta$  sin  $\varphi$ ) or K E<sub>O</sub> sin  $\omega$ t sin ( $\theta$ - $\varphi$ ).

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null  $\sin{(\theta-\varphi)}$ . The digital output (counter  $\varphi$ ), then represents the synchro/resolver shaft angle  $\theta$  within the specified accuracy of the converter.

### INHIBIT INPUT

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a busy pulse to refresh the output data.

### **ENABLE INPUTS**

The ENABLE inputs determine the state of the output data. A Logic High maintains the output data pins in the high impedance condition, and application of a Logic Low presents the data in the latches to the output pins. ENABLE M enables the most significant 8 bits, while ENABLE L, enables the least significant 4 bits (6 bits in the SDC/RDC1740). The operation of the ENABLE inputs has no effect on the conversion process.

### DATA TRANSFER

Data transfer can be accomplished using either the INHIBIT input or the trailing edge, positive to negative transition of the BUSY pulse output.

The data will be valid 640ns after the application of a Logic Lo to the INHIBIT input. This is regardless of the time when the INHIBIT is applied and allows time for an active busy pulse to clear. By using the ENABLE M and ENABLE L inputs the two bytes of data can be transferred after which the INHIBIT should be returned to a Logic Hi state to enable the output latches to be updated.




Figure 2. Timing Diagram

# SDC/RDC1740/1741/1742

### BUSY OUTPUT

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses at TTL levels. A BUSY is initiated each time the input moves by an analog equivalent of an LSB and the internal counter is incremented or decremented or the INHIBIT input is released.

Typically the width of the BUSY pulse is 400ns during the position data output updates. The trailing edge, positive to negative transition, of the BUSY pulse indicates that the position data output has been updated and is ready for transfer (data valid). The maximum load on the BUSY output using the trailing edge of the BUSY pulse is 2 TTL loads.

# CONNECTING THE CONVERTER

The power supply voltages connected to  $+V_S$  and  $-V_S$  pins should be  $\pm 15V$  and must not be reversed. The digital logic supply  $V_L$  is connected to +5V.

It is suggested that a parallel combination of a  $0.1\mu F$  ceramic and a  $6.8\mu F$  electrolytic capacitor is placed from each of the three supply pins to GND.

The pin marked CASE is connected electrically to the case and should be taken to a convenient zero volt potential in the system.

The digital output is taken from Pin 1 through to Pin 12 for the SDC/RDC1741/1742 and Pin 1 through to Pin 14 for the SDC/RDC1740 where Pin 1 is the MSB.

The reference connections are made to REF HI and REF LO. In the case of a synchro, the signals are connected to S1, S2 and S3 according to the following convention:

$$E_{S1-S3} = E_{RLO-RHI} \sin \omega t \sin \theta$$

$$E_{S3-S2} = E_{RLO-RHI} \sin \omega t \sin (\theta + 120^\circ)$$

$$E_{S2-S1} = E_{RLO-RHI} \sin \omega t \sin (\theta + 240^{\circ})$$

For a resolver, the signals are connected to S1, S2, S3 and S4 according to the following convention:

$$\begin{split} E_{S1\text{-}S3} &= E_{RLO\text{-}RHI} \sin \omega t \sin \theta \\ E_{S2\text{-}S4} &= E_{RHI\text{-}RLO} \sin \omega t \cos \theta \end{split}$$

The BUSY, INHIBIT and ENABLE pins should be connected as described under the heading Data Transfer.

### RESISTIVE SCALING OF INPUTS

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any change of input signal and reference voltages.

This means that a standard converter can be used with a personality card in systems where a wide range of input and reference voltages are encountered.

Note: The accuracy of the converter will be affected by the matching accuracies of resistors used for external scaling.

To calculate the values of the external scaling resistors in the case of a synchro converter, add  $1.11k\Omega$  per extra volt of signal in series with S1, S2 and S3 and  $1k\Omega$  per extra volt of reference in series with RHI. In the case of a resolver-to-digital converter, add  $2.22k\Omega$  in series with S1 and S2 per extra volt of signal and  $1k\Omega$  per extra volt of reference in series with RHI.

### DYNAMIC PERFORMANCE

The transfer function of the converter is given below.




Figure 3. Transfer Function of SDC/RDC1740/1741/1742

Open loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{K_a}{S^2} \cdot \frac{1 + ST_1}{1 + ST_2}$$

Closed loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 \, + \, ST_1}{1 \, + \, ST_1 \, + \, \frac{S^2}{K_a} \, + \, \frac{S^3T_2}{K_a}}$$

Model SDC/RDC1740

Where 
$$K_a = 56,000$$

$$T\bar{1} = 0.01$$

$$T2=0.001525$$

The gain and phase diagrams are shown in Figures 4 and 5.

Model SDC/RDC1741/1742

Where 
$$K_a = 80,000$$

$$T1 = 0.0087$$

$$T2 = 0.001569$$

The gain and phase diagrams are shown in Figures 6 and 7.

### ACCELERATION ERROR

A tracking converter employing a type 2 servo loop does not suffer any velocity lag, however, there is an additional error due to acceleration. This additional error can be defined using the acceleration constant  $K_a$  of the converter.


$$K_a = \frac{Input\ Acceleration}{Error\ in\ Output\ Angle}$$

The numerator and denominator have the same units.  $K_a$  does not define maximum acceleration, only the error due to acceleration, maximum acceleration is in the region of 5 times the  $K_a$  figure. The following is an example using the  $K_a$  of the SDC1740.

Acceleration of 50 revolutions sec<sup>-2</sup> with K<sub>a</sub>=56000

Error in LSBs = 
$$\frac{50 \times 16384}{56000}$$
 = 14.62LSBs


# SDC/RDC1740/1741/1742



9 Neg 0 1 1 -2 -3 -4 12.5 25 50 100 200 FREQUENCY - Hz

Figure 4. SDC/RDC1740 Gain Plot

Figure 6. SDC/RDC1741/1742 Gain Plot







Figure 5. SDC/RDC1740 Phase Plot

Figure 7. SDC/RDC1741/1742 Phase Plot



RELIABILITY


The reliability of these products is very high due to the extensive use of custom chip circuits that decrease the active component count. Calculations of the MTBF figure under various environmental conditions are available on request.

As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217E, Figure 8 shows the MTBF in years versus case temperature in naval sheltered conditions for SDC/RDC1740/41/42.

Figure 8. SDC/RDC1740/41/42 MTBF Curve

#### ORDERING INFORMATION

For full definition, the converter part number should be suffixed by an option code. All the standard options and their option codes are shown below. For options not shown, please consult Analog Devices.



#### OTHER PRODUCTS

Many other hybrid products concerned with the conversion of synchro data are manufactured by Analog Devices, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

The SDC/RDC1767 and SDC/RDC1768 are hybrid synchroto-digital converters with isolating microtransformers similar to the SDC/RDC1740/41/42 described on this data sheet with the additional features of analog velocity output and dc error output.

The OSC1758 is a hybrid sine/cosine power oscillator which can provide a maximum power output of 1.5 watts, over a frequency range of 0 to 10kHz.

The DRC1745 and DRC1746 are 14- and 16-bit natural binary latched output hybrid digital-to-resolver converters. The accuracies available are  $\pm 2$  and  $\pm 4$  arc mins, and the outputs can supply 2VA at 7V rms.

3–126 S/D CONVERTERS REV. A



# Tachogenerator Output, Variable Resolution, Hybrid, Resolver-to-Digital Converter

**1S74** 

FEATURES
40-Pin Hybrid
Tachogenerator Velocity Output
User Selectable Resolution
DC Error Output
Sub LSB Output
Angle Offset Input
Reference Frequency of 2kHz to 10kHz
Logic Outputs for Extension Pitch Counter

# APPLICATIONS

Numerical Control of Machine Tools
Feed Forward Velocity Stabilizing Loops
Robotics
Closed Loop Motor Drives
Brushless Tachometry
Single Board Controllers

### GENERAL DESCRIPTION

The 1S74 is a hybrid device that converts standard resolver inputs to digital position and analog velocity outputs. All the essential features of multiturn or multipitch operation are included for numerically controlled machine tool and velocity feedback applications.

Typically, the input signal would be obtained from a brushless resolver and the resolver/converter combination gives a parallel absolute angular output word similar to that provided by an absolute encoder. The ratiometric conversion principle of the 1S74 ensures high noise immunity and tolerance of lead length when the converter is at a distance from the resolver.

In conjunction with the IPA1764 preamplifier, the 1S74 is also suitable for use with Inductosyns®.

The output word is in three-state digital logic form with a high and low byte enable input so that the converter can communicate with an 8- or 16-bit digital highway.

A unique feature of the converter is its internally generated tachogenerator velocity output offering a linear voltage-speed relationship. Only one external resistor is required to scale the velocity output to the user's chosen volts/rpm relationship.

Repeatability is 1LSB under constant temperature conditions.

The resolution of the 1874 converter is user selectable by means of applying a specific binary code to two of the converter's pins.

Four resolutions can be selected, all operating over a frequency range of 2kHz to 10kHz.


10 bit up to 40,800 revolutions per minute.

12 bit up to 10,200 revolutions per minute.

14 bit up to 2,550 revolutions per minute.

16 bit up to 630 revolutions per minute.

### FUNCTIONAL BLOCK DIAGRAM



### APPLICATIONS

The 1874 has been designed for motor position control in the CNC, robotic and military fields. The use of a type 2 tracking servo loop circuit with high inherent noise immunity, makes the product ideally suited to these applications.

### **USER BENEFITS**

Allows both velocity and position measurement from a single, low cost, standard, brushless resolver.

80dB dynamic range of velocity output.

0.5% ripple on velocity signal.

0.1% linearity of velocity signal.

Cost effective tachogenerator/encoder replacement.

Tracks at 5 to 10 times the rate of equivalent resolution encoders.

Analog output for interpolation between digital codes.

Direction and Ripple Clock (Datum) outputs facilitate revolution counting.

Hybrid construction offering small size and MTBF of >200 years at 50°C GB.

MIL operating temperature range and spec. options available.

# 1574—SPECIFICATIONS (typical for both commercial (5Y0) and extended (4Y0) temperature range options @ $+25^{\circ}$ C and $\pm12$ V power supplies, unless noted.)

Resolution	10 Bits	12 Bits	14 Bits	16 Bits	Units
RESOLVER INPUTS					
Signal Voltage	$2.0(\pm 5\%)$	*	*	*	V rms
Reference Voltage	2.0(+50% - 20%)	*	*	*	V rms
Signal & Reference Frequency	2k – 10k	*	*	*	Hz
Signal Input Impedance	10 (min)	*	*	*	$M\Omega$
Reference Input Impedance	125	*	*	*	k $\Omega$
Allowable Phase Shift					
(Signal to Reference)	± 10	*	*	*	Degrees
POSITION OUTPUT					
Resolution	10	12	14	16	Bits
1LSB	0.35	0.088	0.022	0.0055	Degrees
Accuracy (maximum error over					
temperature range)					
5YO	$\pm 25.0(0.42)$	$\pm 8.5(0.14)$	$\pm 5.3(0.09)$	$\pm 4.0(0.07)$	arc-mins (degrees)
	$\pm 0.12$	$\pm 0.04$	$\pm 0.025$	$\pm 0.019$	% F.S.
4YO	$\pm 25.0(0.42)$	$\pm 8.5(0.14)$	$\pm 5.3(0.09)$	$\pm 2.6(0.04)$	arc-mins (degrees)
	$\pm 0.12$	$\pm 0.04$	$\pm 0.025$	$\pm 0.012$	% F.S.
Digital Position Output Format	Parallel natural binary	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Monotonicity	Guaranteed	*	*	*	
Repeatability	1	*	*	*	LSB
DATA TRANSFER					
Busy Output	Logic "Hi" when busy	*	*	*	
Load	6 (max)	*	*	*	LSTTL
Busy Width	380 (min) 530 (max)	*	*	*	ns
ENABLE INPUTS	Logic "Lo" to enable	*	*	*	
Load	1	*	*	*	LSTTL
Enable & Disable Times	250 (max)	*	*	*	ns
	<del></del>	*	*	*	
INHIBIT INPUT	Logic "Lo" to inhibit	<b>^</b>	<u>.</u>	*	LSTTL
Load	I	1:		^	LSIIL
Direction Output (DIR) Load	Logic "Hi" when counting up, 6 (max)	togic Lo when	counting down.	*	LSTTL
Ripple Clock (RC)	Negative pulse indicating when		. ahawaa fuama ali	"12a22 en all "02a	
Ripple Clock (RC)	vice versa.	initernal counters	change irom an	15 toan 05	Of
Load	6 (max)	*	*	*	LSTTL
Width	$1\mu (max) 850n (min)$	*	*	*	secs
	Tµ (max) 650H (mm)				3003
DYNAMICCHARACTERISTICS					
Tracking Rate	40.000 ( 1 )				
with ± 15V Supplies	40,800 (min)	10,200 (min)	2,550 (min)	630 (min)	rpm
with ± 12V Supplies	34,680 (min)	8,670 (min)	2,168 (min)	536 (min)	rpm
Acceleration Constant	220.000	*			_2
K <sub>a</sub>	220,000		*	*	sec <sup>-2</sup>
Settling Time (179° step input)  Bandwidth	25 (max)	35 (max)	60 (max)	120 (max)	ms
	230				Hz
VELOCITY OUTPUT					
Polarity	Positive for increasing angle	*	*	*	
Tachogenerator Voltage Scaling	0.25	1.00	4	16	V/K rpm
Scale Factor Accuracy	$\pm 1 (max)$	*	*	*	% of output
Scale Factor Tempco	200 (max)	*	*	*	ppm/°C
Reversion Error	$\pm 0.2 (\text{max})$	*	*	*	%
Reversion Error Tempco	50 (max)	*	*	*	ppm/°C
Linearity	0.1	*	*	*	% of output
Over Full Temperature Range	0.25 (max)	*	*	*	% of output
Ripple and Noise					
Steady State (200Hz B/W)	100	150	300	1300	μV rms
Dynamic Ripple (av-pk)	0.5 (max)	*	*	*	% of output
Zero Offset	± 500	*	*	*	μV
Zero Offset Tempco	50 (max)	*	*	*	μV/°C
Output Load	5 (min)	*	*	*	$K\Omega$

3–128 S/D CONVERTERS REV. A

Resolution	10 Bits	12 Bits	14 Bits	16 Bits	Units
SPECIAL FUNCTIONS		······································			
dc Error Output Voltage	450	*	*	*	mV/deg
Inter LSB Output	$\pm 1 (\pm 20\%)$	*	*	*	V/LSB
Load	lk(min)	*	*	*	$\Omega$
Angle Offset Input (over operating					
temperature range)	$320 (\pm 10\%)$	*	*	*	nA/LSB
Maximum Input	32	*	*	*	LSB
POWER REQUIREMENTS					
Power Supplies					
$\pm V_{S}$	$\pm 15 (\pm 5\%) \text{ or } \pm 12 (\pm 5\%)$	*	*	*	V dc
+5V	+4.75 to $+5.25$	*	*	*	V dc
Power Supply Consumption					
+V <sub>S</sub>	30 (max)	*	*	*	mA
$-\mathbf{V}_{\mathbf{S}}$	30 (max)	*	*	*	mA
+ 5V	125 (max)	*	*	*	mA
Power Dissipation	1.5 (max)	*	*	*	W
TEMPERATURE RANGE					
Operating 5YO Option	0  to  + 70	*	*	*	°C
4YO Option	-55  to  + 125	*	*	*	°C
Storage 5YO Option	-55  to  + 125	*	*	*	°C
4YO Option	-60  to  +150	*	*	*	°C
DIMENSIONS					
5YO Option	$2.1 \times 1.1 \times 0.195$	*	*	*	Inches
-	$(53.5 \times 28 \times 4.95)$	*	*	*	(mm)
4YO Option	$2.14 \times 1.14 \times 0.18$	*	*	*	Inches
-	$(54.5 \times 29 \times 4.6)$	*	*	*	(mm)
WEIGHT	1(28)	*	*	*	oz. (grams)

Specifications subject to change without notice.


# ABSOLUTE MAXIMUM INPUTS (with respect to GND)

$+V_{S}^{i}$														07	7 to	+ 17V	dc
$-V_S^1$														70	7 to	- 17V	dc
$+5V^{2}$														0V	to	+6.0V	dc
Referen	nce															± 17V	dc
Sine .																± 17V	dc
Cosine																± 17V	dc
Any L	ogic	al	Ir	ıp	ut							_	0	.4V	to	+5.5V	dc

# CAUTION:

- Correct polarity voltages must be maintained on the +V<sub>S</sub> and -V<sub>S</sub> pins.
   The +5 volt power supply must never go below GND potential.

#### FUNCTIONAL DIAGRAM



### OPERATION OF THE CONVERTER

The 1S74 is a tracking converter, this means that the output automatically follows the input for speeds up to the maximum tracking rate for the resolution option. No convert command is necessary as the conversion is initiated by each LSB increment of the input. Each LSB increment of the converter initiates a BUSY pulse.

### POSITION OUTPUT

The resolver shaft position is represented at the converter output by a natural binary parallel digital word.

The static angular accuracy quoted for each converter type is the worst case error that can occur over the full operating temperature range with the following input conditions:

- a) Signal input amplitudes within 5% of the nominal values.
- b) Signal and reference frequency within the specified operating range.
- c) Phase shift between signal and reference less than 10 degrees.
- d) Signal and reference waveform harmonic distortion less than 10 percent.

These test conditions are selected primarily to establish a repeatable acceptance test procedure which can be traced to national standards. In practice, the converters can be used well outside these operating conditions providing the following points are observed.

### SIGNAL AMPLITUDE (SINE AND COSINE INPUTS)

The amplitude of the signal inputs should be maintained within 5% of the nominal values if full performance is required from the analog outputs and inputs of the converter such as velocity, inter LSB position and angle offset.

The digital position output is relatively insensitive to amplitude variation. Increasing the input signal levels by more than 10% will result in a dramatic loss in accuracy due to internal overload. Reducing level will result in a steady decline in accuracy. With the signal levels at 50% of the correct value the angular error will increase by an amount equivalent to 1.3LSB. At this level the repeatability will also degrade to 2LSB and the dynamic response will also change, since the Ka is proportional to signal level.

#### PIN CONNECTIONS

				1
12 11 10 9 8 7	0000000	Pir	1000000000	13 14 15 16 SC2 SC1 INH
6 5	ŏ		ŏ	BUSY
4	ŏ	воттом	ŏ	R <sub>EXT</sub>
3	o	VIEW	0	VEL
3 2	00		0	ANGLE OFFSET
1	ō		0	GND REF
ENL	o		۰	INTER LSB
ENM	0		0	RC
GND	0		0	DIR
+5V	0		0	CASE
+Vs	0		0	REF
-Vs	0		0	AGND
N/C	0		0	SIN
DCER	0		0	cos
IOTEC				J

TES "R<sub>EXT</sub>" SHOULD BE CONNECTED TO "VEL" FOR UNITY GAIN. CASE PIN CONNECTED ON 450 OPTION ONLY

### SIGNAL AND REFERENCE FREQUENCY

Any frequency within the specified range of the converter may be used. It should be noted that the signal and reference input voltages must be in resolver format.

### REFERENCE VOLTAGE LEVEL

The amplitude and waveform of the reference signal applied to the converter's input is not critical, however it is essential that the zero crossing points are maintained in the correct place to drive the converter's phase sensitive detector.

### HARMONIC DISTORTION

The amount of harmonic distortion allowable on the signal and reference lines mainly depends on the type of transducer being nsed.

Square and triangle waveforms can be used but the input levels should be adjusted so that the average value after rectification is 1.9 volts. (For example – a square wave should be 1.9V peak.)

NOTE: The figure specified of 10% harmonic distortion is for calibration convenience only.

PHASE SHIFT (BETWEEN SIGNAL AND REFERENCE) See Section on "Dynamic Accuracy vs. Resolver Phase Shift".

### RESOLUTION PROGRAMMING

The 1S74 converter can be programmed for resolutions of 10, 12, 14, and 16 bit by applying a binary code to the pins "SC1" and "SC2".

The dc error output and maximum revolutions per minute for full scale are scaled internally according to the particular resolution

Table I gives the binary code, dc error output and maximum tracking rate for the resolutions available.

	Binary	Code	DC Error	Tracking Rate for FS (±10V)			
Resolution	SC1	SC2	(mV/Bit)	rpm			
10 Bit	0	0	160	40,800			
12 Bit	0	1	40	10,200			
14 Bit	1	0	10	2,550			
16 Bit	1	1	2.5	630			

Table I.

NOTE: When changing resolution under dynamic conditions, a period of uncertainty will exist before position and velocity data is valid.

For more information ask for the relevant application note.

### DATA TRANSFER

#### **BUSY Output:**

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, the signal appearing on the BUSY output is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the analog equivalent of an LSB and the internal counter is incremented or decremented.

# **INHIBIT** Input:

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a BUSY pulse to refresh the output data.

NOTE: With the **INHIBIT** input pin in the "Hi" TTL state, data will be transferred automatically to the output latches.

### **ENABLE** Inputs:

Two ENABLE inputs are provided, ENABLE M for the most significant 8-bits and ENABLE L for the least significant remainder. These ENABLES determine the state of the output data. A TTL logic "Hi" maintains the output data pins in a high impedance condition, the application of a logic "Lo" presents the data in the latches to the output pins. The operation of these ENABLES has no effect on the conversion process.

Two methods are available for transferring data, by using the inputs and outputs described.

One method is to transfer data when the BUSY is in a "Lo" state or clock the data out on the trailing edge of the BUSY pulse. Both the <u>INHIBIT</u> and the <u>ENABLES</u> must be in their correct state of "Hi" and "Lo's" respectively.

The alternative method is to use the  $\overline{\text{INHIBIT}}$  input. Data will always be valid one microsecond after the application of a logic "Lo" to the  $\overline{\text{INHIBIT}}$ . This is regardless of the time when the  $\overline{\text{INHIBIT}}$  is applied.

# RIPPLE CLOCK (RC) AND DIRECTION (DIR) OUTPUTS:

As the digital output of the converter passes through the major carry, i.e., all "1's" to all "0's" or the converse, a RIPPLE CLOCK (RC) logic output is initiated indicating that a revolution or a pitch of the input has been completed.




Figure 1. Timing Diagram

The DIRECTION (DIR) logic output indicates the direction of input rotation and this data is always valid in advance of the RIPPLE CLOCK pulse, and stays valid until the direction changes (see Timing Diagram).

These two logic outputs are provided so that the user can count the input revolutions or pitches. An external extension counter is required. Figure 2 shows the application circuit which should be used to perform this counting function.




Figure 2. Connections for Use with LS Extension Counters

#### VELOCITY OUTPUT

The tracking conversion technique produces an internal signal at the input to the voltage controlled oscillator (VCO) that is proportional to the rate of the input angle. In the 1S74 additional circuitry is included to linearize this signal, which is closely characterized, producing a high quality tachogenerator velocity output at the VELOCITY (VEL) pin.

This analog tachogenerator velocity output is resistively scaled internally to give a full scale output of  $\pm 10 \text{V}$  dc at the specified tracking rate for the converter.

However, a full scale output of  $\pm 10 \mathrm{V}$  dc can be obtained for lower speeds by changing the gain of the internal scaling amplifier using only an external resistor. The external resistor,  $R_{\rm EXT}$ , should be connected between " $R_{\rm EXT}$ " pin and ground, and calculated using the following equation.

$$R_{EXT} = \frac{10 \times A}{B - A} \text{ k ohms}$$

Where A = required rpm to be represented by  $\pm 10V$  FS B = specified rpm for the converter.

NOTE: A cannot be greater than B and for unity gain "VEL" and " $R_{\rm EXT}$ " pins should be linked.

Ripple and noise on the velocity signal consists of two components—steady state noise and dynamic noise.

Steady state noise—this is internally generated noise produced by the converter's circuitry and is the only noise signal present under static input conditions.

Dynamic noise—this is the noise produced, in addition to steady state noise, under dynamic operating conditions.

The two main components of the dynamic noise signal are due to the "non-zero" angular error of the resolver/converter combination. The figures given in the specification are typical for a size 11, 7 arc-minutes, brushless resolver.

It should be noted that when operating at low tracking rates it is critical to maintain the signal input voltage at its nominal value in order to keep the noise level on the velocity signal to an absolute minimum. The effect of variation in signal voltage at low tracking rates is to produce low energy spikes on the velocity output on the rising edge of the BUSY pulse. The amplitude of these spikes will be in the region of  $30\mu V$  per percent variation in signal input voltage level.

NOTE: The velocity signal output and max tracking rate derates by 15% (max) for operation with  $\pm 12$  volt power supplies.

### SPECIAL FUNCTIONS

DC ERROR: The signal at the output of the phase sensitive detector is the input to the internal nulling loop and hence is proportional to the error between the input angle and the output digital angle. As the converters are a type 2 servo loop, this DC ERROR signal will increase if the output angle fails to track the input for any reason. It is therefore an indication that the input has exceeded the maximum tracking rate of the converter, or due to some internal malfunction, the converter is unable to reach a null. By the use of two external comparators this voltage can be used as a "built in test".

INTER LSB OUTPUT: In order to overcome the "free play" inherent in a servo system using digitized position feedback, an analog output voltage is available representing the resolver shaft position within the least significant bit of the digital angle output.

The output is therefore proportional to the inter LSB resolved position with a maximum output representing 1LSB.




Figure 3.

Figure 3 illustrates how the INTER LSB output compensates for the instances where, due to hysteresis, there is no change in the digital count output for 1LSB change in input angle. The sum of the digital count output and INTER LSB output equals the actual input angle.

ANGLE OFFSET: A unique feature of the 1874 converter is the angle offset input which allows the user to electrically "rotate" the input shaft of the resolver.


Injecting a current of 320nA into the angle offset input pin will offset the digital output of the converter by 1LSB relative to the angle defined by the resolver inputs. It is recommended that an

offset equivalent to no greater than 30LSB's be applied to this input.

This input is a virtual ground, therefore a current source can be generated by a voltage source connected by a single resistor.

### DYNAMIC PERFORMANCE

The transfer function of the converter is given below:



Positional Transfer Function:

$$\begin{split} \frac{\theta_{OUT}}{\theta_{IN}} &= \frac{K_1\,K_2}{s^2} \cdot \frac{1\,+\,sT_1}{1\,+\,sT_2} \, \text{open loop} \\ \frac{\theta_{OUT}}{\theta_{IN}} &= \frac{1\,+\,sT_1}{1\,+\,sT_1\,+\,\frac{s^2}{K_1\,K_2} + \frac{s^3\,T_2}{K_1\,K_2}} \, \text{closed loop} \end{split}$$

where  $K_1K_2 = K_a$ 

Tachogenerator Transfer Function:

$$\frac{\text{Tachogenerator Output}}{\theta_{IN}} = \frac{K_1(1 + sT_1)}{s(1 + sT_2)} \text{ open loop}$$

$$\frac{\text{Tachogenerator}}{\text{Output}} = \frac{s (1 + sT_1)}{K_2(1 + sT_1) + \frac{s^2}{K_1} + \frac{s^3 T_2}{K_1}} \text{closed loop}$$

$$\begin{array}{lll} \text{Where:} & K_1 &= 3.23 \\ & K_2 &= 68.2 \times 10^3 \\ & K_a &= 220 \times 10^3 \\ & T_1 &= 4.46 \text{ms} \\ & T_2 &= 0.21 \text{ms} \end{array}$$

Refer: Figures 4 and 5




Figure 4. Gain Plot




Figure 5. Phase Plot

### DYNAMIC ACCURACY VS. RESOLVER PHASE SHIFT

Under static operating conditions phase shift between signal and reference lines theoretically does not affect the converter's static accuracy:

However, when rotating, most resolvers, particularly those of the brushless type, exhibit a phase shift between the signal and the reference. This phase shift will give rise under dynamic conditions, to an additional error defined by:


### SHAFT SPEED (RPS) × Phase Shift (DEGS) Reference Frequency

For example, for a phase shift of 20°, a shaft rotation of 22rps and a reference frequency of 5kHz, the converter will exhibit an additional error of:

$$\frac{20 \times 22}{5000} = 0.088^{\circ}$$

This effect can be eliminated by putting a phase shift in the reference to the converter equivalent to the phase shift in the

NOTE: Capacitive and inductive crosstalk in the signal and reference leads and wiring can cause similar problems.



- CASE PIN CONNECTED ON 460 OPTION ONLY.
  POSSIBLE USE AS BUILT-IN TEST EQUIPMENT. (SEE HEADING "SPECIAL
- FUNCTIONS".)

Figure 6. Electrical Connections

### CONNECTING THE CONVERTER

The electrical connection of the converter is straight-forward. The power supply voltages connected to +V, and -V, pins can be  $\pm 12V$  to  $\pm 15V$  but must not be reversed. The +5V supply connects to the +5V pin and should not be allowed to become negative with respect to the GND pin.

It is suggested that decoupling capacitors are connected in parallel between the power lines  $(+V_s, -V_s \text{ and } +5V)$  and GND adjacent to the converter.

When more than one converter is used on a card, then separate decoupling capacitors should be used for each converter.

The converter has some H/F decoupling provided internally, as well as input protection on the signal and reference inputs.

The resolver connections are made to the sine and cosine inputs. reference and analog ground as shown in the electrical connection diagram (Figure 6). The 2V rms reference supply, which can be provided by the OSC1758 oscillator, should be connected to the resolver rotor.

### PROCESSING FOR HIGH RELIABILITY

### STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:


Process	Condition
1. Pre-Cap Visual Inspection	In-House Criteria
2. Burn-In	70℃
3. Constant Acceleration	5000G
4. Gross Leak Test	In-House Criteria
5. Final Electrical Test	Performed at 25°C

### HI-REL PROCESSING

All models ordered to high reliability requirements will be identified with a B suffix, and will have received the following processing:

- 1. Internal visual inspection
- 2. Stabilization bake, 24 hours at 150°C
- 3. Temperature cycling, -65°C to +150°C
- 4. Constant acceleration, 5000g
- 5. Powered burn-in, 160 hours at 125°C
- 6. Final electrical test at Tmin and Tmax
- 7. Seal test, fine and gross
- 8. External visual inspection


### **ORDERING INFORMATION**




### **OUTLINE DIMENSIONS**

Dimensions Shown in inches and (mm).

### PACKAGE FOR 560 OPTION



### PACKAGE FOR 460 AND 460B OPTIONS



### OTHER PRODUCTS

1\$14/1\$24/1\$44/1\$64 -	10-, 12-, 14- and 16-Bit Hybrid
	Resolver-to-Digital Converters with High
	Specification Tachometer Output.
1S10/1S20/1S40/1S60/1S61-	10-, 12-, 14- and two 16-Bit Inductosyn <sup>TM</sup> /
	Resolver-to-Digital Converters (Hybrid)
IRDC1732-	Inductosyn <sup>TM</sup> /Resolver-to-Digital Converter (Hybrid),
	Low Cost
IPA1751 –	Inductosyn <sup>TM</sup> Pre-Amplifier
OSC1754-	Power Oscillator
OSC1758-	Power Oscillator (Hybrid)
IPA1764-	Inductosyn <sup>TM</sup> Pre-Amplifier (Hybrid)
MCI1794-	3 Channel Inductosyn <sup>TM</sup> /Resolver-to-Digital
	Converter (Multibus Compatible Card)

Inductosyn<sup>TM</sup> is a registered trademark of Farrand Industries, Inc.




# **LVDT-to-Digital Converter**

**2S50** 

### **FEATURES**

Internal Signal Conditioning
Direct Conversion to Digits
Reference Frequency 400Hz or 1kHz to 10kHz
High MTBF
No External Trims
Absolute Encoding
APPLICATIONS
Industrial Measurement and Gauging
Numerical Control
Avionic Control Systems
Valves and Actuators
Limit Sensing



### GENERAL DESCRIPTION

The 2S50 series converters translate the outputs from LVDT and RVDT transducers into digits directly. No signal conditioning, trims, preamplifiers, demodulators or filters are required. The 2S50 series can also be used as general purpose ratiometric A-to-D converters; very compatible with load cells, strain gauge bridges, some pressure transducers and interferometers.

The 2S50 linearly converts ac signals into an 11-bit parallel digital word. The digital output is an offset binary word which is the ratio of the signal and reference inputs. When used with LVDT and RVDT transducers, the digital output represents the linear or rotary displacements of the transducer. The converter is a continuous tracking type using a type 2 servo loop.

### PRINCIPLE OF OPERATION

The 2S50 is a tracking converter. This means that the output automatically follows the input without the necessity of a convert command.

A conversion is initiated by a change of input signal equivalent to 1LSB of the output.

Each LSB increment of the output is indicated by a "Busy" pulse.

With an LVDT connected to give a null at center position, the output will track the input from digital "1 + all zeroes" to digital "all ones" for plus full scale, and digital "1 + all zeroes" to digital "all zeroes" for negative full scale.

The 2S50 operates only on the ratio of the two inputs for the conversion process. As such the whole system, consisting of excitation oscillator, LVDT and converter, is insensitive to change in excitation voltage, amplitude, frequency and waveshape.

Since a phase sensitive demodulator is included with the conversion loop of the 2S50, the system has a high rejection to signals that are not phase and frequency coherent with the excitation voltage. This feature, combined with ratiometric conversion gives a very high standard of integrity to digitized LVDT and RVDT systems.

### PIN FUNCTION DESCRIPTION

 $-\mathbf{V}_{s}$ 

- 3	
$+V_{S}$	Main positive power supply + 15V dc.
+5V	Logic supply.
GND	Power supply ground. Digital ground. Reference voltage low.
Bit 1-11	Parallel output data bits.
Ref Hi Diff Hi Ref Lo Diff Lo	Analog reference input (Hi). Analog difference input (Hi). Analog reference input (Lo). Analog difference input (Lo).
INHIBIT	Inhibit logic input. Taking this pin "Lo"

Main negative power supply - 15V dc.

latches. The conversion loop continues to

track.

BUSY Converter BUSY. A "Hi" output indicates that

the output latches are being updated. Data should not be transferred from the converter

while BUSY is "Hi".

ENABLE The output data bits are set to a low impedance

state by application of a logic "Lo".


CASE This should normally be grounded. Case can be

taken to any voltage with a low impedance

up to  $\pm 20$ V.

N/C Pins designated N/C not connected internally.

### ORDERING INFORMATION




# 2S50—SPECIFICATIONS (typical @ +25°C, unless otherwise noted)

Models	2\$50/510	2S50/560	2S50/410	2S50/460
RESOLUTION	11 Bits	*	*	*
ACCURACY <sup>1</sup>	0.1%(Full Scale)	0.1%	0.2%	0.2%
LINEARITY	± 1/2LSB	*	*	*
REFERENCE FREQUENCY	400Hz	1kHz-10kHz	400Hz	1kHz-10kHz
SIGNAL INPUTS <sup>2</sup>	2.5V rms	*	*	*
INPUT IMPEDANCE	5MΩ(min)	*	*	*
SLEW RATE (Min)	200LSB/ms	400LSB/ms	200LSB/ms	400LSB/ms
SETTLING TIME (99% FS Step)	50ms	25ms	50ms	25ms
ACCELERATION CONSTANT (ka)	70,000	650,000	70,000	650,000
BUSY PULSE	1μs (max) 1 LS TTL Load	* *	* *	* *
INHIBIT INPUT	Logic "Lo" to Inhibit 1 LS TTL Load	* *	*	* *
POWER DISSIPATION	550mW	*	*	*
POWER SUPPLIES <sup>3</sup>	- 15V @ 18mA (typ) 25mA (max) + 15V @ 18mA (typ) 25mA (max) + 5V @ 3mA (max)	* * *	* * *	* * *
TEMPERATURE RANGE Operating Storage	0 to +70°C -60°C to +150°C	* *	-55°C to +125°C ★	**
DIMENSIONS	1.72"×1.1"×0.205" (43.5×28.0×5.2mm)	*	1.74"×1.14"×0.28" (44.2×28.9×7.1mm)	**
WEIGHT	1 oz. (28g)	*	*	*
PACKAGE OPTIONS4	DH-32E	DH-32E	M-32	M-32

Specifications subject to change without notice.

### PIN CONFIGURATION



### ABSOLUTE MAXIMUM INPUTS (with respect to GND)

$+V_{S} \dots$												70	7 to	+17V	dc
-V <sub>2</sub>					-	-						07	7 to	- 17V	dc
+5V												0V	to	+5.5V	dc
Ref, Hi to Lo	٠.													±20V	dc
Diff, Hi to L	ο.													±20V	dc
Case to GND														± 20V	dc
Any Logical	[np	ut					٠			_	. 0	.4V	to	+5.5V	dc

 $<sup>^{1}</sup>$ Accuracy applies over  $\pm$  20% signal voltage,  $\pm$  20% excitation frequency and full temperature range,

and for not greater than 3° phase error between reference and difference inputs.

<sup>&</sup>lt;sup>2</sup>This is a nominal value.

 $<sup>^3 \</sup>pm 12$  volts to  $\pm 17$  volts.

<sup>&</sup>lt;sup>4</sup>DH-32E = Bottom Brazed Ceramic DIP; M = Metal Platform DIP. For outline information

see Package Information section.

<sup>\*</sup>Specifications same as 2S50/510.

<sup>\*\*</sup>Specifications same as 2S50/410.



# High Resolution LVDT to Digital Converters

2\$54/2\$56/2\$58

### **FEATURES**

Direct Conversion of LVDT and RVDT Outputs into Digital Format
Ratiometric Conversion for Extremely High Stability High Resolution (14-16 Bit) Parallel Digital Output User Definable Input Gain Quadrature Rejection
Operation Over 360 Hz to 11 kHz Frequency Range Linearity Better than ±0.01% Internal Bridge Completion Resistors
1 LSB Repeatability

75% Overrange Capability

Extended Temperature Range Versions

### **APPLICATIONS**

Direct LVDT/RVDT-to-Digital Conversion Industrial Measurement and Gauging Valve and Actuator Control Limit Sensing Aircraft Control Systems Semiconductor Wafer Profiling AC-to-Digital Conversion

### GENERAL DESCRIPTION

The 2S56 series of converters linearly converts the outputs of ac energized Linear and Rotary Variable Differential Transformers (LVDTs, RVDTs) directly into a high resolution digital format. For example, with a ±1 mm stroke LVDT, the least significant bit (LSB) of the 2S56 will represent 0.061 microns.

The 2S58, a high gain variant of the 2S56, can offer even higher positional resolution. Using the same  $\pm 1$  mm stroke LVDT over a reduced range, the 2S58 can realize an LSB weighting of 1.22 nm.


The ratiometric conversion technique employed by the converters obviates the need for high stability oscillators. The performance quoted for the devices can be achieved with as much as a  $\pm 10\%$  variation in reference amplitude.

The converters are complete – no signal conditioning, preamplifiers or filters are required. The user need only supply a suitable reference oscillator.

The converters operate on a Type II, tracking, servo loop principle which means that the digital output continuously follows the transducer input without the need for external convert commands as in conventional A-to-D converters. The conversion technique also ensures that there is no lag between digital output and transducer input under constant velocity conditions.

To facilitate interfacing with various types of LVDTs and RVDTs, all inputs are fully differential. In addition, the converters have the flexibility of setting the input gain with a single

### FUNCTIONAL BLOCK DIAGRAM



external resistor or link. In order to simplify the transducer interface, both the output of the gain stage as well as the reference voltage are brought out to enable simplified measurement.

The parallel digital output word is through tri-state drivers to enable direct connection to system data buses. Included is a High/Low byte enable which allows communication on both 8 and 16-bit busses. A separate line is provided to indicate the direction of transducer travel. A BUSY pulse is provided indicating that data is changing and not valid for transfer.

### APPLICATIONS/USER BENEFITS

Because the 2S56 series of converters operates on the ratio of the transducer output signal to the excitation (reference) voltage, the entire measurement system is insensitive to changes in reference voltage, frequency and wave shape. The resulting stability makes conversion technique unrivaled, particularly in applications with poor voltage regulation.

The converters can also be connected in a mode which allows the 2S54/56/58 to be galvanically isolated from the excitation source. This configuration has the added benefit of minimizing the effect of phase shifts and signal input quadrature.

Because of the use of a phase sensitive demodulator in the tracking loop, the system has extremely high rejection of signals which are not phase and frequency coherent with the excitation voltage. The resulting noise immunity makes the converters an ideal choice for industrial and airborne applications.

The high precision of the conversion, together with the stability offered by ratiometric conversion, make the 2S56 series good candidates for applications previously beyond the capability of LVDTs. For example, the 2S58 can realize performance competitive with optical interferometric measurement systems.

# 2S54/2S56/2S58 — SPECIFICATIONS<sup>1</sup>

Models	2854	2S56	2S58	Comments	Units
DIGITAL OUTPUT				Output Coding Parallel	
Format	14-Bit Binary	16-Bit Binary	16-Bit Binary	Natural Binary	
Overrange <sup>2</sup>	75% of FS	*	*	-	
INPUTS (DIFFERENTIAL)					
$V_{REF}$	2	*	*		V rms
V <sub>2</sub>	2	*	*		V rms
$V_1^{2_3}$	0.2 (min) 2.0 (max)	*	0.04 (min) 0.2 (max)	See "INPUT GAIN" and	V rms
Input Gain	×1 to ×10	*	×10 to ×50	"SCALING INPUTS"	
Input Impedance (V <sub>REF</sub> , V <sub>1</sub> ) <sup>2</sup>	1 GΩ	*	6 ΜΩ		
CMRR <sup>2</sup>					
@ ×1 Gain	100 (min)	*	NA		dB
@ ×10 Gain	100 (min)	*	120 (min)		dB
@ ×50 Gain	NA	NA	120 (min)		dB
BRIDGE COMPLETION RESISTORS <sup>2</sup>				(Only in 2S54/2S56)	
Value (XYO Options)	9990 (min) 10010 (max)	*	NA	1	Ω
Ratio Match	0.025	*	NA	1	%
Tracking Temperature Coefficient	2	*	NA		ppm/°C
REFERENCE FREQUENCY <sup>2</sup>					
50 Hz Bandwidth Option (2S54, 2S56)	360 (min) 5000 (max)	*	NA		Hz
140 Hz Bandwidth Option (2S54, 2S56)	1000 (min) 5000 (max)	, <b>*</b>	NA	i	Hz
300 Hz Bandwidth Option (2S58 Only)	NA	NA	7000 (min) 11000 (max)	1	Hz
DIGITAL OUTPUT (BIT 1-BIT 16)					
Output Voltage				$V_L = +5 \text{ V dc}$	
(Logic Low I <sub>OL</sub> =8.0 mA)	0.4 (max)	*	*	Logic Low I <sub>OL</sub> = 8.0 mA	V dc
(Logic High I <sub>OH</sub> =-0.4 mA)	2.4 (min)	*	*	Logic High I <sub>OH</sub> = -0.4 mA	V dc
Tristate Leakage Current				$V_L = +5 \text{ V dc}$	
$(V_{OZL}=0.4 \text{ V dc})$	±20 (max)	*	*	Logic Low V <sub>OZL</sub> = 0.4 V dc	μA
$(V_{OZH}=2.4 \text{ V dc})$	±20 (max)	*	*	Logic High V <sub>OZH</sub> = 2.4V dc	
DIGITAL INPUT					<b>†</b>
(INHIBIT, ENABLE M, ENABLE L)					
Low Input Voltage	0.7 (max)	*	*	$V_{L} = +5 \text{ V dc}$	V dc
High Input Voltage	2.0 (min)	*	*	$V_L = +5 \text{ V dc}$	V dc
Low Input Current	-400 (max)	<b>*</b>	*	$V_{IL} = 0.4 \text{ V dc}$	μA
High Input Current	20 (max)	*	*	$V_{IH} = +2.4 \text{ V dc}$	μA
DATA TRANSFER <sup>2</sup>				See Figure 12	ļ
BUSY Pulse Width	380 (min) 530 (max)	*	*		ns
BUSY Pulse Load <sup>4</sup>	6	*	*	BUSY Is "Hi" When	LSTTI
				Output Is Changing	Loads
Enable/Disable Time	120 (typ) 220 (max)	*	*		ns
Data Setup Time	600	*	*		ns
ACCURACY <sup>5</sup>					†
Conversion Accuracy	±0.7	±2.5	±1		LSB
Gain Accuracy <sup>6, 7</sup>			_	ļ	
@ ×1 Gain					ļ
0 to +70°C (5Y0)	$\pm 0.03 \text{ (max)}$	*	NA	2S54/2S56 Only	% FSR
-55°C to +125°C (4Y0)	±0.03 (max)	*	NA	1	% FSR
@ ×10 Gain					1
0 to +70°C (5Y0)	$\pm 0.07 \text{ (max)}$	*	*	2S54/2S56 and 2S58	% FSR
$-55^{\circ}$ C to $+125^{\circ}$ C (4Y0)	±0.10 (max)	*	*		% FSR
@ ×50 Gain					
0 to +70°C (5Y0)	NA	NA	$\pm 0.09  (\text{max})$	2S58 Only	% FSF
$-55^{\circ}$ C to $+125^{\circ}$ C (4Y0)	NA	NA	$\pm 0.12 \text{ (max)}$	1	% FSF

3–138 S/D CONVERTERS REV. A

Models	2S54	2S56	2S58	Comments	Units
Integral Linearity <sup>6, 7</sup>	10.000 ()		. 0 00313 ()	C WHIACE CHIEF	a/ FCD
0° Phase Shift, V <sub>REF</sub> to V <sub>1</sub>	±0.006 (max)	\^	±0.00312 (max)	See "PHASE SHIFT	% FSR
1° Phase Shift, V <sub>REF</sub> to V <sub>1</sub>	±0.008 (max)	1	±0.00437 (max)	AND QUADRATURE EFFECTS"	% FSR % FSR
5° Phase Shift, V <sub>REF</sub> to V <sub>1</sub> Differential Linearity <sup>6</sup>	±0.01 (max)		±0.00625 (max)	EFFECIS	
Temperature Dependent	$\pm 0.5 \text{ (max)}$	^			LSB
Position Offset <sup>2</sup>	±0.04 (max)	*	*		% FSR
	±0.04 (max)	ļ			70 F3K
REPEATABILITY <sup>5</sup>		*	*		
Over 0 to $+70^{\circ}$ C <sup>2</sup>	±1	*	*		LSB
Hysterisis	0.5 (min) 1 (max)	1			LSB
DYNAMIC CHARACTERISTICS <sup>5</sup>					
Slew Rate <sup>2</sup>		]			
50 Hz Bandwidth Option (2854, 2856)	150	*	NA		LSB/ms
140 Hz Bandwidth Option (2854, 2856)	360	*	NA		LSB/ms
300 Hz Bandwidth Option (2S58 Only)	NA	NA	688		LSB/ms
Settling Time (Half FS Step)	1.00	200		** 16 FO O	
50 Hz Bandwidth Option (2854, 2856)	160	300	NA	Half FS Step	ms
140 Hz Bandwidth Option (2854, 2856)	70	160	NA 65	Half FS Step	ms
300 Hz Bandwidth Option (2S58 Only)	NA	NA	65	Step From +FSR to -FSR	ms
		ļ		10 - 1-3K	
ANALOG OUTPUTS	1			1	
DIFF O/P (Max Allowable Swing)	10	*	*		V p-p
REF O/P (Max Allowable Swing)	10	*	*		V p-p
POWER REQUIREMENTS					
$+V_{s}$	+15 ±5%	*	*		V dc
$-\mathbf{v}_{\mathbf{s}}$	-15 ±5%	*	*		V dc
+5 V	+5 ±5%	*	*		V dc
Supply Currents					
$\pm V_{S}$	25 (typ) 40 (max)	*	*	Quiescent Condition	mA
+5 V	105 (typ) 125 (max)	*	*		mA
Power Dissipation	1.3 (typ) 1.8 (max)	*	*		Watts
TEMPERATURE RANGE					
Operating	0 to +70 (5Y0 Option)	*	*		℃
	-55 to +125 (4Y0 Option)	*	*		°C
Storage	-55 to +125	*	*		°C
DIMENSIONS	2.145 × 1.145 ×				Inches
	0.227 (max)	*	*	See Packaging	[
	$54.5 \times 29.1 \times 5.76 (\text{max})$	*	*	Specifications	mm
WEIGHT	1	*	*		Ounces
	28	*	*		Grams
PACKAGE OPTIONS8	DH-40A	DH-40A	DH-40A		-
11000001011010	D11 7011	D11-T0/1	DII-TOII		

### NOTES

- b. 10% difference in both  $V_{REF}$  and  $V_1$  amplitudes
  b. 10% harmonic distortion in  $V_{REF}$  and  $V_1$ .
  c. The accuracy is specified for the preset gains of  $\times 1$ ,  $\times 10$ , and  $\times 50$ . For accuracy in the intermediate range, see Section "PHASE SHIFT AND OUADRATURE EFFECTS."

Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>Tested with nominal supply (±15 V dc, +5 V dc), reference/signal voltages and frequency.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, test not required.

 $<sup>^3</sup>V_1$  is the signal input to the converter directly from the transducer.  $V_2$  is the output of the internal gain stage. Because  $V_2$  needs to be maintained at 2 V  $\pm 10\%$ in order to meet the converter accuracy (see Note 5), the gain and the maximum value of V1 should be carefully chosen. Furthermore, because the converter operates on the ratio of V2 and VREF, care should be taken to see these voltages are matched in order to achieve the full dynamic range of the converter. <sup>4</sup>Maximum output current is 2.4 mÅ.

<sup>&</sup>lt;sup>5</sup>Specified over the operating temperature range of the option and for:

 $<sup>^6</sup>$ Tested with input gains 1, 10 and 50 with  $V_1$  attenuated by 1, 10 and 50, respectively.

Full-Scale Range (FSR) is defined as  $V_2 = +V_{REF}$  to  $V_2 = -V_{REF}$ . This would usually correspond to the utilized LVDT stroke.

<sup>&</sup>lt;sup>8</sup>DH-40A = Hermetic Metal Can DIP.

<sup>\*</sup>Specifications the same as the 2S54.

### 2\$54/2\$56/2\$58

### MODELS AVAILABLE

The 2S56 series is available in three versions:

2854	14-Bits	Input Gain	1-10
<b>2S56</b>	16-Bits	Input Gain	1-10
2S58	16-Bits	Input Gain	10-50

The 2S54 and 2S56 are available in two bandwidth options. The 50 Hz bandwidth option operates over the reference frequency range of 360 Hz to 5 kHz, while the 140 Hz bandwidth option operates over the range of 1 kHz to 5 kHz. The 2S58 is available only in a 300 Hz bandwidth version which operates with reference frequencies between 7 kHz and 11 kHz.

All three devices are available in both commercial (0 to +70°C) and military (-50°C to +125°C) operating temperature versions.

Full ordering information is given on the back page of this data sheet.

### ABSOLUTE MAXIMUM RATINGS

+V <sub>S</sub> to GND
$-V_S$ to GND
$V_{REF}$
$+V_L$ to GND
V1
Logical Input to GND (max) +5.5 V dc
Logical Input to GND (min)0.4 V dc
Case to GND
Power Dissipation
Junction Temperature

### CAUTION:

- Absolute Maximum Ratings are the limits beyond which damage to the device may occur.
- 2. Correct polarity voltages must be maintained on the  $+V_S$  and  $-V_S$  pins.
- 3. The +5 V power supply must never go below GND.

### PRINCIPLES OF OPERATION

The principle of operation is shown in Figure 1.




Figure 1. Principle of Operation of the 2S56 Series Converters

### USING THE 2S56 SERIES CONVERTERS

The 2S56 series of converters operates on a tracking principle. This means that the output digital word always automatically represents the position of the LVDT or RVDT without the need for external convert commands and status wait loops. As the transducer moves through a position equivalent to 1 Least Significant Bit (LSB) on the output, the output digital word is automatically updated. Each LSB update initiates a BUSY pulse.

### INPUT GAIN

Since the transformation ratio of an LVDT or RVDT from excitation voltage to signal voltage is typically in the order of 1:0.15, provision for gain scaling has been provided. The gain can, therefore, be selected to ensure that the full-scale output of the converter represents the maximum stroke position of the transducer.

The gain setting is accomplished by means of Pins 21 and 22 (G1 and G2). A link between the two pins gives a preset gain of  $\times 10$  ( $\times 50$  on the 2S58) whereas no connections between them gives a preset gain of  $\times 1$  ( $\times 10$  on the 2S58).

$$G = \frac{R_1}{R_G + R_2} + G \infty$$

where  $R_G$  is the value of the external resistor in  $k\Omega$  and G is the realized gain.

For the 2S54 and 2S56:

 $R_1 = 27 [k\Omega]$ 

 $R_2 = 3 [k\Omega]$ 

 $G\infty = 1$ 

For the 2S58:

 $R_1 = 108 [k\Omega]$ 

 $R_2 = 2.7 [k\Omega]$ 

 $G\infty = 10$ 

The internal resistors each have absolute accuracies of 0.02% at 25°C. Their absolute temperature coefficient is  $\pm 25$  ppm/°C. Therefore, if the temperature coefficient and absolute accuracy of the external gain setting resistor,  $R_G$ , is known, the accuracy of the input gain stage can be calculated. This additional inaccuracy must be added to the gain error of the converter.

### DIGITAL OUTPUT CODES

The 2S56 series of converters employs an offset binary output code, the null position of the LVDT being represented by the MSB being high and all other bits low. Representative digital output codes are shown in Figure 2. For the 2S54 (14-bit resolution), the two least significant bits are unused.

NOTE: A negative position is defined as being when the V1 and  $V_{\rm REF}$  are out of phase. A positive position is when they are in phase.

### **OVERRANGE**

The digital output code format shown in Figure 2 enables the user to determine if the LVDT has exceeded the negative or positive full-scale position and has gone into overrange. An indication of overrange can be obtained by performing an "exclusive OR" on Bits 1 and 2 (MSB and 2nd MSB). Alternatively this function can be performed in software.




Figure 2. Output Code Format

### PHASE SHIFT AND OUADRATURE EFFECTS

Reference to signal phase shift can be high in LVDTs, sometimes in the order of 70 degrees. If the converter is connected as in Figures 3 and 4, any effects due to this phase shift are minimized. This connection method, therefore, provides outstanding benefits.

The additional gain error caused by reference to signal phase shifts is given by:

$$(1 - cos\theta) \times 100\%$$
 of FSR

where

 $\theta$  = phase shift between  $V_{REF}$  and V1.

When the phase shift between  $V_{\rm REF}$  and V1 is zero, additional quadrature on the signal will have no effect on the converter. This is another benefit of the conversion method.

### CONNECTING LVDTS

Since all input connections to 2S56 converters are truly differential, there is great flexibility in the input sensor connection configuration. Some of the various methods are shown in Figures 3, 4 and 5.

(It should be noted that a ground reference point should always be included and connected to either the  $V_{\rm REF}$  or V1 inputs.)

It is suggested that decoupling capacitors be connected in parallel between the power supply lines  $(+V_S,-V_S,+5\,V)$  and GND, adjacent to the converter. Suggested values are: 6.8  $\mu F$  tantalum and 47 nF disc capacitors connected in parallel. When more than one converter is on a card, separate decoupling should be used for each converter, particularly the 47 nF capacitors.

The  $\pm V_S$  and the  $\pm V_S$  pins should be connected to dc power supplies of the appropriate polarity in the range of  $\pm 15$  V  $\pm 5\%$ . Care should be taken to ensure that the polarity can never become reversed. The  $\pm 5$  V pins should be connected to a  $\pm 5$  V dc supply. The  $\pm 5$  V supply must never be allowed to go negative with respect to ground.




Figure 3. Half Bridge LVDT Connection




Figure 4. Three- or Four-Wire LVDT Connection




Figure 5. Two-Wire LVDT Connection

### Half Bridge Type LVDT Connection

In this method of connection, shown in Figure 3, the internal bridge completion resistors, R1 and R2, in the 2S54 and 2S56 are used. If this configuration is used with the 2S58, external precision resistors must be employed. The "BRIDGE COMPLETION RESISTORS" in the SPECIFICATIONS section details the required precision. The internal resistors in the 2S54 and 2S56 have nominal values of 10 k $\Omega$  and are matched sufficiently to ensure that the null position of the LVDT is represented by the correct output code. The common connection between the two resistors (i.e.,  $R_{\rm C2}$  to  $R_{\rm C3}$  on the 2S54, 2S56) can be replaced by a potentiometer if the null needs to be adjusted. For differential measurements, the resistors can be replaced by another LVDT. The system is nonisolated.

### Three or Four Wire LVDT Connection

In this method of connection, shown in Figure 4, the converters digital output is proportional to the ratio:

$$\frac{(A-B)}{(A+B)/2}$$

where A and B are the individual LVDT secondary output voltages. Inspection of Figure 4 should demonstrate why this relationship is true. (A-B) is simply the voltage across the series connected secondaries of the LVDT and is applied to the V1 input to the converter. (A+B)/2 is effectively the average of the two secondary voltages as computed by the balanced bridge completion resistors and the grounding of the secondary center-tap.

Note: This method of connection is appropriate only for where (A+B) is a constant, independent of LVDT position. Any lack of constancy in (A+B) will be reflected as an additional non-linearity in the output. It is up to the user to determine if (A+B) is sufficiently constant over the particular stroke length employed. (A+B)/2 can be monitored on the "REF O/P" pin.

This method will usually restrict the usable LVDT range to half of its full range. The restriction can be eliminated, however, by attenuating V1 by a factor of 2 or increasing  $V_{\rm REF}$  by a factor of 2.

This connection method has the tremendous advantage of being insensitive to temperature related phase shifts and excitation oscillator instability effects usually associated with more conventional LVDT conversion systems.

As in the case of the Half Bridge Type LVDT Connection, R1 and R2 are the bridge completion resistors (internal on the 2S54, 2S56; external on the 2S58) and are matched to a degree sufficient to ensure that the digital output representing the null position does not vary from the LVDT's natural null position. If null adjustment is required, a potentiometer can be used in place of the common connection between the two resistors.

### Two-Wire LVDT Connection

This method should be used in cases where the sum of the LVDT secondary output voltages (A+B) is not constant with LVDT displacement over the desired stroke length. The method of connection, shown in Figure 5, still maintains the ratiometric operation and the insensitivity to variations in reference amplitude and frequency. However, the phase shift between V<sub>REF</sub> and V1 should be minimized to maintain accuracy (see Section "PHASE SHIFT AND QUADRATURE EFFECTS"). Suggested phase compensation circuits are shown in Figure 5.




Figure 6. Multiplexing 4 LVDTs into the 2S54/2S56

### MULTIPLEXING THE CONVERTERS

Although the 2S56 series of converters are primarily intended for use as single channel, continuous conversion devices, they can also be used in small multiplexed systems as shown in Figure 6. However, when switching between LVDT channels, ample time must be allowed for the converters to settle prior to transferring data.

Using the 2S54/X40 as in Figure 6 and allowing a time between samples of 70 ms, the maximum settling time of the converter can yield four 14-bit results from the 4 LVDTs in 280 ms. The gain can be programmed, as shown, to accommodate various transformation rations of dissimilar LVDTs. Note, however, that the finite "ON" resistance of the analog switch used with the gain setting resistor can introduce gain inaccuracies. This error is minimized for lower gains as the "ON" resistance of the switch will be negligible compared to the gain setting resistor. The error introduced can be calculated from the equation for the preamplifier gain in the "INPUT GAIN" section.

### SCALING THE INPUTS

In cases where there is a requirement for a particular LVDT stroke length to correspond to full-scale on the digital output, the input gain must be chosen accordingly. It is important to remember that it is the relationship between V2 and  $V_{\rm REF}$ , not V1 and  $V_{\rm REF}$ , which determines the full-scale digital output. Furthermore, it should be ensured that these voltages are each 2 V rms  $\pm 10\%$ , respectively. For monitoring purposes, V2 is brought to the "DIFF O/P" pin and  $V_{\rm REF}$  is brought to the "REF O/P" pin.




Figure 7. Transfer Function

### DYNAMIC PERFORMANCE

The transfer function of the converters, shown in Figure 7 is given by:

Open Loop Gain:

$$\frac{\Delta_{OUT}}{\Delta_{IN}} = \frac{K_a}{S^2} \cdot \frac{1 + sT_1}{1 + sT_2}$$

Closed Loop Gain:

$$\frac{\Delta_{OUT}}{\Delta_{IN}} = \frac{1 + sT_1}{1 + sT_1 + s^2/K_a + s^3T_2/K_a}$$

where:

	$k_a$	T1	T2
2S54/56 X10 options	$12000 \text{ sec}^{-2}$	14.7 ms	2.3 ms
2S54/56 X40 options	93600 sec <sup>-2</sup>	5.9 ms	1.0 ms
2S58	450000 sec <sup>-2</sup>	2.4 ms	0.4 ms

The gain and phase response of each of the three options is shown in Figures 8, 9, 10, 11, 12 and 13.

### 2\$54/2\$56/2\$58




Figure 8. Gain Plot 410 and 510 Options (2S54/2S56)




Figure 10. Gain Plot 440 and 540 Options (2S54/2S56)




Figure 12. Gain Plot for 2S58




Figure 9. Phase Plot 410 and 510 Options (2S54/2S56)




Figure 11. Phase Plot 440 and 540 Options (2S54/2S56)




Figure 13. Phase Plot for 2S58

### ACCELERATION ERROR

Tracking converters such as the 2S56 series, employing a type 2 servo loop, do not suffer any velocity lag. However, there is an additional error when the LVDT is undergoing periods of acceleration.

The additional error can be defined using the K<sub>a</sub> constant of the converter (see DYNAMIC PERFORMANCE section) as follows:

$$K_a = \frac{Input\ acceleration}{Error\ in\ output\ position}$$

where the numerator and the denominator are defined in the same units.

 $K_a$  does not define the maximum acceleration, only the error due to the acceleration.

### DATA TRANSFER

The validity of the output data is indicated by the state of the BUSY output. When the input to the converter is changing, due to a change in displacement of the LVDT, the signal appearing on the converter's BUSY output pin is a series of pulses of TTL levels. A BUSY pulse is initiated each time the input moves by the equivalent of an LSB and the internal up-down counter is incremented or decremented.

With the INHIBIT input pin in the "Hi" state, data will be transferred automatically to the output latches.

The two three-state enable inputs, ENABLE L and ENABLE M, allow the digital input to be transferred on to a data bus in two separate bytes. ENABLE M enables the most significant 8 bits of the output word while ENABLE L enables the remaining least significant bits.

Figure 14 shows the timing diagram.

There are two methods of transferring the output data. The first is to detect the state of the "BUSY" which is 'Hi" for 1  $\mu s$  max

and then transfer the data when the BUSY is "Lo". Both INHIBIT, ENABLE M and ENABLE L must be in their correct state of "Hi" and "Lo" respectively, in order that the data is presented to the output.

The alternative method is to use the INHIBIT input. Taking this input to a "Lo" state prevents the internal monostable circuits being triggered and consequently the latches being updated. Data will always be valid 1  $\mu s$  after the application of a logic "Lo" to the INHIBIT. However, if INHIBIT is applied while BUSY is in the "Lo" state (with ENABLE M and ENABLE L also "Lo"), data is valid instantaneously.

The internal tracking operation of the converter cannot in any way be affected by the logic state present on either the INHIBIT or the ENABLE pins.

# OTHER INPUTS AND OUTPUTS Differential Output (DIFF O/P)

This signal is in fact V2 and is brought out to a pin in order to simplify scaling of the V1 signal.

### Direction (DIR)

This TTL output signal indicates the direction of the transducer. It is a logic "Hi" when counting up and a logic "Lo" when counting down.

### Reference Output (REF O/P)

This is the reference signal after the input buffer stage. It can be used as a single ended measurement point for the  $V_{\rm REF}$  input.

It can also be used as a BITE (Built in Test Equipment) signal to detect if the LVDT has become disconnected or the reference supply has failed.

### SUPPORT OSCILLATOR

A power oscillator, OSC1758, is available for use as a reference generator for LVDT and RVDT transducers. It is capable of providing up to 7 volts rms at 1.4 VA.




Figure 14. 2S56 Data Transfer Timing Diagram

### PIN CONFIGURATIONS

BIT 9	0 1		40 O	BIT 8
BIT 10	0 2		39 O	BIT 7
BIT 11	0 3		38 O	BIT 6
BIT 12	0 4		37 O	BIT 5
BIT 13	0 5		36 O	BIT 4
BIT 14	0 6		35 O	BIT 3
BIT 15	07		34 O	BIT 2
BIT 16 (LSB)	08		33 O	(MSB) BIT 1
INH	0 9		32 O	ENL
BUSY	O 10	TOP	31 O	ENM
DIR	0 11	VIEW	30 O	GND
AGND	O 12		29 O	+5V
V <sub>REF</sub> HI	O 13		28 O	+V <sub>s</sub>
V <sub>REF</sub> LO	O 14		27 O	-V <sub>s</sub>
V1 (A)	O 15		26 O	R <sub>C1</sub> }
V1 (B)	O 16		25 O	R <sub>C2</sub>
G1	0 17		24 O	R <sub>C3</sub> N/C ON 2S58
G2	O 18		23 O	R <sub>C4</sub>
DIFF O/P	O 19		22 O	TP
REF O/P	O 20		21 O	CASE
	L			J

N/C = NO CONNECT

### MEAN TIME BETWEEN FAILURES (MTBF)

The predicted reliability of these converters is exceptionally high due to the extensive uses of LSI custom circuitry. Figure 15 shows the MTBF of the 4YZ options as calculated according to MIL HDBK 217D at various temperatures under ground benign environment. For MTBF calculations under other environments, please consult the factory.




Figure 15.

### PIN FUNCTION DESCRIPTION

PIN FUNCTION	N DESCRIPTION
$-V_s$	Main negative power supply.
$+V_{S}$	Main positive power supply.
+5 V	Logic power supply.
GND	Power supply ground. Digital ground.
Bit 1–14 (2S54) Bit 1–16	Parallel output data bits. (2S56, 2S58))
INHIBIT	Inhibit logic input. Taking this pin "Lo" inhibits data transfer from counter to output latches. The conversion loop continues to track.
BUSY	Converter BUSY. A "Hi" output indicates that the output latches are being updated. Data should not be transferred from the converter while BUSY is "Hi."
ENABLE M	The 8 most significant output data bits are set to a high impedance state by application of a logic "Hi."
ENABLE L	The 6 least significant bits of a 2854, or the 8 least significant bits of a 2856 "and 2858," are set to a high impedance state by application of a logic "Hi."
$\left. egin{array}{c} R_{C1} \\ R_{C2} \end{array} \right\}$	Connections to R1, internal bridge completion resistor (2854/2856 only).
$ \begin{pmatrix} R_{C3} \\ R_{C4} \end{pmatrix} $	Connections to R2, internal bridge completion resistor (2854/2856 only).
DIR	TTL output indicating the direction of movement of the transducer.
AGND	Analog ground.
$\left. egin{array}{l} V_{ ext{REF}} &  ext{HI} \\ V_{ ext{REF}} &  ext{LO} \end{array}  ight\}$	Input pins for the Reference signal.
$ \left.\begin{array}{c} V1\ (A)\\V1\ (B) \end{array}\right\} $	Input pins for the Signal.
G1 G2	A gain setting resistor, or a link, can be connected between these pins.
DIFF O/P	This is a V1 after scaling (V2).
REF O/P	This is the reference signal after the input buffer stage.
CASE	This should normally be grounded. Case

can be taken to any voltage with a low

Test Point. Do not make connections to

impedance up to  $\pm 20$  V.

this pin.

3–146 S/D CONVERTERS REV. A

TP

### STANDARD PROCESSING

As part of the standard manufacturing procedure, all converters receive the following processing:

Pr	ocess	Condition
1.	Preseal Burn In	64 Hours at +125°C
2.	Precap Visual Inspection	In-House Criteria
3.	Seal Test, Fine and Gross	In-House Criteria

4. Final Electrical Test

Extended temperature range versions receive additional processing as follows:

4. Final Electrical Test

D----

Performed at Maximum and Minimum Operating Temperatures

### PROCESSING FOR HIGH RELIABILITY

All extended temperature range models are available with high reliability screening. The parts are identified with a B suffix, and will receive the following processing.

C--4:4:---

Process	Conditions
1. Preseal Burn In	64 Hours at +125°C
2. Precap Visual Inspection	MIL-STD-883, Method 2017
3. Temperature Cycling	10 Cycles, −65°C to +150°C
4. Constant Acceleration	5000G, Y1 Plane
5. Interim Electrical Tests	
6. Operating Burn In	96 Hours at +125°C
7. Seal Test, Fine and Gross	MIL-STD-883, Method 1014
8. Final Electrical Testing	Performed at T <sub>min</sub> , T <sub>AMB</sub> ,
(Group A)	and T <sub>max</sub>
9. External Visual Inspection	MIL-STD-883, Method 2009

NOTE: Test and screening data can be supplied. Further information on request.


### OTHER TRANSDUCER INTERFACE PRODUCTS

2S80/2S81/2S82	10-16 Bit Variable Resolution Resolver to Digital Converter (Monolithic IC)
2S50	10 Bit + Sign, LVDT to Digital Converted (Hybrid)
OSC1758	Power Oscillator (Hybrid)

Inductosyn Pre-Amplifier (Hybrid)

### ORDERING INFORMATION


IPA1764



### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


### 40-Pin Bottom Brazed Ceramic DIP (DH-40A)



# Communications Products Contents

Page
Communications Products – Section 4 4-1
Selection Tree
Selection Guides
Orientation
AD28msp01 – Echo-Cancelling Modem Analog Front End
AD28msp02 – Linear Codec
AD230-241 - +5 V Powered CMOS RS-232 Drivers/Receivers
AD231A/232A/233A - High Speed Enhanced, +5 V CMOS RS-232 Drivers/Receivers
AD7001 - LC <sup>2</sup> MOS GSM Baseband I/O Port
AD7002 - LC <sup>2</sup> MOS GSM Baseband I/O Port
AD7005 – LC <sup>2</sup> MOS Baseband I/O Converter
AD7008 - CMOS DDS IF Modulator
AD7306 - +5 V Powered RS-232, RS-422 Transceiver
AD7341/7371 - LC <sup>2</sup> MOS Voiceband Reconstruction and Antialiasing Filter Set
AD9901 - Ultrahigh Speed Phase/Frequency Discriminator
AD9950 – 32-Bit 300 MSPS Phase Accumulator for DDS
LIU-01 - Serial Data Receiver
RPT-82/83 – PCM Repeaters
RPT-85 ~ PCM Repeater
RPT-86/87 – Low Power PCM Repeaters

# **Selection Tree Communications Products**



# COMMUNICATIONS PRODUCTS 4-3

# **Selection Guide Communications Products**

# **Analog I/O Ports**

Model	DAC/ADC Resolution Bits	DAC/ADC SNR + THD dB	Through- put kSPS	Ref. Volt Int/Ext	Bus Interface	Package Options <sup>1</sup>	Temp Range <sup>2</sup>	Page	Comments
*AD7001	10/8	56/44	2170	2.5 V, Int	10, 8, Serial, μP	10	C <sub>3</sub>	C I 4-47	GSM Baseband I/O Port
*AD7002	10/12	<b>—/62</b>	4333 (DAC) 541.7 (ADC)	2.5 V, Int	Serial, μP	10	$C_3$	C I 4-59	GSM Baseband I/O Port with On-Board GMSK Modulation
*AD7005	10/12	<b>/62</b>	97.2 (DAC) 194.4 (ADC)	2.3 V, Int	Serial, µP	10	C³	C I 4-75	TIA Baseband I/O Port
*AD7868	12/12	72/72	83	3.0 V, Int	Serial, µP	2, 3, 6	I, M	C II 8-79	Complete 12-Bit Analog I/O System
*AD7869	14/14	78/78	83	3.0 V, Int	Serial, µP	2, 3, 6	I, M	C II 8-95	Complete 14-Bit Analog I/O System
*AD28msp02	16/16	65/65	8	2.5 V, Int	Serial, µP	6	C	C I 4-25	Complete Voice Band Linear Codec with On-Chip Filtering
*AD28msp01	16/16	80/80	7.2/8.0/9.6	2.5 V, Int	Serial, µP	6	С	C I 4-9	Complete Analog Front End for High Performance DSP-Based Modems

# **Analog Filters**

Model	SNR (typ) dB	Bus Interface	Package Options <sup>1</sup>	Temp Range <sup>2</sup>	Page	Comments
	75	Parallel, µP	,	C		Voiceband Reconstruction Filter
AD7371	75	Parallel, μP	2, 5	С	C I 4–99	Voiceband Antialiasing Filter

Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack; 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92.

<sup>&</sup>lt;sup>2</sup>Temperature Ranges: C = Commercial, 0 to +70°C; I = Industrial, −40°C to +85°C (Some older products −25°C to +85°C); M = Military, −55°C to +125°C.

<sup>&</sup>lt;sup>3</sup>Operates to −25°C.

<sup>\*</sup>Boldface type: Product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

# **Selection Guide Communications Products**

# **Direct Digital Synthesis**

Model	<b>Bus Interface</b>	Package Options <sup>1</sup>	Temp Range <sup>2</sup>	Comments	Page
*AD7008	8/16 μΡ	10	$\mathbb{C}_3$	DDS IF Modulator with 32-Bit Phase Accumulator and 10-bit DAC, 20 MHz Output	C I 4-91
				Capability, Single 5 V Supply, Low Power	
AD9901		3, 4, 5	C, M	Ultrahigh Speed Digital Phase/Frequency Discriminator, No "Dead Zone,"	C I 4-115
				Linear Transfer Function up to 200 MHz	
*AD9950	8/16 μΡ	14	C, M	32-Bit, 300 MSPS Phase Accumulator for DDS, On-Board Quad Logic	C I 4-123

# **Telecommunications**

Model	Description	Package Options <sup>1</sup>	Temp Range <sup>2</sup>	Page
LIU-01	Serial Data Receiver Reconstructs Clock and Data	2, 3, 6	I	C I 4-135
<b>RPT-82</b>	T1/E1 PCM Repeater Featuring Automatic ALBO	3, 6	I	C I 4-147
RPT-83	T1/E1 PCM Repeater with ALBO and Clock Shutdown Circuit	3, 6	I	C I 4-147
RPT-85	T1/E1 PCM Repeater with XR-T445 Pinout	3, 6	I	C I 4-155
RPT-86	T1/E1 Low Power PCM Repeater with ALBO	2, 3, 6	I	C I 4-163
<b>RPT-87</b>	T1/E1 Low Power PCM Repeater with ALBO and Clock Shutdown Circuit	2, 3, 6	I	C I 4-163

### **Line Drivers/Receivers**

Model	Power Supply Voltage	No. of Drivers	No. of Receivers	External Capacitors	Low Power Shutdown (SD)	TTL Three- State $\overline{EN}$	No. of Pins	Package Options <sup>1</sup>	Temp Range <sup>2</sup>	Page
Model	Supply Voltage	Dilveis	Receivers	Capacitors	Shuluowh (SD)	State EN	01 1 1115	Options	Kange	1 age
*AD230	+5 <b>V</b>	5 (232)	0	4	Yes	No	20	2, 3, 6	C, I	C I 4-29
*AD231	+5 V & 7.5 V to 13.2 V	2 (232)	2 (232)	2	No	No	14	2, 3, 6	C, I, M	C I 4-29
*AD231A	+5 V & 7.5 V to 13.2 V	2 (232)	2 (232)	2	No	No	14	2, 3, 6	C, I, M	C I 4-41
*AD232	+5 V	2 (232)	2 (232)	4	No	No	16	2, 3, 6	C, I, M	C I 4-29
*AD232A	+5 V	2 (232)	2 (232)	4	No	No	16	2, 3, 6	C, I, M	C I 4-41
*AD233	+5 <b>V</b>	2 (232)	2 (232)	None	No	No	20	2	C, I	C I 4-29
*AD233A	+5 V	2 (232)	2 (232)	None	No	No	20	2	C, I	C I 4-41
*AD234	+5 V	4 (232)	0	4	No	No	16	2, 3, 6	C, I	C I 4-29
*AD235	+5 V	5 (232)	5 (232)	None	Yes	Yes	24	2, 3	C, I	C I 4-29
*AD236	+5 V	4 (232)	3 (232)	4	Yes	Yes	24	2, 3, 6	C, I, M	C I 4-29
*AD237	+5 V	5 (232)	3 (232)	4	No	No	24	2, 3, 6	C, I	C I 4-29
*AD238	+5 V	4 (232)	4 (232)	4	No	No	24	2, 3, 6	C, I, M	C I 4-29
*AD239	+5 V & 12 V	3 (232)	5 (232)	2	No	Yes	24	2, 3, 6	C, I, M	C I 4-29
*AD241	+5 V	4 (232)	5 (232)	4	Yes	Yes	28	6	C, I	C I 4-29
*AD7306	+5 <b>V</b>	2 (232)	1 (232)	4	No	No	24	6	C, I	C I 4-93
		1 (422)	1 (232/422)						-	

<sup>&</sup>lt;sup>1</sup>Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack; 11 = Single-In-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92.

<sup>&</sup>lt;sup>2</sup>Temperature Ranges: C = Commercial, 0 to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

<sup>&</sup>lt;sup>3</sup>Operates to −25°C.

Boldface Type: Product recommended for new design.

<sup>\*</sup>New product since the publication of the most recent Databooks.

# **Orientation Communications Products**

Analog Devices produces a wide range of products serving the needs of the communications industry. Our product portfolio contains devices designed for such applications as digital mobile radio, radar, telecommunications, LANs, and other serial data transmission applications. A brief description of our communications product portfolios along with their respective applications is given below.

### ANALOG I/O PORTS

The Analog I/O Ports product portfolio displayed in this section contains application specific devices used in telecommunication and digital mobile radio applications. The AD7001, AD7002, are baseband modulators designed specifically to meet the requirements of the European Groupe Speciale Mobile (GSM) digital cellular telephone system. The AD7005 meets the requirements of the North American Telecommunications Industries Association (TIA) standard for its digital cellular telephone system.

The AD7001 provides two 10-bit DACs and filters to generate a Gaussian Minimum Shift Keyed (GSMK) modulated bit-stream at 220 Kbits/sec. This modulated bit-stream is guaranteed to meet the requirements of the GSM specification. The receive channel provides an IQ amplifier, a programmable gain amplifier and a sample-and-hold circuit mixing for necessary signal preconditioning. The circuit features independent shutdown control of the transmit and receive functions for low power operation and also includes an 8-bit DAC for control of functions such as AFC or AGC.

The AD7002 is also designed for GSM but includes the ROM and logic to produce the GMSK modulated digital inputs to the DACs. The transmit path consists of an on-board ROM, and two high accuracy, fast 10-bit DACs with output reconstruction filters. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. Three control DACs ranging from 8- to 10-bit accuracy are also included for AFC, AGC, and carrier signal shaping functions. The device also features power shutdown capabilities.

The AD7005 is designed for the North American TIA standard. It features two 10-bit transmit DACs and filtering required for the TIA standard. Two sigma-delta 12-bit ADCs are provided for the receive channel along with digital FIR filtering. Three auxiliary DACs are also provided. This device also has power shutdown capabilities.

The AD28msp01 is a complete analog front-end for high performance modems and the AD28msp02 is a voiceband codec providing a complete analog front end for high performance voiceband DSP applications. Both devices have similar architectures and contain a 16-bit sigma-delta ADC and DAC with on-chip antialiasing and smoothing filters.

The AD7868 and AD7869 are 12- and 14-bit 83 kSPS I/O ports designed for modems and other communications equipment. Both devices provide simple interfaces to the serial ports of standard DSP processors such as the ADSP-2101 and are fully specified in terms of ac and dc performance. Both devices have an analog input/output range of  $\pm 3$  V and have low power consumption (130 mW typical).

The specifications pertaining to the Analog I/O Ports are similar to the ADC and DAC specifications, and the definitions to these specifications may be found in the orientation segments of each respective product section.

### **VOICEBAND FILTERS**

The AD7341 and AD7371 are a switched capacitor voiceband reconstruction and antialiasing filter chipset, respectively. These devices are designed to be used in conjunction with the AD7871/AD7872 and AD7840 14-bit A/D and D/A converters or the 14-bit AD7869 analog I/O port to form a complete analog front-end for voiceband DSP applications. This chipset substitutes for discrete active filters and/or digital filtering used on high performance DSP front-ends thus reducing design time, component cost, and PCB real estate. Specifications along with definitions are provided on the data sheets.

### DIRECT DIGITAL SYNTHESIS/PHASE LOCK LOOP

The AD7008 and AD9950 are designed for direct digital synthesis (DDS) applications used for dynamic sine waveform synthesis. The AD7008 is a numerically controlled oscillator employing a 32-bit phase accumulator and a 10-bit DAC integrated on a single CMOS chip. The device is capable of phase modulation, frequency modulation, and both in-phase and quadrature amplitude modulation suitable for SSB generation. Clock rates up to 50 MHz are supported, thus providing for usable analog outputs up to about 20 MHz. The AD9950 is a 32-bit, 300 MHz phase accumulator used as a building block for higher speed DDS applications. This device supports DDS applications using clock rates between 100 MHz and 300 MHz. The AD9901 is a digital phase/frequency discriminator used in phase-lock loop applications and is capable of directly comparing phase/frequency inputs up to 200 MHz. Specifications along with definitions are provided on the data sheets.

### SERIAL COMMUNICATIONS

The AD232 family of parts consists of low power, high performance driver/receiver products for the RS-232 transmission standard. The parts are designed to meet the requirements of EIA-232-C, EIA-232-D and CCITT V.28. The AD231, AD232, AD233 support the basic RTS-CTS and XON-XOFF protocols, while the AD230, AD234, AD235, AD236, AD237, AD238, AD239 and AD241 provide a selection of different receiver and driver combinations that can be used to implement a wide variety of interface types. The AD241 is particularly suited to the standard PC serial interface. This part has been designed to meet the specific needs of a PC environment and provides ample driver current to directly drive a mouse.

The AD231A, AD232A, AD233A are enhanced pin-compatible versions of the AD231, AD232, and AD233 offering 116 Kbaud operation while using  $0.1~\mu F$  charge pump capacitors.

The parts feature single 5 V supply operation and low operating current. A selection of features including tri-stateable outputs, on-board capacitors and a 1  $\mu$ A shutdown mode are available. On-board slew rate control ensures compliance to the standards with no requirement for external slew rate control capacitors. Under power-off conditions, driver output impedance is greater than 300 ohms and the receivers are designed to reject any noise impulses on the line that are faster than about 1  $\mu$ s.

The AD7306 is a multiprotocol driver that supports both RS-232 and RS-422 standards. This is the industry's first single 5 V supply, multiprotocol part. It operates on-board-saving 0.1 µF capacitors and provides RS-422 transmission rates up to 10 MHz. It also features very low output driver skew.

### TELECOMMUNICATIONS

Our repeater and receiver line of communications products serves the needs of the serial data transmission networks used in telecommunications and LANs. These products perform the difficult interfacing function between the analog nature of a transmission line and the digital world of the microprocessor. The repeater products regenerate data which has been attenuated and distorted along the transmission line and retransmit the information synchronized to the original clock rate. The receiver products terminate the transmission line and separate the incoming clock and data information into microprocessor-compatible signals. Both are compatible with NRZ and RZ data transmissions, and both operate transparent to data formatting.

The RPT-82/RPT-83 are monolithic PCM repeaters used to regenerate alternate-mark-inversion pulses in PCM carrier systems at T1 (1.544 Mbps) and T148 (2.048 Mbps) data rates. These repeaters contain a high gain preamplifier and ALBO circuitry to achieve over 40 dB of input signal dynamic range. RPT-86/RPT-87 are next generation PCM repeaters similar to the RPT-82/RPT-83 with many additional performance enhancements. These repeaters operate from a single 5.6 V supply and are compatible with T1, T148, and the higher data rate T1C (3.152 Mbit) systems. The RPT-86/RPT-87 both contain dual ALBO ports for an increased dynamic range of over 50 dB. They also exhibit greatly improved stability versus temperature and supply voltage fluctuations. Both the RPT-83 and RPT-87 also contain a clock shutdown function to prevent the transmission of false data when the incoming signal falls below a usable level.

The LIU-01 is a versatile serial data receiver. It also contains dual ALBO ports for over 60 dB of dynamic range and operates at data rates from 300 bps to over 6 Mbps. Unlike the repeaters, the LIU-01 presents both data and clock as TTL-CMOS compatible outputs. It also outputs a LOSS OF CARRIER signal indicating that the incoming signal has fallen below a usable level

### **DEFINITIONS OF SPECIFICATIONS** (REPEATER/RECEIVER PRODUCTS)

ALBO Diode Impedance—The small-signal impedance of the ALBO diode measured from the ALBO input to ground. The ac impedance is the parallel combination of two diode-connected transistors and approximately 3 pF of stray capacitance. The impedance of the transistors is inversely proportional to the current flowing through them,  $R_D = 13/I_D$ , where  $R_D$  is the ALBO diode impedance in ohms and I<sub>D</sub> is the ALBO diode current in mA.

ALBO Threshold-The differential voltage, measured between the preamp outputs, that is required to activate the internal peak detector which drives current through the ALBO diodes.

AMI-Alternate Mark Inversion. A form of digital signal transmission where each successive 1-bit is of opposite polarity.

Automatic Line Build Out, ALBO - An automatic-gain-control circuit which operates by simulating the attenuation and frequency distortion of an extension of the transmission line.

Bipolar Violation, BPV—The transmission of two consecutive pulses of the same polarity.

Bit Error Rate, BER-A count of the errored data bits received per second of transmission.

Clock Threshold-The differential voltage, measured between the preamp outputs, that is required to activate the clock synchronization circuitry.

Data Threshold-The differential voltage, measured between the preamp outputs, that is required to activate the data detection circuitry.

Equalizing Network-A network which compensates for the attenuation and frequency response of the transmission cable over the operating bandwidth.

Eye Pattern-The trace obtained on an oscilloscope by viewing a serial data receiver's/repeater's preamplifier output while receiving a QRSS input signal.

Interference Margin-The ratio of the signal amplitude to the maximum noise amplitude that a system can tolerate without errors. Interference Margin = 20 Log (S/N) dB.

Loss of Carrier, LOC-An output indicating that the incoming signal has fallen below a usable level. This signal is active low.

Maximum Density—An input signal pattern consisting of all 1s.

Minimum Density-For T1 format, this is a repeating signal pattern consisting of two 1s followed by fourteen 0s.

Oscillator Bias Voltage - A dc level used to set the center point of an LC oscillator tank's operation.

Output-Pulse Rise (Fall) Time-Measured from the 10% to 90% points.

Output-Pulse-Width Differential-In a T1 carrier system, a typical transmitted data pulse width is 324 ns. The pulse-width differential is the difference in pulse width of two successive outputs.

Preamplifier Bandwidth - 3 dB bandwidth of the preamplifier circuit.

Quasi-Random Signal Source, QRSS—A signal consisting of random 1s and 0s.

RCLK-Received clock data extracted from the incoming data signal.

RNEG-Received data extracted from negative incoming signal

RPOS-Received data extracted from positive incoming signal levels.



# **Echo-Cancelling Modem Analog Front End**

# AD28msp01

### **FEATURES**

16-Bit Sigma-Delta A/D Converter 16-Bit Sigma-Delta D/A Converter 80-dB SNR and THD

Linear Phase Antialias and Anti-Image Filters
Digital Resampling/Interpolation Filter
On-Chip Voltage Reference
7.2 kHz, 8.0 kHz, and 9.6 kHz Sampling Rates
8/7 Mode for 8.23 kHz, 9.14 kHz, and 10.97 kHz
Sampling

Synchronous and Asynchronous DAC/ADC Modes Bit and Baud Clock Generation

Transmit Digital Phase-Locked Loop for Terminal Synchronization

Independent Transmit and Receive Phase Adjustment DSP-Compatible Serial Port

Single +5 V Supply with Power-Down Mode 28-Pin DIP

### **APPLICATIONS**

High Performance DSP-Based Modems
V.32ter, V.32bis, V.32, V.22bis, V.22, V.21,
Bell 212A, 103
Fax and Cellular-Compatible Modems
V.33, V.29, V.27ter, V.27bis, V.27, V.26bis
Integrated Fax, Modem, and Speech Processing


### GENERAL DESCRIPTION

The AD28msp01 is a complete analog front end for high performance DSP-based modems. The device includes all data conversion, filtering, and clock generation circuitry needed to implement an echo-cancelling modem with one companion digital signal processor. Software-programmable sample rates and clocking modes support all established modem standards.

The AD28msp01 utilizes advanced sigma-delta technology to move the entire echo-cancelling modem implementation into the digital domain. The device maintains 80 dB SNR and THD throughout all filtering and data conversion. Purely DSP-based echo cancellation algorithms can thereby maintain robust bit error rates under worst case signal attenuation and echo amplitude conditions. The AD28msp01's on-chip interpolation filter resamples the received signal after echo cancellation in the DSP, freeing the processor for other voice or data communications tasks.

On-chip bit and baud clock generation circuitry allows either synchronous or asynchronous operation of the transmit (DAC)

### FUNCTIONAL BLOCK DIAGRAM



and receive (ADC) paths. Each path features independent phase advance and retard adjustments via software control. The AD28msp01 can also synchronize modem operation to an external terminal bit clock.

Packaged in a 28-pin DIP, the AD28msp01 provides a compact solution for space-constrained environments. The device operates from a single +5 V supply and offers a low power sleep mode for battery-powered systems.

A detailed block diagram of the AD28msp01 is shown in Figure 1.

The following abbreviations are used in this data sheet:

DAC—Digital-to-Analog Converter ADC—Analog-to-Digital Converter SPORT—Serial Port

soft reset—in a soft reset, the AD28msp01 is reset but the control register values do not change.

### PIN DESCRIPTION

Name	Pin #	Туре	Description
Analog Interface	B		
$V_{IN}$	27	I	Inverting terminal of the input amplifier to the receiver (ADC). Refer to Figure 2 for the analog input interface connections.
$V_{\mathbf{FB}}$	26	o	Feedback terminal of the input amplifier to the receiver. Refer to Figure 2 for the analog input interface connections.
$V_{\rm OUT^+}$	2	o	Noninverting output terminal of the output differential amplifier, from the transmitter (DAC). Refer to Figure 3 for the analog output interface connections.
$V_{OUT-}$	3	o	Inverting output terminal of the output differential amplifier from the transmitter. Refer to Figure 3 for analog output interface connections.
REFCAP	28	o	analog output interface connections. Voltage reference decoupling pin. An external 0.1 µF capacitor is recommended on this pin for optimum noise performance.
Serial Interface			performance
SCLK	18	O/Z	Serial clock used for clocking data or control bits to/from the serial port (SPORT). The frequency of this clock is 1.7280 MHz. This pin is tristated when the chip select pin is low.
SDI	22	I * *	Serial input of the SPORT used to supply data or control information to the AD28msp01. This pin is ignored
SDIFS	21	<u>.</u>	when the chip select pin is low.  Framing synchronization signal for serial data transfers to the AD28msp01 (via the SDI pin). This pin is
SDO	19	O/Z	ignored when the chip select pin is low.  Serial output of the SPORT used to obtain data or control information from the AD28msp01. This pin is
SDOFS	20	O/Z	tristated when the chip select pin is low.  Framing synchronization signal for serial data transfers from the AD28msp01 (via the SDO pin). This pin is tristated when the chip select pin is low.
Clock Generation	ıπ		and the step select parties and
TSYNC	7	I	Transmit Synchronization Clock. This signal is used to synchronize the transmit clocks and the converter clocks to an external terminal/bit-rate clock. It is used in the V.32 TSYNC and asynchronous TSYNC modes
TBIT	9	0	and is ignored in other operating modes. The frequency of the external clock must be programmed in Control Register 0. This pin must be tied high or low if it is not being used.  Transmit Bit Rate Clock. This is an output clock whose frequency is programmable via Control Register 3. It
			is synchronized to the TCONV clock.
TBAUD	10	0	Transmit Baud Rate Clock. This is an output clock whose frequency is programmable via Control Register 3.  It is synchronized to the TCONV clock.
TCONV	8	0	Transmit Conversion Clock. This clock indicates when the ADC has finished a sampling cycle. The frequency of TCONV is programmed by setting the sample rate field in Control Register 0. The programmed TCONV rate can be scaled by a factor of 8/7 by setting Bit 9 in Control Register 1. The phase of TCONV can be
			adjusted by writing the Transmit Phase Adjust Register.
RBIT	12	0	Receive Bit Rate Clock. This is an output clock whose frequency is programmable via Control Register 2. It is synchronized to the RCONV clock.
RBAUD	13	0	Receive Baud Rate Clock. This is an output clock whose frequency is programmable via Control Register 2. It is synchronized to the RCONV clock.
RCONV	11	0	Receive Conversion Clock. This clock indicates when the DAC has finished a sampling cycle. The frequency of RCONV is programmed by setting the sample rate field in Control Register 0. The programmed RCONV rate can be scaled by a factor of 8/7 by setting Bit 9 in Control Register 1. The phase of RCONV can be
			adjusted by writing the Receive Phase Adjust Register.
Miscellaneous			
MCLK	14	I	AD28msp01 Master Clock Input. The frequency of this clock must be exactly 13.824 MHz to guarantee the correct frequency response for the device's digital filters.
RESET	6	I	Active-Low Chip Reset. This signal sets all AD28msp01 control registers to their default values and clears the device's digital filters. SPORT output pins are tristated when RESET is active. SPORT input pins are ignored
CS	23	I	when RESET is active.  Active-high chip select. This signal tristates all SPORT output pins and forces the AD28msp01 to ignore all
	23	•	SPORT input pins. Note that the AD28msp01's ADC, DAC, and digital filters continue operating when CS is de-asserted.
Power Supplies			de hourica,
V <sub>DDA</sub>	1		Analog Supply Voltage (Nominally +5 V).
GNDA	4, 25		Analog Ground.
V <sub>DDD</sub>	16, 17		Digital Supply Voltage (Nominally +5 V).
GNDD	5, 15, 24		Digital Ground.
	-,,		




Figure 1. AD28msp01 Block Diagram

# FUNCTIONAL DESCRIPTION ADC

The analog input is applied to the input amplifier via external gain setting resistors (see Figure 2, which can be found on the following page). The output of this amplifier, now biased by the on-chip voltage reference, is applied to an analog sigma-delta modulator which noise-shapes it and produces 1-bit samples at a 1.7280 MHz rate. The spectral content of this bit stream is noise-shaped such that in-band noise supports 80-dB SNR. Out-of-band noise is rejected in subsequent filtering.

This bit stream is fed to a decimation filter which has a Sinc<sup>4</sup> transfer function. The output of this decimation filter consists of a parallel data stream with a reduced sampling rate of 28.8 kHz, 32.0 kHz or 38.4 kHz (depending on the input sample rate), which is now processed by the digital antialiasing low-pass filter. This filter low-pass filters the data stream and further reduces the sampling rate by a factor of four. Finally the high-pass filter removes input frequency components at the low end of the spectrum.

Either the high-pass filter alone or the high-pass/low-pass filter combination can be bypassed by setting the appropriate bit in Control Register 1, thus producing samples at 7.2/8.0/9.6 kHz or 28.8/32.0/38.4 kHz, respectively. The frequency response of the AD28msp01 is altered when these filters are bypassed. The DSP processor that receives samples from the AD28msp01 may need to compensate for this change.

Each resultant sample is then loaded into the SPORT for transmission.

### **Analog Input Interface**

The recommended analog input interface is shown in Figure 2. Since the AD28msp01 operates from a single 5 V power supply, an arbitrary analog input signal with 0 V dc bias must be offset and scaled appropriately to avoid clipping and to ensure successful conversion. The scaling of the analog input is achieved by the resistors  $R_{\rm IN}$  and  $R_{\rm FB}$ . The gain  $-R_{\rm FB}/R_{\rm IN}$  should be

selected to ensure that a full-scale analog input signal at  $A_{\rm IN}$  does not exceed a 3.156 V peak-to-peak signal at the output of the input amplifier (monitored at  $V_{\rm FB}$ ). The dc offsetting of the analog input is performed with an on-chip generated reference voltage of 2.5 V (nominal). The  $A_{\rm IN}$  signal must be ac-coupled with a capacitor ( $C_{\rm AC}$ ).

Since the receiver uses a highly oversampled implementation approach which transfers the bulk of the antialiasing filtering requirement into the digital domain, the analog input antialiasing filter need only be of low order. This first stage of antialiasing is performed by the  $R_{\rm FB}/C_{\rm FB}$  combination, allowing the user to arbitrarily set the input 3 dB point. An acceptable 3 dB point range is 20 kHz  $\pm 10\%$ , which should be achieved using components in the ranges indicated. See Figure 2. Note that all frequency response specifications given in this data sheet do not include the slight in-band rolloff caused by the use of a feedback capacitor ( $C_{\rm FB}$ ).

This input structure also allows the easy combination of a number of analog inputs before conversion via the summing node  $(V_{IN})_2$  as indicated in Figure 2.




Figure 2. Analog Input Interface

#### DAC

The transmitter receives 16-bit samples at a 7.2 kHz, 8.0 kHz or 9.6 kHz rate from the SPORT. These samples are low-pass filtered by the anti-imaging filter which also raises the sampling rate to 28.8/32.0/38.4 kHz. The low-pass anti-imaging filter can be bypassed by setting the appropriate bit in Control Register 1. If the filter is bypassed, the DSP that transmits data to the AD28msp01 must be able to transmit at the 28.8/32.0/38.4 kHz rate

The samples from the output of the anti-imaging filter are then fed to the Interpolator which raises the sampling rate to 1.7280 MHz by interpolating between the incoming samples. These 1.7280 MHz 16-bit samples are then processed by the digital sigma-delta modulator which noise-shapes the data stream and reduces the sample width to one.

This one-bit data stream at 1.7280 MHz is then fed to the analog smoothing filter in which the bit stream is converted to an analog voltage and low-pass filtered. The output of the analog smoothing filter is a differential signal that is fed to the output amplifier, from which differential analog outputs are available, biased by the internal reference voltage.

### **Analog Output Interface**

The differential analog output signal will be dc-biased at the internal reference voltage and, therefore, should be ac-coupled using  $C_{AC+}$  and  $C_{AC-}$  before applying to a load as shown in Figure 3. Load resistances in the range 2 k $\Omega$  to  $\propto$  can be accommodated.




Figure 3. Analog Output Interface

A single-ended output can be achieved without ac coupling by means of an external differential-to-single-ended amplifier configuration (as shown in Figure 3). In this case, the output gain can be set by the appropriate selection of resistor values.

### **Clock Generation**

The AD28msp01 generates all transmit and receive clocks necessary to implement standard voice-grade modems. The AD28msp01 can generate six different clock signals for transmit and receive timing as well as an additional clock signal for serial port timing.

The receive clocks are the RCONV, RBIT and RBAUD signals. The individual clock rates are programmable and are all synchronized to RCONV.

The transmit clocks are the TCONV, TBIT and TBAUD signals. The individual clock rates are programmable and are all synchronized to TCONV.

Depending on the operating mode, the converter clocks can be synchronized to an external clock signal (TSYNC) or can be generated internally. The clocks can be adjusted in phase by setting the appropriate phase adjust register.

### Resampling Interpolation Filter

In V.32 modems the ADC of the receiving modem samples at the same frequency as the transmitting modem's DAC, but at an unknown phase difference. The receiving modem must execute a timing recovery algorithm to force the received data to be sampled in phase with the received signal. The AD28msp01 includes a digital resampling interpolation filter to resample the received signal at the correct phase.

The resampling interpolation filter interpolates the data to a 1.7280 MHz rate. The data is then resampled (decimated) at the sample rate but in phase with the RCONV clock. The frequency response characteristics of the resampling interpolation filter are identical to the frequency response characteristics of the DAC.

Since the resample phase is locked to RCONV, it can be advanced or slipped by writing a signed-magnitude value to the Receive Phase Adjust Register (Control Register 2). The register decrements or increments to zero to determine the phase shift. The AD28msp01 implements the phase shift by adjusting the phase of an internal clock signal, the oversampling clock. The amount of time added or subtracted is relative to one period of the master clock (MCLK). The phase advance or slip is equal to the master clock period (13.824 MHz) multiplied by the signed-magnitude 9-bit value in Control Register 4 (or 5).

The change in phase requires a maximum of two RCONV cycles to complete. If the value written to Control Register 4 is less than the oversampling ratio, then the change will complete in one RCONV cycle.

### Control Registers

The AD28msp01 contains six control registers which configure various modes of device operation—sampling rate, phase shift, clock rate, etc. All of the control registers are read and written via the serial port. Unused bits in the control registers should always be set to zero.

The control registers should be set up for the desired mode of operation before bringing the AD28msp01 out of power down (by writing ones to the power-down analog and power-down digital bits in Control Register 1).

The sampling rate should be set before writing ones to the power-down bits. Changing the sampling rate at any other time will force a soft reset. Changing from an asynchronous operating mode to a V.32 mode or vice versa will also force a soft reset (see the Operating Modes section of this data sheet).

In a **soft reset**, the AD28msp01 is reset but the control register values do not change.

The table below shows when a soft reset is caused by changing the values of certain control register bits while the device is operating. When these bits are modified, the AD28msp01 will perform a soft reset and start up again in the new configuration.

### Bits Configures

Control Register 0, SR1-SR0 Sampling rate

Control Register 0, OP2–OP0 Clock generation operating modes (async-to-V.32 or V.32-to-async)

Control Register 0, TS3-TS0 TSYNC rate

Control Register 1, FB2-FB0 Filter bypass configuration Control Register 1, SA87 Sampling rate scaling by 8/7

### Control Register 0 address = 0x00

This register is used to:

- Enable/disable the resampling interpolation filter
- Set the external TSYNC clock rate
- Select the sampling rate
- · Select the operating mode

### Control Register 1 address = 0x01

This register is used to:

- Increase the sampling rate to 8/7 the rate selected in Control Register 0
- Power down the device
- Bypass the digital filters

If any low-pass filter is bypassed, the resampling interpolation filter should be disabled (in Control Register 0.)

### Control Register 2 address = 0x02

This register is used to:

- Select the frequency of the Receive baud clock (RBAUD)
- Select the frequency of the Receive bit clock (RBIT)

### Control Register 3 address = 0x03

This register is used to:

- Select the frequency of the Transmit baud clock (TBAUD)
- Select the frequency of the Transmit bit clock (TBIT)

### Control Register 4 address = 0x04

This register is used to:

 Change the phase of the Receive clocks (RBAUD, RBIT, RCONV)

This register must be equal to zero before its value can be changed. Once you have written a value to the register, subsequent writes are ignored until the register is finished incrementing/decrementing to zero. If the register is read while incrementing/ decrementing, its current value is returned (not the value originally loaded).

Any value written to this register prior to the first rising edge of the conversion clock (RCONV) is ignored.

The phase advance or slip is equal to the master clock period (13.824 MHz) multiplied by the signed-magnitude 9-bit value in Control Register 4. The AD28msp01 decrements Control Register 4 as it adjusts the phase of RCONV. Control Register 4 will equal zero when the phase shift is complete.

### Control Register 5 address = 0x05


This register is used to:

• Change the phase of the Transmit clocks (TBAUD, TBIT, TCONV)


This register must be equal to zero before its value can be changed. Once you have written a value to the register, subsequent writes are ignored until the register is finished incrementing/decrementing to zero. If the register is read while incrementing/decrementing, its current value is returned (not the value originally loaded).

Any value written to this register prior to the first rising edge of the conversion clock (TCONV) is ignored.


The phase advance or slip is equal to the master clock period (13.824 MHz) multiplied by the signed-magnitude 9-bit value in Control Register 5. The AD28msp01 decrements Control Register 5 as it adjusts the phase of TCONV. Control Register 5 will equal zero when the phase shift is complete.




Address Word




Control Register 2 (Receive Bit and Baud Rate Selection)



### Control Register 3 (Transmit Bit and Baud Rate Selection)



### Control Register 4 (ADC Phase Adjust)



advanced is defined as the number represented by P7-P0 times the master clock period.

Control Register 5 (DAC Phase Adjust)

### DATA REGISTERS

The AD28msp01 contains four data registers.

### Data Register 0 address = 0x06

DAC Input Register (write-only): The 16-bit twos complement values written to this register are input to the AD28msp01's digital-to-analog converter.

### Data Register 1 address = 0x07

Interpolation Filter Input Register (write-only): The 16-bit twos complement values written to this register are input to the resampling interpolation filter.

### Data Register 2 address = 0x08

ADC Output Register (read-only): The 16-bit twos complement values read from this register are the output of the AD28msp01's analog-to-digital converter.

### Data Register 3 address = 0x09

Interpolation Filter Output Register (read-only): The 16-bit twos complement values read from this register are the output of the resampling interpolation filter.

Addresses 0x0A-0x1F are reserved.

Table I. Register Addresses

Address Bits 4-0	Register	Description
00000	Control Register 0	Data Rate and Synchronization Rate
		Selects, Interpolation Filter Enable
00001	Control Register 1	Filter Bypass, Test, Power-Down
		Mode Bits, V.32ter Mode Select Bits
00010	Control Register 2	ADC Bit and Baud Rate Selects
00011	Control Register 3	DAC Bit and Baud Rate Selects
00100	Control Register 4	ADC Phase Adjust
00101	Control Register 5	DAC Phase Adjust
00110	Data Register 0	DAC Input Register
00111	Data Register 1	Interpolation Filter Input Register
01000	Data Register 2	ADC Output Register
01001	Data Register 3	Interpolation Filter Output Register
01010	Reserved	
11111	Reserved	

### Serial Port

The AD28msp01 includes a full-duplex synchronous serial port (SPORT) used to communicate with a host processor. The SPORT is used to read and write all data and control registers in the AD28msp01. The SPORT transfers 16-bit words, MSB first, at a serial clock rate of 1.7280 MHz.

When the AD28msp01 exits reset, both the analog circuitry and the digital circuitry are powered down. The serial port will not transmit data to the host until the host sets the power-down bits in Control Register 1 to 1. All control registers should be initialized before these bits are set.

The SPORT is configured for an externally generated receive frame sync (SDIFS), and an internally generated serial clock (SCLK) and transmit frame sync (SDOFS). The host processor should be configured for an external serial clock and receive frame sync and an internal transmit frame sync. For example, to

configure serial port 0 (SPORT0) of the ADSP-2101 processor to communicate with the AD28msp01, the following ADSP-2101 assembly language code fragment is used:

AX0 = 0x2A0F;DM(0x3FF6) = AX0;

The AD28msp01-to-DSP processor interface is shown in Figure 4.




Figure 4. AD28msp01-to-DSP Processor Interface

Transferring Data and Control Words to the AD28msp01 Data and control word transfers to the AD28msp01 can only be initiated by the host processor. When transferring data to the AD28msp01, the host processor specifies the destination register by first transmitting a 16-bit address word and then transmitting the 16-bit data word. The read/write bit in the address word must be de-asserted. The serial data stream from the host processor will consist of a sequence of alternating address and data words. The AD28msp01 will not write the target register until both the address word and data word are completely transferred.

The address word is defined as follows:

### Example

Transferring the following 16-bit words to the AD28msp01 will initialize Control Registers 0-3:

Word Transferred	Description
0x0000	Control Register 0 Address Word
0x0254	Write this value to Control Register 0
0x0002	Control Register 2 Address Word
0x0031	Write this value to Control Register 2
0x0003	Control Register 3 Address Word
0x0032	Write this value to Control Register 3
0x0001	Control Register 1 Address Word
0x0018	Write this value to Control Register 1

Note that the power-down bits in Control Register 1 are released (set to 1) only after the AD28msp01 is fully configured by writing to Control Registers 0, 2, and 3.

### Transferring Data from the AD28msp01 to the Host

Data transfers to the host processor can only be initiated by the AD28msp01. When transferring data the AD28msp01 first specifies the source register by transferring a 16-bit address word and then transfers the contents of the source register. Bits 14-5 of the address word will always be forced to zero. When transferring data, the serial data stream from the AD28msp01 will consist of a sequence of alternating address and data words.

Transferring Control Words from the AD28msp01 to the Host All control registers in the AD28msp01 are host readable. To read a control register, the host must transmit a 16-bit address word with the Read/Write bit set, then transmit a dummy data word. The AD28msp01 will respond by first completing any AD28msp01-to-Host transfer in progress. As soon as the dummy data word is received, the device will transfer a 16-bit word with the control register address and then transmit the contents of the control register.

### Example

The following data streams show how a host can read the contents of an AD28msp01 control register:

Host	AD28msp01	4
Transfer	Transfer	Description
0x8001		Read Control Register 0
0x1234		Dummy Data Word
	0x	AD28msp01 completes data
	0x	Transfer in progress
	0x0001	Address word
	0x0023	Contents of Control Register 1

### **Serial Port Timing**

All serial transfers are synchronous. The receive data (SDI) and receive frame sync (SDIFS) are clocked into the device on the falling edge of SCLK. The receive frame sync (SDIFS) must be asserted one SCLK cycle before the first data bit is transferred. When receiving data, the AD28msp01 ignores the receive frame sync pin until the least significant bit is being received.

When transmitting data, the AD28msp01 asserts transmit frame sync (SDOFS) and transmit data (SDO) synchronous with the

rising edge of SCLK. Transmit frame sync is transmitted one SCLK cycle before the first data bit is transferred.

All input signals to the serial port must meet setup and hold times as specified in this data sheet.

### **OPERATING MODES**

The AD28msp01 is capable of operating in several different modes, as described below.

### V.32 TSYNC Mode

In V.32 TSYNC Mode, the AD28msp01's transmit circuitry is synchronized to an external TSYNC signal. The AD28msp01's receive circuitry is sampled synchronous to the transmit circuitry, but the data can be resampled at a different phase through the resampling interpolation filter.

TCONV, TBIT and TBAUD are generated internally but are phase-locked to the external TSYNC input signal with the digital phase-locked loop. RCONV, RBIT and RBAUD are generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4).

TCONV initiates a new DAC sample update and loads the ADC register (Data Register 2) with a new sample.

The digital resampling interpolation filter can be used for digital resampling of the received signal. Enable this function by setting Bit 9 in Control Register 0. The phase of the resampled signal is adjusted with the Receive Phase Adjust Register. Samples are loaded into the interpolator at the TCONV rate and are resampled at the RCONV rate.

When entering V.32 TSYNC Mode, RCONV is locked to TCONV before TCONV is locked to TSYNC. If this mode is entered from a non-V.32 mode, the device performs a soft reset. The time required to lock TCONV to RCONV is dependent on the phase difference between RCONV and TCONV when entering the mode.

This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field in




Figure 5. V.32 TSYNC Mode Block Diagram




Figure 6. V.32 Internal Sync Mode Block Diagram

Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit rates, baud rates and TSYNC rate can be set to any combination of clock rates listed in the control register descriptions. The TSYNC field on Control Register 0 must be set to the frequency of the input pin.

### Example

Transferring the following word sequence to the AD28msp01 will configure the device for V.32 TSYNG Mode at the clock rates indicated:

Word Transferred	Description
0x0000	Control Register 0 address word
0x0254	Enable interpolation filter, TSYNC = 7200, sample rate = 7200, mode = V.32 TSYNC
0x0002	Control Register 2 address word
0x0002	RBAUD = 2400, RBIT = 7200
0x0003	Control Register 3 address word
0x0023	TBAUD = 1200, TBIT = 4800
0x0001	Control Register 1 address word
0x0018	Configure and power-up device




Figure 7. V.32 Loopback Mode Block Diagram

### V.32 Internal Sync Mode

In V.32 Internal Sync Mode, the AD28msp01's transmit clocks are generated internally. The receive circuitry operates synchronous to the transmit circuitry, but the data can be resampled at a different phase through the resampling interpolation filter.

TCONV, TBIT and TBAUD are generated internally and can be phase adjusted with the Transmit Phase Adjust Register (Control Register 5). RCONV, RBIT and RBAUD are also generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4).

TCONV initiates a new DAC sample update and loads the ADC register (Data Register 2) with a new sample.

The digital resampling interpolation filter can be used for digital resampling of the received signal. Enable this function by setting Bit 9 in Control Register 0. The phase of the resampled signal is adjusted with the Receive Phase Adjust Register. Samples are loaded into the interpolator at the TCONV rate and are resampled at the RCONV rate.

When entering V.32 Internal Sync Mode, RCONV is first locked to TCONV. RCONV is then phase adjusted whenever a new value is written to the Receive Phase Adjust Register (Control Register 4). If this mode is entered from a non-V.32 mode, the device performs a soft reset. The time required to lock ICONV to RCONV is dependent on the phase difference between RCONV and TCONV when entering the mode.

This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field in Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit and baud rates can be set to any combination of clock rates listed in the control register descriptions.

### V.32 Loopback Mode

In V.32 Loopback Mode, the AD28msp01's receive circuitry and transmit circuitry are locked together.

RCONV is generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4). RBIT, RBAUD, TCONV, TBIT and TBAUD are all locked to RCONV.

RCONV initiates a new DAC sample update and loads the ADC register (Data Register 2) with a new sample. The RCONV rate can be set to 9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field in Control Register 0. The bit and baud rates can be set to any combination of clock rates listed in the control register descriptions.

### V.32ter TSYNC Mode

This mode is identical to V.32 TSYNC Mode except all clocks are scaled by a factor of 8/7 over the corresponding V.32 TSYNC rate. In this mode, the maximum value to which the phase adjust registers (Control Registers 4 and 5) may be set is +192.

Both TBIT and RBIT can be set to a 19,200 Hz rate that will not be scaled by a factor of 8/7, by setting the appropriate fields in Control Registers 2 and 3.

### V.32ter Internal Sync Mode

This mode is identical to V.32 TSYNC Mode except all clocks are scaled by a factor of 8/7 over the corresponding V.32 TSYNC rate. In this mode, the maximum value to which the phase adjust registers (Control Registers 4 and 5) may be set is +192.

Both TBIT and RBIT can be set to a 19,200 Hz rate that will not be scaled by a factor of 8/7, by setting the appropriate fields in Control Registers 2 and 3.




Figure 8. Asynchronous Fallback TSYNC Driven Mode Block Diagram

### Asynchronous Fallback TSYNC Mode

TCONV, TBIT and TBAUD are generated internally but phase locked to the external TSYNC input signal. RCONV, RBIT and RBAUD are generated internally and can be phase adjusted with the Receive Phase Adjust Register (Control Register 4).

This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field in Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit rates, baud rates and TSYNC rate can be set to any combination of clock rates listed in the control register descriptions.

### Asynchronous Fallback Mode

TCONV, TBIT and TBAUD are generated internally and can be phase adjusted with the Transmit Phase Adjust Register (Control Register 5). RCONV, RBIT and RBAUD are generated internally and can also be phase adjusted with the Receive Phase Adjust Register (Control Register 4). The digital phaselocked loop is not used in this operating mode

This mode is entered by setting the Operating Mode field in Control Register 0. The RCONV/TCONV rate can be set to 9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field in Control Register 0. The TBIT and TBAUD clock rates are set by adjusting the appropriate bits in Control Register 3. The RBIT and RBAUD clock rates are set by adjusting the appropriate bits in Control Register 2. The bit and baud rates can be set to any combination of clock rates listed in the control register descriptions.




Figure 9. Asynchronous Fallback Mode Block Diagram

### Transitions Between Operating Modes

The AD28msp01 will perform a soft reset when transitioning between the following modes:

- V.32 Modes to Asynchronous Fallback Modes
- Asynchronous Fallback to V.32 Modes

### **Operating Modes Summary**

	Initial Phase Lock After	Normal DPLL*	Phase Register	Resampling	Synch	lter Operation ronous to	Register 0
Mode	Entering Mode	Operation	Programmable**	Interpolator	ADC	DAC	OP2-0
Async Fallback	No Phase Lock	No Phase Lock	ADC, DAC	Not Used	RCONV	TCONV	000
Async TSYNC	TCONV Lock to TSYNC	TCONV Lock to TSYNC	ADC	Not Used	RCONV	TCONV	111
V.32 TSYNCH	RCONV Lock to TCONV	TCONV Lock to TSYNC	ADC	Input Synchronous and In Phase with TCONV, Output Synchronous and In Phase with RCONV	TCONV	TCONV	100
V.32 Internal Sync	RCONV Lock to TCONV	No Phase Lock	ADC, DAC	Input Synchronous and In Phase with TCONV, Output Synchronous and In Phase with RCONV	TCONV	TCONV	101
V.32 Loopback	TCONV Lock to RCONV	No Phase Lock	ADC†	Not Used	TCONV	TCONV	110

<sup>\*</sup>DPLL-Digital Phase-Locked Loop.

NOTE

All receive clocks: RBIT, RBAUD are synchronous to RCONV. All transmit clocks: TBIT, TBAUD are synchronous to TCONV.

### PIN CONFIGURATION

#### 28 REFCAP VIN V<sub>OUT+</sub> 26 V<sub>OUT-</sub> VFB GNDA GNDA GNDD GNDD AD28msp01 RESET TOP VIEW TSYNC (Not to Scale) SDI TCONV 21 SDIFS 20 TBIT SDOFS TBAUD 10 SDO RCONV 11 18 SCLK RBIT 12 17 V<sub>DDD</sub> RBAUD 13 16 $V_{DDD}$ MCLK 14 GNDD

### PIN ASSIGNMENTS

Pin	Name	Pin	Name
1	$V_{DDA}$	15	GNDD
2	VOUTP	16	$V_{ m DDD}$
3	V <sub>OUTN</sub>	17	$V_{DDD}$
4	GNDA	18	SCLK
5	GNDD	19	SDO
6	RESET	20	SDOFS
7	TSYNC	21	SDIFS
8	TCONV	22	SDI
9	TBIT	23	CS
10	TBAUD	24	GNDD
11	RCONV	25	GNDA
12	RBIT	26	$V_{FB}$
13	RBAUD	27	V <sub>IN</sub>
14	MCLK	28	REFCAP

<sup>\*\*</sup>ADC phase adjusted via Control Register 4, DAC phase adjusted via Control Register 5.

<sup>†</sup>Adjusting ADC phase also adjusts DAC phase in this mode.

## **SPECIFICATIONS**

## DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS

Parameter		Test Condition	Min	Тур	Max	Unit
$\overline{V_{IH}}$	Input High Voltage	$V_{DD} = max$	2.0			V
V <sub>IL</sub>	Input Low Voltage	$V_{DD} = \min$	ļ		0.8	V
V <sub>OH</sub>	Output High Voltage	$V_{DD} = min, I_{OH} = -0.5 \text{ mA}$	2.4			V
$V_{OL}$	Output Low Voltage	$V_{DD} = min, I_{OL} = 2 mA$			0.4	V
I <sub>IH</sub>	High Level Input Current	$V_{DD} = \max, V_{IN} = \max$			10	μA
I <sub>II</sub> .	Low Level Input Current	$V_{DD} = \max_{i} V_{IN} = 0 V$	1		10	μA
I <sub>OZL</sub>	Low Level Output 3-State Leakage Current	$V_{DD} = max, V_{IN} = max$			10	μA
I <sub>OZH</sub>	High Level Output 3-State Leakage Current	$V_{DD} = \max_{i} V_{IN} = 0 V$			10	μA
Cr	Digital Input Capacitance					pF

Paramete	r	Min	Тур	Max	Unit
Power Di	ssipation	43 <sub>0</sub> , [1]			
$V_{DDA}$	Analog Operating Voltage	<b>3</b>	5		v
$V_{DDD}$	Digital Operating Voltage	2500	5		v
I <sub>DDA</sub>	V <sub>DDA</sub> Operating Current Active	42	40		mA
$I_{DDD}$	V <sub>DDD</sub> Operating Current Active	T			mA
$P_1$	Power Dissipation (V <sub>DDA</sub> and V <sub>DDD</sub> Active)	37 Jan.			mW
$I_{DDA}$	V <sub>DDA</sub> Operating Current Inactive		0.5		mA
$I_{DDD}$	V <sub>DDD</sub> Operating Current Inactive				mA
$P_0$	Power Dissipation (V <sub>DDA</sub> and V <sub>DDD</sub> ) Inactive				mW

## RECOMMENDED OPERATING CONDITIONS

		JG	J Grade		
Parameter		Min	Max	Unit	
$\overline{V_{DD}}$ $T_{AMB}$	Supply Voltage Ambient Operating	4.75	5.25	V	
THIND	Temperature	0	+70	°C	

Refer to Environmental Conditions for information on case temperature and thermal specifications.

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS\*

INDUCE IL MINIMICHI MITTINGO
Supply Voltage
Input Voltage
Output Voltage Swing0.3 V to V <sub>DD</sub> + 0.3 V
Operating Temperature Range (Ambient)40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (5 sec) PLCC +280°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD SENSITIVITY


The AD28msp01 features proprietary input protection circuitry to dissipate high energy discharges (Human Body Model). Per Method 3015 of MIL-STD-883C, the AD28msp01 has been classified as a Class 1 device.

Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation. Charges readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed. For further information on ESD precautions, refer to Analog Devices' ESD Prevention Manual.




## SPECIFICATIONS—AD28msp01

Parameter		Min	Max	Unit
Serial Ports				
Timing Requirement:	•			
t <sub>SCS</sub>	SDI/SDIFS Setup before SCLK Low	10		ns
t <sub>SCH</sub>	SDI/SDIFS Hold after SCLK Low	10		ns
Switching Characteri	istic	ł		
t <sub>SCK</sub>	SCLK Period			ns
$t_{RD}$	SDOFS Delay from SCLK High	ļ	15	ns
t <sub>RH</sub>	SDOFS Hold after SCLK High	0		ns
t <sub>SCDH</sub>	SDO Hold after SCLK High	0		ns
t <sub>SCDD</sub>	SDO Delay from SCLK High		30	ns



Paramete	r	Min	Max	Unit		
Clock Sig	nals					t <sub>MCK</sub>
Timing Re	equirement:	}			MCLK	t MKH
t <sub>MCK</sub> t <sub>MKL</sub>	MCLK Frequency MCLK Width Low MCLK Width High	13.824	13.824	MHz ±0.0025%		t <sub>sck</sub>
t <sub>MKH</sub> Switching	Characteristic:			ns	SCLK	t <sub>SKL</sub> t <sub>SKH</sub>
t <sub>SCK</sub> t <sub>SKL</sub>	SCLK Period SCLK Width Low			ns ns		
t <sub>SKH</sub>	SCLK Width High			ns		

Paramet	er	Min	Max	Unit
Serial Po	ort Tristate			
Switching	g Characteristic:			Ì
t <sub>SPD</sub>	CS Low to SDO, SDOFS, SCLK Disable			ns
t <sub>SPE</sub>	CS High to SDO, SDOFS, SCLK Enable			ns
t <sub>SPV</sub>	CS High to SDO, SDOFS, SCLK Valid			ns



## **ANALOG INTERFACE CHARACTERISTICS**

Parameter		Test Condition	Min	Тур	Max	Unit
ADC:						
$I_{\tau}$	Input Leakage Current at V <sub>IN</sub>			10		nA
$egin{array}{c} oldsymbol{\mathrm{I_L}} \ oldsymbol{\mathrm{R_I}} \end{array}$	Input Resistance at V <sub>IN</sub>			100		MΩ
CIL	Input Load Capacitance at V <sub>FB</sub>			10		pF
VINMAX	Maximum Input Range at V <sub>IN</sub>			3.156		V p-p
DAC:						
$R_{O}$	Output Resistance for Voice Frequencies*			1		Ω
$V_{OOFF}$	Output dc Offset Between V <sub>OUT+</sub> and V <sub>OUT-</sub>			100		mV
$C_{OL}$	Output Load Capacitance*				100	pF
$\mathbf{v_o}$	Maximum Voltage Output Swing (p-p) Across R <sub>L</sub> Differential			6.312		V
$R_L$	Load Resistance*		2			kΩ

<sup>\*</sup>At  $V_{\rm OUT+}$  and  $V_{\rm OUT-}$ 

Parameter	Test Conditions	Min	Тур	Max	Unit
Absolute Gain	4 9 3				
ADC Milliwatt Response (ADC Gain Tolerance)	Signal Input = 0.7746 V rms		$\pm 0.1$		dBm0
Digital Milliwatt Response (DAC Gain Tolerance)	Signal Input = 0.7746 V rms		$\pm 0.1$		dBm0

Parameter Test Conditions	Min	Max	Unit
Gain Tracking (Reference Level = 0 dBm0)			
ADC Gain Tracking Error +3 to -50 dBm0 Sinusoidal Input		±0.1	dB
Decoder Gain Tracking Error +3 to -50 dBm0		±0.1	dB
Sinusoidal Input			

## **Typical Frequency Responses**

The frequency responses of the ADC and DAC are given below.

	9.6 kHz	8.0 kHz	7.2 kHz
ADC			
Passband Ripple	<0.1 dB	<0.1 dB	<0.1 dB
Low-Pass Passband Cutoff Frequency	3.4 kHz	3.4 kHz	3.3 kHz
Low-Pass Stopband Cutoff Frequency	4.8 kHz	4.0 kHz	3.6 kHz
High-Pass Passband Cutoff Frequency	220 Hz	220 Hz	220 Hz
High-Pass Stopband Cutoff Frequency	60 Hz	60 Hz	60 Hz
Low-Pass Stopband Rejection	−55 dB	-55 dB	-55 dB
High-Pass Stopband Rejection	−50 dB	-50 dB	-50 dB
DAC			
Passband Ripple	<0.1 dB	<0.1 dB	<0.1 dB
Passband Cutoff Frequency	3.4 kHz	3.4 kHz	3.3 kHz
Low-Pass Stopband Cutoff Frequency	4.8 kHz	4.0 kHz	3.6 kHz
Stopband Rejection	−55 d <b>B</b>	-55 dB	−55 dB

## SPECIFICATIONS—AD28msp01

Noise and Distortion	·				
toloc una Distortion					
ADC Signal to Noise Plus Distortion (Single Tone Test)	Output Level: 0		-80		dB
	Output Level: -20 dBm0				dB
	Output Level: -30 dBm0				dB
	Output Level: -40 dBm0				dB
	Output Level: -50 dBm0				dB
	Output Level: -60 dBm0				dB
	Output Level: -70 dBm0				dB
	Output Level: -80 dBm0				dB
DAC Signal to Noise Plus Distortion (Single Tone Test)	Output Level: 0		-80		dB
	Output Level: -20 dBm0				dB
	Output Level: -30 dBm0				dB
	Output Level: -40 dBm0				dB
	Output Level: -50 dBm0				dB
	Output Level: -60 dBm0				dB dB
	Output Level: -70 dBm0 Output Level: -80 dBm0			0	dB
ADC Intermodulation Distortion	Output Level. —80 dBino		-80		dBm
DAC Intermodulation Distortion		Ĭ,	-80		dBm
ADC Idle Channel Noise, 0 Hz-4000 Hz Flat		<b>*</b>	10		dBrn
DAC Idle Channel Noise, 0 Hz-4000 Hz Flat			10		dBrn

Parameter	Test Conditions	Min	Тур	Max	Unit
PSRR and Crosstalk					
V <sub>DDA</sub> & V <sub>DDD</sub> Power Supply Rejection, ADC Channel	100 mV p-p, 1.02 kHz on Supplies		-35		dB
V <sub>DDA</sub> & V <sub>DDD</sub> Power Supply Rejection, DAC Channel	100 mV p-p, 1.02 kHz on Supplies	1	-35		dB
Crosstalk, ADC Channel-to-DAC Channel	ADC Input: 1.02 kHz at 0 dBm0	1	-80		dB
	DAC Input: IDLE CODE				
**	Measure V <sub>OUT</sub> at 1.02 kHz				Ì
Crosstalk, DAC Channel-to-ADC Channel	ADC Input: Analog Ground		-80		dB
	DAC Input: 1.02 kHz at DmW*				
	Measure ADC Output at 1.02 kHz				

<sup>\*</sup>DmW = digital milliwatt

	9.6 kHz	8.0 kHz	7.2 kHz	Unit
Typical Group Delay	12	13	15	ms
ADC Low-Pass Filter Group Delay	2	3	5	ms
ADC High-Pass Filter Group Delay	10	10	10	ms
DAC Group Delay	2	3	5	ms
Resampling Filter Group Delay	2	3	5	ms

## **ORDERING GUIDE**

Model	Package Option*					
AD28msp01	N-28					

<sup>\*</sup>N = Plastic DIP. For outline information see Package Information section.




## **Linear Codec**

## **AD28msp02**

## **FEATURES**

Complete Linear Coded Codec
16-Bit Sigma-Delta ADC
16-Bit Sigma-Delta DAC
On-Chip Antialiasing and Anti-Imaging Filters
On-Chip Voltage Reference
8 kHz Sampling Frequency
Twos Complement Coding
65 dB SNR and THD
Programmable Gain on DAC and ADC
DSP Compatible Serial Port
24-Pin (0.3 Inch) DIP/SOIC
Single 5 V Power Supply

## SIMPLIFIED BLOCK DIAGRAM



## GENERAL DESCRIPTION

The AD28msp02, as shown in Figure 1, is a complete analog front end for high performance voiceband DSP applications. Compared to traditional μ-law and A-law codecs, the AD28msp02's linear coded ADC and DAC maintain wide dynamic range throughout the transfer function while maintaining far superior SNR and THD.

A sampling rate of 8.0 kHz coupled with 65 dB SNR and THD performance make the AD28msp02 attractive in many datacom and telecom applications (e.g., cellular radio, telephones, etc.).

The inclusion of on-chip antialiasing and anti-imaging filters, 16-bit ADC, 16-bit DAC and programmable gain amplifiers in a 24-pin DIP/SOIC ensures a highly integrated and compact solution to voiceband analog processing requirements.

The serial I/O port provides easy interface to industry standard DSP processors such as the ADSP-2101, ADSP-2111, ADSP-2105, MC56001 and the TMS320C25.




Figure 1. AD28msp02 Block Diagram

## **AD28msp02**

### PIN DESCRIPTION

Pin Name	I/O	Function
Analog Interface		
V <sub>IN</sub> NORM	Input	Inverting terminal of the NORM amplifier for the encoder section (ADC). Refer to Figure 2 for the analog input connections.
V <sub>FB</sub> NORM	Output	Output terminal of the NORM amplifier for the encoder section. Refer to Figure 2 for the analog input connections.
V <sub>IN</sub> AUX	Input	Inverting terminal of the AUX amplifier for the encoder section (ADC). Refer to Figure 2 for the analog input connections.
$V_{FB}AUX$	Output	Output terminal of the AUX amplifier for the encoder section. Refer to Figure 2 for the analog input connections.
$V_{OUTP}$	Output	Noninverting output terminal of the output differential amplifier, from the decoder (DAC). Refer to Figure 3 for the analog output connections.
V <sub>OUTN</sub>	Output	Inverting output terminal of the output differential amplifier, from the decoder. Refer to Figure 3 for the analog output connections.
$V_{REFOUT}$	Output	An output reference voltage of 2.5 V (Nominal).
Power Supplies		
$V_{CC}$		Analog supply voltage (Nominal +5 V)
GNDA (2 pins)		Analog ground
$V_{DD}$		Digital supply voltage (Nominal +5 V)
GNDD (2 pins)		Digital ground
Serial Interface		
SCLK	Output	Serial clock for clocking data or control bits to/from the serial port (SPORT). The frequency of this clock is the frequency of the master clock supplied at MCLK divided by 5. SCLK can be three-stated under control of the TSEN pin.
SDI	Input	Serial input to supply data or control information to the AD28msp02.
SDIFS	Input	Framing signal for SDI serial transfers.
SDO	Output	Serial output to obtain data or control information from the AD28msp02. This pin can be three-stated by the TSEN pin.

SDOFS	Output	Framing signal for SDO. This pin can be three-stated by the $\overline{TSEN}$ pin.
DATA/CNTRL	Input	Differentiates between data and control serial transfers for the SPORT.
Miscellaneous		
MCLK	Input	The master clock to the AD28msp02. The clock frequency is 13.0 MHz.
RESET	Input	This pin three-states the SPORT pins and clears the digital filter in the modulator.
TSEN	Input	This pin should be high to enable the SPORT. When not enabled, SPORT outputs are in a high- impedance state.

## FUNCTIONAL DESCRIPTION

## Encoder

The encoder consists of two analog input amplifiers and a sigma-delta analog-to-digital converter (ADC). The two analog input amplifiers (NORM, AUX) can be adjusted in gain from –12 dB to +26 dB via external resistors. The amplifiers are biased by an on-chip voltage reference, V<sub>REFOUT</sub> (see Figure 2). A multiplexer selects one amplifier as the input to the sigma-delta modulator. An optional 20 dB pre-amplifier can be inserted before the modulator. The pre-amplifier and multiplexer are configured by bits in the control register.

The sigma-delta ADC consists of a sigma-delta modulator, an antialiasing decimation filter, and a digital high pass filter. The sigma-delta modulator noise-shapes the signal and produces 1-bit samples at a 1.0 MHz rate. This bit stream, representing the analog input, is fed to the antialiasing decimation filter. This filter contains two stages. The first is a low pass filter that reduces the sampling rate to 40 kHz and increases the sample width to 16 bits. The resulting data stream is processed by the second stage, a low pass filter that further reduces the sampling rate to 8 kHz. Finally, the digital high pass filter removes input frequency components at the low end of the spectrum. Each resultant sample is then loaded in to the SPORT for transmission.

The high-pass filter can be bypassed by setting the appropriate bit in the control register. The input signal must be externally biased to the  $V_{\rm REFOUT}$  level if the high-pass filter is bypassed.

### Decoder

The decoder consists of a sigma-delta digital-to-analog converter (DAC) and a differential output amplifier. The sigma-delta DAC reads 16-bit samples at an 8.0 kHz rate from the SPORT. These samples are low-pass and high-pass filtered by the anti-imaging and high pass filters. The multirate anti-imaging low-pass filter has two stages. The first stage interpolates the sampling rate to 40 kHz; the second stage interpolates to 1.0 MHz. The high pass filter can be bypassed by setting the appropriate bit in the control register.

The 1.0 MHz 16-bit samples are processed by the digital sigmadelta modulator which noise-shapes the data stream and reduces the sample width to 1 bit. This 1-bit data stream is fed at a 1.0 MHz rate to the analog smoothing filter in which the bit stream is converted into an analog voltage and low pass filtered. The gain of this smoothing filter can be adjusted via the control register from  $-15~\mathrm{dB}$  to  $+6~\mathrm{dB}$  in 3 dB steps. The output of the analog smoothing filter is a differential signal which is fed to the output amplifier.

### Serial Port

The serial interface consists of an I/O port which can be used to transmit and receive data or control information to and from the AD28msp02.

## **Control Register**

The control register determines the configuration of the AD28msp02 and can be read and written via the SPORT by driving the DATA/CNTRL pin low. It is possible to program the encoder and decoder gain settings, filter bypass options, power-down option and encoder multiplexer selection using this register.

## DETAILED BLOCK DESCRIPTIONS

## **Analog Input Interface**

The recommended analog input interface is shown in Figure 2. Since the AD28msp02 operates from a single 5 V power supply, an arbitrary analog input signal with 0 V dc bias must be offset and scaled appropriately to avoid clipping and to ensure successful conversion. The scaling of the analog input is achieved by the resistors RIN and RFB. The gain -RFB/RIN-should be selected to ensure that a full-scale analog input signal at AIN produces a 3.156 V peak-to-peak signal at the encoder input. The dc offsetting of the analog input is done with an on-chip generated reference voltage  $V_{\text{REFOUT}}$ . Both the NORM and the AUX inputs must be ac coupled for proper operation. The coupling capacitor, CAC, should be 0.1  $\mu\text{F}$  or greater. The RIN resistors should be chosen to ensure a coupling corner frequency of 30 Hz.




Figure 2. Analog Input Interface

Since the encoder uses a highly oversampled implementation approach which transfers the bulk of the antialiasing filtering requirement into the digital domain, the analog input antialiasing filter need only be of low order. This antialiasing is done by the RFB/CFB combination, allowing the user to arbitrarily set

the input 3 dB point. An acceptable 3 dB point range is 20 kHz  $\pm$  10% which should be achieved using components in the ranges indicated. (See Figure 2.)

The two separate input amplifiers NORM and AUX can be individually configured to allow for the variations in microphone sensitivity. The 20 dB gain stage can be selected when there is not enough gain in the input amplifier.

This input structure also allows the easy combination of a number of analog inputs before conversion. Figure 2 shows two inputs summed together at the NORM input.


## **Analog Output Interface**

The differential analog output signal is dc biased at the internal reference voltage and therefore can either be ac coupled using CAC+ and CAC– (Figure 3a) or can drive a differential load directly (Figure 3b). Load resistances in the range 2 k $\Omega$  to  $\infty$  can be accommodated. The output gain can be programmed via the control register from -15 dB to +6 dB in 3 dB steps. The nominal node differential swing is +3.156 V to -3.156 V.

A single-ended output can be achieved without ac coupling, by means of an external differential-to-single-ended amplifier configuration (Figure 3b). In this case, the output gain can be set by the appropriate selection of resistor values. Alternatively, single-ended outputs may be used directly with degraded performance. Load resistances greater than 2 k $\Omega$  can be driven. The nominal maximum single-ended output signal is 3.156 V peak-to-peak (3.17 dBm0).



## a. Differential Load with AC Coupling



b. Single-Ended Output

Figure 3. Analog Output Interface

## **Serial Ports**

There is a bidirectional serial port (SPORT) for transmitting data between the AD28msp02 and the host processor, with a minimum of external hardware (Figure 4).

All serial transfers are 16 bits long, MSB first, at the SCLK rate. SCLK is internally set to the master clock frequency divided by 5, exactly 2.6 MHz.


When data is written to the AD28msp02 via the SPORT, the transfer is initiated by the host processor driving the SDIFS input on the SPORT high shortly after the rising edge of SCLK and maintaining SDIFS high for one cycle. The DATA/CNTRL line must be driven high when SDIFS is driven high. Data is then driven from the processor shortly after the rising edge of

## AD28msp02


the next clock and clocked into the AD28msp02 on the falling edge of SCLK in that cycle. All data bits are thus clocked into the AD28msp02 on the falling edge of SCLK starting with the MSB first.

If the SDIFS input is driven high again before the end of the present transfer, it is not recognized until the falling edge of SCLK in the LSB cycle.

The  $\overline{\text{TSEN}}$  pin can be used to three-state the SPORT pins and disable communication to the host processor. This capability is useful in multi-codec configurations where the host processor can control each  $\overline{\text{TSEN}}$  as a memory-mapped pin.



a. Single AD28msp02 to Single-Port DSP



b. Single Codec to Two DSPs Figure 4. Single Codecs

### CONTROL REGISTER

The AD28msp02 has a control register for configuring various gain and power down modes. The host processor can read or write the control register via the serial port.

## Control Register Writes

To write the control register, the host processor must assert DATA/CNTRL low when it asserts SDIFS. If the MSB of the bit stream is also low, the SPORT recognizes the incoming serial data as a new control word and copies it to the AD28msp02 control register. The format for the control word is listed in Table I.

## **Control Register Reads**

To read the control register, the host processor must transfer two control words. For each transfer, the DATA/CNTRL pin must be low when SDIFS is asserted. If the MSB of the bit stream is high, the SPORT recognizes the incoming serial data as a request for control information. The protocol for reading the control register is as follows:

- a. The host processor sends a "Read Request" control word to the AD28msp02. Since the MSB of this control word is high, the SPORT recognizes the incoming serial data as a read request and does not overwrite the AD28msp02 control register.
- b. When the AD28msp02 receives the read request, it finishes any data transfers in progress and waits for a "Read Ready" control word.
- c. The host processor then transfers a "Read Ready" control word to the AD28msp02. Upon receiving this control word, the AD28msp02 transfers the control register contents to the host processor via the serial port.
- d. When the SPORT completes the control register transfer, it immediately restarts transmitting data at an 8 kHz rate.

This scheme allows any data transfers in progress to complete and resolves any ambiguities between data and control words. The format for the control words is listed in Table I.

## Control Register Write:

0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	RG2	RG1	RG0	0	PWDD	PWDA	ADBY	DABY	тмѕ	TPS

RG2-RG0	Receive Gain Setting								
	RG2	RG1	RG0						
	0	0	0	+6 dB					
	0	0	1	+3 dB					
	0	1	0	0 dB					
	0	1	1	−3 dB					
	1	0	0	-6 dB					
	1	0	1	−9 dB					
	1	1	0	−12 dB					
	1	1	1	−15 dB					
PWDD	Power	Down	Digital:	0=power down, 1=running					
PWDA	Power	Down	Analog:	0=power down, 1=running					
ADBY	ADC:	High Pa	ass Filte	r Bypass Select: 0=use.					
	1=by	oass							
DABY	DAC	High Pa	ass Filte	r Bypass Select: 0=use,					
	$1 = by_1$	oass							
TMS	Trans	mit Mu	ltiplexer	Select: 1=AUX input,					
	0=NORM input								
TPS	Trans	mit Pre	-Amplifi	ier Select: $1=+20 \text{ dB}$ , $0=0 \text{ dB}$					
Read Requ	iest Co	ntrol V	Vord:	1000000000000000					
Read Read				11000000000000000					
	-								

Table I. Control Word Format



# +5 V Powered CMOS RS-232 Drivers/Receivers


## AD230-AD241

FEATURES
Single 5 V Power Supply
Meets All RS-232-C and V.28 Specifications
Multiple Drivers and Receivers
On-Board DC-DC Converters
±9 V Output Swing with +5 V Supply
Low Power CMOS: 5 mA Operation
Low Power Shutdown ≤1 μA
3-State TTL/CMOS Receiver Outputs
±30 V Receiver Input Levels
Plug-In Replacement for MAX230-241

APPLICATIONS
Computers
Peripherals
Modems
Printers
Instruments

**GENERAL DESCRIPTION**The AD230 family of 5 V only, RS-232 line drivers/receivers provides a variety of configurations to fit most communication needs, especially in applications where  $\pm 12$  V is not available. The AD230, AD235, AD236 and AD241 feature a low power shutdown mode which reduces power dissipation to less than 5  $\mu$ W making them ideally suited for battery powered equipment. The AD233 and AD235 do not require any external components and are particularly useful in applications where printed circuit board space is critical.

## AD232 TYPICAL OPERATING CIRCUIT



\*INTERNAL 400kΩ PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
\*\*INTERNAL 5kΩ PULL-DOWN RESISTOR ON EACH RS-232 INPUT

All members of the AD230 family, except the AD231 and the AD239, include two internal charge pump voltage converters which allow operation from a single +5 V supply. These converters convert the +5 V input power to the  $\pm 10$  V required for RS-232 output levels. The AD231 and AD239 are designed to operate from +5 V and +12 V supplies. An internal +12 V to -12 V charge pump voltage converter generates the -12 V supply

In order to minimize the package count in all applications, a wide selection of driver/receiver combinations is available (see table below).

## **SELECTION TABLE**

Part Number	Power Supply Voltage	No. of RS-232 Drivers	No. of RS-232 Receivers	External Capacitors	Low Power Shutdown (SD)	TTL Three-State EN	No. of Pins	
AD230	+5 V	5	0	4	Yes	No	20	
AD231	+5 V & +7.5 V	2	2	2	No	No	14	
	to 13.2V							
AD232	+5 V	2	2	4	No	No	16	
AD233	+5 V	2	2	None	No	No	20	
AD234	+5 V	4	0	4	No	No	16	
AD235	+5 V	5	5	None	Yes	Yes	24	
AD236	+5 V	4	3	4	Yes	Yes	24	
AD237	+5 V	5	3	4	No	No	24	
AD238	+5 V	4	4	4	No	No	24	
AD239	+5 V & +12 V	3	5	2	No	Yes	24	
AD241	+5 V	4	5	4	Yes	Yes	28	

## **AD230—AD241 — SPECIFICATIONS** $(V_{cc} = +5 \text{ V} \pm 10\% \text{ (AD231, AD232, AD234, AD236, AD238, AD239, AD241); } V_{cc} = +5 \text{ V} \pm 5\% \text{ (AD233, AD235); } V_{+} = 7.5 \text{ V to } 13.2 \text{ V}$

(AD231) & V+ = 12 V  $\pm$  10% (AD239); All Specifications  $T_{min}$  to  $T_{max}$  unless otherwise noted.)

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
Output Voltage Swing	±5	±9		Volts	All Transmitter Outputs Loaded with 3 kΩ to Ground
V <sub>CC</sub> Power Supply Current		4	10	mA	No Load, $T_A = 25^{\circ}C$
		0.4	1	mA	AD231, AD239
V+ Power Supply Current		5	10	mA	No Load, V+ = 12 V AD231 & AD239 Only
Shutdown Supply Current		1	10	μΑ	$T_A = +25^{\circ}C, V_{SD} = +5 \text{ V}$
Input Logic Threshold Low, V <sub>INI</sub>			0.8	v	$T_{IN}$ , $\overline{EN}$ , SD
Input Logic Threshold High, VINH	2.0			v	$T_{IN}$ , $\overline{EN}$ , SD
Logic Pullup Current		15	200	μA	$T_{IN} = 0 V$
RS-232 Input Voltage Range	-30		+30	v	
RS-232 Input Threshold Low	0.8	1.2		V	$V_{CC} = 5 \text{ V}, T_A = +25^{\circ}\text{C}$
RS-232 Input Threshold High	ľ	1.7	2.4	v	$V_{CC} = 5 \text{ V}, T_{A} = +25^{\circ}\text{C}$
RS-232 Input Hysteresis	0.2	0.5	1.0	V	$V_{CC} = 5 \text{ V}$
RS-232 Input Resistance	3	5	7	kΩ	$V_{CC} = 5V, T_A = +25^{\circ}C$
TTL/CMOS Output Voltage Low, VOL			0.4	V	$I_{OUT} = 1.6 \text{ mA (AD231-AD233, } I_{OUT} = 3.2 \text{ mA})$
TTL/CMOS Output Voltage High, VOH	3.5			v	$I_{OUT} = -1.0 \text{ mA}$
TTL/CMOS Output Leakage Current		0.05	±10	μΑ	$\overline{EN} = V_{CC}, 0 V \le R_{OUT} \le V_{CC}$
Output Enable Time (T <sub>EN</sub> )		400		ns	AD235, AD236, AD239, AD241
			1		(Figure 25. $C_L = 150 \text{ pF}$ )
Output Disable Time (T <sub>DIS</sub> )		250		ns	AD235, AD236, AD239, AD241
			Ì		(Figure 25. $R_L = 1 k\Omega$ )
Propagation Delay		0.5		μs	RS-232 to TTL
Instantaneous Slew Rate <sup>1</sup>		}	30	V/µs	$C_L = 10 \text{ pF}, R_L = 3.7 \text{ k}\Omega, T_A = +25^{\circ}\text{C}$
Transition Region Slew Rate		3		V/µs	$R_L = 3 \text{ k}\Omega, C_L = 2500 \text{ pF}$
		1			Measured from $+3$ V to $-3$ V or $-3$ V to $+3$ V
Output Resistance	300		İ	Ω	$V_{CC} = V + = V - = 0 V, V_{OUT} = \pm 2 V$
RS-232 Output Short Circuit Current		±10		mA	

## NOTE

 $(T_* = 25^{\circ}C \text{ unless otherwise noted})$ 

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS\*

(1) 25 G dimess otherwise noted)
$V_{CC}$
$V+ \dots (V_{CC} -0.3 V)$ to +13 V
V+0.3 V to -13 V
Input Voltages
$T_{IN} \dots -0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$
$R_{IN}$
Output Voltages
$T_{OUT}$ $(V+, +0.3 \text{ V})$ to $(V-, -0.3 \text{ V})$
$R_{OUT} \dots -0.3 \text{ V to } (V_{CC} +0.3 \text{ V})$
Short Circuit Duration
T. Continuous

Power .	Dissipation
---------	-------------

Cerdip (Derate 9.5 mW/°C above +70°C)		675	mW
Plastic DIP (Derate 7 mW/°C above +70°C)		375	mW
SOIC (Derate 7 mW/°C above +70°C)		375	mW
Operating Temperature Range			
Communical (I Vancion)	Λ.	1	7000

+70°C
+85°C
125°C
150°C
300°C

<sup>\*</sup>This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



<sup>&</sup>lt;sup>1</sup>Sample tested to ensure compliance.

## **ORDERING GUIDE**

Model	Temperature Range	Package Option*	Model	Temperature Packag Range Option		Model	Temperature Range	Package Option*
AD230			AD231			AD232		
AD230JN AD230JR AD230AN AD230AR AD230AQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	N-20 R-20 N-20 R-20 Q-20	AD231JN AD231JR AD231AN AD231AR AD231AQ AD231SQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	N-14 R-16 N-14 R-16 Q-14 Q-14	AD232JN AD232JR AD232AN AD232AR AD232AQ AD232SQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	N-16 R-16 N-16 R-16 Q-16 Q-16
AD233			AD234			AD235		
AD233JN AD233AN	0°C to +70°C -40°C to +85°C	N-20 N-20	AD234JN AD234JR AD234AN AD234AR AD234AQ AD234SQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	N-16 R-16 N-16 R-16 Q-16 Q-16	AD235JN AD235AN AD235AQ	0°C to +70°C -40°C to +85°C -40°C to +85°C	N-24A N-24A D-24
AD236			AD237			AD238		
AD236JN AD236JR AD236AN AD236AR AD236AQ AD236SQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	N-24 R-24 N-24 R-24 Q-24 Q-24	AD237JN AD237JR AD237AN AD237AR AD237AQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	N-24 R-24 N-24 R-24 Q-24	AD238JN AD238JR AD238AN AD238AR AD238AQ AD238SQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	N-24 R-24 N-24 R-24 Q-24 Q-24
AD239			AD241					
AD239JN AD239JR AD239AN AD239AR AD239AQ AD239SQ	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	N-24 R-24 N-24 R-24 Q-24 Q-24	AD241JR AD241AR	0°C to +70°C -40°C to +85°C	R-28 R-28			

 $<sup>\</sup>star N = Plastic \ DIP; \ Q = Cerdip; \ R = Small \ Outline \ IC (SOIC).$  For outline information see Package Information section.





Figure 1. AD230 DIP/SOIC Pin Configuration



\*INTERNAL 400k\(\Omega\) PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
Figure 2. AD230 Typical Operating Circuit

## AD230-AD241




Figure 3. AD231 DIP & SOIC Pin Configurations




Figure 6. AD232 Typical Operating Circuit





Figure 7. AD233 DIP Pin Configuration



\*INTERNAL 400k() PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
\*\*INTERNAL 5k() PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 8. AD233 Typical Operating Circuit





Figure 9. AD234 DIP/SOIC Pin Configuration



\*INTERNAL 400ks PULL-UP RESISTOR ON EACH TTL/CMOS INPUT

Figure 10. AD234 Typical Operating Circuit





Figure 11. AD235 DIP Pin Configuration



\*INTERNAL 400k() PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
\*\*INTERNAL 5k() PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 12. AD235 Typical Operating Circuit





Figure 13. AD236 DIP/SOIC Pin Configuration



\*INTERNAL 400k() PULL-UP RESISTOR ON EACH TTL/CMOS INPUT \*\*INTERNAL 5k() PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 14. AD236 Typical Operating Circuit





Figure 15. AD237 DIP/SOIC Pin Configuration



\*INTERNAL 400k12 PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
\*\*INTERNAL 5k12 PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 16. AD237 Typical Operating Circuit





Figure 17. AD238 DIP/SOIC Pin Configuration



\*INTERNAL 400k11 PULL-UP RESISTOR ON EACH TTL/CMOS INPUT
\*\*INTERNAL 5k11 PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 18. AD238 Typical Operating Circuit





Figure 19. AD239 DIP/SOIC Pin Configuration



\*INTERNAL 400k() PULL-UP RESISTOR ON EACH TTL/CMOS INPUT \*\*INTERNAL 5k() PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 20. AD239 Typical Operating Circuit




Figure 21. AD241 SOIC Pin Configuration




Figure 22. AD241 Typical Operating Circuit

## PIN FUNCTION DESCRIPTION

Mnemonic	Function				
$\overline{V_{CC}}$	Power Supply Input 5 V $\pm$ 10% (AD231, AD232, AD234, AD236, AD238, AD239, AD241). 5 V $\pm$ 5% (AD233, AD235).				
V+	Internally generated positive supply (+10 V nominal) on all parts except AD231 and AD239. AD231 requires external 7.5 V to 13.2 V supply; AD239 requires external 10.8 V to 13.2 V supply.				
$\mathbf{v}-$	Internally generated negative supply (-10 V nominal).				
GND	Ground pin. Must be connected to 0 V.				
C+	(AD231 and AD239 only). External capacitor (+ terminal) is connected to this pin.				
C-	(AD231 and AD239 only). External capacitor (- terminal) is connected to this pin.				
C1+	(AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (+ terminal) is connected to this pin. (AD233) The capacitor is connected internally and no external connection to this pin is required.				
C1-	(AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (- terminal) is connected to this pin. (AD233) The capacitor is connected internally and no external connection to this pin is required.				
C2+	(AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (+ terminal) is connected to this (AD233) Internal capacitor connections, Pins 11 and 15 must be connected together.				
C2-	(AD230, AD232, AD234, AD236, AD237, AD238, AD241) External capacitor (- terminal) is connected to this pin. (AD233) Internal capacitor connections, Pins 10 and 16 must be connected together.				
$T_{IN}$	Transmitter (Driver) Inputs. These inputs accept TTL/CMOS levels. An internal 400 k $\Omega$ pull-up resistor to $V_{\rm CC}$ is connected on each input.				
$T_{OUT}$	Transmitter (Driver) Outputs. These are RS-232 levels (typically ±10 V).				
$R_{IN}$	Receiver Inputs. These inputs accept RS-232 signal levels. An internal 5 k $\Omega$ pull-down resistor to GND is connected on each input.				
$R_{OUT}$	Receiver Outputs. These are TTL/CMOS levels.				
ĒN	Enable Input (AD235, AD236, AD239, AD241). This is an active low input which is used to enable the receiver outputs. With $\overline{EN}=0$ V, the receiver outputs are enabled. With $\overline{EN}=5$ V, the outputs are placed in a high impedance state. This facility is useful for connecting to microprocessor systems.				
SD	Shutdown Input. (AD230, AD235, AD236, AD241). With SD = 5 V, the charge pump is disabled, the receiver outputs are placed in a high impedance state and the driver outputs are turned off. The supply current reduces to $<5 \mu A$ making these parts ideally suited for battery operation.				
NC	No Connect. No connections are required to this pin.				

## AD230-AD241

## **GENERAL INFORMATION**

The AD230–AD241 family of RS-232 drivers/receivers are designed to solve interface problems by meeting the RS-232-C specifications while using a single digital  $\pm 5$  V supply. The RS-232-C standard requires transmitters which will deliver  $\pm 5$  V minimum on the transmission channel and receivers which can accept signal levels down to  $\pm 3$  V. The AD230–AD241 meet these requirements by integrating step up voltage converters and level shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to an absolute minimum. A comprehensive range of transmitter/receiver combinations is available to cover most communications needs.

The AD230, AD235, AD236 and AD241 are particularly useful in battery powered systems as they feature a low power shutdown mode which reduces power dissipation to less than 5  $\mu$ W.

The AD233 and AD235 are designed for applications where space saving is important as the charge pump capacitors are molded into the package.

The AD231 and AD239 include only a negative charge pump converter and are intended for applications where a positive 12 V is available.

To facilitate sharing a common line or for connection to a microprocessor data bus the AD235, AD236, AD239 and AD241 feature an enable  $(\overline{\text{EN}})$  function. When disabled, the receiver outputs are placed in a high impedance state.

### CIRCUIT DESCRIPTION

The internal circuitry in the AD230-AD241 consists of three main sections. These are:

- (a) A charge pump voltage converter
- (b) RS-232 to TTL/CMOS receivers
- (c) TTL/CMOS to RS-232 transmitters

## Charge Pump DC-DC Voltage Converter

The charge pump voltage converter consists of an oscillator and a switching matrix. The converter generates a  $\pm 10$  V supply from the input 5 V level. This is done in two stages using a switched capacitor technique as illustrated in Figures 23 and 24. First, the 5 V input supply is doubled to 10 V using capacitor C1 as the charge storage element. The 10 V level is then inverted to generate -10 V using C2 as the storage element.




Figure 23. Charge-Pump Voltage Doubler




Figure 24. Charge-Pump Voltage Inverter

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors C1 and C2 may also be reduced at the expense of higher output impedance on the V+ and V- supplies.

The V+ and V- supplies may also be used to power external circuitry if the current requirements are small.

### Transmitter (Driver) Section

The drivers convert TTL/CMOS input levels into RS-232-C output levels. With  $V_{\rm CC}=+5$  V and driving a typical RS-232-C load, the output voltage swing is  $\pm 9$  V. Even under worst case conditions the drivers are guaranteed to meet the  $\pm 5$  V RS-232-C minimum requirement.

The input threshold levels are both TTL and CMOS compatible with the switching threshold set at  $V_{\rm CC}/4$ . With a nominal  $V_{\rm CC}=5$  V the switching threshold is 1.25 V typical. Unused inputs may be left unconnected, as an internal 400 k $\Omega$  pull-up resistor pulls them high forcing the outputs into a low state.

As required by the RS-232-C standard, the slew rate is limited to less than 30 V/ $\mu$ s without the need for an external slew limiting capacitor and the output impedance in the power-off state is greater than 300  $\Omega$ .

## **Receiver Section**

The receivers are inverting level shifters which accept RS-232-C input levels  $(\pm 5~V~to~\pm 15~V)$  and translate them into 5 V TTL/CMOS levels. The inputs have internal 5 k $\Omega$  pull-down resistors to ground and are also protected against overvoltages of up to  $\pm 30~V$ . The guaranteed switching thresholds are 0.8 V minimum and 2.4 V maximum which are well within the  $\pm 3~V$  RS-232 requirement. The low level threshold is deliberately positive as it ensures that an unconnected input will be interpreted as a low level.

The receivers have Schmitt trigger inputs with a hysteresis level of 0.5 V. This ensures error-free reception for both noisy inputs and for inputs with slow transition times.

## Shutdown (SD)

The AD230, AD235, AD236 and AD241 feature a control input which may be used to disable the part and reduce the power consumption to less than 5  $\mu$ W. This is very useful in battery operated systems. With SD = 5 V, the charge pump is disabled, the receiver outputs are placed in a high impedance state and the driver outputs are turned off.

### **Enable Input**

The AD235, AD236, AD239 and AD241 feature an enable input  $(\overline{EN})$ . It is used to enable the receiver outputs. With  $\overline{EN}=0$  V the outputs are enabled. With  $\overline{EN}=5$  V the outputs are placed in a high impedance state. This function allows the outputs to be connected directly to a microprocessor data bus. It can also be used to allow receivers from different devices to share a common data line. The timing diagram for the enable function is shown in Figure 25.




Figure 25. Enable Timing

## APPLICATION HINTS

## Protection for Shorts to ±15 V Supplies

The driver outputs are internally protected against shorting to ground, to other driver outputs, to V+ or to V-. In practice, these are the highest voltages likely to be encountered in an application. If the possibility exists for shorting to  $\pm 15$  V, then it is recommended that external protection be provided. This may be done by connecting a series 220  $\Omega$  resistor on each transmitter output.




Figure 26. Protection for Shorts to  $\pm 15 V$ 

## Over-Voltage Protection for AD231, AD239

The AD231 and AD239 require an external +12 V supply as they do not contain an internal V+ generator. It is important that this supply be switched on before the 5 V,  $V_{CC}$  supply.

If there is a possibility that the  $V_{\rm CC}$  supply will be switched on first, or if the 12 V supply may be inadvertently shorted to ground, then it is recommended that a diode (1N914 or equivalent) be connected in series with the 12 V input. This will not affect normal operation but it ensures that under fault conditions, the device will be protected.




Figure 27. Diode Protection Scheme for AD231 and AD239

## **High Baud Rate Operation**

The RS-232-C standard requires that "For Data and Timing interchange Circuits, the time for the signal to pass through the transition region shall not exceed one millisecond or four percent of the nominal duration of the signal element on that interchange circuit, whichever is the lesser." With the maximum transmission rate of 19.2 kbaud, this translates into a minimum slew rate of 3 V/µs. The typical slew rate of the AD230-AD241 is 3 V/µs under maximum loading conditions and therefore meets the standard.

The V.28 standard is more stringent and requires a transition time which will not exceed three percent of the nominal signal duration. This translates into a slew rate of 4 V/ $\mu$ s at the maximum 19.2 kbaud rate. In practice, less than ideal slew rates will have negligible affect on the data transmission. The result is that the valid mark/space duration is slightly shorter than the optimum because the signal spends more time in the transition region. The valid duration remains more than adequate for error-free reception even at maximum transmission rates and under worst case load conditions.

## **Driving Long Cables**

In accordance with the RS-232-C standard, long cables are permissible provided that the total load capacitance does not exceed 2500 pF. For longer cables which do exceed this, then it is possible to trade off baud rate vs. cable length. Large load capacitances cause a reduction in slew rate, and hence the maximum transmission baud rate is decreased. The AD230-AD241 are designed so that the slew rate reduction with increasing load capacitance is minimized.

For the receivers, it is important that a high level of noise immunity be inbuilt so that slow rise and fall times do not cause multiple output transitions as the signal passes slowly through the transition region. The AD230-AD241 have 0.5 V of hysteresis to guard against this. This ensures that, even in noisy environments, error-free reception can be achieved.



# High Speed Enhanced, +5 V CMOS RS-232 Drivers/Receivers

## AD231A/AD232A/AD233A

## **FEATURES**

100 kB Transmission Rate
Small Charge Pump Capacitors
Single 5 V Power Supply
Meets All RS-232-C and V.28 Specifications
Two Drivers and Two Receivers
Onboard DC-DC Converters
±9 V Output Swing with +5 V Supply
Low Power CMOS: 10 mA Operation
±30 V Receiver Input Levels

**APPLICATIONS** 

Computers

**Peripherals** 

Modems

Printers

Instruments


## GENERAL DESCRIPTION

The AD231A/AD232A/AD233A RS-232 line drivers/receivers are enhanced replacements for the AD2XX family offering a much higher transmission rate of 100 kilobaud. A highly efficient charge pump design allows smaller charge pump capacitors  $(0.1~\mu F)$  to be used giving a large reduction in PCB board space. All three parts contain two RS-232 drivers and two RS-232 receivers.

The AD231A is designed to operate from +5 V and +12 V supplies. An internal +12 V to -12 V charge pump voltage converter generates the -12 V supply.

The AD232A contains two internal charge pump voltage converters which make operation from a single +5 V supply possible. These converters convert the +5 V input power to the  $\pm 10$  V required for RS-232 output levels.

## FUNCTIONAL BLOCK DIAGRAM



The AD233 does not require any external components and is particularly useful in applications where printed circuit board space is critical. On this part the charge pump capacitors are internally molded into the package.

Table I. Selection Table

Part Number	Power Supply Voltage	External Capacitors
AD231A	+5 V & +7.5 V to 13.2 V	2
AD232A	+5 V	4
AD233A	+5 V	None

## AD231A/AD232A/AD233A — SPECIFICATIONS

(V<sub>CC</sub> = +5 V  $\pm$  10%, V+ = 7.5 V to 13.2 V (AD231). All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
Output Voltage Swing	±5	±9		Volts	All Transmitter Outputs Loaded with 3 kΩ to Ground
V <sub>CC</sub> Power Supply Current		10	15	mA	No load, $T_A = 25^{\circ}C$
V+ Power Supply Current		5	10	mA	No load, $V+ = 12 \text{ V (AD231 Only)}$
Input Logic Threshold Low, V <sub>INL</sub>		-	0.8	V	T <sub>IN</sub>
Input Logic Threshold High, VINH	2.0			V	$T_{IN}$
Logic Pull-Up Current		15	200	μA	$T_{IN} = 0 V$
RS-232 Input Voltage Range	-30	ļ	+30	V	
RS-232 Input Threshold Low	0.8	1.2		V	$V_{CC} = 5 \text{ V}, T_A = +25^{\circ}\text{C}$
RS-232 Input Threshold High		1.7	2.4	V	$V_{CC} = 5 \text{ V}, T_A = +25^{\circ}\text{C}$
RS-232 Input Hysteresis	0.2	0.5	1.0	V	$V_{CC} = 5 \text{ V}$
RS-232 Input Resistance	3	5	7	kΩ	$T_A = +25^{\circ}C$
TTL/CMOS Output Voltage Low, VOL	ì		0.4	V	$I_{OUT} = 3.2 \text{ mA}$
TTL/CMOS Output Voltage High, VOH	3.5			V	$I_{OUT} = -1.0 \text{ mA}$
Propagation Delay		0.5		μs	RS-232 to TTL
Instantaneous Slew Rate <sup>1</sup>			30	V/µs	$C_L = 10 \text{ pF}, R_L = 3-7k\Omega, T_A = +25^{\circ}C$
Transition Region Slew Rate		10		V/µs	$R_L = 3 \text{ k}\Omega, C_L = 2500 \text{ pF}$
				İ	Measured from +3 V to −3 V or −3 V to +3 V
Output Resistance	300		1	Ω	$V_{CC} = V + = V - = 0 \text{ V}, V_{OUT} = \pm 2 \text{ V}$
RS-232 Output Short Circuit Current		±5	±7	mA	

NOTE

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*
$(T_A = +25^{\circ}C \text{ unless otherwise noted.})$
V <sub>CC</sub>
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
V+0.3 V to -13 V
Input Voltages
$T_{IN}$
$R_{IN}$
Output Voltages
$T_{OUT}$ $(V+, +0.3 \text{ V})$ to $(V-, -0.3 \text{ V})$
$R_{OUT}$
Short Circuit Duration
T <sub>OUT</sub> Continuous

Power Dissipation
Cerdip
(Derate 9.5 mW/°C above +70°C)
Plastic DIP
(Derate 7 mW/°C above +70°C)
SOIC 375 mW
(Derate 7 mW/°C above +70°C)
Operating Temperature Range
Commercial (J Version) 0°C to +70°C
Industrial (A Version)40°C to +85°C
Extended (S Version)
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



<sup>1</sup> Sample tested to ensure compliance.

## AD231A/AD232A/AD233A

### PIN CONFIGURATIONS +5V INPUT +7.5V TO 13.2V AD231A SOIC v<sub>cc</sub> 16 V+ +12V TO -12V C+ [1 0.1μF **VOLTAGE CONVERTER** 15 V<sub>CC</sub> 2 C-0.1uF 14 GND V- 3 16V AD231A OUT 1 13 T1<sub>OUT</sub> TOP VIEW OUT TTL/CMOS 12 R1<sub>IN</sub> RS-232 (Not to Scale) INPUTS\* OUTPUTS R2<sub>OUT</sub> 11 R1<sub>OUT</sub> T2<sub>OUT</sub> 10 T1<sub>IN</sub> T2<sub>IN</sub> 7 9 NC TTI /CMOS NC 8 RS-232 OUTPUTS INPUTS\*\* AD231/ GND AD231A DIP 14 V+ 13 V<sub>CC</sub> T 2 \*INTERNAL 400k $\Omega$ PULL-UP RESISTOR ON EACH TTL/CMOS INPUT

'INTERNAL' 5 κΩ PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 1. AD231A Typical Operating Circuit

### PIN CONFIGURATION AD232A DIP/SOIC 16 V<sub>CC</sub> 15 GND 14 T1<sub>OUT</sub> AD232A 13 R1<sub>IN</sub> C2+ **TOP VIEW** 12 R1<sub>OUT</sub> C2-5 (Not to Scale) 11 T1<sub>IN</sub> 10 T2 IN 7 T2 OUT 9 R2 OUT R2<sub>IN</sub>

12 GND

T1<sub>OUT</sub>

10 R1<sub>IN</sub>

9 R1<sub>OUT</sub>


AD231A

TOP VIEW

(Not to Scale)

R2<sub>IN</sub>

R2<sub>OUT</sub>





'INTERNAL 400k $\Omega$  PULL-UP RESISTOR ON EACH TTL/CMOS INPUT "INTERNAL 5k $\Omega$  PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 2. AD232A Typical Operating Circuit

## AD231A/AD232A/AD233A

## PIN CONFIGURATION AD233A DIP/SOIC





\*INTERNAL 400KΩ PULL-UP RESISTOR ON EACH TTL/CMOS INPUT \*\*INTERNAL 5KΩ PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 3. AD233A Typical Operating Circuit

## PIN FUNCTION DESCRIPTION

Mnemonic	Function
$\overline{\mathrm{v}_{\mathrm{cc}}}$	Power supply input 5 V $\pm 10\%$ .
V+	Internally generated positive supply (+10 V nominal) on AD232, AD233. AD231 requires external 7.5 V to 13.2 V supply.
V-	Internally generated negative supply $(-10 \text{ V nominal})$ .
GND	Ground pin. Must be connected to 0 V.
C+	AD231: External capacitor (+ terminal) is connected to this pin.
C-	AD231: External capacitor (- terminal) is connected to this pin.
C1+	AD232: External capacitor (+ terminal) is connected to this pin. AD233: The capacitor is connected internally and no external connection to this pin is required.
C1-	AD232: External capacitor (- terminal) is connected to this pin. AD233: The capacitor is connected internally and no external connection to this pin is required.
C2+	AD232: External capacitor (+ terminal) is connected to this pin. AD233: Connect both C2+ pins together to use the internal capacitor
C2-	AD232: External capacitor (- terminal) is connected to this pin. AD233: Connect both C2- pins together to use the internal capacitor.
$T_{IN}$	Transmitter (driver) inputs. These inputs accept TTL/CMOS levels. An internal 400 k $\Omega$ pull-up resistor to $V_{CC}$ is connected on each input.
$T_{OUT}$	Transmitter (driver) outputs. These are RS-232 levels (typically $\pm 10$ V).
$R_{IN}$	Receiver inputs. These inputs accept RS-232 signal levels. An internal 5 k $\Omega$ pull-down resistor to GND is connected on each of these inputs.
$R_{OUT}$	Receiver outputs. These are TTL/CMOS levels.
NC	No Connect. No connections are required to this pin.

## AD231A/AD232A/AD233A

### GENERAL INFORMATION

The AD231A, AD232A, AD233A family of RS-232 drivers/ receivers are designed to solve interface problems by meeting the RS-232-C specifications while using a single digital +5 V supply. The RS-232-C standard requires transmitters which will deliver ±5 V minimum on the transmission channel and receivers which can accept signal levels down to ±3 V. The parts achieve this by integrating step up voltage converters and level shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to an absolute minimum.

The AD232 contains an internal voltage doubler and a voltage inverter which generates  $\pm 10$  V from the +5 V input. External 0.1  $\mu F$  capacitors are required for the internal voltage converter.

The AD233 is designed for applications where space saving is important as the charge pump capacitors are molded into the package.

The AD231 contains only a negative charge pump converter and is intended for applications where a positive 12 V is available.

## CIRCUIT DESCRIPTION

The internal circuitry consists of three main sections. These are:

- (a) A charge pump voltage converter
- (b) RS-232 to TTL/CMOS receivers
- (c) TTL/CMOS to RS-232 transmitters

## Charge Pump DC-DC Voltage Converter

The charge pump voltage converter consists of an oscillator and a switching matrix. The converter generates a  $\pm 10$  V supply from the input 5 V level. This is done in two stages using a switched capacitor technique as illustrated below. Firstly the 5 V input supply is doubled to 10 V using capacitor C1 as the charge storage element. The 10 V level is then inverted to generate -10 V using C2 as the storage element.

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors C1 and C2 may also be reduced at the expense of higher output impedance on the V+ and V- supplies.

The V+ and V- supplies may also be used to power external circuitry if the current requirements are small.




Figure 4. Voltage Doubler




Figure 5. Voltage Inverter

## Transmitter (Driver) Section

The drivers convert TTL/CMOS input levels into RS-232-C output levels. With  $V_{\rm CC}=\pm5$  V and driving a typical RS-232-C load, the output voltage swing is  $\pm9$  V. Even under worst case conditions the drivers are guaranteed to meet the  $\pm5$  V RS-232-C minimum requirement.

The input threshold levels are both TTL and CMOS compatible with the switching threshold set at  $V_{\rm CC}/4$ . With a nominal  $V_{\rm CC}=5$  V the switching threshold is 1.25 V typical. Unused inputs may be left unconnected, as an internal 400 k $\Omega$  pull-up resistor pulls them high forcing the outputs into a low state.

As required by the RS-232-C standard the slew rate is limited to less than 30 V/ $\mu$ s without the need for an external slew limiting capacitor and the output impedance in the power-off state is greater than 300  $\Omega$ .

## Receiver Section

The receivers are inverting level shifters which accept RS-232-C input levels ( $\pm 5$  V to  $\pm 15$  V) and translate them into 5 V TTL/CMOS levels. The inputs have internal 5 k $\Omega$  pull-down resistors to ground and are also protected against overvoltages of up to  $\pm 30$  V. The guaranteed switching thresholds are 0.8 V minimum and 2.4 V maximum which are well within the  $\pm 3$  V RS-232 requirement. The low level threshold is deliberately positive as it ensures that an unconnected input will be interpreted as a low level.



## LC<sup>2</sup>MOS GSM Baseband I/O Port

AD7001

### **FEATURES**

Single +5 V Supply
Single Channel 8-Bit A/D Converter
2.16 MHz Sampling Rate
Receive Difference Amplifier
Programmable Gain Amplifier
Two 10-Bit D/A Converters
2 MHz Throughput Rate
Simultaneous Update Mode
4th Order Antialias Filters
Single Serial Auxiliary 8-Bit D/A Converter
Fast Interface Port
Power Down Mode(s)
On-Chip Voltage Reference
44-Pin PQFP

## **APPLICATIONS**

Digital Cellular Telephony
Private Mobile Telephony
Satellite Baseband Digitization
Radar Signal Processing
Signal Generation and Acquisition

## GENERAL DESCRIPTION

The AD7001 is a complete low power, LC<sup>2</sup>MOS, input/output port with single +5 V power supply. The part is designed to perform the conversion of I and Q signals in the transmit and receive data paths of Pan-European Digital Cellular Telephone (GSM) systems. However, the device can be used in any application requiring fast and accurate signal conversion in the sub-600 kHz band.


Besides providing two high accuracy 10-bit digital-to-analog converters in the transmit path and a single fast analog-to-digital converter in the receive path, the part also provides antialiasing filters and signal conditioning functions. The difference amplifier is usable in the I and Q mixing function.

A single serial 8-bit DAC is included for such functions as AFC, AGC and carrier signal shaping in the IF/RF portion of the system.

All logic necessary for control of this device is contained on board. A fast data bus allows easy interface with all commonly available microprocessors.

As it is a necessity for all GSM mobile systems to use the lowest possible power, the device has power down options for both the transmit path and the receive path which are independent of each other. The AD7001 is housed in a space efficient 44-pin PQFP (Plastic Quad Flatpack).

## FUNCTIONAL BLOCK DIAGRAM



 $\begin{array}{l} \text{AD7001} \longrightarrow \text{SPECIFICATIONS}^1 \\ \text{($V_{DD}$ Tx} = V_{DD}$ Rx} = +5 \text{ V} \pm 10\%; \text{ Test} = \text{AGNDTx} = \text{AGNDTx} = \text{DGNDTx} = \text$ 

Parameter	AD7001A	Units	Test Conditions/Comments
ADC SPECIFICATIONS			
Resolution	8	Bits	
Signal Input Range	$V_{REF} \pm V_{REF}/2$	Volts	PGA = 1
	$V_{REF} \pm V_{REF}/4$	Volts	PGA = 2
	V <sub>REF</sub> ±VREF/8	Volts	$PGA = 4$ ; All Biased on $V_{REE}$
Sampling Rate	2.17	MSPS	
DC Accuracy			
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±1	LSB max	No Missing Codes Guaranteed
Offset Error		1	
@ +25°C	±1.5	LSB max	PGA = 1
$T_{MIN}$ to $T_{MAX}$	±3	LSB max	PGA = 1
$T_{MIN}$ to $T_{MAX}$	TBD	LSB max	PGA = 2  or  4
Full-Scale Error		1	Positive and Negative
@ +25°C	±2.5	LSB max	PGA = 1
$T_{MIN}$ to $T_{MAX}$	±3.5	LSB max	PGA = 1
$T_{MIN}$ to $T_{MAX}$	TBD	LSB max	PGA = 2  or  4
Input Resistance (DC)	5	kΩ min	
Input Capacitance	50	pF max	
Dynamic Specifications			V <sub>IN</sub> = 500 kHz Full-Scale Sine Wave,
Signal-to-Noise Ratio	44	dB min	$f_{SAMPLE} = 2.16 \text{ MHz}, PGA = 1$
Peak Spurious Noise	TBD	dB max	
Total Harmonic Distortion	-46	dB max	
Gain Accuracy	±0.5	dB max	PGA = 1, 2 or 4
Coding	Binary	18 18 m	
Power Down Option	Yes		POWER-UP Rx = 0 V
DIFFERENCE AMPLIFIER SPECIFICATIONS	3		
Differential Gain	20	dB min	$V_{IN} = 474 \text{ kHz} \pm 80 \text{ kHz}$ ; Biased on $V_{REF}$
Gain Accuracy	±1	dB max	
Input Common-Mode Rejection Ratio	30	dB min	RxA = RxB = 0.4  V pk-pk @ 500  kHz
Distortion	-40	dB max	$V_{OUT} = 1 \text{ V pk-pk} @ 500 \text{ kHz}$ ; Biased on $V_{REF}$
Input Impedance	1		
RxA to REF OUT	20/60	kΩ min/max	40 kΩ Typical
RxB to REF OUT	10/40	kΩ min/max	25 kΩ Typical
RxA to RxB	3/10	kΩ min/max	6.5 kΩ Typical
Output Offset			
@ +25°C	±5	mV max	At RxC When Inputs Are Floating
$T_{MIN}$ to $T_{MAX}$	±10	mV max	
Power-Down Option	Yes		POWER-UP Rx = 0 V
SIGNAL DAC SPECIFICATIONS			
Resolution	10	Bits	
Number of Channels	2	l	
Update Rate	2.17	MSPS	
DC Accuracy			
Integral Nonlinearity	±2	LSB typ	
Differential Nonlinearity	±2	LSB typ	
Output Signal Range	$V_{REF} \pm V_{REF}/2$	Volts	Biased on V <sub>REF</sub> ; 10 kΩ/20 pF Load
Offset Error	±50	mV max	10 0000 0000 Loaded to DAC
Dynamic Specifications	1		
Gain	±0.5	dB max	Measure at 66.65 kHz
Gain Matching Between Channels	±0.1	dB max	Generating 66.65 kHz Sine Waves
Differential Group Delay	200	ns max	Measured Relative to the Absolute Group Delay
- ·			at 10 kHz in the Frequency Band 10 kHz-200 kHz
Phase Matching Between Channels	±3	° max	Measured at 66.65 kHz

Parameter	AD7001A	Units	Test Conditions/Comments
GMSK Spectrum Mask			
100 kHz	+0.5	dB min	
200 kHz	-30	dB min	
250 kHz	-33	dB min	
400 kHz	-60	dB min	
600 kHz-1000 kHz	-70	dB min	
>1 MHz	TBD	dB min	
GMSK Phase Trajectory Error	TBD	° rms typ	
	TBD	° Peak typ	
LP Filter Response			
300 kHz	-3	dB typ	
1 MHz	-20	dB typ	į.
2 MHz	-44	dB typ	
SNR + THD (0 MHz-1.08 MHz)		-	Producing 66.65 kHz Sine Wave with 2.17 MHz
@ +25°C	54	dB min	Updated Rate
$T_{MIN}$ to $T_{MAX}$	52	dB min	
Peak Spurious Noise (0 MHz-6.5 MHz)	-70	dB typ	
Coding	Binary		
Power-Down Option	Yes		POWER-UP Tx = 0 V
AUXILIARY DAC SPECIFICATIONS	4.		4.
Resolution	8	Bits	
DC Accuracy			
Integral Nonlinearity <sup>2</sup>	±2	LSB max	
Differential Nonlinearity <sup>2</sup>	±1	LSB max	Guaranteed Monotonic
Offset Error	$1.5 \pm 1$	LSB max	
Gain Error	±2	LSB max	
Output Signal Range	0 to V <sub>REF</sub>	Volts	
Output Impedance	2	kΩ max	$I_{SINK} = 250 \mu A$
	20	Ω typ	$I_{SOURCE} = 250 \mu A$
	850	Ω typ	$I_{SINK} = 250 \mu A$
Coding	Binary		
Power-Down Option	Yes		POWER-UP Tx = 0 V
REFERENCE SPECIFICATIONS			
V <sub>REF</sub> , Reference Output	2.4/2.6	V min/V max	$R_{L} = 10 \text{ k}\Omega, C_{L} = 10 \text{ nF}$
Reference Variation <sup>3</sup>	5	mV max	
LOGIC INPUTS			
V <sub>INH</sub> , Input High Voltage	$V_{\mathrm{DD}}$ -0.9	V min	
V <sub>INL</sub> , Input Low Voltage	0.9	V max	
I <sub>INH</sub> , Input Current	10	μA max	
C <sub>IN</sub> , Input Capacitance	10	pF max	
LOGIC OUTPUTS			
VOH, Output High Voltage	4.0	V min	$ I_{OUT}  \le 40 \mu A$
V <sub>OL</sub> , Output Low Voltage	0.4	V max	$ I_{OUT}  \le 1.6 \text{ mA}$
POWER SUPPLIES			
V <sub>DD</sub>	4.5/5.5	V min/V max	
I <sub>DD</sub>			
All Sections	55	mA max	
ADC and Bandpass Filter Active <sup>4</sup>	35	mA max	POWER-UP $Tx = 0 \text{ V}$
Signal DACs and AUX DAC Active <sup>5</sup>	20	mA max	POWER-UP Rx = 0 V
All Sections Powered Down <sup>4, 5</sup>	2	mA max	POWER-UP Tx = POWER-UP Rx = 0 V
NOTES	L		· · · · · · · · · · · · · · · · · · ·

## NOTES

<sup>&</sup>lt;sup>1</sup>Operating temperature ranges as follows: A Version; -25°C to +85°C.

<sup>2</sup>AUX DAC DC linearity is measured between codes 3 and 255, see terminology.

<sup>3</sup>Variation of the Reference between different POWER-UP Tx and POWER-UP Rx modes.

<sup>4</sup>Measured while the digital inputs to the transmit interface are static.


<sup>&</sup>lt;sup>5</sup>Measured while the digital inputs to the receive interface are static.

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS\*

Lead Temperature (Soldering, 10 secs) +300°C
Storage Temperature Range65°C to +150°C
Power Dissipation (Any Package) to +75°C 450 mW
Derates Above +75°C by

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.






Figure 1. Load Circuit for Access Time Test

### TERMINOLOGY

## Signal Input Range

The input signal range for Rx SIGNAL is biased about  $V_{REF}$ . It can go  $\pm V_{REF}/2$ ,  $\pm V_{REF}/4$  or  $\pm V_{REF}/8$  volts (depending on the PGA setting) about this point.

## Integral Nonlinearity


This is the maximum deviation from a straight line passing through the endpoints of the DAC or ADC transfer function.

## **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and an ideal 1 LSB change between any two adjacent codes

## **Auxiliary DAC Linearity**

The AUX DAC output amplifier can have an internal negative offset, even though the part operates from a single (5 V) supply. However, because the negative rail is 0 V, the output cannot actually go below ground, resulting in the transfer function shown below. This "Knee" is an offset effect, not a linearity error, and the transfer function would have followed the dotted line if the output voltage could have gone negative.



Effect of Negative Offset

Normally, linearity is measured between zero (all 0s) and full scale (all 1s) after offset and full scale have been adjusted out, but this is not possible with the AD7001 AUX DAC if the offset is negative. Instead, linearity of the AUX DAC is measured between full scale and the lowest code which is guaranteed to produce a positive output voltage. This code is calculated from the maximum specification for negative offset. For the AD7001 AUX DAC the linearity is measured between codes 3 and 255.

## Bias Offset Error

This is the offset error (in LSBs) in the DAC or ADC and is measured with respect to  $V_{\rm REF}$ .

## Signal-to-Noise Ratio

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency  $(f_s/2)$ , excluding dc.

SNR is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by:

$$SNR = (6.02 N + 1.76)dB$$

## Differential Group Delay

Absolute group delay is the rate of change of phase versus frequency,  $d\phi/df$ . For the AD7001, differential group delay is the absolute group delay in a specified band relative to the absolute group delay at 10 kHz. The specified band for the AD7001 is 10 kHz-200 kHz.

## **Group Delay Between Channels**

This is the difference between the group delay of the I and Q channels and is a measure of the phase matching characteristics of the two.

## Output Signal Span

This is the output signal range for the transmit channel section and the auxiliary DAC section. For the transmit channel the span is  $\pm 1.25$  volts centered on  $V_{REF}$  and for the auxiliary DAC section it is 0 to  $+V_{REF}$ .

## **Output Signal Full-Scale Accuracy**

This is the accuracy of the full scale output (all 1s loaded to the DACs) on the transmit channel and is expressed in dBs.

## **DAC Offset Error**

This is the amount of offset in the transmit DACs and the auxiliary DACs and is expressed in mVs for the transmit section and in LSBs for the auxiliary section.

## DAC Gain Error

This is a measure, expressed in LSBs, of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out. In the AD7001, gain error is specified for the auxiliary section.

## **Output Impedance**

This is a measure, expressed in  $k\Omega s$ , of the drive capability of the auxiliary DAC output.

## **GMSK Spectrum Mask**

This is the output spectrum of the I and Q transmit channels when transmitting a random sequence of data bits using GMSK modulation, as specified in the GSM standard, using a bit truncation of  $\pm$  4-bit periods.

## **GMSK Phase Trajectory Error**

This is a measure of the phase error between the transmitted phase of an ideal GMSK modulator and the actual phase transmitted by the AD7001, when transmitting a random sequence of data bits. It is specified as a peak phase error and also as a rms phase error.

## ADC TIMING ( $V_{DD}$ Tx = $V_{DD}$ Rx = +5 V $\pm$ 10%; Test = AGND Tx = AGND Rx = DGND Tx = DGND Rx = 0 V; unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>1</sub>	100	100	μs min	POWER-UP Rx to Rx STROBE Setup Time
t <sub>2</sub>	380	380	ns min	Rx STROBE to New Rx DATA
-	440	440	ns max	
t <sub>a</sub>	460	460	ns min	Rx STROBE Period
t <sub>4</sub>	200	200	ns min	Rx STROBE High Period
t <sub>s</sub>	200	200	ns min	Rx STROBE Low Period
t <sub>6</sub>	3680	3680	ns max	ADC Settling Time After Switching from V <sub>REE</sub> to Rx SIGNAL
t <sub>7</sub>	0	0	ns min	POWER-UP Rx Going Low to Rx DATA
•	40	40	ns max	3-State

## NOTES

<sup>&</sup>lt;sup>4</sup>t<sub>7</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t<sub>72</sub> quoted in the timing characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances.




Figure 2. ADC Timing Diagram

## **PGA TIMING** ( $V_{DD}$ Tx = $V_{DD}$ Rx = +5 V $\pm$ 10%; Test = AGND Tx = AGND Rx = DGND Tx = DGND Rx = 0 V; unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>6</sub>	150	150	ns min	GCLK Period
t <sub>7</sub>	75	75	ns min	GCLK Low Period
t <sub>8</sub>	75	75	ns min	GCLK High Period
t <sub>o</sub>	40	40	ns min	GDATA to GCLK Setup Time
t <sub>10</sub>	50	50	ns min	GDATA to GCLK Hold Time

## NOTES

<sup>1</sup>All input signal rise and fall times measured from 10% to 90% of +5 V; tr = tf = 10 ns.

<sup>&</sup>lt;sup>2</sup>Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ .




Figure 3. PGA Timing Diagram

 $<sup>^1</sup>$ All input signals are specified with tr= tf= 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.  $^2$ See Figure 1.

³t<sub>2</sub> is measured with the load circuit of Figure 1 and is defined as the time required for an output to cross 0.8 V or 2.4 V.

## **SIGNAL DAC TIMING** $(V_{DD} Tx = V_{DD} Rx = +5 V \pm 10\%; Test = AGND Tx = AGND Rx = DGND Tx = DGND Rx = 0V; unless otherwise stated)$

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>11</sub>	100	100	μs min	POWER-UP Tx to Tx STROBE Setup Time.
t <sub>12</sub>	100	100	ns min	IDAC, QDAC Pulse Width
t <sub>13</sub>	40	40	ns min	Tx DATA Setup Time
t <sub>14</sub>	10	10	ns min	Tx DATA Hold Time
t <sub>15</sub>	50	50	ns min	IDAC to Tx STROBE Setup Time
t <sub>16</sub>	50	50	ns min	QDAC to Tx STROBE Setup Time
t <sub>17</sub>	100	100	ns min	Tx STROBE Pulse Width
t <sub>18</sub>	400	400	ns min	Tx STROBE Period

## NOTES

<sup>1</sup>All input signal rise and fall times measured from 10% to 90% of +5 V; tr = tf = 20 ns.

<sup>2</sup>Timing measurement reference level is  $(V_{IH} + V_{IL})/2$ .




Figure 4. Signal DAC Timing Diagram

## AUXILIARY DAC TIMING $(V_{DD} Tx = V_{DD} Rx = +5 V \pm 10\%$ ; Test = AGND Tx = AGND Rx = DGND Tx = DGND Rx = 0 V; and the stated $V_{DD} Tx = V_{DD} Rx = 0 V$ ; Test = AGND $V_{DD} Tx = V_{DD} Rx = 0 V$ ; Test = AGND $V_{DD} Tx = V_{DD} Rx = 0 V$ ;

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>19</sub>	75	75	ns min	AUX CLOCK Low Duration
t <sub>20</sub>	75	75	ns min	AUX CLOCK High Duration
t <sub>21</sub>	40	40	ns min	AUX DATA to AUX CLOCK Setup Time
t <sub>22</sub>	50	50	ns min	AUX DATA to AUX CLOCK Hold Time
t <sub>23</sub>	50	50	ns min	AUX LATCH to AUX CLOCK Setup Time
t <sub>24</sub>	40	40	ns min	AUX LATCH to AUX CLOCK Hold Time
t <sub>25</sub>	$8(t_1 + t_2)$	$8(t_1 + t_2)$	ns min	AUX LATCH Duration

## NOTES

 $^{1}$ All input signal rise and fall times measured from 10% to 90% of +5 V; tr = tf = 20 ns.

<sup>2</sup>Timing measurement reference level is (V<sub>IH</sub> + V<sub>IL</sub>)/2.




Figure 5. Auxiliary DAC Timing Diagram

## **AD7001**

### TRANSMIT SECTION

The transmit section of the AD7001 performs the baseband conversion of I and Q (In-phase and Quadrature) waveforms for the GSM Pan-European Digital Cellular Communications system. The transmit channel consists of two 10-bit DACs, followed by 4th order Bessel reconstruction filters. Also included in the transmit channel is a single 8-bit auxiliary DAC.

## Transmit DACs

The 10-bit DACs can be used to perform the conversion of I and Q waveforms when implementing GMSK modulation in accordance with the GSM 5.04 standard.

## **Reconstruction Filters**

The reconstruction filters smooth the DAC output signals, providing continuous time I and Q waveforms at the output pins. These are 4th order Bessel low-pass filters with a cutoff frequency of approximately 300 kHz. Figure 6 shows a typical transmit filter frequency response, while Figure 7 shows a typical plot of group delay versus frequency. The filters are designed to have a linear phase response in the passband and due to the reconstruction filters being on-chip, the phase mismatch between the I and Q transmit channels is kept to a minimum.

## Transmit DACs Digital Interface

The 10-bit DACs are double buffered, allowing the DACs to be simultaneously updated via a single 10-bit data bus (DX0-DX9), Figure 4 illustrates the Timing interface for the I and Q DACs. The I and Q latches are loaded on the rising edges of IDAC and QDAC, respectively, with data on the data bus. When both latches have been updated, Tx STROBE is then used to transfer the contents of both I and Q Latches to the 10-Bit DACs.

The transmit DACs are put into sleep mode (drawing minimum current) by bringing POWER-UP Tx low. During sleep mode the I Tx and Q Tx outputs go into high impedance. On POWER-UP Tx going high, the I and Q DACs are reset to  $V_{\rm REF}$ , which prevents any imbalance between the I and Q channels when the I Tx and Q Tx outputs are ac coupled to the IF/RF modulator. Allow time for the transmit section to fully power-up before updating the I and Q latches. Figure 8 shows a typical GSM transmission burst.




Figure 6. Transmit Filter Frequency Response




Figure 7. Transmit Filter Group Delay




Figure 8. Typical GSM Transmission Burst




Figure 9. GMSK Spectrum Mask Generated Using the I Transmit Channel




Figure 11. Frequency Plot of the I Channel Generating a Sine Wave at 66.65 kHz




Figure 13. Typical Plot of the GMSK I and  $\Omega$  Waveforms Generated Using the I and  $\Omega$  Transmit Channels




Figure 10. GMSK Spectrum Mask Generated Using the Q Transmit Channel




Figure 12. Frequency Plot of the Q Channel Generating a Sine Wave at 66.65 kHz

I AND Q WAVEFORMS GENERATED FROM 180

DATA BITS MADE UP OF A HEADER OF 16 ONES,




Figure 14. Typical Plot of the GMSK Phase Error Trajectory Generated Using the AD7001 I and Q Transmit Channels

## AD7001

## **Auxiliary DAC**

An 8-bit auxiliary serial DAC is also provided for such functions as Automatic Gain Control or for ramping up/down the transmit power amplifiers during the beginning/end of a transmit burst. Interfacing to the auxiliary section is accomplished via a serial interface.

The AD7001 auxiliary DAC is a voltage mode DAC, consisting of R-2R ladder network, constructed from highly stable thinfilms resisters and high speed single pole, double throw switches.

The output of the voltage mode auxiliary DAC is buffered by a noninverting CMOS amplifier with a gain of two. This scales the output of the R–2R network from a voltage range of 0 –  $V_{\rm REF}/2$  to a voltage range of 0– $V_{\rm REF}$ . Due to the single supply operation of the buffer it has limited sink capability near ground.

## **AUX DAC Digital Interface**

The serial interface timing is illustrated in Figure 5. The serial interface is controlled using AUX CLOCK, AUX LATCH and AUX DATA. AUX LATCH must go low prior to the clocking of new serial data, this prevents the AUX DAC output from being corrupted while new serial data is being loaded. The AUX CLOCK must be a gated clock; i.e., it must only be active when loading the auxiliary DAC. AUX DATA is latched on the rising edge of AUX CLOCK. When eight data bits have loaded, where DB0 is the LSB and DB7 is the MSB, AUX LATCH is brought high to update the AUX DAC output.

The auxiliary DAC is also put into sleep mode by bringing POWER-UP Tx low. During sleep mode the AUX DAC output is put into high impedance. The auxiliary DAC does not lose its contents while in sleep mode and will power-up to its previous value and settle within  $100~\mu s$ . The auxiliary DAC can also be loaded with new data while in sleep mode thereby allowing the AUX DAC output to power-up to a different value. However, while exercising the serial interface during sleep mode, the sleep current will increase.

## RECEIVE SECTION

The receive channel consists of a low power, two stage flash 8-bit analog to digital converter (ADC) combined with an on-chip sample and hold amplifier (SHA) and a PGA. The PGA provides programmable gains settings of 1, 2 or 4. Also included in the receive path is a differential amplifier.

## **Differential Amplifier**

The differential amplifier provides a means for amplifying the IF receive signal before being digitized. The differential inputs can configured either for single-ended or for differential-ended operation. The RxC output can be directly connected to the Rx SIGNAL pin. For optimum performance the inputs (RxA and RxB) should be ac coupled, as this ensures proper internal biasing around  $V_{\rm REF}.$  The output (RxC) of the differential amplifier is given as:

$$RxC = 10 (RxB-RxA) + V_{RFF}$$

POWER-UP Rx is used to put the differential amplifier into sleep mode. Figure 15 illustrates the operation of the differential amplifier under the control of POWER-UP Rx and Rx STROBE. While the receive section is in sleep mode (POWER-UP Rx low), the differential inputs (RxA and RxB) are open circuit. On POWER-UP Rx going high, the differential inputs are then connected to  $V_{\rm REF}$  through a nominal impedance of 300  $\Omega$ . The inputs are connected for normal operation after two Rx STROBE cycles, i.e., on the third rising edge of Rx STROBE. The output (RxC) also sits at  $V_{\rm REF}$  while the inputs are connected to  $V_{\rm REF}$ , which allows the ADC to measure the value of the reference with no AC signal being applied to the Rx SIGNAL pin.

## **PGA**

The PGA allows Rx SIGNAL to be amplitude by a factor 1, 2 or 4 depending on the value loaded into the 2-bit PGA register. When power is applied to the part, the 2-bit PGA register will be uninitialized and, therefore, must be initialized as described in the following section.

Table I. PGA Truth Table

MSB	LSB	PGA Gain
0	0	1
0	1	2
1	0	2
1	1	4




Figure 15. Operation of the Differential Amplifier

#### **PGA** Digital Interface

The receive channel PGA is programmed via a two pin serial interface (GCLK and GDATA). Figure 3 illustrates the serial interface timing diagram for the PGA. GDATA is latched on the falling edge of GCLK. GCLK must be a gated clock, active only when updating the PGA. Eight clock cycles are required to update the PGA setting, where the first six cycles are dummy cycles and only the last two clock cycles load new data into the 2-bit PGA register. These last two data bits are loaded MSB first. On the last falling edge of GCLK the PGA is set to a gain of 1, 2 or 4, depending on the 2-bit value contain in the PGA register. Table I illustrates the truth table for the PGA setting.

On initial power being applied to the part, the PGA serial logic will be in an undetermined state; however, each time the receive section is brought out of sleep mode (POWER-UP Rx brought high) the serial logic is reset. In order to correctly initialize the 2-bit PGA register, one must first reset the serial logic after power has initially been applied to the part. The PGA can be updated at any time, except when the serial logic is being reset. Hence, one should not attempt to update the PGA register immediately before or after POWER-UP Rx goes high. A guard band of 150 ns before and 300 ns after POWER-UP Rx going high is sufficient for correct operation.

#### SHA and ADC

The 8-bit flash ADC, combined with the on-board Sample and Hold Amplifier (SHA), generates 8-bit samples up to a data rate of 2.17 MHz. When the receive section is brought out of sleep mode the receive path is initially connected to  $V_{\rm REF}$  to enable the ADC to measure on-chip offsets. Hence the first two ADC conversions, following POWER-UP Rx going high, are a measurement of the reference. However, the AD7001 does not subtract the offset measurement from subsequent conversions and, if so required, should be carried by the DSP/ASIC following the receive section. As these two conversions may not yield the same offset value, one should average the two conversions to obtain an overall offset value.

#### **ADC** Digital Interface

Figure 2 illustrates the receive timing interface. Control of the receive interface is effected through the use of the POWER-UP Rx and Rx STROBE pins with the receive data available on a parallel interface (DR0-DR7).

On POWER-UP Rx going high, time  $(t_1)$  must be provided to allow the receive circuitry to become fully powered up. Rx STROBE can now be activated to initial ADC conversions. As described earlier, the first two conversions are of the reference, after which the input to the PGA is switched from the reference to the Rx SIGNAL input pin. Although the ADC will continue to convert, time  $(t_6)$  must be allowed for the ADC conversions to settle due to the internal switching from  $V_{\rm REF}$  to the Rx SIGNAL input. Conversions are initiated on the rising edge of Rx




Figure 16. ADC Transfer Function

STROBE and once the conversion is complete, the DR0-DR7 pins are updated.

#### VOLTAGE REFERENCE

The AD7001 contains an on-chip bandgap reference which provides a low noise, temperature compensated reference to the I/Q transmit DACs and the I/Q receive ADC. The reference is also made available on the REF OUT pin and can be used to bias other analog circuitry in the IF section.

When both the transmit section and the receive section are in sleep mode (POWER-UP Tx and POWER-UP Rx low), the reference output buffer is also powered down by approximately 80%.




Figure 17. Typical Plot of Reference Variation vs. Temperature

Table II. Truth Table for  $I_{DD}$  Control

POWER-UP Tx	POWER-UP Rx	Operation	I <sub>DD</sub> max
0	0	All Sections Powered Down	2 mA
0	1	Tx Section Powered Down, Rx Section Operational	35 mA
1	0	Tx Section Operational, Rx Section Powered Down	20 mA
1	1	All Sections Operational	50 mA

#### PIN FUNCTION DESCRIPTION

PQFP Pin Number	Mnemonic	Function			
POWER SUP					
34	V <sub>DD</sub> Tx	Positive Power Supply for transmit section.			
22	V <sub>DD</sub> Rx	Positive Power Supply for receive section. Both $V_{DD}$ pins must be tied together.			
32	AGND Tx	Analog Ground for transmit section.			
23	AGND Rx	Analog Ground for receive section. Both AGND pins must be tied together.			
42	DGND Tx	· · · · · · · · · · · · · · · · · · ·			
13		Digital Ground for transmit section.  Digital Ground for receive section. Both DGND pins must be tied together.			
	DGND Rx				
	NAL AND REFEREN				
28	REF OUT	Reference Output, this is 2.5 V nominal.			
24	Rx SIGNAL	Analog Input for receive channel.			
30	I Tx	Analog Output Voltage from the I transmit channel. This output comes from a 10-bit DAC and is filtered by a 4th order Bessel low-pass filter.			
33	Q Tx	Analog Output Voltage from the Q Transmit channel. This output comes from a 10-bit DAC and is filtered by a 4th order Bessel low-pass filter.			
29	AUX DAC	Analog Output Voltage from the 8-bit Auxiliary DAC. This output comes from a buffer amplifier.			
27	RxA	Analog Input for the inverting input of the differential amplifier.			
26	RxB	Analog Input for the noninverting input of the differential amplifier.			
25	RxC	Analog Output Voltage from the differential amplifier.			
TRANSMIT I	NTERFACE AND CO	ONTROL			
5	Tx STROBE	Transmit Strobe, Digital Input. Tx STROBE transfers the contents of both the I and Q Latches, on a rising edge, to the I and Q 10-bit DACs, respectively. This is used to update			
		both 10-bit DACs simultaneously after the I and Q latches have been loaded via a single 10-bit port.			
4	I DAC	I Latch Update, Digital Input. I DAG is used to update the I latch via DX9-DX0. This is an edge triggered latch, DX9-DX0 are latched on the rising edge of I DAC.			
3	Q DAC	Q Latch Update, Digital Input. Q DAC is used to update the Q latch via DX9-DX0. This is an edge triggered latch, DX9-DX0 are latched on the rising edge of Q DAC.			
2,1	DX9, DX8	Transmit Data Bit 9 and Data Bit 8, digital inputs. DX9 is the most significant bit (MSB).			
44, 43	DX7, DX6	Transmit Data Bit 7 and Data Bit 6, digital inputs.			
41–36	DX5-DX0	Transmit Data Bits 5 to 0, digital inputs. DX0 is the least significant bit (LSB).			
7	AUX CLOCK	Auxiliary Clock, edge triggered digital input. Serial data bits are latched on the rising edge AUX CLOCK when AUX LATCH is low. AUX CLOCK must be a gated clock, which is only active when data is being loaded into the serial register			
6	AUX DATA	Auxiliary Data, digital input. This data input is used in conjunction with AUX CLOCK and AUX LATCH to load the 8-bit Auxiliary DAC register.			
8	AUX LATCH	Level triggered Digital Input. AUX LATCH controls the transfer of data between the AUX			
		DAC serial register and the AUX DAC latch. When high, the AUX DAC latch is transparent. Data is latched when AUX LATCH is brought low.			
35	POWER-UP Tx	Power-Up Transmit, Digital Input. When this goes low the transmit section goes into standby mode, drawing minimum current.			
RECEIVE IN	TERFACE AND CON				
18	Rx STROBE	Receive Strobe, Digital Input. Rx STROBE initiates an ADC conversion, at the end of			
		which DR7-DR0 are updated.			
9–12	DR7-DR4	Receive Data Bits 7 to 4, Digital Outputs. DR7 is the most significant bit (MSB).			
14–17	DR3-DR0	Receive Data Bits 3 to 0, Digital Outputs. DR0 is the least significant bit (LSB).			
20	GCLK	PGA Clock, Digital Input. GDATA bits are latched on the falling edge of GCLK. The PGA must be loaded using 8 GCLKs, the last two bits that are loaded are used to set the PGA.			
21	GDATA	Programmable Gain Data, Digital Input. This input is used in conjunction with GCLK to set the gain for the PGA.			
19	POWER-UP Rx	Power-Up Receive, Digital Input. When this goes low the receive section goes into standby mode, drawing minimal current.			
31	TEST	Test mode, Digital Input. This pin is used to put the device into a special factory test mode. For normal device operation this pin must be tied to DGND.			



## LC<sup>2</sup>MOS GSM Baseband I/O Port

AD7002

FEATURES
Single +5 V Supply

2-Channel Sigma-Delta ADC 13 MHz Sampling Rate Simultaneous Sampling Digital Filter

2-Channel 10-Bit D/A Converter
4 MHz Throughput Rate
Simultaneous Update
4th Order Reconstruction Filters
GMSK ROM

3 Auxiliary D/A Converters Fast Interface Port Power-Down Modes On-Chip Voltage Reference 44-Pin PQFP

APPLICATIONS GSM PCN

#### GENERAL DESCRIPTION

The AD7002 is a complete low power, two-channel, input/out-put port with signal conditioning. The device is utilized as a baseband digitization subsystem performing signal conversion between the DSP and the IF/RF sections in the Pan-European telephone system (GSM).


The transmit path consists of an on-board ROM, containing all the code necessary for performing Gaussian Minimum Shift Keying (GMSK), two high accuracy, fast DACs with output reconstruction filters. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. A common bandgap reference feeds the ADCs and signal DACs.

Three control DACs (AUX DAC1 to AUX DAC3) are included for such functions as AFC, AGC and carrier signal shaping. In addition, AUX FLAG is the DAC Shift Register output and may be used for routing digital control information through the device to the IF/RF sections.

As it is a necessity for all GSM mobile systems to use the lowest power possible, the device has power-down or sleep options for all sections (transmit, receive and auxiliary).

The AD7002 is housed in 44-pin PQFP (Plastic Quad Flatpack).

#### FUNCTIONAL BLOCK DIAGRAM



Parameter	AD7002A	Units	Test Conditions/Comments
ADC SPECIFICATIONS			
Resolution	12	Bits	
Signal Input Span	±V <sub>REF</sub> /2	Volts	Biased on V <sub>REF</sub> (2.5 V)
Sampling Rate	13	MSPS	ALL V
Output Word Rate	270.8	kHz	RATE 0
	541.7	kHz	RATE 1
Accuracy			
Integral	±1	LSB	
Differential <sup>2</sup>	0	Lob	,
Bias Offset Error @ +25°C	-	TCD	After Calibration
_	±5	LSB	After Calibration
T <sub>MIN</sub> to T <sub>MAX</sub>	±12	LSB	After Cambration
Input Resistance (DC)	300	kΩ min	
Input Capacitance	10	pF max	
Dynamic Specifications			
Dynamic Range	64	dB min	
Signal to (Noise+Distortion)	62	dB min	
Gain Match Between Channels	0.05	dB max	Input Frequency = 67.5 kHz
Filter Settling Time	46.7	μs typ	
Frequency Response			
0-100 kHz	±0.05	dB max	
110 kHz	-0.8	dB max	
122 kHz	-3.0	dB max	
200 kHz	-66	dB max	P "
>400 kHz	<del>-00</del>   <del>-72</del>	dB max	
	22.563	N. S.	
Absolute Group Delay		μs typ	
Group Delay Between Channels (0-120 kHz)	5	ns typ	
Coding	Twos Complement		
Power Down Option	Yes		Independent of Transmit
TRANSMIT DAC SPECIFICATIONS		35	
Resolution	10	Bits	
Number of Channels	2		
Update Rate	4.33	MSPS	16× Oversampling of the Bit Rate
DC Accuracy			
Integral	±2	LSB typ	
Differential	±2	LSB typ	
Output Signal Span	$\pm V_{REF}/2$	Volts	Centered on V <sub>REF</sub> Nominal (100 kΩ/20 pF Load)
Output Signal Span Output Signal Full-Scale Accuracy	±1	dB typ	Centered on VREF Nonmar (100 K21/20 pr. Load)
	1	~ *	10 0000 0000 Loaded to DAC
Offset Error	±25	mV max	10 0000 0000 Loaded to DAC
Gain Matching Between Channels	±0.1	dB max	
Absolute Group Delay	10	μs typ	Measured at 67.5 kHz
Group Delay Linearity (0-120 kHz)	30	ns typ	Each Channel, 10 kHz < F <sub>OUT</sub> < 100 kHz
Phase Matching Between Channels	TBD	° max	Generating 67.5 kHz Sine Waves
GMSK Spectrum Mask <sup>3</sup>			
100 kHz	-3	dB min	
200 kHz	-32	dB min	
250 kHz	-35	dB min	
400 kHz	-63	dB min	
600-1800 kHz	-73	dB min	
GMSK Phase Trajectory Error <sup>3</sup>	3	° rms max	
GIAGIC I Habe I I ajectory Error	10	° peak max	
Output Immodence	10	PCak IIIax	
Output Impedance	120	0	
I Tx	120	Ω typ	
Q Tx	120	Ω typ	
GMSK ROM	Yes		Contains GMSK Coding, Four-Bit Impulse Respons
Power Down Option	Yes	1	Independent of Receive

Parameter	AD7002A	١		Units	Test Conditions/Comments
AUXILIARY DAC SPECIFICATIONS	AUX1	AUX 2	AUX 3		
Resolution	9	11	8	Bits	
DC Accuracy					
Integral	±4	±4	±2	LSB max	
Differential	±1	±1	±1	LSB max	Guaranteed Monotonic
Offset Error	±2	±4	±1	LSB max	
Gain Error	±4	±4	±2	LSB max	
LSB Size	4.88	2.44	9.77	mV typ	
Output Signal Span	0 toV <sub>REF</sub>	0 toV <sub>REF</sub>	0 to V <sub>REF</sub>	Volts	Unloaded Output
Output Impedance	10	10	10	kΩ max	AUX DACs Have Unbuffered Resistive Outputs
	8	8	8	kΩ typ	-
Coding	Binary	Binary	Binary		
Power-Down	Yes	Yes	Yes		Power-down Is Implemented by Loading All
					Is or All 0s
REFERENCE SPECIFICATIONS		·*************************************			
REF OUT, Reference Output	2.4/2.6			V min/V max	$R_{L} = 100 \text{ k}\Omega, C_{L} = 1 \text{ nF}$
REF OUT, Reference Output @ +25°C	2.48			V typ	$R_{\text{min}} = 100 \text{ k}\Omega, C_{\text{L}} = 1 \text{ nF}$
Reference Temperature Coefficient	TBD			ppm/°C typ	
Reference Variation <sup>4</sup>	±5			mV max	
Output Impedance	60			Ω typ	
LOGIC INPUTS					
V <sub>INH</sub> , Input High Voltage	3.15			V min	
V <sub>INI.</sub> , Input Low Voltage	0.9		100 To 10	V max	
I <sub>INH</sub> , Input Current	10		μA max		
C <sub>IN</sub> , Input Capacitance	10			pF max	
LOGIC OUTPUTS			45		
V <sub>OH</sub> , Output High Voltage	4.0		11 11 11	V min	$ I_{OUT}  \le 200 \mu A$
V <sub>OL</sub> , Output Low Voltage	0.4	APRIL .		V max	$ I_{OUT}  \le 1.6 \text{ mA}$
POWER SUPPLIES	- T	P & 1	4 1		
AV <sub>DD</sub>	4.75/5.25	ALCO VINES		V min/V max	
DV <sub>DD</sub>	4.75/5.25		AND DE	V min/V max	
I <sub>DD</sub>		40	W M F	·	
All Sections Active	25			mA max	
ADC and Auxiliary Paths Active <sup>5</sup>	13		w	mA max	$Tx SLEEP = V_{DD}$
Transmit DAC and AUX Paths Active <sup>6</sup>	12		mA max	$Rx SLEEP_1 = Rx SLEEP_2 = V_{DD}$	
Auxiliary Path only Active <sup>5, 6, 7</sup>				mA max	Tx SLEEP = Rx SLEEP <sub>1</sub> = Rx SLEEP <sub>2</sub> = V <sub>DD</sub>

<sup>&</sup>lt;sup>1</sup>Operating temperature ranges as follows: A Versions: -25°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Unmeasurable: sigma-delta conversion is inherently free of differential nonlinearities.

See terminology.

4Change in reference voltage due to a change in Tx SLEEP or Rx SLEEP modes.

<sup>&</sup>lt;sup>5</sup>Measured while the digital inputs to the transmit interface are static.

<sup>&</sup>lt;sup>6</sup>Measured while the digital inputs to the receive interface are static.

<sup>&</sup>lt;sup>7</sup>Measured while the digital inputs to the auxiliary interface are static.


Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those listed in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. <sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch-up.

#### PIN CONFIGURATION



#### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



#### TERMINOLOGY

#### Signal Input Span

The input signal range for the I and Q channels is biased about  $V_{\rm REF}$ . It can go  $\pm 1.25$  volts about this point.

#### **Sampling Rate**

This is the rate at which the modulators on the receive channels sample the analog input.

#### **Output Rate**

This is the rate at which data words are made available at the Rx DATA pin (Mode 0) or the I DATA and Q DATA pins (Mode 1). There are two rates depending on whether the device is operated in RATE 0 or RATE 1.

#### **Integral Nonlinearity**

This is the maximum deviation from a straight line passing through the endpoints of the DAC or ADC transfer function.

#### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the DAC or ADC.

#### **Bias Offset Error**

This is the offset error (in LSBs) in the ADC section.

#### **Dynamic Range**

Dynamic Range is the ratio of the maximum output signal to the smallest output signal the converter can produce (1 LSB), expressed logarithmically, in decibels [(dB =  $20 \log_{10}$  (ratio)]. For an N-bit converter, the ratio is theoretically very nearly equal to  $2^N$  [(in dB, 20N  $\log_{10}(2) = 6.02N$ )]. However, this theoretical value is degraded by converter noise and inaccuracies in the LSB weight.

#### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( $f_{\rm S}/2$ ), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for a sine wave is given by:

Signal to (Noise + Distortion) = (6.02N+1.76)dB

#### **Absolute Group Delay**

Absolute group delay is the rate of change of phase versus frequency, dd/df. It is expressed in microseconds.

#### **Group Delay Linearity**

The group delay linearity or differential group delay is the group delay over the full band relative to the group delay at one particular frequency. The reference frequency for the AD7002 is 1 kHz

#### Group Delay Between Channels

This is the difference between the group delay of the I and Q channels and is a measure of the phase matching characteristics of the two.

#### **Phase Matching Between Channels**

This is a measure of the phase matching characteristics of the I and Q transmit channels. It is obtained by transmitting all ones and then measuring the difference between the actual phase shift between the I and Q outputs and the ideal phase shift of 90°.

#### Settling Time

This is the digital filter settling time in the AD7002 receive section. On initial power-up or after returning from the sleep mode, it is necessary to wait this amount of time to get useful data.

#### Output Signal Span

This is the output signal range for the transmit channel section and the auxiliary DAC section. For the transmit channel the span is  $\pm 1.25$  volts centered on 2.5 volts and for the auxiliary DAC section it is 0 to  $+V_{\rm REF}$ .

#### Output Signal Full-Scale Accuracy

This is the accuracy of the full-scale output (all 1s loaded to the DACs) on the transmit channel and is expressed in dBs.

#### Offset Error

This is the amount of offset in the transmit DACs and the auxiliary DACs and is expressed in mVs for the transmit section and in LSBs for the auxiliary section.

#### Gain Error

This is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out and is expressed in LSBs. In the AD7002, gain error is specified for the auxiliary section.

#### **Output Impedance**

This is a measure of the drive capability of the auxiliary DAC outputs and is expressed in  $k\Omega s$ .

#### **GMSK Spectrum Mask**

This is the output spectrum of the I and Q transmit channels, when transmitting a random sequence of data bits using GMSK modulation as specified in GSM 5.04.

#### **GMSK Phase Trajectory Error**

This is a measure of the phase error between the transmitted phase of an ideal GMSK modulator and the actual phase transmitted by the AD7002, when transmitting a random sequence of data bits. It is specified as a peak phase error and also as an rms phase error.

## INPUT CLOCK TIMING SPECIFICATIONS $^1$ (AV $_{DD}$ = +5 V ± 5%; DV $_{DD}$ = +5 V ± 5%; AGND Tx = AGND Rx = DHD CLOCK TIMING SPECIFICATIONS $^1$ (DRND = 0 V; TA = T $_{MIN}$ to T $_{MAX}$ , unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>1</sub>	76	76	ns min	CLK1, CLK2, AUX CLK Cycle Time
t <sub>2</sub>	30	30	ns min	CLK1, CLK2, AUX CLK High Time
t <sub>3</sub>	30	30	ns min	CLK1, CLK2, AUX CLK Low Time

# $(AV_{DD} = +5 \text{ V} \pm 5\%; \text{ DV}_{DD} = +5 \text{ V} \pm 5\%; \text{ AGND Tx} = \text{AGND Rx} \\ = \text{DGND} = 0 \text{ V}, f_{CLK1} = f_{CLK2} = 13 \text{ MHz}; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise stated})$

	Limit at	Limit at		
Parameter	$T_A = +25^{\circ}C$	$T_A = -25^{\circ}C \text{ to } +85^{\circ}C$	Units	Description
t <sub>4</sub>	0	0	ns min	Tx SLEEP Hold Time
t <sub>5</sub>	25	25	ns min	Tx SLEEP Setup Time
t <sub>6</sub>	24 t <sub>1</sub> + 80	24 t <sub>1</sub> + 80	ns max	Tx CLK Active After CLK1 Rising Edge
t <sub>7</sub>	48 t <sub>1</sub>	48 t <sub>1</sub>	ns	Tx CLK Cycle Time
t <sub>8</sub>	24 t <sub>1</sub>	24 t <sub>1</sub>	ns	Tx CLK High Time
t <sub>9</sub>	24 t <sub>1</sub>	24 t <sub>1</sub>	ns 🦪	Tx CLK Low Time
t <sub>10</sub>	30	30	ns max	Propagation Delay from CLK1 to Tx CLK
t <sub>11</sub>	25	25	ns max	Data Setup Time
t <sub>12</sub>	10	10	ns min	Data Hold Time
t <sub>13</sub>	0	0	ns min	Tx CLK to Tx SLEEP Asserted for Last Tx CLK Cycle <sup>3</sup>
	23 t <sup>1</sup>	23 t <sub>1</sub>	ns max	
t <sub>14</sub>	10	10	ns min	Digital Output Rise Time
t <sub>15</sub>	10	10	ns max	Digital Output Fall Time

## 

	Limit at	Limit at		
Parameter	$T_A = +25^{\circ}C$	$T_A = -25^{\circ}C \text{ to } +85^{\circ}C$	Units	Description
t <sub>16</sub>	15	15	ns min	AUX DATA Setup Time
t <sub>17</sub>	5	5	ns min	AUX DATA Hold Time
t <sub>18</sub>	25	25	ns min	AUX LATCH to SCLK Falling Edge Setup Time
t <sub>19</sub>	20	20	ns min	AUX LATCH to SCLK Falling Edge Hold Time
t <sub>20</sub>	50	50	ns max	AUX LATCH High to AUX FLAG Valid Delay
t <sub>21</sub>	10	10	ns max	Digital Output Rise Time
t <sub>22</sub>	10	10	ns max	Digital Output Fall Time

NOTES

Specifications subject to change without notice.




Figure 1. Clock Timing

Figure 2. Load Circuit for Timing Specifications

<sup>&</sup>lt;sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf - 5 us (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>Digital output rise and fall times specify the time required for the output to go between 10% and 90% of 5 V.

<sup>3</sup>t, specifies a window, that Tx SLEEP should be asserted for the current Tx CLK to be the last prior to entering SLEEP mode.

## **RECEIVE SECTION TIMING** (AV\_DD = +5 V $\pm$ 5%; DV\_DD = +5 V $\pm$ 5%; AGND Tx = AGND Rx = DGND = 0 V, f\_CLK1 = $f_{CLK2}$ = 13 MHz; $f_A$ = $f_{MIN}$ to $f_{MAX}$ , unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C \text{ to } +85^{\circ}C$	Units	Description
t <sub>23</sub>	0	0	ns min	Rx SLEEP Hold Time After CLK1, CLK2 High
t <sub>24</sub>	25	25	ns min	Rx SLEEP Setup Time Before CLK1, CLK2 High
t <sub>25</sub>	0	0	ns min	Rx SYNC to Rx SLEEP Asserted; See Note 4
	39 t <sub>1</sub>	39 t <sub>1</sub>	ns max	RATE 0
	15 t <sub>1</sub>	15 t <sub>1</sub>	ns max	RATE 1
t <sub>26</sub>				Rx CLK Active After CLK1 Rising Edge Following Falling
				Edge of Rx SLEEP
	$32 t_1 + t_2$	$32 t_1 + t_2$	ns	Mode 0
	$31 t_1 + t_2$	$31 t_1 + t_2$	ns	Mode 1
t <sub>27</sub>				Rx CLK Cycle Time
	t <sub>1</sub>	t <sub>1</sub>	ns	MODE 0
	2 t <sub>1</sub>	2 t <sub>1</sub>	ns	MODE 1
t <sub>28</sub>				Rx CLK High Pulse Width
	30	30	ns min	MODE 0
	90	90	ns min	MODE 1
t <sub>29</sub>				Rx CLK Low Pulse Width
	30	30	ns min	MODE 0
	30	30	ns min	MODE 1
t <sub>30</sub>	25	25	ns max	Propagation Delay from CLK1, CLK2 High to Rx CLK High
t <sub>31</sub>	20	20	ns min	Rx SYNC Valid Prior to Rx CLK Falling
t <sub>32</sub>				Rx SYNC High Pulse Width
	t <sub>1</sub>	t <sub>1</sub>	ns	MODE 0
	2 t <sub>1</sub>	2 t <sub>1</sub>	ns	MODE 1
t <sub>33</sub>		5 6 6 6		Rx SYNC Cycle Time
	24 t <sub>1</sub>	24 t <sub>1</sub>	ns	MODE 0 RATE 0
	12 t <sub>1</sub>	12 t <sub>1</sub>	ns	MODE 0 RATE 1
	48 t <sub>1</sub>	48 t <sub>1</sub>	ns	MODE 1 RATE 0
	24 t <sub>1</sub>	24 t <sub>1</sub>	ns	MODE 1 RATE 1
t <sub>34</sub>	15	15	ns min	Rx DATA Valid After Rx CLK Rising Edge
t <sub>35</sub>	15	15	ns max	Propagation Delay from Rx CLK Rising Edge to $I/\overline{Q}$
t <sub>36</sub>	10	10	ns max	Digital Output Rise Time <sup>2</sup>
t <sub>37</sub>	10	10	ns max	Digital Output Fall Time <sup>2</sup>

## **CALIBRATION AND CONTROL TIMING** $(AV_{DD} = +5 \text{ V} \pm 5\%; DV_{DD} = +5 \text{ V} \pm 5\%; AGND Tx = AGND Rx = DGND = 0 V, <math>f_{AUX CLK} = 13 \text{ MHz}; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise stated})$

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = -25^{\circ}C$ to $+85^{\circ}C$	Units	Description
t <sub>38</sub>	25	25	ns min	SLEEP to CAL Setup Time
t <sub>39</sub>	608 t <sub>1</sub>	608 t <sub>1</sub>	ns min	CAL Pulse Width
t <sub>40</sub>	25	25	ns min	RATE, MODE or 3-STATE ENABLE Setup Time

#### NOTES

<sup>&</sup>lt;sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>Digital output rise and fall times specify the time required for the output to go between 10% and 90% of 5 V.

<sup>&</sup>lt;sup>3</sup>See Figure 4 for test circuit.

<sup>&</sup>lt;sup>4</sup>t<sub>25</sub> specifies a window, after Rx SYNC which marks the beginning of I data, that Rx SLEEP should be asserted for the subsequent IQ data pair to be last prior to entering SLEEP mode.

Specifications subject to change without notice.

## CIRCUIT DESCRIPTION TRANSMIT SECTION

The transmit section of the AD7002 generates GMSK I and Q waveforms in accordance with GSM specification 5.04. This is accomplished by a digital GMSK modulator, followed by 10-bit DACs for the I and Q channels and on-chip reconstruction filters. The GMSK (Gaussian Minimum Shift Keying) digital modulator generates I and Q signals, at 16× oversampling, in response to the transmit data stream. The I and Q data streams drive 10-bit DACs, which are filtered by on-chip 4th order Bessel low-pass filters.



Figure 3. GMSK Functional Block Diagram

Table I. Truth Table for the Differential Encoder

Tx DATA,	Tx DATA <sub>i-1</sub>	Differentially Encoded Data
0	0	0
0	1	1
1	0	1
1	1	0

#### **GMSK Modulator**

Figure 3 shows the functional block diagram of the GMSK modulator. This is implemented using control logic with a ROM look up table, to generate I and Q data samples at 16 times the transmit data rate. The transmit data (Tx DATA) is first differentially encoded as specified by GSM 5.04 section 2.3 (Table I). The GMSK modulator generates 10-bit I and Q waveforms (Inphase and Quadrature), in response to the encoded data, which are loaded into the 10-bit, I and Q transmit DACs. The Gaussian filter, in the GMSK modulator, has an impulse response truncated to 4 data bits.

When the transmit section is brought out of sleep mode (Tx SLEEP low), the modulator is reset to a transmitting all 1s state. When Tx SLEEP is asserted (Tx SLEEP high), the

transmit section powers down, with the I TX and Q TX outputs connected to  $V_{REF}$  through a nominal impedance of 80 k $\Omega$ .

#### Reconstruction Filters

The reconstruction filters smooth the DAC output signals, providing continuous time I and Q waveforms at the output pins. These are 4th order Bessel low-pass filters with a cutoff frequency of approximately 300 kHz. Figure 6 shows a typical transmit filter frequency response, while Figure 7 shows a typical plot of group delay versus frequency. The filters are designed to have a linear phase response in the passband and due to the reconstruction filters being on-chip, the phase mismatch between the I and Q transmit channels is kept to a minimum.

#### Transmit Section Digital Interface

Figure 4 shows the timing diagram for the transmit interface. Tx SLEEP is sampled on the falling edge of CLK1. When Tx SLEEP is brought low, Tx CLK becomes active after 24 master clock cycles. Tx CLK can be used to clock out the transmit data from the ASIC or DSP on the rising edge and Tx DATA is clocked into the AD7002 on the falling edge of Tx CLK. When Tx SLEEP is asserted the transmit section is immediately put into sleep mode, disabling Tx CLK and powering down the transmit section.

AND O WAVEFORMS GENERATED FROM 180 DATA BITS MADE UP OF A HEADER OF 16 ONES.




Figure 5. Typical Plot of the Transmit Phase Trajectory Error




Figure 4. Transmit Section Timing Diagram




Figure 6. Transmit Filter Frequency Response




Figure 8. Typical Spectrum Plot of the I Channel When Transmitting Random Data




Figure 10. Typical Spectrum Plot of the I Channel When Transmitting All 1s or All 0s




Figure 7. Transmit Filter Group Delay




Figure 9. Typical Spectrum Plot of the  $\Omega$  Channel When Transmitting Random Data





Figure 11. Typical Spectrum Plot of the Q Channel When Transmitting All 1s or All 0s

#### RECEIVE SECTION


The receive section consists of I and Q receive channels, each consisting of a simple switched capacitor filter followed by a 12-bit sigma-delta ADC. The data is available on a flexible serial interface, interfacing easily to most DSPs. The data can be configured to be one of two formats and is also available at two sampling rates. On-board digital filters, which form part of the sigma-delta ADCs, also perform critical system level filtering. Their amplitude and phase response characteristics provide excellent adjacent channel rejection. The receive section is also provided with a low power sleep mode to place the receive section on standby between receive bursts, drawing only minimal current.

#### **Switched Capacitor Input**


The receive section analog front end is sampled at 13 MHz by a switched capacitor filter. The filter has a zero at 6.5 MHz as shown in Figure 12a. The receive channel also contains a digital low-pass filter (further details are contained in the following section) which operates at a clock frequency of 6.5 MHz. Due to the sampling nature of the digital filter, the pass band is repeated about the operating clock frequency and at multiples of the clock frequency (Figure 12b). Because the first null of the switched capacitor filter coincides with the first image of the digital filter, this image is attenuated by an additional 30 dBs (Figure 12c) further simplifying the external antialiasing requirements.



a. Switched Cap Filter Frequency Response



b. Digital Filter Frequency Response



c. Overall System Response of the Receive Channel

Figure 12.

#### SIGMA-DELTA ADC

The AD7002 receive channels employ a sigma-delta conversion technique, which provides a high resolution 12-bit output for both I and Q channels with system filtering being implemented on-chip.

The output of the switched capacitor filter is continuously sampled at 6.5 MHz (master clock/2), by a charge balanced modulator, and is converted into a digital pulse train whose duty cycle contains the digital information. Due to the high oversampling rate, which spreads the quantization noise from

0 to 3.25 MHz ( $F_s/2$ ), the noise energy contained in the band of interest is reduced (Figure 13a). To reduce the quantization still further, a high order modulator is employed to shape the noise spectrum, so that most of the noise energy is shifted out of the band of interest (Figure 13b).



a. Effect of High Oversampling Ratio



b. Use of Noise Shaping to Further Improve SNR



c. Use of Digital Filtering to Remove the Out of Band Quantization Noise

Figure 13.

The digital filter that follows the modulator removes the large out of band quantization noise (Figure 13c), while converting the digital pulse train into parallel 12-bit wide binary data. The 12-bit I and Q data is made available, via a serial interface, in a variety of formats.

#### Digital Filter

The digital filters used in the AD7002 receive section carry out two important functions. First, they remove the out of band quantization noise which is shaped by the analog modulator. Second, they are also designed to perform system level filtering, providing excellent rejection of the neighboring channels.

Digital filtering has certain advantages over analog filtering. First, since digital filtering occurs after the A/D conversion process, it can remove noise injected during the conversion process. Analog filtering cannot do this. Second, the digital filter combines low passband ripple with a steep roll off, while also maintaining a linear phase response. This is very difficult to achieve with analog filters.

However, analog filtering can remove noise superimposed on the analog signal before it reaches the ADC. Digital filtering cannot do this and noise peaks riding on signals near full-scale have the potential to saturate the analog modulator, even though the average value of the signal is within limits. To alleviate this problem, the AD7002 has overrange headroom built into the sigma-delta modulator and digital filter which allows overrange excursions of 100 mV.




Figure 14. ADC Transfer Function for I and Q Receive Channels

#### Filter Characteristics

The digital filter is a 288-tap FIR filter, clocked at half the master clock frequency. The frequency response is shown in Figure 15. The 3 dB point is at 122 kHz.

Due to the low pass nature of the receive filters, there is a settling time associated with step input functions. Output data will not be meaningful until all the digital filter taps have been loaded with data samples taken after the step change. Hence the AD7002 digital filters have a settling time of 44.7  $\mu s$  (288  $\times$  2  $t_1$ ).

When coming out of sleep, the digital filter taps are reset. Hence data, initially generated by the digital filters, will not be correct. Not until all 288 taps have loaded with meaningful data from the analog modulator, will the output data be correct. The analog modulator, on coming out of sleep, will generate meaningful data after 21 master clock cycles.

#### Calibration

Included in the digital filter is a means by which receive signal offsets may be calibrated out. Calibration can be effected through the use of the CAL and MZERO pins.

Each channel of the digital low-pass filter section has an offset register. The offset register can be made to contain a value representing the dc offset of the preceding analog circuitry. In normal operation, the value stored in the offset register is subtracted from the filter output data before the data appears on the serial output pin. By so doing, the dc offset gets cancelled.




Figure 15. Digital Filter Frequency Response

In each channel the offset register is cleared (twos complement zero) when CAL is high and becomes loaded with the first digital filter result after CAL falls. This result will be a measure of the channel dc offset if the analog channel is switched to zero prior to CAL falling. Time must be provided for the analog circuitry and the digital filter to settle after the analog circuitry is switched to zero and before CAL falls. The offset register will then be loaded with the a proper representation of the dc offset.

CAL must be high for more than 608 master clock cycles (CLK1, CLK2). If the analog channels are switched to zero coincident with CAL rising, this time is also sufficient to satisfy the settling time of the analog sigma-delta modulators and the digital filters. CAL may be held high for an unlimited time if convenient or necessary. Only the digital result following the fall of CAL will be loaded into each offset register. After CAL falls, normal operation resumes immediately.

The offset registers are static and retain their contents even during sleep mode (Rx  $SLEEP_1$  and Rx  $SLEEP_2$  high). They need only be updated if drifts in the analog dc offsets are experienced or expected. However, on initial application of power to the digital supply pins the offset registers may contain grossly incorrect values and, therefore, calibration must be activated at least once after power is applied even if the facility of calibration is not regularly used.




Figure 16. Calibration and Control Timing Diagram

Table II. Truth Table for the Mode and Rate Pins

Mode	Rate	Data Format	Output Word Rate
0	0	IQ Data I/Q	270.8 kHz
0	1	IQ Data I/Q	541.7 kHz
1	0	I Data Q Data	270.8 kHz
1	1	I Data Q Data	541.7 kHz

The MZERO pin can be used to zero the sigma-delta modulators if calibration of preceding analog circuitry is not required. Each analog modulator has an internal analog multiplexer which is controlled by MZERO. With MZERO low, the modulator inputs are connected to the I Rx and Q Rx pins for normal operation. With MZERO high, both modulator inputs are connected to the V<sub>REF</sub> pin, which is analog ground for the modulators. Typically, the CAL and MZERO pins would be tied together and driven by the same digital signal. If calibration of external analog circuitry is desired, MZERO should be kept low during the calibration cycle.

The offset registers have enough resolution to hold the value of any dc offset between  $\pm 5$  V. However, the performance of the sigma-delta modulators will degrade if full scale signals with more that 100 mV of offset are experienced. If large offsets are present, these can be calibrated out, but signal excursions from the offsets should be limited such that the I Rx and Q Rx voltages remain within  $\pm 1.35$  V of  $V_{RFF}$ .

#### **Receive Section Digital Interface**

A flexible serial interface is provided for the AD7002 receive section. Four basic operating modes are available. Table II shows the truth table for the different serial modes that are available. The MODE pin determines whether the I and Q serial data is made available on two separate pins (MODE 1) or combined on to a single output pin (MODE 0). The RATE pin determines whether I and Q receive data is provided at 541.7 kHz (RATE 1) or at 270.8 kHz (RATE 0).

When the receive section is put into sleep mode, by bringing Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> high, the receive interface will complete the current IQ cycle before entering into a low power sleep mode.

#### MODE 0 RATE 1 Interface

The timing diagram for the MODE 0 RATE 1 receive interface is shown in Figure 17. It can be used to interface to DSP processors requiring only one serial port.

When using MODE 0, the serial data is made available on the Rx DATA pin, with the  $I/\overline{Q}$  pin indicating whether the 12-bit word being clocked out is an I sample or a Q sample. Although the I data is clocked out before the Q data, internally both samples are processed together. RATE 1 selects an output word rate of 541.7 kHz, which is equal to the master clock (CLK1, CLK2) divided by 24.

When the receive section is brought out of sleep mode, by bringing Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, always beginning with I data. Rx SYNC provides a framing signal that is used to indicate the beginning of an I or

Q, 12-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the last bit of each 12-bit word (both I and Q). Rx DATA is valid on the falling edge of Rx CLK and is clocked out MSB first, with the  $I/\overline{Q}$  pin indicating whether Rx DATA is I data or Q data.

#### MODE 0 RATE 0 Interface

Figure 18 shows the receive timing diagram when MODE 0, RATE 0 is selected. Again I and Q data are shifted out on the Rx DATA pin but here the output word rate is reduced to 270.8 kHz, this being equal to master clock (CLK1, CLK2) divided by 48.

Once the receive section is brought out of sleep mode, (after 56 master clock cycles) the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which the I data is shifted out on the Rx DATA pin. Following this the Rx CLK remains high for 11 master clock cycles before clocking out the Q data in exactly the same manner.

Rx DATA is valid on the falling edge of Rx CLK with the  $I/\overline{Q}$  pin indicating whether Rx DATA is I data or Q data.

#### MODE 1 RATE 1 Interface


Figure 19 shows the timing for MODE 1 RATE 1 receive digital interface, MODE 1 RATE 1 gives an output word rate of 541.7 kHz, but I and Q data are transferred on separate pins. I data is shifted out on RA DATA (I DATA) pin and Q data is shifted out on the I/Q (Q DATA) pin. RATE 1 selects an output word rate of 541.7 kHz (this is equal to the master clock divided by 24).

When the receive section is brought out of sleep mode, by bringing Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, on separate pins. Rx SYNC provides a framing signal that is used to indicate the beginning of an I or Q, 12-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the I and Q LSBs. It takes 24 Rx CLKs (excluding the first framing pulse) to complete a single IQ cycle. I DATA and Q DATA are valid on the falling edge of Rx CLK and are clocked out MSB first.

#### MODE 1 RATE 0 Interface

Figure 20 shows the receive timing diagram when MODE 1 RATE 0 is selected. MODE 1 RATE 0, again I and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and Q data is shifted out on the  $I\sqrt{Q}$  (Q DATA) pin. The output word rate is reduced to 270.8 kHz, this equal to master clock (CLK1, CLK2) divided by 48.

Once the receive section is brought out of sleep mode, and after 56 master clock cycles, the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which both the 1 and Q data is shifted out on I DATA and Q DATA pins. Following this the Rx CLK remains high for 22 master clock cycles before clocking out the next IQ data pair.



NOTE: (I) = DIGITAL INPUT; (O) = DIGITAL OUTPUT

Figure 17. MODE 0 RATE 1 Receive Timing




Figure 18. MODE 0 RATE 0 Receive Timing




Figure 19. MODE 1 RATE 1, Receive Timing




Figure 20. MODE 1 RATE 0 Receive Timing

#### **AUXILIARY DACs**

Three auxiliary DACs are provided for extra control functions such as automatic gain control, automatic frequency control or for ramping up/down the transmit power amplifiers during the beginning/end of a transmit burst. The three auxiliary DACs, AUX DAC1, AUX DAC2 and AUX DAC3, have resolutions of 9-, 10- and 8-bits, respectively. In addition to the three auxiliary DACs, the auxiliary section contains a digital output flag (AUX FLAG) with three-state control. Communication and sleep control of the auxiliary section is totally independent of either the transmit or receive sections.




Figure 21. Auxiliary DAC Structure

The AD7002 AUX DACs are voltage mode DACs, consisting of R–2R ladder networks (Figure 21 shows AUX DAC1 architecture), constructed from highly stable thin-films resistors and high speed single pole, double throw switches. This design architecture leads to very low DAC current during normal operation. However, the AUX DACs have a high output impedance (typical 8 k $\Omega$ ) and hence require external buffering. The AUX DACs have an output voltage range of 0 V to  $V_{REF}-1$  LSB. Each AUX DAC can be individually entered into low-power sleep mode, simply by loading all ones or all zeros to that particular AUX DACs, as either of these two codes (all 0s = 0  $\mu$ A, all 1s = 50  $\mu$ A typical) represent the operating points for lowest power consumption.

The digital AUX FLAG output is available for any external logic control that may be required. For instance, the AUX FLAG could be used to control the Tx SLEEP pin, turning on the transmit section prior to ramping up (using one of AUX DACs) the RF amplifiers.

#### **AUX DAC Digital Interface**

Communication with the auxiliary section is accomplished via a three-pin serial interface, as the timing diagram in Figure 23 illustrates. While AUX LATCH is low, data is clocked into a 16-bit shift register via the AUX DATA and AUX CLK pins. AUX DATA is clocked on the falling edge of AUX CLK, MSB first. The 16-bit shift register is organized as a data field (DB0-DB9) and as a control field (DB10-DB15). The data field is 8-, 9- or 10-bits wide, depending on the AUX DAC being loaded. The control field indicates which AUX DACs are being loaded and also determines the state of the AUX FLAG pin.




Figure 22. Auxiliary Section Serial Interface

When the shift register has been loaded, AUX LATCH is brought high to update the selected AUX DACs and the AUX FLAG pin. The control bits are active high, and since a control bit has been assigned to each AUX DAC, this facilitates the simultaneous loading of more than one AUX DAC (with the same data). DB10, DB11 and DB12 selected AUX DAC3, AUX DAC1 and AUX DAC2 respectively and DB15 determines the logic state of AUX FLAG while DB14 determines whether the 3-state driver is enabled.




Figure 23. Auxiliary DAC Timing Diagram

#### **VOLTAGE REFERENCE**

The AD7002 contains an on-chip bandgap reference which provides a low noise, temperature compensated reference to the IQ transmit DACs and the IQ receive ADCs. The reference is also made available on the REF OUT pin and can be used to bias other analog circuitry in the IF section.

When both the transmit section and the receive section are in sleep mode (Tx SLEEP and Rx SLEEP asserted), the reference output buffer is also powered down by approximately 80%.

#### PIN FUNCTION DESCRIPTION

PQFP Pin		
Number	Mnemonic	Function
POWER SUP		
37	$AV_{DD}$	Positive power supply for analog section. This is $+5 \text{ V} \pm 5\%$ .
38	AGND	Analog ground.
4, 15	$\mathrm{DV}_{\mathrm{DD}}$	Positive power supply for digital section. This is $+5 \text{ V} \pm 5\%$ .
5, 16	DGND	Digital ground.
ANALOG SIG	GNAL AND REFERE	
41	I Tx	Analog output for the I (In Phase) channel. This output comes from a 10-bit DAC and is filtered by a 4th order Bessel low pass filter. The 10-bit DAC is loaded with I data, which i generated by the GMSK modulator.
39	Q Tx	Analog output for the Q (Quadrature) channel. This output comes from a 10-bit DAC and is filtered by a 4th order Bessel low pass filter. The 10-bit DAC is loaded with Q data, which is generated by the GMSK modulator.
44	I Rx	Analog input for I receive channel.
42	Q Rx	Analog input for Q receive channel.
34	AUX DAC1	Analog output voltage from the 9-bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads.
36	AUX DAC2	Analog output voltage from the 10-bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads.
35	AUX DAC3	Analog output voltage from the 8-bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads.
40	REF OUT	Reference output; this is 2.48 volts nominal.
TRANSMIT	INTERFACE AND CO	ONTROL
7, 11	CLK1, CLK2	Master clock inputs for both the transmit and receive sections. CLK1 and CLK2 must be externally hardwired together and driven from a 13 MHz TTL compatible crystal.
3	Tx CLK	Clock output from the AD7002 which can be used to clock in the data for the transmit section.
2	Tx DATA	Data input for the transmit section, data is clocked on the falling edge of Tx CLK.
1	Tx SLEEP	Sleep control input for transmit section. When it is high, the transmit section goes into standby mode and draws minimal current.

PQFP Pin		
Number	Mnemonic	Function
RECEIVE IN	TERFACE AND CON	TROL
13	MODE	Digital control input. When High (MODE 1), the I and Q outputs are on separate pins (Q DATA and I DATA). When Low (MODE 0), I and Q are on the same pin (Rx DATA).
12	RATE	Digital control input. This determines whether the receive section interface operates at a word rate of 541.7 kHz or at a word rate of 270.8 kHz. When High (RATE 1), the output word rate is 541.7 kHz. When Low (RATE 0), the output word rate is 270.8 kHz.
18	Rx DATA (I DATA)	This is a dual function digital output. When the device is operating in MODE 0, the Rx DATA (both I and Q) is available at this pin. When the device is operating in MODE 1, only I DATA is available at this pin.
19	I/Q (Q DATA)	This is a dual function digital output. When the device is operating in MODE 0, it indicates whether I DATA or Q DATA is present on Rx DATA pin. In MODE 1, Q DATA is available at this pin.
20	Rx SYNC	Synchronization output for framing I and Q data at the receive interface.
21	Rx CLK	Output clock for the receive section interface.
22	3-STATE CONTROL	This digital input controls the output 3-state drivers on the receive section interface. When it is High, the outputs are enabled. When Low, they are in high impedance.
23	CAL	Calibration control pin for digital filter section. When brought high, for a minimum of 608 master clock cycles, the receive section enters a calibration cycle. Where I and Q offset registers are updated, when the CAL pin is brought low again, with offset values which are subtracted out from subsequent ADC conversions. CAL should remain Low during normal operation.
29	MZERO	Digital control input. When high the analog modulator input is internally grounded (i.e., tied to V <sub>REF</sub> ). MZERO, in conjunction with CAL, allows on-chip offsets to be calibrated out. Low for normal operation.
27, 24	Rx SLEEP <sub>1</sub> , Rx SLEEP <sub>2</sub>	Power-down control inputs for receive section. When high, the receive section goes into standby mode and draws minimal current. Rx SLEEP <sub>1</sub> and Rx SLEEP <sub>2</sub> must be externally hardwired together for normal device operation.
AUXILIARY	INTERFACE AND C	ONTROL
32	AUX LATCH	Synchronization input for the auxiliary DACs' shift register and AUX OUT.
31	AUX CLK	Clock input for the auxiliary DACs' 16-bit shift register. AUX DATA is latched on the falling edge of AUX CLK while AUX LATCH is low.
30	AUX DATA	Data input for the AUX DACs and the AUX FLAG serial interface.
33	AUX FLAG	Digital output flag, this can be used as a digital control output and is controlled from the auxiliary serial interface.
TEST		
8, 26	Test 1, Test 2	Test pins for factory use only. These pins should be left unconnected and not used as routes for other circuit signals.
14, 43	Test 3, Test 4	Test pins. These must be tied to ground for normal device operation.



## LC<sup>2</sup>MOS Baseband I/O Converter

AD7005

FEATURES
Single +5 V Supply
2-Channel Sigma-Delta ADC
2.33 MHz Sampling Rate
Simultaneous Sampling
Digital Filter (22 kHz Bandwidth)
2-Channel 10-Bit D/A Converters
194.4 kHz Update Rate
Simultaneous Update
4th Order Bessel Low-Pass Filters
3 Auxiliary D/A Converters
Fast Interface Port
Power Down Modes
On-Chip Voltage Reference

APPLICATIONS
TIA Digital Cellular Telephony
Private Mobile Telephony
Signal Generation/Acquisition
FSK, PSK Demodulation

44-Pin PQFP

#### GENERAL DESCRIPTION

The AD7005 is a complete low power, two-channel, input/output port with signal conditioning. The device is utilized as a baseband digitization subsystem performing signal conversion between the DSP and the IF/RF sections in the American digital cellular telephone system.

The transmit path contains two high accuracy, fast DACs with output reconstruction filters. The receive path is composed of two high performance sigma-delta ADCs with digital filtering. A common bandgap reference feeds the ADCs and signal DACs.


Three control DACs (AUX DAC1 to AUX DAC3) are included for such functions as AFC, AGC and transmit power control.

As it is a necessity for all mobile systems to use the lowest power possible, the device has power down or sleep options. Each of the three digital channels has an independent power down control.

All the device control logic is contained on-chip.

The AD7005 is housed in 44-pin PQFP.

#### FUNCTIONAL BLOCK DIAGRAM



## $\textbf{AD7005} \textbf{---SPECIFICATIONS}^{1} \text{ $(AV_{DD} = +5 \text{ V} \pm 5\%; DV_{DD} = +5 \text{ V} \pm 5\%; AGND = DGND = 0 \text{ V}, } \\ \textbf{$f_{CLK1} = f_{CLK2} = 2.33 \text{ MHz; } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise stated)} }$

Parameter		AD7005A		Units	Test Conditions/Comments
ADC SPECIFICATIONS					
Resolution	Ì	12		Bits	
Signal Input Span	)	$\pm 1.15$		Volts	Biased on V <sub>REF</sub> (2.3 V)
Sampling Rate	)	2.33		MHz	
Output Rate	)	48.6		kHz	RATE 0
	)	97.2		kHz	RATE 1
Accuracy	]			- on	
Integral	l	1		LSB	
Differential <sup>2</sup>	1	0		7 CD	46 617 :
Bias Offset Error @ +25°C		±10		LSB	After Calibration
T <sub>MIN</sub> to T <sub>MAX</sub>	ļ	±12 40		LSB	After Calibration
Input Resistance (dc)		38/42		kΩ typ kΩ min/max	
Input Capacitance	Į	20		pF max	
Dynamic Specifications		20		рг шах	
Dynamic Range		64		dB min	
Signal to (Noise + Distortion)	ļ	62		dB min	
Gain Match Between Channels	Į	±0.1		dB max	Input Frequency = 12.15 kHz
Frequency Response	Į.	_0.1		CD max	input 1 requency = 12.15 KHZ
0-17 kHz		±0.1		dB max	
19 kHz	1	-0.8		dB max	
21 kHz		-2.5		dB max	#
35 kHz	Į	-66		dB max	
>97.6 kHz		-72		dB max	
Group Delay Between Channels (0-21 kHz)	1	50		ns typ	
Coding	Two	os Complen	nent		
Absolute Group Delay Linearity (0-21 kHz)	l	126		μs typ	
Power Down Option		Yes			Independent of Transmit
TRANSMIT DAC SPECIFICATIONS	<del> </del>		- A (1884)	-	
Resolution	i	10		Bits	
Number of Channels	į.	2		Ditto	8 8
DC Accuracy	100		State of the last	888.68	
Integral	- CONT. N	±2	***	LSB typ	5 
Differential	E 7 %	±2		LSB typ	Guaranteed Monotonic
Output Signal Span	. An	±1.15		Volts typ	Centered on 2.3 V Nominal (10 kΩ/20 pF Load)
Output Signal Span Accuracy	300	±1		dB typ	12.15 kHz w.r.t. 2.3 V pk-pk
Offset Error	20"	±25	Silv.	mV max	10 000 000 Loaded to DAC
Gain Matching between Channels		±0.1		dB max	
Delay Matching between I and Q Channels <sup>3</sup>		3		° max	Measured @ 12.15 kHz
Power Down Option		Yes	¥		Independent of Receive
Update Rate	Į.	194.4		kHz	4× Oversampling
Transmit Filter Frequency Response	ļ				
Attenuation at 19.4 kHz	ļ	<3		dB typ	
97.2 kHz	ļ	>18		dB typ	
194.4 kHz	ļ	>46		dB typ	
Spurious Output Spectra	ļ	<50		dBc typ	When Producing a Sine Wave of 12.15 kHz on
	1				Output with Receive Side Inactive and over the
					Frequency Band 0 MHz to 2.33 MHz
AUXILIARY DAC SPECIFICATIONS	AUX1	AUX 2	AUX 3		
Resolution	9	10	8	Bits	
DC Accuracy					
Integral	±4	±4	±2	LSB max	
Differential	±1	±1	±1	LSB max	Guaranteed Monotonic
Offset Error	±2	±4	±1	LSB max	
Gain Error	±4	±4	±2	LSB max	
LSB Size	4.49	2.24	8.98	mV typ	W-11-1 O
Output Signal Span		0 to V <sub>REF</sub>	0 to V <sub>REF</sub>	Volts	Unloaded Output
Output Impedance	10	10	10	kΩ max	AUX DACs Have Unbuffered Resistive Outputs.
Codina	8 B:	8 D:	8 P:	kΩ typ	
Coding Power Down	Binary	Binary	Binary		Power Down to Implemented by I adding All On
Power Down	Yes	Yes	Yes		Power Down Is Implemented by Loading All 0s.
REFERENCE SPECIFICATIONS					
	1	2.2/2.3		V min/V max	$R_{L} = 100 \text{ k}\Omega, C_{L} = 1 \text{ nF}$
REF OUT, Reference Output	1				
REF OUT, Reference Output REF OUT, Reference Output @ +25℃		2.3		V typ	$R_{L} = 100 \text{ k}\Omega, C_{L} = 1 \text{ nF}$
REF OUT, Reference Output REF OUT, Reference Output @ +25°C Reference Temperature Coefficient		2.3 TBD		ppm/°C typ	$R_{L} = 100 \text{ k}\Omega, C_{L} = 1 \text{ nF}$
REF OUT, Reference Output REF OUT, Reference Output @ +25℃		2.3			$R_{L} = 100 \text{ k}\Omega, C_{L} = 1 \text{ nF}$

Parameter	AD7005A	Units	Test Conditions/Comments
LOGIC INPUTS			
VINH, Input High Voltage	$V_{\rm DD} - 0.9$	V min	
V <sub>INL</sub> , Input Low Voltage	0.9	V max	
I <sub>INH</sub> , Input Current	10	μA max	
C <sub>IN</sub> , Input Capacitance	10	pF max	
LOGIC OUTPUTS			
V <sub>OH</sub> , Output High Voltage	4.0	V min	$ I_{OUT}  \leq 200 \mu\text{A}$
V <sub>OL</sub> , Output Low Voltage	0.4	V max	$ I_{OUT}  \le 1.6 \text{ mA}$
POWER SUPPLIES			
$AV_{DD}$	4.75/5.25	V min/V max	
$\mathrm{DV}_{\mathrm{DD}}$	4.75/5.25	V min/V max	
$I_{DD}$			
All Sections Active	25	mA max	
ADC and Auxiliary Paths Active	13	mA max	Tx SLEEP = "1"
Transmit DAC and Aux Paths Active	12	mA max	$Rx SLEEP_1 = Rx SLEEP_2 = V_{DD}$
Auxiliary Path Only Active	2	mA max	$Tx SLEEP = "1"; Rx SLEEP_1 = Rx SLEEP_2 = V_{DD}$

#### NOTES

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$DV_{DD}$ to AGND0.3 V to +6 V
$AV_{DD}$ to AGND
AGND to DGND $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots$
Digital Input Voltage to DGND0.3 V to DV <sub>DD</sub> + 0.3 V
Analog Input Voltage to AGND $\dots -0.3 \text{ V}$ to AV <sub>DD</sub> + 0.3 V
Input Current to Any Pin Except Supplies <sup>2</sup> ±10 mA
Operating Temperature Range
Commercial Plastic (A Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 450 mW
Derates Above +75°C by

#### NOTES

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those listed in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 

Transient currents of up to 100 mA will not cause SCR latchup.

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



<sup>&</sup>lt;sup>1</sup>Operating temperature ranges as follows: A Version: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Unmeasurable: sigma-delta conversion is inherently free of differential nonlinearities.

<sup>&</sup>lt;sup>3</sup>Defined as the delay between V<sub>REF</sub> transition on the I and Q output as each DAC is stepped from 1/3 to 2/3 full scale.

Specifications subject to change without notice.

## INPUT CLOCK TIMING SPECIFICATIONS $^{1}$ (AV $_{DD}$ = +5 V ± 5%; DV $_{DD}$ = +5 V ± 5%; AGND = DGND = 0 V; $T_A$ = $T_{MIN}$ to $T_{MAX}$ , unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = 25°C	Limit at T <sub>A</sub> = -40°C to +85°C	Units	Description
t <sub>1</sub>	300	300	ns min	CLK1, CLK2 Cycle Time
t <sub>2</sub>	100	100	ns min	CLK1, CLK2 High Time
t <sub>3</sub>	100	100	ns min	CLK1, CLK2 Low Time

## AUX/SIGNAL DAC TIMING $(V_{DD} Tx = V_{DD} Rx = +5 V \pm 10\%; Test = AGND = DGND Tx = DGND Rx = 0 V, unless otherwise stated)$

Parameter	Limit at T <sub>A</sub> = 25°C	Limit at $T_A = -40^{\circ}\text{C to } +85^{\circ}$	C Units	Description
t <sub>4</sub>	100	100	ns min	Tx CLOCK Cycle Time
t <sub>5</sub>	40/60	40/60	% max	Tx CLOCK Duty Cycle
	60/40	60/40	% max	
t <sub>6</sub>	40	40	ns min	Tx DATA to Tx CLOCK Setup Time
t <sub>7</sub>	50	50	ns min	Tx DATA to Tx CLOCK Hold Time
t <sub>8</sub>	50	50	ns min	STROBE to Tx CLOCK Setup Time
t <sub>9</sub>	40	40	ns min	STROBE to Tx CLOCK Hold Time
t <sub>10</sub>	$16(t_4 + t_5)$	$16(t_4 + t_5)$	ns min	STROBE Duration
t <sub>11</sub>	20	20	ns min	♠ DAC SELECT to DAC STROBE
t <sub>12</sub>	20	20	ns min	Setup Time DAC SELECT to DAC STROBE
				Hold Time

#### MOTES

<sup>&</sup>lt;sup>1</sup>All input signal rise and fall times measured from 10% to 90% of +5 V, tr = tf = 20 ns.




Figure 1. Clock Timing




Figure 2. Load Timing Circuit




Figure 3. Aux/Signal DAC Timing Diagram

## $\begin{array}{ll} \textbf{RECEIVE SECTION TIMING} & (AV_{DD} = +5 \text{ V} \pm 5\%; \text{ DV}_{DD} = +5 \text{ V} \pm 5\%; \text{ AGND} = \text{DGND} = 0 \text{ V}, \text{ } f_{CLK1} = f_{CLK2} = 2.33 \text{ MHz}; \\ \textbf{T}_A = \textbf{T}_{MIN} \text{ to } \textbf{T}_{MAX}, \text{ unless otherwise stated}) \end{array}$

Parameter	Limit at T <sub>A</sub> = 25°C	Limit at $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	Units	Description
t <sub>14</sub>	0	0	ns min	Rx SLEEP Hold Time After CLK1, CLK2 High
t <sub>15</sub>	25	25	ns min	Rx SLEEP Setup Time Before CLK1, CLK2 High
t <sub>16</sub>	0	0	ns min	Rx SYNC to Rx SLEEP asserted, See Note <sup>4</sup>
	15t <sub>1</sub>	15t,	ns max	RATE 0
	39t <sub>1</sub>	39t,	ns max	RATE 1
t <sub>17</sub>	] •	_		Rx CLK Active after CLK1 Rising Edge
				Following Falling Edge of SLEEP
	56	56	ns	RATE 0
	32	32	ns	RATE 1
t <sub>18</sub>				Rx CLK Cycle Time
	t <sub>1</sub>	t <sub>1</sub>	ns	MODE 0
	2t,	2t <sub>1</sub>	ns	MODE 1
t <sub>19</sub>	_	_		Rx CLK High Pulse Width
	30	30	ns min	MODE 0
	90	90	ns min	MODE 1
t <sub>20</sub>	1			Rx CLK Low Pulse Width
	30	30	ns min	MODE 0
	30	30	ns min	MODE 1
t <sub>21</sub>	25	25	ns max	Propagation Delay from CLK1, CLK2 High to Rx CLK High
t <sub>22</sub>	20	20	ns max	Rx SYNC Valid Prior to Rx CLK Falling.
t <sub>23</sub>				Rx SYNC High Pulse Width
	t <sub>1</sub>	t <sub>1</sub>	ns	MODE 0
	2t <sub>1</sub>	2t <sub>1</sub>	ns	MODE 1
t <sub>24</sub>	ļ			Rx SYNC Cycle Time
	24t <sub>1</sub>	24t <sub>1</sub>	ns	MODE 0 RATE 0
	12t <sub>1</sub>	12t <sub>1</sub>	ns	MODE 0 RATE 1
	48t <sub>1</sub>	48t <sub>1</sub>	ns	MODE 1 RATE 0
	24t <sub>1</sub>	24t <sub>1</sub>	ns	MODE 1 RATE 1
t <sub>25</sub>	15	15	ns min	Rx DATA Valid After Rx CLK Rising Edge
t <sub>26</sub>	15	15	ns max	Propagation Delay from Rx CLK Rising Edge to I/Q
t <sub>27</sub>	10	10	ns max	Digital Output Rise Time <sup>2</sup>
t <sub>28</sub>	10	10	ns max	Digital Output Fall Time <sup>2</sup>

## CALIBRATION AND CONTROL TIMING

(AV  $_{DD}=+5$  V  $\pm$  5%; DV  $_{DD}=+5$  V  $\pm$  5%; AGND Tx = AGND Rx = DGND = 0 V, f  $_{CLK1}$  , f  $_{CLK2}=2.33$  MHz, V  $_{REF}=2.5$  V; T  $_{A}=$  T  $_{MIN}$  to T  $_{MAX}$  , unless otherwise stated)

Parameter	Limit at T <sub>A</sub> = 25°C	Limit at T <sub>A</sub> = -40°C to +85°C	Units	Description
t <sub>29</sub>	25	25	ns min	Rx SLEEP to CAL Setup Time
t <sub>30</sub>	608t <sub>1</sub>	608t <sub>1</sub>	ns min	CAL Pulse Width
t <sub>31</sub>	25	25	ns min	RATE, MODE or 3-STATE ENABLE Setup Time

#### NOTES

Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>Digital output rise and fall times specify the time required for the output to go between 10% and 90% of 5 V.

<sup>&</sup>lt;sup>3</sup>See Figure 2 for Test Circuit.


<sup>&</sup>lt;sup>4</sup>t<sub>16</sub> specifies a window, after Rx SYNC which marks the beginning of I data, where Rx SLEEP should be asserted for the current IQ data pair to be last prior to entering SLEEP mode.

#### PIN FUNCTION DESCRIPTION

PQFP Pin Number	Mnemonic	Function
POWER SU	PPLY	
28	$AV_{DD}$	Positive power supply for analog section. This is $+5 \text{ V} \pm 5\%$ .
37	AGND	Analog ground.
4, 15	$\mathrm{DV}_{\mathrm{DD}}$	Positive power supply for digital section. This is +5 V $\pm$ 5%, both DV <sub>DD</sub> pins must be tied together.
7, 16	DGND	Digital ground; both DGND pins must be tied together.
ANALOG S	IGNAL AND REFEREN	NCE
5	I Tx	Analog output for the I (In-phase) channel. This output comes from a 10-bit DAC and is filtered by a 4th order Bessel low-pass filter.
3	Q Tx	Analog output for the Q (Quadrature) channel. This output comes from a 10-bit DAC and is filtered by a 4th order Bessel low-pass filter.
39	IRX	Analog input for the I receive channel.
42, 40	IC1, IC3	An external capacitor can be connected between these two pins, in order to configure the I channel input conditioning circuit as a Sallen & Key second order low-pass filter.  Otherwise these pins should be left open circuit.
41	IC2	An external capacitor can be connected to this pin and AGND, in order to configure the I channel input conditioning circuit as a Sallen & Key second order low-pass filter.  Otherwise these pins should be left open circuit.
2	QRX	Analog input for the Q receive channel.
43, 1	QC1, QC3	An external capacitor can be connected between these two pins, in order to configure the Q channel input conditioning circuit as a Sallen & Key second order low-pass filter.  Otherwise these pins should be left open circuit.
44	QC2	An external capacitor can be connected to this pin and AGND, in order to configure the Q channel input conditioning circuit as a Sallen & Key second order low-pass filter. Otherwise these pins should be left open circuit.
34	AUX DAC1	Analog output voltage from the 9-bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads.
36	AUX DAC2	Analog output voltage from the 10-bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads.
35	AUX DAC3	Analog output voltage from the 8-bit auxiliary DAC. This is a voltage mode DAC with a high output impedance and hence should be buffered if used to drive moderate impedance loads.
38	REF OUT	Reference output, this is 2.5 volts nominal.
TRANSMIT	AND AUXILIARY IN	TERFACE AND CONTROL
8, 11	CLK1, CLK2	Master clock inputs for both the transmit and receive sections. CLK1 and CLK2 must be externally hardwired together and driven from a 2.33 MHz TTL compatible crystal.
31	DAC STROBE	DAC latch strobe, digital input. When DAC STROBE is brought low, it enables the 16-bit shift register to be loaded. On the rising edge of DAC STROBE, the contains of the shift register is transferred to either the I and Q-latches or to the auxiliary DAC latches, depending on DAC SELECT.
32	DAC SELECT	DAC SELECT, digital input. DAC SELECT determines whether the transmit DACs or the auxiliary DACs are being updated when loading the 16-bit shift register.
30	Tx CLK	Transmit clock, digital input. Serial data bits are loaded into the 16-bit shift register on the rising edge of Tx CLK while DAC STROBE is low.
33	Tx DATA	Transmit data, digital input. This input is used in conjunction with Tx CLK and DAC STROBE to load the 16-bit shift register.

PQFP Pin				
Number	Mnemonic	Function		
RECEIVE :	INTERFACE AND CONT	ROL		
13	MODE	Digital control input. When high (MODE 1), the I and Q outputs are on separate pins (Q DATA and I DATA). When low (MODE 0), I and Q are on the same pin (Rx DATA).		
12	RATE	Digital control input. This determines whether the receive section interface operates at a word rate of 97.2 kHz or at a word rate of 48.6 kHz. When high (RATE 1), the output word rate is 97.2 kHz. When low (RATE 0), the output word rate is 48.6 kHz.		
18	Rx DATA (I DATA)	This is a dual-function digital output. When the device is operating in MODE 0, the Rx DATA (both I and Q) is available at this pin. When the device is operating in MODE 1, only I DATA is available at this pin.		
19	I/Q (Q DATA)	This is a dual-function digital output. When the device is operating in MODE 0, it indicates whether I DATA or Q DATA is present on Rx DATA pin. In MODE 1, Q DATA is available at this pin.		
20	Rx SYNC	Synchronization output for framing I and Q data at the receive interface.		
21	Rx CLK	Output clock for the receive section interface.		
22	3-STATE CONTROL	This digital input controls the output 3-state drivers on the receive section interface. When it is high, the outputs are enabled. When low, they are in high impedance.		
23	CAL	Calibration control pin for digital filter section. When brought high, for a minimum of 60 master clock cycles, the receive section enters a calibration cycle. Where I and Q offset registers are updated, when the CAL pin is brought low again, with offset values which are subtracted out from subsequent ADC conversions. CAL should remain low during normal operation.		
29	MZERO	Digital control input. When high the analog modulator input is internally grounded (i.e. tied to $V_{\rm REF}$ ). MZERO, in conjunction with CAL, allows on-chip offsets to be calibrated out. Low for normal operation.		
27, 24	Rx SLEEP <sub>1</sub> , Rx SLEEP <sub>2</sub>	Power down control inputs for receive section. When high, the receive section goes into stand-by mode and draws minimal current. Rx SLEEP <sub>1</sub> and Rx SLEEP <sub>2</sub> must be externally hardwired together for normal device operation.		
TEST				
8, 26	Test 1, Test 2	Test pins for factory use only. These pins should be left unconnected and not used as routes for other circuit signals.		
14	Test 3	Test pin. These must be tied to ground for normal device operation.		

#### PIN CONFIGURATION



#### TERMINOLOGY

#### Signal Input Span

The input signal range for the I and Q channels is biased about  $V_{\rm REF}$ . It can go  $\pm 1.25$  volts about this point.

#### Sampling Rate

This is the rate at which the sigma-delta modulators on the receive channels sample the analog input.

#### **Output Rate**

This is the rate at which data words are made available at the Rx DATA pin (Mode 0) or the I DATA and Q DATA pins (Mode 1). There are two rates: RATE 0 and RATE 1. When operating in RATE 1 the output word rate is equal to 97.2 kHz, and is equal to 48.6 kHz for RATE 0.

#### **Integral Nonlinearity**

This is the maximum deviation from a straight line passing through the endpoints of the DAC or ADC transfer function.

#### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the DAC or ADC.

#### Bias Offset Error

This is the offset error (in LSBs) in the ADC section.

#### **Dynamic Range**

Dynamic Range is the ratio of the maximum output signal to the smallest output signal the converter can produce (1 LSB), expressed logarithmically, in decibels (dB = 20log<sub>10</sub> (ratio)). For an N-bit converter, the ratio is theoretically very nearly equal to 2N (in dB,  $20\text{Nlog}_{10}(2) = 6.02\text{N}$ ). However, this theoretical value is degraded by converter noise and inaccuracies in the LSB weight.

#### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the receive channel. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency (fs/2), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for a sine wave is given by:

Signal to (Noise + Distortion) = (6.02N + 1.76) dB

#### **Absolute Group Delay**

Absolute group delay is the rate of change of phase versus frequency, d0/df. It is expressed in microseconds.

#### Group Delay Linearity

The group delay linearity or differential group delay is the group over the full band relative to the group delay at one particular frequency. The reference frequency for the AD7005 is 1 kHz.

#### Group Delay Between Channels

This is the difference between the group delay of the I and Q channels and is a measure of the phase matching characteristics of the two.

#### Settling Time

This is the digital filter settling time in the AD7005 sigma-delta modulator section. On initial power up or after returning from the Sleep mode, it is necessary to wait this amount of time to get useful data.

#### **Output Signal Span**

This is the output signal range for the transmit channel section and the auxiliary DAC section. For the transmit channel, the span is  $\pm 1.25$  volts centered on 2.5 volts and for the auxiliary DAC section it is 0 to  $\pm V_{REF}$ .

#### Output Signal Full-Scale Accuracy

This is the accuracy of the full-scale output (all 1s loaded to the DACs) on the transmit channel and is expressed in dBs.

#### Offset Error

This is the amount of offset in the transmit DACs and the auxiliary DACs and is expressed in mVs for the transmit section and in LSBs for the auxiliary section.

#### Gain Error

This is a measure of the output error between an ideal DAC and the actual device output with all 1s loaded after offset error has been adjusted out and is expressed in LSBs. In the AD7005, gain error is specified for the auxiliary section.

#### **Output Impedance**

This is a measure of the drive capability of the auxiliary DAC outputs and is expressed in  $k\Omega s$ .

#### CIRCUIT DESCRIPTION TRANSMIT SECTION

The transmit section of the AD7005 performs the baseband conversion of I and Q (In phase and Quadrature) waveforms for the TIA Digital cellular communications system. The transmit channel consists of two 10-bit DACs, followed by 4th order Bessel reconstruction filters.

#### Transmit DACs

The 10-bit DACs can be used to perform the conversion of I and Q waveforms when implementing  $\pi/4$  DQPSK modulation in accordance with the TIA digital telephony standard. When Tx SLEEP is set (DB13 = "1"), the transmit section powers down, with the I Tx and Q Tx outputs connected to  $V_{\rm REF}$  through a nominal impedance of 80 k $\Omega$ .

#### Reconstruction Filters

The reconstruction filters smooth the DAC output signals, providing continuous time I and Q waveforms at the output pins. These are 4th order Bessel low-pass filters with a cut-off frequency of approximately 19.4 kHz. Figure 5 shows a typical transmit filter frequency response, while Figure 6 shows a typical plot of group delay versus frequency. The filters are designed to have a linear phase response in the passband and due to the reconstruction filters' being on-chip, the phase mismatch between the I and Q transmit channels is kept to a minimum.

#### **Digital Interface**

Mode 0 Interfacing, DAC SELECT = "0"

In Mode 0 interfacing, both the transmit DACs and auxiliary DACs can be updated using a three-pin serial interface. The 16-bit serial register is organized into a data field (DB0-DB9) and a control field (DB10-DB15). Data is clocked into a 16-bit shift register on the rising edge of each Tx CLK, MSB first, and is framed by the DAC STROBE signal. On loading the 16-bit serial register, the DAC STROBE signal is brought high, preventing any further clocking of the serial register and updates the selected latch. Control bits DB13-DB15 relate to the transmit I and Q transmit DACs, and DB13 determines whether the transmit section is active (DB13 = 0) or in sleep mode (DB13 = 1), while control bits DB14 & DB15 relate to the individual loading of the I and Q 10-bit latches.

In order to simultaneously update the I and Q latches, a buffer latch is provided to temporarily store the contains for the Q latch. When DB14 = 1 and DB15 = 0, the contains of the data field (DB0-DB9) is transferred to a Q-buffer latch. When DB14 = 1 and DB15 = 1, the contains of the data field is transferred to the I latch and, simultaneously, the contains of the Q-buffer latch is transferred to the Q latch on the rising edge of DAC STROBE. Hence, to obtain simultaneous loading of the I and Q DACs, one must first load the Q buffer, then load the I latch.




Figure 4. Logical Representation of the Transmit/Auxiliary Interface when DAC SELECT is Low




Figure 5. Transmit Filter Frequency Response




Figure 6. Transmit Filter Group Delay

### Mode 1 Interfacing, DAC SELECT = "1"

Mode 1 interfacing provided direct access to the transmit DACs but only 8 of the 10 bits are available. If the DAC SELECT pin is high prior to DAC STROBE falling then the 16-bit serial register is organized as two 8-bit words. The lower 8 bits (DB0-DB7) are mapped to the 1 DAC and the higher 8 bits (DB8-DB15) are mapped to the Q DAC. The 2 LSBs of each DAC are internally grounded. Data is loaded serially via the Tx DATA and Tx CLK pins, as illustrated in Figure 3. Data is clocked into a 16-bit shift register on the rising edge of each Tx CLK, MSB first, and is framed by the DAC STROBE signal.

Once the 16 bits have been loaded, the rising edge of DAC STROBE updates both I and Q transmit DACs.

Figure 7 logically represents the serial interface when DAC SELECT is high. As with Mode 0 interfacing, the transmit DACs are put into sleep mode by setting a control bit (DB13) in the 16-bit shift register when in Mode 0 (DAC SELECT




Figure 7. Logical Representation of the Transmit Interface when DAC SELECT is High

### RECEIVE SECTION INPUT CONDITIONING CIRCUIT

An input conditioning circuit, one for each channel, is provided so that antialiasing filters can be implemented on-chip, if required, and they can also be used to provide additional attenuation near the passband of the digital filter. The input conditioning circuits can be configured as a second order low-pass Sallen and Key active filter with the addition of only two external capacitors. They can also be configured as noninverting buffers by simply not connecting any external components. Figure 8 shows typical capacitor values, while Figures 9 and 10 show the frequency response and group delay for these capacitor values.




Figure 8. Equivalent Circuit for the IRX and QRX Inputs

#### SIGMA-DELTA ADC

The AD7005 receive channels employ a sigma-delta conversion technique that provides a high resolution 12-bit output for both I and Q channels with system filtering being implemented on-chip.

The output of the switched capacitor filter is continuously sampled at 1.165 MHz (master clock/2), by a charge-balanced modulator, and is converted into a digital pulse train whose duty cycle contains the digital information. Due to the high oversampling rate, which spreads the quantization noise from 0 to 582.5 kHz ( $F_8/2$ ), the noise energy contained in the band of interest is reduced (Figure 11a). To reduce the quantization still further, a high order modulator is employed to shape the noise spectrum, so that most of the noise energy is shifted out of the band of interest (Figure 11b).

The digital filter that follows the modulator removes the large out-of-band quantization noise (Figure 11c), while converting the digital pulse train into parallel 12-bit-wide binary data. The 12-bit I and Q data are made available, via a serial interface, in a variety of formats.

#### Digital Filter

The digital filters used in the AD7005 receive section carry out two important functions. First, they remove the out-of-band quantization noise which is shaped by the analog modulator. Second, they are also designed to perform system level filtering, providing excellent rejection of the neighboring channels.




Figure 9. Frequency Response for Capacitors Values Shown




Figure 10. Absolute Group Delay for Capacitors Values Shown




Figure 11. a) Effect of High Oversampling Ratio. b) Use of Noise Shaping to Further Improve SNR. c) Use of Digital Filtering to Remove the Out of Band Quantization Noise.




Figure 12. Frequency Response of the Receive Digital Filter

Digital filtering has certain advantages over analog filtering. First, since digital filtering occurs after the A/D conversion process, it can remove noise injected during the conversion process. Analog filtering cannot do this. Secondly, the digital filter combines low passband ripple with a steep roll off, while also maintaining a linear phase response. This is very difficult to achieve with analog filters.

However, analog filtering can remove noise superimposed on the analog signal before it reaches the ADC. Digital filtering cannot do this and noise peaks riding on signals near full-scale have the potential to saturate the analog modulator, even though the average value of the signal is within limits. To alleviate this problem, the AD7005 has overrange headroom built into the sigma-delta modulator and digital filter which allows overrange excursions of 100 mV.

#### Filter Characteristics

The digital filter is a 288-tap FIR filter, clocked at half the master clock frequency. The frequency response is shown in Figure 12. The 3 dB point is at 22 kHz. The digital filter has a linear phase response with an absolute group delay of 123.6  $\mu$ s (144  $\times$  2t<sub>1</sub>).

Due to the low-pass nature of the receive filters, there is a settling time associated with step input functions. Output data will not be meaningful until all the digital filter taps have been loaded with data samples taken after the step change. Hence, the AD7005 digital filters have a settling time of 247.2  $\mu s$  (288 × 2 $t_1$ ).




Figure 13. ADC Transfer Function for I and Q Receive Channels

When coming out of sleep, the digital filter taps are reset. Hence, data initially generated by the digital filters will not be correct. Not until all 288 taps have been loaded with meaningful data from the analog modulator, will the output data be correct. The analog modulator, on coming out of sleep, will generate meaningful data after 21 master clock cycles.

#### Calibration

Included in the digital filter is a means by which receive signal offsets may be calibrated out. Calibration can be effected through the use of the CAL and MZERO pins.

Each channel of the digital low-pass filter section has an offset register. The offset register can be made to contain a value representing the dc offset of the preceding analog circuitry. In normal operation, the value stored in the offset register is subtracted from the filter output data before the data appears on the serial output pin. By so doing, the dc offset gets cancelled.

In each channel the offset register is cleared (twos complement zero) when CAL is high and becomes loaded with the first digital filter result after CAL falls. This result will be a measure of the channel dc offset if the analog channel is switched to zero prior to CAL falling. Time must be provided for the analog circuitry and the digital filter to settle after the analog circuitry is switched to zero and before CAL falls. The offset register will then be loaded with the proper representation of the dc offset.




Figure 14. Calibration and Control Timing

CAL must be high for more than 608 master clock cycles (CLK1, CLK2). If the analog channels are switched to zero coincident with CAL rising, this time is also sufficient to satisfy the settling time of the analog sigma-delta modulators and the digital filters. CAL may be held high for an unlimited time if convenient or necessary. Only the digital result following the fall of CAL will be loaded into each offset register. After CAL falls, normal operation resumes immediately.

The offset registers are static and retain their contents even during sleep mode (Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> high). They need only be updated if drifts in the analog dc offsets are experienced or expected. However, on initial application of power to the digital supply pins the offset registers may contain grossly incorrect values, and therefore calibration must be activated at least once after power is applied even if the facility of calibration is not regularly used.

The MZERO pin can be used to zero the sigma-delta modulators if calibration of preceding analog circuitry is not required. Each analog modulator has an internal analog multiplexer which is controlled by MZERO. With MZERO low, the modulator inputs are connected to the IRx and QRx pins for normal operation. With MZERO high, both modulators inputs are connected to the REF OUT pin, which is analog ground for the modulators. Typically, the CAL and MZERO pins would be tied together and driven by the same digital signal. If calibration of external analog circuitry is desired, MZERO should be kept low during the calibration cycle.

The offset registers have enough resolution to hold the value of any dc offset between  $\pm 5$  V. However, the performance of the sigma-delta modulators will degrade if full-scale signals with more that 100 mV of offset are experienced. If large offsets are present, these can be calibrated out, but signal excursions from the offsets should be limited such that the I Rx and Q Rx voltages remain within  $\pm 1.35$  V of  $V_{REF}$ .

#### Digital Interface

A flexible serial interface is provided for the AD7005 receive section. Four basic operating modes are available. Table I shows the truth table for the different serial modes that are available. The MODE pin determines whether the I and Q serial data is made available on two separate pins (MODE 1) or, combined on to a single output pin (MODE 0). The RATE pin determines whether I and Q receive data is provided at 97.2 kHz (RATE 1) or at 48.6 kHz (RATE 0).

When the receive section is put back into sleep mode, by bringing Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> high, the receive interface will complete the current IQ cycle before entering into a low-power sleep mode.

#### MODE 0 RATE 1 Interface

The timing diagram for the MODE 0 RATE 1 receive interface is shown in Figure 15. It can be use to interface to DSP processors requiring the use of only one serial port.

When using MODE 0, the serial data is made available on the Rx DATA pin, with the I/Q pin indicating whether the 12-bit word being clocked out is an I sample or a Q sample. Although the I data is clocked out before the Q data, internally both samples are processed together. RATE 1 selects an output word rate

of 97.2 kHz, which is equal to the master clock (CLK1, CLK2) divided by 24.

When the receive section is brought out of sleep mode, by bringing Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, always beginning with I data. Rx SYNC provides a framing signal that indicates the beginning of an I or Q, 12-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the last bit of each 12-bit word (both I and Q). Rx DATA is valid on the falling edge of Rx CLK and is clocked out MSB first, with the I/Q pin indicating whether Rx DATA is I data or Q data.

#### MODE 0 RATE 0 Interface

Figure 16 shows the receive timing diagram when MODE 0, RATE 0 is selected. Again, I and Q data are shifted out on the Rx DATA pin, but here the output word rate is reduced to 48.6 kHz, this being equal to the master clock (CLK1, CLK2) divided by 48.

Once the receive section is brought out of sleep mode, (after 56 master clock cycles) the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which the I data is shifted out on the Rx DATA pin. Following, the Rx CLK remains high for 11 master clock cycles before clocking out the Q data in exactly the same manner.

Rx DATA is valid on the falling edge of Rx CLK with the I/Q pin indicating whether Rx DATA is I data or Q data.

#### MODE 1 RATE 1 Interface

Figure 17 shows the timing for MODE 1 RATE 1 receive digital interface. MODE 1 RATE 1 gives an output word rate of 97.2 kHz, but I and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and Q data is shifted out on the I/Q (Q DATA) pin. RATE 1 selects an output word rate of 97.2 kHz (this is equal to the master clock divided by 24).

When the receive section is brought out of sleep mode, by bringing Rx SLEEP<sub>1</sub> and Rx SLEEP<sub>2</sub> low, (after 32 master clock cycles) the Rx CLK output will continuously shift out I and Q data, on separate pins. Rx SYNC provides a framing signal that is used to indicate the beginning of both the I and Q, 12-bit data word that is valid on the next falling edge of Rx CLK. On coming out of sleep, Rx SYNC goes high one clock cycle before the beginning of I data, and subsequently goes high in the same clock cycle as the I and Q LSBs. It takes 24 Rx CLKs (excluding the first framing pulse) to complete a single I/Q cycle. I DATA and Q DATA is valid on the falling edge of Rx CLK and is clocked out MSB first.

#### MODE 1 RATE 0 Interface

Figure 18 shows the receive timing diagram when MODE 1 RATE 1 is selected. MODE 1 RATE 1, again I and Q data are transferred on separate pins. I data is shifted out on Rx DATA (I DATA) pin and Q data is shifted out on the I/Q (Q DATA) pin. The output word rate is reduced to 48.6 kHz, which is equal to the master clock (CLK1, CLK2) divided by 48.




Figure 15. Mode 0, Rate 1 Receive Timing




Figure 16. Mode 0, Rate 0 Receive Timing




Figure 17. Mode 1, Rate 1 Receive Timing




Figure 18. Mode 1, Rate 0 Receive Timing

Once the receive section is brought out of sleep mode, and after 56 master clock cycles, the Rx CLK output becomes active and generates an Rx SYNC framing pulse on the first Rx CLK. This is followed by 12 continuous clock cycles during which both the I and Q data is shifted out on I DATA and Q DATA pins. Following this the Rx CLK remains high for 22 master clock cycles before clocking out the next I/Q data pair.

#### AUXILIARY DACs

The auxiliary DAC section provides three DACs for extra control functions like Automatic Gain Control, Automatic Frequency Control or ramping up/down the RF amplifier. The three auxiliary DACs: AUX DAC1, AUX DAC2 and AUX DAC3, have resolutions of 9, 10 and 8 bits, respectively. Each auxiliary DAC can be powered down independently of the others and independently of either the transmit or receive section.




Figure 19. Auxiliary DAC Structure

The AD7005 AUX DACs are voltage mode DACs, consisting of R-2R ladder networks (Figure 19), constructed from highly stable thin-films resisters and high speed single pole, double-throw switches. This design architecture leads to very low DAC current during normal operation. However, the AUX DACs have a high output impedance (typical 8 kΩ) and hence require external buffering. The AUX DACs have an output voltage range of 0V to  $V_{\rm REF}-1$  LSB. Each AUX DAC can be individually entered into low power sleep mode simply by loading all zeros to that particular AUX DAC. This does not affect the normal operation of AUX DACs, as all zeros represent the DAC code where no currents flow in the R-2R ladder.




Figure 20. Typical Plot of the REFOUT Voltage versus Temperature

#### **Digital Interface**

AUX DAC loading is accomplished via the same 16-bit shift register used for loading the transmit DACs. When loading any of the auxiliary DACs, the DAC SELECT signal must be low. Figure 4 logically represents the serial interface when DAC SELECT is low. The 16-bit serial word is organized as a data field (DB0-DB9) combined with control field (DB10-DB13). The data field is 8, 9 or 10 bits wide, depending on the AUX DAC being loaded. The control bits indicate which AUX DACs are being loaded (DB10-DB12), where DB10, DB11 & DB12 updates AUX DAC1, AUX DAC2 & AUX DAC3, respectively. These control bits are active high and, since a control bit has been assigned to each AUX DAC4, this facilitates the simultaneous loading of several AUX DAC5.

#### **VOLTAGE REFERENCE**

The AD7005 contains an on-chip bandgap reference that provides a low noise, temperature compensated reference to the I/Q transmit DACs and the I/Q receive ADCs. The reference is also made available on the REF OUT pin and can be used to bias other analog circuitry in the IF section.

When both the transmit section and the receive section are in sleep mode (Tx SLEEP and Rx SLEEP asserted), the reference output buffer is also powered down by approximately 80%.

Table I. Truth Table for the Mode and Rate Pins

Mode	Rate	Data Format		Output Word Rate
0	0	IQ Data	I/Q	48.6 kHz
0	1	IQ Data	$I/\overline{Q}$	97.2 kHz
1	0	I Data	Q Data	48.6 kHz
1	1	I Data	Q Data	97.2 kHz



# CMOS DDS IF Modulator

## **AD7008**

FEATURES
32-Bit Phase Accumulator
10-Bit Analog DAC Output
50 MHz Clock
20 MHz Output Capability
Frequency, Phase and Amplitude Modulation
Full AM Quadrature Modulator for SSB
Unused Section Power Down
Bit Serial or Parallel Control Interface
Single +5 V Supply
Low Power
TTL/5 V CMOS Compatible Logic Inputs
8-/16-Bit Microprocessor Interface
44-Pin POFP

#### GENERAL DESCRIPTION

The AD7008 direct digital synthesis chip is a numerically controlled oscillator employing a 32-bit phase accumulator and a 10-bit D/A converter integrated on a single CMOS chip. Modulation capabilities are provided for phase modulation, frequency modulation, and both in-phase and quadrature amplitude modulation suitable for SSB generation.


Clock rates up to 50 MHz are supported, yielding usable analog outputs up to about 20 MHz. Frequency accuracy can be controlled to one part in 4 billion. Modulation is controlled by loading registers either through the parallel microprocessor interface or the serial interface. A frequency select pin permits selection between two frequencies on a per cycle basis.

An amplitude modulator contains two multipliers fed with sine and cosine values from a ROM lookup table, and with amplitude values loaded from either the parallel or serial ports. When loaded with quadrature data, the sum of the two multipliers provides a SSB RF signal.

The serial and parallel interfaces may be operated independently and asynchronously from the DDS clock; the transfer control signals are internally synchronized to prevent metastability problems. The synchronizer can be bypassed to reduce the transfer latency in the event that the microprocessor clock is synchronous with the DDS clock.

A power-down pin allows external control of a power-down mode (also accessible through the microprocessor interface). The DAC may be adjusted for speed and power through a single external resistor.

#### FUNCTIONAL BLOCK DIAGRAM



## AD7008 — SPECIFICATIONS<sup>1</sup> ( $V_{DD}$ +5 V ± 5%; $T_A = T_{MIN}$ to $T_{MAX}$ , unless otherwise stated)

Parameter	AD7008A	Units	<b>Test Conditions/Comments</b>
SIGNAL DAC SPECIFICATIONS			
Resolution	10	Bits	
Number of Channels	1		
Update Rate	50	MSPS	
DC Accuracy	1		
Integral Nonlinearity	±1	LSB max	
Differential Nonlinearity	±1	LSB max	
Dynamic Specifications			
Signal-to-Noise Ratio	TBD	dB min	
Total Harmonic Distortion	TBD	dB min	
Peak Spurious Noise	TBD	dB min	
Coding	Binary	1	
Power-Down Option	Yes		
LOGIC INPUTS	1		
V <sub>INH</sub> , Input High Voltage	$V_{\mathrm{DD}} - 0.9$	V min	
V <sub>INL</sub> , Input Low Voltage	0.9	V max	
I <sub>INH</sub> , Input Current	10	μA max	
C <sub>IN</sub> , Input Capacitance	10	pF max	
LOGIC OUTPUTS			
V <sub>OH</sub> , Output High Voltage	4.0	V min	$ I_{OUT}  \le 40 \mu A$
VOL, Output Low Voltage	0.4	V max	$ I_{OUT}  \le 1.6 \text{ mA}$
POWER SUPPLIES	# 1	11 8 11 11	R .
$V_{ m DD}$	4.5/5.5	V min/V max	
$I_{DD}$			
Normal Operation	TBD	mA max	SLEEP = 0 V
Low Power Sleep Mode	TBD	mA max	$SLEEP = V_{DD}$
NOTE		**	

NOTE


#### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$  $V_{\rm DD}$  TX,  $V_{\rm DD}$ , RX to AGND ...................... -0.3 V to +6 V AGND to DGND  $\dots -0.3 \text{ V}$  to +0.3 VDigitial I/O Voltage to DGND . . . . . . -0.3 V to  $V_{\rm DD}$  +0.3 V Analog I/O Voltage to AGND ..... -0.3 V to V<sub>DD</sub> +0.3 V Operating Temperature Range

Industrial (A Version) . . . . . . . . . . . . . -25°C to +85°C Storage Temperate Range . . . . . . . . . . -65°C to +150°C Lead Temperature (Soldering, 10 secs) . . . . . . . . +300°C Power Dissipation (Any Package) to +75°C . . . . . . . 450 mW Derates Above +75°C ..... by 10 mW/°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PIN CONFIGURATION



#### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



Operating temperature ranges as follows: A Version; -40°C to

Specifications subject to change without notice.



# +5 V Powered RS-232, RS-422 Transceiver

AD7306

FEATURES
RS-232 and RS-422 on One Chip
Single +5 V Supply
0.1 μF Capacitors
Short Circuit Protection
Excellent Noise Immunity
Low Power BiCMOS Technology
High Speed, Low Skew RS-422 Operation

APPLICATIONS
DTE-DCE Interface
Packet Switching
Local Area Networks
Data Concentration
Data Multiplexers
Integrated Services Digital Network (ISDN)


#### GENERAL DESCRIPTION

The AD7306 line driver/receiver is a 5 V monolithic product which provides an interface between TTL signal levels and dual standard EIA RS-232/RS-422 signal levels. The part contains two RS-232 drivers, one RS-422 driver, one RS-232 receiver, and one receiver which can be configured either as RS-232 or as RS-422.

An internal charge pump voltage converter facilitates operation from a single +5 V power supply. The internal charge pump generates  $\pm 10$  V levels allowing RS-232 output levels to be developed without the need for external bipolar power supplies.

A highly efficient charge pump design allows operation using non polarized, miniature 0.1  $\mu F$  capacitors. This gives a considerable saving in printed circuit board space over conventional products which use up to 10  $\mu F$  capacitors. The charge pump output voltages may also be used to power external circuitry which requires dual supplies.

#### FUNCTIONAL BLOCK DIAGRAM



The RS-232 channels are suitable for communications rates up to 60 kHz and the RS-422 channels are suitable for high speed communications up to 500 kHz. The RS-422 transmitter complementary outputs are closely matched and feature low timing skew between the complementary outputs. This is often an essential requirement to meet tight system timing specifications.

All inputs feature ESD protection, all driver outputs feature high source and sink current capability and are internally protected against short circuits on the outputs. An epitaxial layer is used to guard against latch-up.

The part is available in 24-pin DIP and SOIC packages.

# AD7306 — SPECIFICATIONS ( $V_{CC} = +5 \text{ V} \pm 5\%$ , $C1 = C2 = C3 = C4 = 0.1 \text{ }\mu\text{F}$ . All specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted.)

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
RS-232 DRIVER					·
TTL Input Logic Threshold Low, V <sub>INL</sub>		1.4	0.8	$  \mathbf{v}  $	
TTL Input Logic Threshold High, V <sub>INH</sub>	2.0	1.4		l v	
Input Logic Current		5	20	μΑ	
RS-232 High Level Output Voltage	5.0	7.3		V	$R_{r} = 3 k\Omega$
RS-232 Low Level Output Voltage	-5.0	-6.5		v	$R_{I_{\perp}} = 3 k\Omega$
Output Short Circuit Current	±5	±12		mA	$V_{OUT} = 0 V$
Slew Rate	4	15	30	V/µs	$C_L = 2500 \text{ pF}, R_L = 3 \text{ k}\Omega$
Output Resistance (Powered Down)	300		50	Ω	$V_{CC} = V + = V - = 0 V, V_{OUT} = \pm 3 V$
RS-232 RECEIVER					
Input Voltage Range	-15		+15	l v l	
RS-232 Input Threshold Low	+0.8	+1.3		v	
RS-232 Input Threshold High		1.7	+2.4	v	
RS-232 Input Hysteresis	0.1	0.4	1.0	v	
RS-232 Input Resistance	3	5	7	kΩ	
TTL Output Voltage Low, V <sub>OL</sub>	-	0.2	0.4	v	$V_{CC} = +5 \text{ V}, I_{OUT} = +4 \text{ mA}$
TTL Output Voltage High, V <sub>OH</sub>	3.5	4.8	0.,	v	$V_{CC} = +5 \text{ V}, I_{OUT} = -4 \text{ mA}$
Output Short Circuit Current	3.5		±85	mA	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}$
RS-422 DRIVER					
TTL Input Logic Threshold Low, V <sub>INL</sub>			0.8	V	485
TTL Input Logic Threshold High, V <sub>INH</sub>	2.0			v	
Logic Input Current			+2	μА	$V_{IN} = 5 \text{ V}$
Dogie input current			-2	μA	$V_{IN} = 1 \text{ V}$
Differential Output Voltage	- A 1		5.0	v	$V_{CC} = 5 \text{ V}, R_{L} = \infty$
Zaroroman Surput Voltage	2		a 97	V	$V_{CC} = 5 \text{ V}, R_L = 100 \Omega$
Common-Mode Output Voltage			3	v	· · · · · · · · · · · · · · · · · · ·
ΔV <sub>OUT</sub> for Complementary O/P States	100 m		0.2	v	$R_L = 100 \Omega$
Output Short Circuit Current	35	, N. J. 9 V	150	mA	$-1 \text{ V} \leq \text{V}_{\text{CMR}} \leq +7 \text{ V}$
RS-422 RECEIVER		7			
Common-Mode Voltage Range	1		±7	v	Typical RS-422 Input Voltage <5 V
Differential Input Threshold Voltage	-0.2		+0.2	v	-ypromine the results of the
Input Voltage Hysteresis	0.2	70		mV	$V_{CM} = 0 V$
Input Resistance	3	5	7	kΩ	· CM
TTL Output Voltage Low, VOL	-		0.4	v	$I_{OUT} = +4.0 \text{ mA}, V_{CC} = 5 \text{ V}$
TTL Output Voltage High, V <sub>OH</sub>	3.5		"	v	$I_{OUT} = -4.0 \text{ mA}, V_{CC} = 5 \text{ V}$
Short Circuit Output Current	±7		±85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
POWER SUPPLY CURRENT					
$I_{cc}$		18	30	mA	Outputs Unloaded
CHARGE PUMP VOLTAGE GENERATOR	-			i	
V+ Output Voltage	7.8	8.8		v	$I_{OUT} = 0 \text{ mA}$
Juput Tompo	7.3	8.2		v	I <sub>OUT</sub> = 5 mA
	6.8	7.4	į	i v	$I_{OUT} = 10 \text{ mA}$
	5.8	6.6		v	$I_{OUT} = 15 \text{ mA}$
V- Output Voltage	-7.3	-8.6		v	$I_{OUT} = 15 \text{ mA}$ $I_{OUT} = 0 \text{ mA}$
· Output voltage	-6.3	-7.3	1	v	$I_{OUT} = 0 \text{ mA}$ $I_{OUT} = -5 \text{ mA}$
Generator Rise Time	0.5	200		μs	*OOT.
Contract Mac I lille	l	200	L	μο	

Specifications subject to change without notice.

# TIMING SPECIFICATIONS $(V_{CC}=+5~V~\pm~5\%,~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MAX}~C1=C2=C3=C4=0.1~\mu F.~All~specifications~T_{MIN}~to~T_{MIN}$

Parameter	Min	Тур	Max	Units
Switching Characteristics				
Propagation Delay RS-422		ĺ		
TTL/CMOS to RS-422 tpt.H		35	100	ns
TTL/CMOS to RS-422 t <sub>PHI</sub>		35	100	ns
RS-422 O/P to O/P t <sub>SKEW</sub>		5	10	ns
Driver Rise/Fall Time t <sub>R</sub> , t <sub>F</sub>		15	40	ns
RS-422 Receiver		1		
Input to Output t <sub>PLH</sub> , t <sub>PHL</sub>		110	200	ns
RS-232 Disable to RS-422 Enable t <sub>EN1</sub>		25	100	ns
RS-422 Disable to RS-232 Enable t <sub>EN2</sub>	1	25	100	ns
Baud Rate		1		
RS-232	57.6	A. 8		kHz
RS-422	500			kHz




Figure 1. RS-422 Receiver Timing




Figure 2. RS-422 Transmitter Timing

ABSOLUTE MAXIMUM RATINGS* (T <sub>A</sub> = 25°C unless otherwise noted)
$V_{CC}$ +7 V
$V_{+}^{-1}$ $(V_{CC} - 0.3 \text{ V})$ to +13.2 V
V+0.3 V to -13.2 V
Inputs
$T1_{IN}$ , $T2_{IN}$
$T3_{IN} \dots -0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
$R1_{IN}$ A/B, $R2_{IN}$
SEL
Outputs
$T1_{OUT}$ , $T2_{OUT}$ $(V+, +0.3 \text{ V})$ to $(V-, +0.3 \text{ V})$
$T3_{OUT}(A)$ , (B)
$R1_{OUT}$ , $R2_{OUT}$ $-0.3$ V to $(V_{CC} + 0.3$ V)
Short Circuit Duration
T <sub>OUT</sub>

Power Dissipation
Plastic DIP (Derate 7 mW/°C above +70°C) 675 mW
Small Outline (Derate 7 mW/°C above +70°C) 375 mW
Operating Temperature Range
Industrial (A, B Versions)40°C to +85°C
Extended (S Version)
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (Any Package) to +75°C 450 mW
Derates Above +75°C by

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

#### CALITION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.






Figure 3. Application Circuit

#### GENERAL DESCRIPTION

The AD7306 drivers/receivers provide an interface which is compatible with RS-232/RS-422 standard interfaces. As both standards are widely accepted it is often necessary to provide an interface which is compatible with both. The AD7306 is ideally suited to this type of application as both standards may be met using only one package.

#### Charge Pump DC-DC Voltage Converter

The charge pump voltage converter consists of an oscillator and a switching matrix. The converter generates a  $\pm 10~V$  supply from the input 5 V level. This is done in two stages using a switched capacitor technique as illustrated below. First the 5 V input supply is doubled to 10 V using capacitor C1 as the charge storage element. The 10 V level is then inverted to generate -10~V using C2 as the storage element.




Figure 4. Voltage Doubler




Figure 5. Voltage Inverter

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable.

The charge pump capacitors C1 and C2 may also be reduced at the expense of higher output impedance on the  $V+\$ and  $V-\$ supplies.

The V+ and V- supplies may also be used to power external circuitry if the current requirements are small.

The generator rise time after power up is 200  $\mu s$  typical. This time is necessary to completely charge the storage capacitors in the charge pump. Therefore, RS-232 data transmission should not be initiated until this time has elapsed after switch on. This will ensure that valid data is transmitted.

#### **RS-232 Drivers**

The RS-232 drivers in the/AD7306 meet the EIA RS-232 specifications. The drivers are inverting level shifters which convert TTL/CMOS levels into RS-232-C output levels. The input switching threshold is typically 1.3 V. With a typical RS-232 load, the output levels are  $\pm 8$  V. Under worst case load conditions, the drivers are guaranteed to provide  $\pm 5$  V which meets the minimum RS-232 requirement. The output slew rate is internally limited to <30 V/ $\mu s$  without the need for an external slew-limiting capacitor. Short circuit protection is also provided which prevents damage in the event of output fault conditions. Active current limiting is provided which limits the output short circuit current but which does not degrade the output voltage swing with maximum load as conventional passive limiting would.

#### RS-232 Receivers

The receivers are inverting level shifters which accept RS-232-C input levels ( $\pm 3$  V to  $\pm 15$  V) and translates them into 5 V TTL/CMOS levels. The input switching thresholds are 0.75 V minimum and 2.5 V maximum which are well within the RS-232-C requirement of  $\pm 3$  V. Internal pull-down resistors to GND are provided on the receiver inputs. This ensures that an unconnected input will be interpreted as a low level giving a logic "1" on the TTL/CMOS output. Excellent noise immunity is achieved by the use of hysteresis and internal filtering circuitry. The filter rejects noise glitches of up to 0.5  $\mu$ s in duration.

#### **RS-422 Drivers**

The RS-422 drivers on the AD7306 accept TTL/CMOS inputs and translate them into differential RS-422 level signals. The input switching threshold is typically 1.3 V. The unloaded output differential voltage is typically ±4.5 V (see Typical Performance Characteristics). Short circuit protection is provided on the output which limits the current to less than 100 mA. Only one output should be shorted at any time to avoid exceeding the total power dissipation for the package.

#### **RS-422 Receivers**

The RS-422 receivers on the AD7306 accept differential input signals and translates them into TTL/CMOS output levels. Excellent noise immunity is achieved using the differential configuration.

#### AD7306

#### Single-Ended Data Transmission

Single-ended interfaces are used for low speed, short distance communications such as from a computer terminal to a printer. A single line is used to carry the signal. Various standards have been developed to standardize the communication link, the most popular of these being the RS-232. The RS-232 standard was introduced in 1962 by the EIA and has been widely used throughout the industry. It was developed for single-ended data transmission at relatively slow data rates over short distances. A typical RS-232 interface is shown in Figure 6.




Figure 6. Single-Ended RS-232 Interface

#### Differential Data Transmission

When transmitting at high data rates, over long distances and through noisy environments, single-ended data transmission is often inadequate. In this type of application, differential data transmission offers superior performance. Differential transmission uses two signal lines to transmit data. It rejects ground shifts and is insensitive to noise signals which appear as common mode voltages on the transmission lines. To accommodate faster data communication, the differential RS-422 standard was developed. Therefore, it can be used to reliably transmit data at higher speeds and over longer distances than single-ended transmission. A typical RS-422 interface is shown in Figure 7.




Figure 7. Differential RS-422 Interface

Table I. Comparison of RS-232 and RS-422 Interface Standards

Specification	RS-232-C	RS-422
Transmission Type	Single-Ended	Differential
Maximum Data Rate	20 kB/s	10MB/s
Maximum Cable Length	50 ft	4000 ft
Minimum Driver Output Voltage	±5 V	±1.5 V
Slew Rate	30V/μs max	ĺ –
Receiver Input Resistance	$3 k\Omega$ to $7 k\Omega$	4 kΩ min
Receiver Input Sensitivity	±3 V	±200 mV
Receiver Input Voltage Range	±15 V	±7 V
No. of Drivers per Line	1	1
No. of Receivers per Line	1	10



## LC<sup>2</sup>MOS Voiceband Reconstruction and Antialiasing Filter Set

## AD7341/AD7371

#### **FEATURES**

AD7341 – Transmit (Reconstruction) Filter for 14-Bit DAC (AD7840)

Programmable Attenuation (0dB to -38dB)

AD7371 - Receive Filter for 14-Bit ADC (AD7871)

Programmable Gain (0dB to 24dB)

70dB Stopband Attenuation

75dB In-Band Signal-to-Noise Ratio

Better Than -75dB Total Harmonic Distortion

**CCITT V.32 and V.33 Compatible** 

Small, 0.3", 24-Pin Plastic Package and 28-Pin PLCC


#### GENERAL DESCRIPTION


The AD7341 and AD7371 are reconstruction and antialiasing filters designed for use in high speed voiceband modems with speeds up to 14.4 kbits/sec, in accordance with CCITT V.32 and V.33 recommendations. These filters, along with the AD7840 DAC, the AD7871 ADC and a digital signal processor (DSP) can be used to implement a complete modem.

The AD7341 is the transmit or reconstruction filter. It implements the filter function using a seventh order low pass switched capacitor filter and a second order low pass continuous time filter. The cutoff frequency is 3.5kHz.

The AD7371 is the receive filter. It is a high order bandpass filter with a lower cutoff frequency of 180Hz and an upper cutoff frequency of 3.5kHz. The filter function is implemented using a second order low pass continuous time filter, a fourth order high pass switched capacitor filter and a seventh order low pass switched capacitor filter.

#### **FUNCTIONAL BLOCK DIAGRAMS**





## AD7341/AD7371 — SPECIFICATIONS

 $\begin{array}{lll} \textbf{TRANSMIT} & \textbf{FILTER}^1 & \textbf{(V}_{DD} = \textbf{V}_{CC} = 5\textbf{V} \pm 5\%; \textbf{V}_{SS} = -5\textbf{V} \pm 5\%; \textbf{AGND} = \textbf{DGND} = \textbf{OV}; \textbf{CLKIN} = 288\textbf{kHz} & \textbf{(M/S Ratio} = 40/60 \text{ to } 60/40. \textbf{T}_A = +25^{\circ}\text{C}. \textbf{Attenuator set at OdB, unless otherwise stated.)} \\ \end{array}$ 

Parameter	AD7341JN AD7341JP	Units	Test Conditions/Comments
INPUT CHARACTERISTICS			
Input Signal Range	±3	V max	
Input Impedance	100	MΩ typ	
FILTER CHARACTERISTICS <sup>2, 3</sup>			
CLKIN Frequency	288	kHz	N1 = 1 (i.e., $DP0 = 1$ , $DP1 = 0$ )
Cutoff Frequency	3.5	kHz	0.1dB Down from the Lowest Point in the Passband
Second Harmonic	-80	dB typ	
Third and Higher Harmonics	-80	dB typ	
Passband Ripple	0.4	dB max	0≤f≤3.3kHz
Passband Gain Error	±0.5	dB max	Deviation from Nominal Setting on Programmable Attenuator
Signal-to-Noise Ratio	72	dB min	0≤f≤3.5kHz
_	75	dB typ	SNR Includes Noise and Harmonics
	70	dB typ	Attenuator Set at -30dB, 0≤f≤3.5kHz
Stopband Rejection	70	dB min	f≥6.1kHz
Differential Group Delay	350	μs typ	0≤f≤3.3kHz and Referenced to the Absolute Group Delay at 1kHz
OUTPUT CHARACTERISTICS		<del> </del>	
Output Voltage	±3	V max	$R_T = 3k\Omega$ , $C_T = 100pF$
Offset Voltage	±70	mV max	
Attenuation Range	0 to −38	dB	Determined by DB2-DB7, See Table III
Relative Accuracy <sup>3, 4</sup>	±0.1	dB typ	
Output Resistance	0.2	Ω typ	
LOGIC INPUTS			
$\overline{WR}$ , DB2-DB7, DP0, DP1,			•
DS0-DS2, SYNCIN, CLKIN		ļ	
V <sub>INH</sub> , Input High Voltage	2.0	V min	
V <sub>INL</sub> , Input Low Voltage	0.8	V max	_
I <sub>INH</sub> , Input Current	10	μA max	
C <sub>IN</sub> , Input Capacitance	10	pF max	
CLKIN Divider Range (N1) <sup>5</sup>	1 to 4	_	CLKIN Can Be Set to 288kHz, 576kHz, 864kHz or 1.152MHz. N1 Is Set by DP0, DP1.
LOGIC OUTPUTS SYNCOUT6			
Divider Range (N2)	1 to 8		N2 Is Set by DS0-DS2.
Frequency	$f_{CLKIN}/(N1\times5\times N2)$	kHz	
Pulse Width	1/f <sub>CLKIN</sub>	μs	
VOH, Output High Voltage	2.4	V min	$I_{SOURCE} = 400 \mu A$
Vor. Output Low Voltage	0.4	V max	I <sub>SINK</sub> =1.5mA
POWER SUPPLIES			
$V_{DD}$	4.75/5.25	V min/V max	
$v_{cc}^{bb}$	4.75/5.25	V min/V max	
Vss	-4.75/-5.25	V min/V max	
$I_{DD} + I_{CC}$	25	mA max	
Iss	25	mA max	
Power Dissipation	265	mW max	

#### NOTES

<sup>&</sup>lt;sup>1</sup>Operating temperature ranges as follows: J versions: 0 to +70°C.

<sup>&</sup>lt;sup>2</sup>Specified for an input frequency of 288kHz. This is internally divided by 5 to produce a switched capacitor filter frequency of 57.6kHz. For input frequencies lower than 288kHz, the filter response is shifted down by the ratio of this input frequency to 288kHz.

<sup>&</sup>lt;sup>3</sup>Measured using a ±3V, 1kHz sine wave.

<sup>&</sup>lt;sup>4</sup>Measured over the full attenuation range.

<sup>&</sup>lt;sup>5</sup>Required to derive internal frequency of 288kHz from CLKIN.

<sup>&</sup>lt;sup>6</sup>Determined by data transmission rate.

Specifications subject to change without notice.

## **RECEIVE FILTER** $(V_{DD} = V_{CC} = 5V \pm 5\%; V_{SS} = -5V \pm 5\%; AGND = DGND = 0V; CLKIN = 288kHz M/S Ratio = 40/60 to 60/40. T<sub>A</sub> = <math>+25^{\circ}$ C. PGA set at 0dB, unless otherwise stated.)

Parameter	AD7371JN AD7371JP	Units	Test Conditions/Comments
INPUT CHARACTERISTICS			
Input Signal Range	±3	V max	
Input Impedance	10	kΩ typ	
FILTER CHARACTERISTICS <sup>2, 3</sup>			
CLKIN Frequency	288	kHz	N1 = 1 (i.e., $DP0 = 1$ , $DP1 = 0$ )
Lower Cutoff Frequency	180	Hz	0.1dB Down from the Lowest Point in the Passband
Upper Cutoff Frequency	3.5	kHz	0.1dB Down from the Lowest Point in the Passband
Second Harmonic	-80	dB typ	
Third and Higher Harmonics	-80	dB typ	
Passband Ripple	0.4	dB max	200Hz≤f≤3.3kHz
Passband Gain Error	±0.5	dB max	Deviation from Nominal Setting on PGA
Signal-to-Noise Ratio	72	dB min	180Hz≤f≤3.5kHz
	75	dB typ	
	60	dB typ	Input Signal Level of -24dB; PGA Gain Set at +24dB
Stopband Rejection	66	dB min	f≥6.1kHz
	40	dB typ	f≥60kHz
Differential Group Delay	300	μs typ	500Hz≤f≤3.3kHz and Referenced to the Absolute Group Delay at 1kHz
OUTPUT CHARACTERISTICS			
Output Voltage	±3	V max	$R_L = 3k\Omega$ , $C_L = 100pF$
Offset Voltage	±70	mV max	
Gain Range	0 to +24	dB	Determined by DB0-DB7, see Table VI
Relative Accuracy <sup>3, 4</sup>	±0.1	dB typ	
Output Resistance	0.2	Ω typ	
UOGIC INPUTS  WR, DB0-DB7, DP0, DP1, DS0-DS2, SYNCIN, CLKIN  V <sub>INH</sub> , Input High Voltage  V <sub>INL</sub> , Input Low Voltage  I <sub>INH</sub> , Input Current  C <sub>IN</sub> , Input Capacitance	2.0 0.8 10	V min V max µA max pF max	
CLKIN Divider Range (N1) <sup>5</sup>	1 to 4	pr mua	CLKIN Can Be Set to 288kHz, 576kHz, 864kHz or 1.152MHz. N1 Is Set by DP0, DP1.
LOGIC OUTPUTS SYNCOUT <sup>6</sup> Divider Range (N2) Frequency Pulse Width	1 to 8 f <sub>CLKIN</sub> /(N1×5×N2) 1/f <sub>CLKIN</sub>	kHz µs	N2 Is Set by DS0-DS2.
V <sub>OH</sub> , Output High Voltage	2.4	V min	$I_{SOURCE} = 400 \mu A$
V <sub>OL</sub> , Output Low Voltage	0.4	V max	$I_{SINK} = 1.6mA$
POWER SUPPLIES			
$V_{DD}$	4.75/5.25	V min/V max	
$V_{CC}$	4.75/5.25	V min/V max	
$V_{ss}$	-4.75/-5.25	V min/V max	
$I_{DD} + I_{CC}$	25	mA max	
$I_{ss}$	25	mA max	
Power Dissipation	265	mW max	

#### NOTES

Operating temperature ranges as follows: J versions: 0 to +70°C.
Specified for an input frequency of 288kHz. This is internally divided by 5 to produce a switched capacitor filter frequency of 57.6kHz. For input frequencies lower than 288kHz, the filter response is shifted down by the ratio of this input frequency to 288kHz.

<sup>&</sup>lt;sup>3</sup>Measured using a ±3V, 1kHz sine wave.

<sup>&</sup>lt;sup>4</sup>Measured over the full attenuation range.

<sup>&</sup>lt;sup>5</sup>Required to derive a switched capacitor filter frequency of 288kHz from CLKIN.

<sup>&</sup>lt;sup>6</sup>Determined by data transmission rate.

Specifications subject to change without notice.


# TIMING CHARACTERISTICS $^1$ ( $v_{DD} = v_{CC} = +5V \pm 5\%$ , $v_{SS} = -5V \pm 5\%$ )

Parameter	Limit at T <sub>A</sub> = +25°C	Units	Comments
t <sub>wr</sub>	80	ns min	Write Pulse Width
t <sub>DS</sub>	60	ns min	Data Setup Time
t <sub>DH</sub>	20	ns min	Data Hold Time
t <sub>SYNCIN</sub>	80	ns min	SYNCIN Pulse Width

#### NOTE

<sup>1</sup>Timing specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with  $t_R = t_F = 20$ ns (10% to 90% of +5V) and timed from a voltage level of +1.6V.

Specifications subject to change without notice.



NOTES
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% to 90% of +5V. tr=tf=20ns.

2. TIMING MEASUREMENT REFERENCE LEVEL IS (V<sub>IH</sub> + V<sub>II</sub>)/2.

Figure 1. AD7341/AD7371 Timing Diagram

#### ABSOLUTE MAXIMUM RATINGS\*

$V_{DD}$ to AGND
$V_{CC}$ to DGND0.3V to +7V
$V_{\mathrm{DD}}$ to $V_{\mathrm{CC}}$
$V_{SS}$ to DGND +0.3V to -7V
AGND to DGND
RXIN, TXIN to AGND $V_{SS}$ -0.3V to $V_{DD}$ + 0.3V
RXOUT, TXOUT to AGND <sup>1</sup> $V_{SS}$ -0.3V to $V_{DD}$ + 0.3V
Digital Input Voltage to DGND $-0.3V$ to $V_{CC} + 0.3V$
Power Dissipation (Any Package) to +75°C 1000mW
Operating Temperature Range
I Versions

Storage Temperature Range		 -65°C to	+150°C
Lead Temperature (Soldering	, 10secs)	 	+300°C

#### NOTE

 $^{1}$ RXOUT, TXOUT may be shorted to AGND, DGND,  $V_{\rm DD}$ ,  $V_{\rm CC}$ ,  $V_{\rm SS}$ provided that the power dissipation of the package is not exceeded.

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability. Only one absolute maximum rating may be applied at any one time.

#### CAUTION .

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




#### ORDERING GUIDE

Model	Function	Temperature Range	Package Option*
AD7341JN	Transmit Filter	0°C to +70°C	N-24
AD7341JP	Transmit Filter	0°C to +70°C	P-28A
AD7371JN	Receive Filter	0°C to +70°C	N-24
AD7371JP	Receive Filter	0°C to +70°C	P-28A

\*N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC). For outline information see Package Information section.

#### PIN CONFIGURATIONS



#### TERMINOLOGY

#### **Cutoff Frequency**

The filter cutoff frequency is the point in the response where the amplitude begins to fall off. For the AD7341 and AD7371 it is defined as 0.1dB down from the lowest point in the passband. The AD7341 low pass filter has one cut off frequency at 3.5kHz while the AD7371 band pass filter has a lower cutoff frequency of 180Hz and an upper cutoff frequency of 3.5kHz.

#### Signal-to-Noise Ratio (SNR)

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the filter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all nonfundamental signals (including harmonics) up to 3.5kHz.

#### Second Harmonic

Second harmonic is the ratio of the second harmonic amplitude to the fundamental amplitude, expressed in dBs.

#### Third and Higher Harmonics

This is the amplitude ratio of the rms sum of the third and higher harmonics to the fundamental, expressed in dBs. Total harmonic distortion (THD) is the rms sum of the second harmonic and the third and higher harmonics.

#### Passband Ripple

This is the ripple in the passband section of the frequency response and is expressed in dBs. For the AD7341, it is measured in the band 0 to 3.3kHz, and for the AD7371 it is measured in the band 200Hz to 3.3kHz.

#### Passband Gain Error

Passband gain error is the deviation of the actual passband level from the ideal passband level. For the AD7341, it is measured with the attenuation set to 0dB (DB2-DB7=1); for the AD7371, it is measured with the gain set to 0dB (DB0-DB7=1).

#### Stopband Rejection

This is the magnitude of the stopband response relative to the passband magnitude. The stopband is specified for frequencies greater than 6.1kHz.

#### Differential Group Delay

Absolute group delay is the rate of change of phase versus frequency, d0/df. For the AD7341 and AD7371, differential group delay is the absolute group delay in a specified band relative to the absolute group delay at 1kHz. The specified band for the AD7341 is 0 to 3.3kHz and for the AD7371 it is 500Hz to 3.3kHz.

#### Offset Voltage

This is the amount of offset introduced into the input signal by the filter. For the AD7341 it is measured with the attenuation set at 0dB, and for the AD7371 it is measured with the gain set at 0dB.

#### **Attenuation Range**

For the AD7341, this is the amount by which the output can be attenuated, using the digital inputs DB7-DB2. Table I gives a selection of attenuations for various values of digital input.

#### Gain Range

For the AD7371, this is the amount by which the input can be amplified, using the digital inputs DB7-DB0. Table VI gives gain versus digital input code.

#### Relative Accuracy

This is a measure of the accuracy with which either the AD7341 attenuation or the AD7371 gain can be programmed, having allowed for the passband gain error. It is expressed in dBs relative to attenuation or gain setting with a digital input code of all 1s.

## TYPICAL PERFORMANCE CURVES ( $V_{DD} = V_{CC} = +5V$ , $V_{SS} = -5V$ , $f_{CLKIN} = 288kHz$ , $T_A = +25^{\circ}C$ unless otherwise stated)




Figure 2. AD7341 Amplitude Response




Figure 3. AD7371 Amplitude Response




Figure 4. AD7341 Phase Response




Figure 5. AD7371 Phase Response




Figure 6. Passband Ripple in the AD7341/AD7371




Figure 7. AD7341 Group Delay




Figure 8. AD7371 Group Delay




Figure 9. AD7341 SNR vs. Temperature




Figure 10. AD7371 SNR vs. Temperature

#### **AD7341 DIP PIN FUNCTION DESCRIPTION**

Pin	Mnemonic	Description
1	TXOUT	Signal output pin from filter.
2	$V_{ss}$	Negative supply pin for the device. This is $-5V \pm 5\%$ .
3	SYNCOUT	This output pulse is derived from the SCF (Switched Capacitor Filter) clock and can be used in system synchronization. The pulse frequency is $f_{\rm SYNCOUT} = f_{\rm CLKIN} / (N1 \times 5 \times N2)$ , where $f_{\rm CLKIN}$ is the input frequency at CLKIN, N1 is the value loaded to the input programmable divider and N2 is the value loaded to the output programmable divider. N1 is set by DP0 and DP1 (see Table II). N2 is set by DS0, DS1 and DS2 and varies from 1 to 8. Table I shows the typical $\overline{\rm SYNCOUT}$ frequencies which can be set when $f_{\rm CLKIN}$ is 288kHz and N1 is 1.
4	DS2	Unlatched digital input which is used to set SYNCOUT frequency. See Table I.
5	DS1	Unlatched digital input which is used to set SYNCOUT frequency. See Table I.
6	DS0	Unlatched digital input which is used to set SYNCOUT frequency. See Table I.
7	DGND	Ground point for on chip digital circuitry.
8	$V_{CC}$	Positive supply pin for the on chip digital circuitry. This is $+5V \pm 5\%$ .
9	SYNCIN	This asynchronous digital input resets the internal clock circuitry from which $\overline{\text{SYNCOUT}}$ is derived. This allows $\overline{\text{SYNCOUT}}$ to be synchronized to an external signal.
10	DP1	Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table II.
11	DP0	Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table II.
12	CLKIN	Clock input for the device. This is internally divided to produce the SCF clock.
13	WR	Active low digital input. Data for the on chip programmable attenuation is loaded to the input latch when this signal goes low and is latched when it goes high.
14-19	DB7-DB2	Six-bit data bus which sets the attenuation level on the output. See Table III.
20	NC	No connect.
21	NC	No connect.
22	AGND	Ground point for the on-chip analog circuitry.
23	$V_{_{\mathbf{D}\mathbf{D}}}$	Positive supply pin for the on-chip analog circuitry. This is $+5V \pm 5\%$ .
24	TXIN	Filter input.

Table I. Setting SYNCOUT Frequency Using DS2, DS1, DS0

DS2	DS1	DS0	SYNCOUT Frequency
0	0	0	7.2kHz
0	0	1	57.6kHz
0	1	0	28.8kHz
0	1	1	19.2kHz
1	0	0	14.4kHz
1	0	1	11.52kHz
1	1	0	9.6kHz
1	1	1	8.22kHz

Table II. Setting CLKIN Divide Ratio Using DP1, DP0

DPI	DP0	CLKIN Divide Ratio, N1
0	0	4
0	1	1
1	0	2
1	1	3

Table III. Output Attenuation vs. Digital Input Code

DB7	DB6	DB5	DB4	DB3	DB2	Attenuation dB
1	1	1	1	1	1	0
0	1	1	1	1	1	-6
0	0	1	1	1	1	-12
0	0	0	1	1	1	-18
0	0	0	0	1	1	-24
0	0	0	0	0	1	-30
0	0	0	0	0	0	-38

#### **AD7371 DIP PIN FUNCTION DESCRIPTION**

Mnemonic	Description
RXOUT	Signal output pin from filter.
$\mathbf{v_{ss}}$	Negative supply pin for the device. This is $-5V \pm 5\%$ .
SYNCOUT	This output pulse is derived from the SCF (switched capacitor filter) clock and can be used in system synchronization. The pulse frequency is $f_{\rm SYNCOUT} = f_{\rm CLKIN} / (N1 \times 5 \times N2)$ , where $f_{\rm CLKIN}$ is the input frequency at CLKIN, N1 is the value loaded to the input programmable divider and N2 is the value loaded to the output programmable divider. N1 is set by DP0 and DP1 (see Table V). N2 is set by DS0, DS1 and DS2 and varies from 1 to 8. Table IV shows the typical SYNCOUT frequencies which can be set when $f_{\rm CLKIN}$ is 288kHz and N1 is 1.
DS2	Unlatched digital input which is used to set SYNCOUT frequency. See Table IV.
DS1	Unlatched digital input which is used to set SYNCOUT frequency. See Table IV.
DS0	Unlatched digital input which is used to set SYNCOUT frequency. See Table IV.
DGND	Ground point for on chip digital circuitry.
$v_{cc}$	Positive supply pin for the on chip digital circuitry. This is $+5V \pm 5\%$ .
SYNCIN	This digital input resets the internal clock circuitry from which SYNCOUT is derived. This allows SYNCOUT to be synchronized to an external signal.
DP1	Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table V.
DP0	Unlatched digital input pin which is used to set divide ratio on the CLKIN input. See Table V.
CLKIN	Clock input for the device. This is internally divided to produce the SCF clock.
WR	Active low digital input. Data for the on chip programmable gain is loaded to the input latch when this signal goes low and is latched when it goes high.
DB7-DB0	Eight-bit data bus which sets the gain level on the input. See Table VI.
AGND	Ground point for the on-chip analog circuitry.
$V_{_{\mathbf{D}\mathbf{D}}}$	Positive supply pin for the on-chip analog circuitry. This is $+5V \pm 5\%$ .
RXIN	Filter input.
	RXOUT  V <sub>ss</sub> SYNCOUT  DS2  DS1  DS0  DGND  V <sub>CC</sub> SYNCIN  DP1  DP0  CLKIN  WR  DB7-DB0  AGND  V <sub>DD</sub>

Table IV. Setting SYNCOUT Frequency Using DS2, DS1, DS0

DS2	DS1	DS0	SYNCOUT Frequency
0	0	0	7.2kHz
0	0	1	57.6kHz
0	1	0	28.8kHz
0	1	1	19.2kHz
1	l û	Ũ	14.4kHz
1	0	1	11.52kHz
1	1	0	9.6kHz
1	1	1	8.22kHz

Table V. Setting CLKIN Divide Ratio Using DP1, DP0

DP1	DP0	CLKIN Divide Ratio, N1
0	0	4
0	- 1	1
1	0	2
1	1	3

Table VI. Input Gain vs. Digital Input Code

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Gain dB
0	0	0	0	0	0	0	0	24
0	0	0	0	0	1	1	1	21
0	0	0	1	0	0	0	1	18
0	0	0	1	1	1	1	1	15
0	0	1	1	0	0	1	1	12
0	1	0	1	0	0	0	0	9
0	1	1	1	1	0	0	0	6
1	0	1	1	0	0	0	0	3
1	1	1	1	1	1 1	1	1	0

#### CIRCUIT DESCRIPTION

#### AD7341 Filter

The AD7341 transmit filter performs the reconstruction or smoothing function for the transmit channel D/A converter. Figure 11 is the block diagram for the filter and programmable attenuation section.




Figure 11. AD7341 Filter Section

The transmit channel signal is applied at TXIN and is converted to a differential signal. It then goes to the fully differential switched capacitor low pass section. This is a seventh order elliptical filter which gives a 3.5kHz cut off frequency and stopband attenuation of greater than 70dB at frequencies above 6.1kHz. The use of the differential filter structure ensures an excellent harmonic distortion figure and also gives improved rejection of common mode noise such as clock feedthrough in the switched capacitor switching transistors. The filter cut off frequency depends directly on the clock driving the switched capacitor section and upon the capacitor matching. Capacitor matching is typically better than 2% and this means that if the clock is constant, cut off frequency variation from device to device will be less than 2%. Since the switched capacitor filters are sampled data systems (analog data) with a sampling frequency of 57.6kHz, they must be followed by a smoothing filter to remove aliased components due to this clock. This smoothing filter is a second order low pass continuous time section. The differential

outputs of the two smoothing filters are then recombined to a single ended signal. The level of SCF clock feedthrough at the output is typically -65 dB. This can be further reduced by using a simple RC combination at the output  $(39 k\Omega$  and 1000 pF reduce the feedthrough to -80 dB). The second order filter shown in Figure 22 reduces it to below -90 dB. After recombination of the differential signals, a programmable attenuation stage follows. The attenuator circuit diagram is shown in Figure 12. It consists of an 8-bit multiplying DAC with the two LSBs (DB1, DB0) tied high. The transfer function is given by:

$$A = 20 \log \frac{256}{4N+3}$$

where A is the attenuation in dBs and N is the 6-bit binary code loaded to the device. Expressing N in terms of A gives:

$$N \, = \frac{1}{4} \left[ \frac{256}{10^{A/20}} \, - 3 \right]$$




Figure 12. AD7341 Output Attenuator

This allows the calculation of the device input code for a given output attenuation. The attenuation range is 0 to 38dB and allows the user to adapt the output signal for different line specifications. Figure 13 shows how attenuation varies with input code, and Table III gives a selection of attenuations for specific codes.




Figure 13. Programmable Attenuation vs. Input Code for the AD7341

#### AD7371 Filter

The receive filter performs the antialiasing function for the receive channel A/D converter. It provides rejection of high frequency out-of-band signals, attenuation of low frequency noise at both 50Hz and 60Hz line frequencies and programmable gain for the input signal. Figure 14 is the block diagram for the filter and programmable gain section.




Figure 14. AD7371 Filter Section

The input signal is applied at RXIN and passes through the programmable gain stage. Figure 15 shows the circuit diagram for this. It consists of an 8-bit multiplying DAC and resistor combination in the feedback loop of an operational amplifier. The transfer function is given by:

$$G = 20 \log \frac{272.2}{N+17.2}$$

G is the gain in dBs and N is the 8-bit binary code loaded to the device. Varying this code between 0 and 255 gives a gain range of 24dB to 0dB. Expressing N in terms of G gives:

$$N = \frac{272.2}{10^{G/20}} - 17.2$$




Figure 15. AD7371 Programmable Gain Amplifier

This equation can be used to calculate the code, N, needed to give the desired gain, G. Figure 16 is a graph of gain versus input code, and Table VI gives a selection of gains for specific codes.




Figure 16. Programmable Gain vs. Input Code for the AD7371

After the PGA stage, the receive signal is converted to a fully differential signal before going to the differential filters. The first differential filter is a second order continuous time section. This is necessary to provide antialiasing for the sampling switched capacitor filter. The continuous time filter eliminates any high frequency components from the input signal which would be aliased back into the passband of the switched capacitor filter and appear as noise. Following the continuous time filter, the fourth order elliptical high pass switched capacitor section has a cutoff frequency of 180Hz, and the seventh order elliptical low pass switched capacitor section has a cutoff frequency of 3.5kHz. As in the reconstruction filter, the cutoff frequency variation from device to device for fixed CLKIN is typically less than 2%. On recombination of the differential signals, the output goes to RXOUT.

#### SCF Clock and System Synchronization

The clock generation circuitry for both the AD7341 and the AD7371 is identical and is shown in Figure 17. For the specified filter response, the switched capacitor clock must be 57.6kHz. This means that CLKX in Figure 17 must always be 288kHz (57.6kHz×5). The input programmable divider allows the user the option of four CLKIN frequencies (288kHz, 576kHz, 864kHz or 1152kHz). The input divider can then be programmed to ensure that CLKX is 288kHz.




Figure 17. AD7341/AD7371 Clock Generation Circuitry

The AD7341 and the AD7371 are always used with a DAC and ADC respectively. The DAC and ADC update and sample at a certain rate (9.6kHz or 7.2kHz, for example). The filters sample at 57.6kHz. In order to ensure that there is no low frequency aliasing, the DAC/ADC rate must be synchronized with the SCF clock. This means the SCF rate must be an integral multiple of the DAC/ADC rate. The AD7341/AD7371 actually generates this required synchronized clock on chip. The output programmable divider allows division of the SCF clock by 1 to 8. The divide ratio is determined by inputs DS0-DS2. The output of

the programmable divider goes to SYNCOUT which is then used to drive either the CONVST input of an ADC or the LDAC input of a DAC. The output programmable divider also has a reset input (SYNCIN). This is normally tied high. When it is brought low, the counter is reset. On returning high, the counter is reactivated. By using this SYNCIN facility, it is possible to adjust the point in time at which sampling occurs while maintaining the same rate. This is useful in modem applications and is known as cycle slipping. Figure 18 shows the complete timing waveforms for the AD7341/AD7371.




Figure 18. AD7341/AD7371 Timing Waveforms

#### APPLYING THE AD7341/7371

The prime application for the AD7341/7371 is in the analog front end for echo-cancelling modems. Here, the filters are combined with a high resolution DAC and ADC to provide the interface between the analog and the digital domain. The excellent noise performance of the AD7371 and the high resolution of the AD7871 (14-bit ADC) combine to allow the modem echo-cancelling loop to be implemented totally in the digital domain. This overcomes the disadvantage with lower resolution systems which need to do a digital approximation of the echo and reconstruct in analog form for an analog echo-cancelling loop.

Conversely, in the modem transmitter, the combination of AD7341 and high resolution DAC (14-bit AD7840) allows transmission of the signal with minimum impairments to the line.

Figure 19 shows a typical hardware interface between the analog front end chipset and the ADSP-2101 in an echo-cancelling modem. The ADSP-2101 is the new DSP microcomputer from Analog Devices. It has program memory and data memory on chip




Figure 19. Modem Analog Front End and Interface to ADSP-2101 DSP

and is code compatible with the ADSP-2100. It also has two serial ports. The particular configuration, shown in Figure 19, uses the serial interface on both the AD7840 and AD7871 to talk to one of the ADSP-2101 serial ports. The system timing diagram is shown on Figure 20. The 288kHz clock drives the two filters and the ADC. The SYNCIN pulse may be used to set the absolute sampling instant. DS0, DS1 and DS2 on the AD7371 are programmed to give a 9.6kHz SYNCOUT signal. This drives the AD7871 CONVST input and is thus the sampling rate. SCLK on the AD7871 clocks out serial data on its rising edge. SSTRB is the framing pulse for the serial data. Within this framing pulse, a 16-bit data stream is output on the SDATA line. Each data bit is valid on the falling edge of SCLK. There are two leading zeros and the 14-bit conversion result appears after these. When RFS on the ADSP-2101 goes low, data appearing on DR is clocked into the receive shift register on each falling edge of SCLK. Once the 16 data bits have been received an internal interrupt is set and the processor can read the data.




Figure 20. System Timing for Figure 19

The circuit of Figure 19 also uses the SSTRB signal to frame the transmit data from the DSP. Thus, when SSTRB goes low, data contained in the transmit shift register of the DSP is clocked out on each rising edge of SCLK. The AD7840, in turn, loads each data bit into its input register on the SCLK falling edges. The DAC output is updated when 16 data bits have been received.

Using the ADSP-2101 and the chipset, the modem hardware is simplified. The number of lines required to connect the chips is much less than a parallel interface structure would need and no external glue logic is required.

#### CHIPSET LAYOUT

Figure 23 is the circuit diagram for a modem analog front end based on the Analog Devices chip set. The component overlay is given in Figure 21, while the PCB layout is given in Figures 24 and 25.

The modem analog front end uses the AD7341, AD7371, AD7840 and AD7871. Total channel SNR performance is better than 72dB with a full scale input signal and unity gain on the filter chips. The 14-bit resolution of the converters gives an instantaneous dynamic range of 84dB. If greater dynamic range is required, then the AD7371 PGA can be used to give up to 24dB extra.

The evaluation board makes full use of the flexible interfaces on the AD7840 and the AD7871. J1 is a 96-way VME bus connector which carries the parallel interface for the board. This plugs directly into the connector on the evaluation board for the ADSP-2100, which is another in the Analog Devices family of Digital Signal Processors and is code compatible with the ADSP-2101. Thus, direct interfacing between the boards is possible. All the signals necessary for interfacing to other DSPs are available on J1. The 9-way D-Type connector, J2, carries the serial interface for the board. This allows DSPs with serial ports to interface directly to the chipset.

Power supplies used to operate the board are  $\pm 15\mathrm{V}$  analog supplies and a single  $+5\mathrm{V}$  digital supply. A  $\pm 5\mathrm{V}$  analog supply is derived from the  $\pm 15\mathrm{V}$  supply by using the  $78\mathrm{L}05/79\mathrm{L}05$  regulators. This supply is used for the AD7341, AD7371, AD7840 and AD7871. The supply grounds are tied together on the board so that there is no need to have them connected back at the supply source.

The analog input and output ranges are both  $\pm 10$ V. The analog input is attenuated by IC1 and associated circuitry to give the required  $\pm 3$ V input range for the filter and ADC. Likewise, the analog output from the reconstruction filter  $(\pm 3$ V) is gained up by the output amplifier (IC6) to give a  $\pm 10$ V output. This output amplifier also contains a simple second order filter to further attenuate the switched capacitor clock noise at the output.

There are three digital inputs to the board. These are CLKIN. ADC SYNCIN and DAC SYNCIN. CLKIN provides the clock for the ADC and filters. The DIP switches on the board have been set up to accept a nominal clock of 288kHz for the filters. ADC SYNCIN and DAC SYNCIN can be used to resynchronize the filters/converters with an external synchronizing signal. If this is not required, then both of these inputs should be tied high.




Figure 21. Component Overlay for Circuit of Figure 23

#### Parallel Interface

If the parallel interface is required, then the four latch chips (IC7 to IC10) should be inserted into the sockets provided. Links L16, L17, L18, L5 and L6 should be omitted. This isolates the serial port from bus activity. Link L15 should be inserted to choose 14-bit parallel operation for the ADC. Omit links L14 and L13. Internal or external clock operation for the ADC may be chosen by L11 and L12. L11 gives external clock operation, while L12 gives internal clock operation. AD7871 conversion is started by CONVST (pin 1) going low. When conversion is complete, INT/BUSY (pin 4) goes low. IC13 extends this pulse. This is then used to read the ADC result into the latches and to interrupt the processor. The processor interrupt service routine then reads the latch contents. Note that the data format is 14 bits with sign extension to 16 bits.

On the AD7840 insert L2 to tie the chip select low and omit L1. Insert L3 to use  $\overline{\text{SYNCOUT}}$  of filter to write to the DAC and omit L4. Thus, the processor writes data to the latches and the DAC gets updated on every rising edge of  $\overline{\text{WR/SYNC}}$ . The data format is 14-bit right justified.

#### Serial Interface

If the serial interface is required, then omit the four latches (74LS374) and use the serial connector (J2). Links L5, L6, L16, L17 and L18 must be inserted. Omit L15 and insert L14. This places the AD7871 in serial mode of operation with continuously running SCLK. As in the parallel mode, conversion is

started by CONVST going low. Serial data appears on Pin 9 (SDATA) as conversion is taking place, and it is latched into the processor shift register on each falling edge of SCLK. The frame synchronization pulse for the data is on Pin 7 (SSTRB). The data format is 16-bit with the MSB first. The 16 bits of data are made up of two leading zeros and the 14-bit conversion result. For the DAC in the serial mode omit L3 and insert L4. This provides the necessary inversion of the SYNCOUT pulse from the filter so that it can be used as the frame synchronization for the DAC and the processor. When this goes low data in the processor shift register is clocked out on each rising edge of SCLK and latched into the DAC shift register on each falling edge of SCLK. Since LDAC (Pin 24) is tied permanently low, the DAC register is updated automatically when the 16-bit data stream has been received. The format of this data stream is set up by links L7 to L10. Consult Table I on the AD7840 data sheet for the appropriate settings. Figure 22, below, shows the pin designations for J2.



Figure 22. Pin Configuration for J2 (Front View)




Figure 23. Circuit Diagram for Modem Analog Front End




Figure 24. PCB Component Side Layout for Figure 23




Figure 25. PCB Solder Side Layout for Figure 23



# Ultrahigh Speed Phase/Frequency Discriminator

AD9901


#### **FEATURES**

Phase and Frequency Detection ECL/TTL/CMOS Compatible Linear Transfer Function No "Dead Zone" MIL-STD-883 Compliant Versions Available

#### **APPLICATIONS**

Low Phase Noise Reference Loops
Fast-Tuning "Agile" IF Loops
Secure "Hopping" Communications
Coherent Radar Transmitter/Receiver Chains

#### PHASE-LOCKED LOOP



#### **GENERAL DESCRIPTION**

The AD9901 is a digital phase/frequency discriminator capable of directly comparing phase/frequency inputs up to 200MHz. Processing in a high speed trench-oxide isolated process, combined with an innovative design, gives the AD9901 a linear detection range, free of indeterminate phase detection zones common to other digital designs.


With a single +5V supply, the AD9901 can be configured to operate with TTL or CMOS logic levels; it can also operate with ECL inputs when operated with a -5.2V supply. The open-collector outputs allow the output swing to be matched to post-filtering input requirements. A simple current setting resistor controls the output stage current range, permitting a reduction in power when operated at lower frequencies.

A major feature of the AD9901 is its ability to compare phase-/frequency inputs at standard IF frequencies without prescalers. Excessive phase uncertainty which is common with standard PLL configurations is also eliminated. The AD9901 provides the locking speed of traditional phase/frequency discriminators, with the phase stability of analog mixers.

The AD9901 is available as a commercial temperature range device,  $0^{\circ}$ C to  $+70^{\circ}$ C, and as a military temperature device,  $-55^{\circ}$ C to  $+125^{\circ}$ C. The commercial versions are packaged in a 14-pin ceramic DIP and a 20-pin PLCC.

The AD9901 Phase/Frequency Discriminator is available in versions compliant with MIL-STD-883. Refer to the Analog Devices *Military Products Databook* or current AD9901/883B data sheet for specifications.

#### FUNCTIONAL BLOCK DIAGRAM



## AD9901 — SPECIFICATIONS

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Operating Temperature Range         AD9901KQ/KP         0°C to +70°C           Storage Temperature Range         −65°C to +150°C           Junction Temperature²         Plastic         +150°C           Ceramic         +175°C           Lead Soldering Temperature (10sec)         +300°C
---	--

## **ELECTRICAL CHARACTERISTICS** ( $\pm v_s = +5.0V$ [for TTL] or -5.2V [for ECL], unless otherwise noted)

			Co	mmercial Temper 0°C to +70°C AD9901KQ/KF		
	Temp	Test Level	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
TTL Input Logic "1" Voltage	Full	VI	2.0			V
TTL Input Logic "0" Voltage	Full	VI			0.8	V
TTL Input Logic "1" Current <sup>3</sup>	Full	VI			0.6	mA
TTL Input Logic "0" Current <sup>3</sup>	Full	VI			1.6	mA
ECL Differential Switching Volt.	Full	VI	300			mV
ECL Input Current	Full	VI			20	μA
OUTPUT CHARACTERISTICS						
Peak-to-Peak Output Voltage Swing <sup>4</sup>	Full	VI	1.6	1.8	2.0	V
TTL Output Compliance Range	Full	v		3–7		V
ECL Output Compliance Range	Full	v		±2		V
I <sub>OUT</sub> Range	Full	V		0.9-11		mA
Internal Reference Voltage	Full	VI	0.42	0.47	0.52	V
AC CHARACTERISTICS						
Linear Phase Detection Range <sup>4</sup>						
40kHz	+25°C	V		360		Degrees
30MHz	+25°C	V		320		Degrees
70MHz	+25°C	V		270		Degrees
Functionality @ 70MHz	+25°C	I		Pass/Fail		
POWER SUPPLY CHARACTERISTICS						
TTL Supply Current (+5.0V) <sup>5, 6</sup>	+25°C	. I		43.5	54.0	mA
	Full	I		43.5	54.0	mA
ECL Supply Current (-5.2V) <sup>5, 6</sup>	+25°C	I		42.5	52.5	mA
	Full	I		42.5	52.5	mA
Nominal Power Dissipation	+25°C	l v		218		mW

where:

PD = power dissipation

 $\theta_{JA}$  = thermal impedance from junction to air (°C/W)

 $\theta_{\rm JC}$  = thermal impedance from junction to case (°C/W)

t<sub>A</sub> = ambient temperature (°C)

 $t_C$  = case temperature (°C)

typical thermal impedances:

AD9901 Ceramic DIP =  $\theta_{JA} = 74^{\circ}\text{C/W}$ ;  $\theta_{JC} = 21^{\circ}\text{C/W}$ AD9901 LCC =  $\theta_{JA} = 80^{\circ}\text{C/W}$ ;  $\theta_{JC} = 19^{\circ}\text{C/W}$ AD9901 PLCC =  $\theta_{JA} = 88.2^{\circ}\text{C/W}$ ;  $\theta_{JC} = 45.2^{\circ}\text{C/W}$   ${}^{3}\text{V}_{L} = +0.4\text{V}$ ;  $\text{V}_{H} = +2.4\text{V}$ .  ${}^{4}\text{R}_{\text{SET}} = 47.5\Omega$ ;  $\text{R}_{L} = 182\Omega$ .

Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability. <sup>2</sup>Maximum junction temperature should not exceed +175°C for ceramic packages, +150°C for plastic packages. Junction temperature can be calculated by:

 $t_{I} = PD (\theta_{IA}) + t_{A} = PD (\theta_{IC}) + t_{C}$ 


<sup>&</sup>lt;sup>5</sup>Includes load current of 10mA (load resistors =  $182\Omega$ ).

 $<sup>^6</sup>$ Supply should remain stable within  $\pm 5\%$  for normal operation.

Specifications subject to change without notice.


#### INPUT/OUTPUT EQUIVALENT CIRCUITS

(Based on DIP Pinouts)




#### **AD9901 BURN-IN CIRCUIT**

(Based on DIP ECL Pinouts)



#### DIE LAYOUT AND MECHANICAL INFORMATION



Die Dimensions 63 $\times$ 118 $\times$ 16( $\pm$ 2) mils
Pad Dimensions
Metalization
Backing None
Substrate Potential
Passivation Nitride
Die Attach Gold Eutectic
Bond Wire 1.25 mil Aluminum; Ultrasonic Bonding

#### **ORDERING GUIDE**

Model	Temperature	Description	Package Option <sup>1</sup>
AD9901KQ	0°C to +70°C	14-Pin Ceramic DIP	Q-14
AD9901KP	0°C to +70°C	20-Pin PLCC	P-20A
AD9901TQ/8832	-55℃ to +125℃	14-Pin Ceramic DIP	Q-14
AD9901TE/883 <sup>2</sup>	-55°C to +125°C	20-Contact Ceramic LCC	E-20A

#### NOTES

 $<sup>^{1}</sup>E$  = Leadless Ceramic Chip Carrier; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

<sup>&</sup>lt;sup>2</sup>For specifications, refer to Analog Devices Military Products Databook.

### AD9901

#### TTL/CMOS MODE FUNCTIONAL PIN DESCRIPTIONS

GROUND Ground connections for AD9901. Connect all

grounds together and to low-impedance ground plane as close to the device as

possible.

+V<sub>s</sub> Positive supply connection; nominally +5.0V

for TTL operation.

BIAS Connect to  $+V_S(+5V)$  for TTL operation.

VCO INPUT TTL compatible input; normally connected to

the VCO output signal. VCO INPUT and REFERENCE INPUT are equivalent to one

another.

OUTPUT The noninverted output. In TTL/CMOS

mode, the output swing is approximately

+3.2V to +5V.

 $R_{SET}$  External  $R_{SET}$  connection. The current through the  $R_{SET}$  resistor is equal to the maximum full-scale output current.  $R_{SET}$ 

should be connected to ground through an external resistor in TTL mode.  $I_{SET} =$ 

 $0.47V/R_{SET} = I_{LOAD} (max.)$ 

OUTPUT The inverted output. In TTL/CMOS mode,


the output swing is approximately +3.2V to

+5V.

REFERENCE TTL compatible input, normally connected to the reference input signal. The VCO INPUT

and the REFERENCE INPUT are

equivalent.



TTL Mode (Based on DIP Pinouts)

#### ECL MODE FUNCTIONAL PIN DESCRIPTIONS

-V<sub>S</sub> Negative supply connection, nominally -5.2V

for ECL operation.

BIAS Connect to -5.2V for ECL operation.

VCO INPUT Inverted side of ECL compatible differential

input, normally connected to the VCO output

signal.

VCO INPUT Noninverted side of ECL-compatible

differential input, normally connected to the

VCO output signal.

OUTPUT The noninverted output. In ECL mode, the

output swing is approximately 0V to -1.8V.

GROUND Ground connections for AD9901. Connect all

grounds together and to low-impedance ground plane as close to the device as

possible.

 $R_{\rm SET}$  External  $R_{\rm SET}$  connection. The current

through the  $R_{\rm SET}$  resistor is equal to the maximum full-scale output current.  $R_{\rm SET}$  should be connected to  $-V_{\rm S}$  through an external resistor in ECL mode.  $I_{\rm SET}=$ 

 $0.47V/R_{SET} = I_{LOAD}$  (max).

OUTPUT The inverted output. In ECL mode, the

output swing is approximately 0V to -1.8V.

REFERENCE Noninverted side of ECL-compatible

differential input, normally connected to the reference input signal. The VCO INPUT and

the REFERENCE INPUT are equivalent to


one another.

REFERENCE Inverted side of ECL-compatible

INPUT

INPUT differential input, normally connected to the

reference input signal. The VCO INPUT and the REFERENCE INPUT are equivalent.



ECL Mode (Based on DIP Pinouts)

#### EXPLANATION OF TEST LEVELS

VI

#### Test Level

100% production tested.

100% production tested at +25°C, and sample tested at П specified temperatures.

Ш Sample tested only.

IV Parameter is guaranteed by design and characterization


testing.

Parameter is a typical value only.


All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

#### PIN CONFIGURATIONS


#### TTL DIP Pinouts




#### TTL LCC Pinouts




#### **TTL PLCC Pinouts**




#### **ECL DIP Pinouts**



#### **ECL LCC Pinouts**



#### **ECL PLCC Pinouts**



#### AD9901

#### THEORY OF OPERATION

A phase detector is one of three basic components of a phase-locked loop (PLL); the other two are a filter and a tunable oscillator. A basic PLL control system is shown in Figure 1.




Figure 1. Phase-Locked Loop Control System

The function of the phase detector is to generate an error signal which is used to retune the oscillator frequency whenever its output deviates from a reference input signal. The two most common methods of implementing phase detectors are (1) an analog mixer and (2) a family of sequential logic circuits known as digital phase detectors.

The AD9901 is a digital phase detector. As illustrated in the block diagram of the unit, straightforward sequential logic design is used. The main components include four "D" flipflops, an exclusive-OR gate (XOR) and some combinational output logic. The circuit operates in two distinct modes: as a linear phase detector and as a frequency discriminator.

When the reference and oscillator are very close in frequency, only the phase detection circuit is active. If the two inputs are substantially different in frequency, the frequency discrimination circuit overrides the phase detector portion to drive the oscillator frequency toward the reference frequency and put it within range of the phase detector.

Input signals to the AD9901 are pulse trains, and its output duty cycle is proportional to the phase difference of the oscillator and reference inputs. Figures 2, 3 and 4 illustrate, respectively, the input/output relationships at lock; with the oscillator leading the reference frequency; and with the oscillator lagging. This output pulse train is low-pass filtered to extract the dc




Figure 2. AD9901 Timing Waveforms at "Lock"




Figure 3. Timing Waveforms ( $\phi_{OUT}$  Leads  $\phi_{IN}$ )




Figure 4. Timing Waveforms ( $\phi_{OUT}$  Lags  $\phi_{IN}$ )

mean value  $[K_{\varphi} (\varphi_I - \varphi_O)]$  where  $K_{\varphi}$  is a proportionality constant (phase gain).

At or near lock (Figures 2, 3 and 4), only the two input flip-flops and the exclusive-OR gate (the phase detection circuit) are active. The input flip-flops divide both the reference and oscillator frequencies by a factor of two. This insures that inputs to the exclusive-OR are square waves, regardless of the input duty cycles of the frequencies being compared. This division-by-two also moves the nonlinear detection range to the ends of the range rather than near lock, which is the case with conventional digital phase detectors.

Figure 5 illustrates the constant gain near lock.




Figure 5. Phase Gain Plot


When the two square waves are combined by the XOR, the output has a 50% duty cycle if the reference and oscillator inputs are exactly 180° out of phase; under these conditions, the AD9901 is operating in a locked mode. Any shift in the phase relationship between these input signals causes a change in the output duty cycle. Near lock, the frequency discriminator flipflops provide constant HIGH levels to gate the XOR output to the final output.


The duty cycle of the AD9901 is a direct measure of the phase difference between the two input signals when the unit is near lock. The transfer function can be stated as  $[K_{\varphi}(\varphi_I - \varphi_O](V/RAD)$ , where  $K_{\varphi}$  is the allowable output voltage range of the AD9901 divided by  $2\pi$ .


For a typical output swing of 1.8V, the transfer function can be stated as  $(1.8V/2\pi = 0.285V/RAD)$ . Figure 5 shows the relationship of the dc mean value of the AD9901 output as a function of the phase difference of the two inputs.

It is important to note that the slope of the transfer function is constant near its midpoint. Many digital phase comparators have an area near the lock point where their gain goes to zero, resulting in a "dead zone." This causes increased phase noise (jitter) at the lock point.


The AD9901 avoids this dead zone by shifting it to the endpoints of the transfer curve, as indicated in Figure 5. The







Photograph 2. AD9901 Output Waveform  $(F_0 >> F_1)$ 



Photograph 3. AD9901 Output Waveform ( $F_O = F_I = 50MHz$ )

increased gain at either end increases the effective error signal to pull the oscillator back into the linear region. This does not affect phase noise, which is far more dependent upon lock region characteristics.

It should be noted, however, that as frequency increases, the linear range is decreased. At the ends of the detection range, the reference and oscillator inputs approach phase alignment. At this point, slew rate limiting in the detector effectively increases phase gain. This decreases the linear detection by nominally 3.6ns. Therefore, the typical detection range can be found by calculating  $[(1/F - 3.6ns)/(1/F)] \times 360^\circ$ . As an example, at 200MHz the linear phase detection range is  $\pm 50^\circ$ .

Away from lock, the AD9901 becomes a frequency discriminator. Any time either the reference or oscillator input occurs twice before the other, the Frequency High or Frequency Low flip-flop is clocked to logic LOW. This overrides the XOR out-

put and holds the output at the appropriate level to pull the oscillator toward the reference frequency. Once the frequencies are within the linear range, the phase detector circuit takes over again. Combining the frequency discriminator with the phase detector eliminates locking to a harmonic of the reference.

Photograph 1 shows the effect of the "Frequency Low" flip-flop when the oscillator frequency is much lower than the reference input. The narrow pulses, which result from cycles when two positive reference-input transitions occur before a positive VCO edge, increase the dc mean value. Photograph 2 illustrates the inverse effect when the "Frequency High" flip-flop reacts to a much higher VCO frequency.

Photograph 3 shows the output waveform at lock for 50MHz operation. This output results when the phase difference between reference and oscillator is approximately  $-\pi Rad$ .

#### **AD9901 APPLICATIONS**

The figure below illustrates a phase-locked loop (PLL) system utilizing the AD9901. The first step in designing this type of circuit is to characterize the VCO's output frequency as a function of tuning voltage. The transfer function of the oscillator in the diagram is shown in Figure 6.




Figure 6. VCO Frequency vs. Voltage

Next, the range of frequencies over which the VCO is to operate is examined to assure that it lies on a linear portion of the transfer curve. In this case, frequencies from 100MHz to 120MHz result from tuning voltages of approximately +1.5V to +2.5V. Because the nominal output swing of the AD9901 is 0 to

-1.8V, an inverting amplifier with a gain of 2 follows the loop filter.

As shown in the illustration, a simple passive RC low-pass filter made up of two resistors and a tantalum capacitor eliminates the need for an expensive high speed op amp active-filter design. In this passive-filter second-order-loop system, where n=2, the damping factor is equal to:

$$\delta = 0.5 \ [K_{\rm O} K_{\rm d} / n (\tau_{\rm i} + \tau_{\rm 2})]^{1/2} \ [\tau_{\rm 2} + (n \ / K_{\rm O} K_{\rm d})]$$

and the values for  $\tau_1$  and  $\tau_2$  are the low-pass filter's time constants  $R_1C$  and  $R_2C$ . The gain of 2 of the inverting stage, when combined with the phase detector's gain, gives:

$$K_d = 0.572V/RAD$$

With  $K_O=115.2$  MRAD/s/V,  $\tau_1$  equals 1.715s, and  $\tau_2$  equals 3.11  $\times$  10<sup>-4</sup>s for the required damping factor of 0.7. The illustrated values of 30 $\Omega$  (R<sub>1</sub>), 160 $\Omega$  (R<sub>2</sub>), and 10 $\mu$ F (C) in the diagram approximate these time constants.

The gain of the RC filter is:


$$V_0/V_1 = (1 + sR_2C)/[1 + s(R_1 + R_2)C].$$

Where  $K_OK_d >> \omega_n$ , the system's natural frequency:

$$\omega_n \, = \, [K_O K_d / n (\tau_1 \, + \, \tau_2)]^{1/2} \, = \, 4.5 kHz. \label{eq:omega_n}$$

For general information about phase-locked loop design, the user is advised to consult the following references: Gardner, *Phase-Lock Techniques* (Wiley); or Best, *Phase Locked Loops* (McGraw-Hill).

## AD9901



Phased Locked Loop Using AD9901



# **32-Bit, 300 MSPS Phase Accumulator for DDS**

AD9950

FEATURES
300 MSPS Clock Rate
32-Bit Frequency Resolution
Low Power: 1.5 W
On-Board Quad Logic
16- or 32-Bit Bus Compatible

APPLICATIONS
Frequency Synthesizers
Waveform Generators
Frequency Hopping Systems
Communications and Radar Receivers

#### GENERAL DESCRIPTION


The AD9950 is a 32-bit, 300 MSPS phase accumulator for direct digital synthesis (DDS) applications. The twelve most significant bits (MSBs) of the accumulator are provided to address an external phase-to-amplitude conversion table for waveform synthesis.

Frequency control signals are TTL compatible, and the internal accumulator can operate at rates up to 300 MSPS because of the high speed bipolar process used in fabricating the device. Output phase data is ECL compatible and can be interfaced with either ROM or RAM. An external look-up table can contain data to generate standard functions such as sines, cosines, etc.

On-board quadrature logic reduces the amount of external memory required to implement the phase-to-amplitude conversions in applications which generate periodic waveforms symmetrical about their 90° phase points.

The AD9950KJ is packaged in a 68-pin J-leaded ceramic chip carrier for a commercial temperature range of  $0^{\circ}$ C to  $+70^{\circ}$ C; the model AD9950TJ is available for military applications with a temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C in the same package. Contact the factory for information on devices meeting the requirements of MIL-STD-883.

#### AD9950 DDS PHASE ACCUMULATOR BLOCK DIAGRAM



## AD9950 — SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS           Supply Voltage (±V <sub>S</sub> )         ±7 V           TTL Inputs         +V <sub>S</sub> to -0.5 V	Storage Temperature         AD9950KJ         -65°C to +150°C           AD9950TJ         -65°C to +150°C
ECL Inputs	Junction Temperature <sup>1</sup>
Operating Temperature Range	AD9950KJ
AD9950KJ 0°C to +70°C AD9950TJ55°C to +125°C	AD9950TJ

## DC ELECTRICAL CHARACTERISTICS (unless otherwise noted, $+V_s = +5 \text{ V}; -V_s = -5.2 \text{ V}$ )

	J .	Test	1	AD9950K	J		AD9950T	J	
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Units
ECL INPUTS									
Logic "1" Voltage	Full	VI	-1.1			-1.1			V
Logic "0" Voltage	Full	VI			-1.5			-1.5	V
Logic "1" Current	Full	VI			200			200	μA
Logic "0" Current	Full	VI			200			200	μA
Input Capacitance	+25°C	V		2			2		pF
ECL OUTPUTS							111 Addition of the Control of the C		
Logic "1" Voltage	Full	VI	-1.1			-1.1			V
Logic "0" Voltage	Full	VI			-1.5			-1.5	V
TTL INPUTS									
Logic "1" Voltage	Full	VI	+2			+2			V
Logic "0" Voltage	Full	VI			+0.8			+0.8	V
Logic "1" Current	Full	VI.			300			300	μA
Logic "0" Current	Full	VI			500			500	μA
Input Capacitance	+25°C	V		2			2		pF
POWER SUPPLIES								**************************************	
-V <sub>S</sub> Supply Current	+25°C	I		288	350		288	350	mA
	Full	VI			375			375	mA
+V <sub>S</sub> Supply Current	+25℃	I		11	14		11	14	mA
	Full	VI			16			16	mA
Nominal Power Dissipation	+25°C	V		1.5			1.5		W

# AC ELECTRICAL CHARACTERISTICS (unless otherwise noted, $+V_s = +5 \text{ V}$ ; $-V_s = -5.2 \text{ V}$ )

		Test	AD9950KJ		AD9950TJ				
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Units
ECL INPUTS									
CLOCK Update Rate <sup>2</sup>	+25°C	I	250	300		250	300		MSPS
-	Full	l v		250			250		MSPS
CLOCK Pulse Width HIGH	+25°C	IV	2.0	1.7		2.0	1.7		ns
	Full	l v		2.0			2.0		ns
CLOCK Pulse Width LOW	+ 25°C	IV	2.0	1		2.0	i		ns
	Full	V		2.0			2.0		ns
CARRY IN Set-Up Time <sup>3</sup>	+25°C	IV	0.2	0		0.2	0		ns
	Full	V		0.5			0.5		ns
CARRY IN Hold <sup>3</sup>	+25°C	IV	2.0	1.25		2.0	1.25		ns
	Full	V		1.5			1.5		ns
ECL OUTPUTS⁴									
Rise Time <sup>5</sup>	+25°C	IV		1	1.6		1	1.6	ns
	Full	V		1.2		1	1.2		ns
Fall Time	+25°C	IV		1	1.6		1	1.6	ns
	Full	V		1.2		1	1.2		ns
Data Skew <sup>6</sup>	+25℃	v		0.4			0.4		ns
Output Capacitance	+25℃	V		2		Ì	2		pF
$A_0$ – $A_{11}$ Delay <sup>3</sup>	+25℃	IV	3.7	4.5	5.3	3.7	4.5	5.3	ns
	Full	V		5.0			5.0		ns
SYNC Propagation Delay <sup>3</sup>	+25℃	IV	3.5	4.2	5.0	3.5	4.2	5.0	ns
	Full	l V		4.6			4.6		ns
CARRY OUT Propagation Delay <sup>3</sup>	+25°C	IV	3.6	4.4	5.2	3.6	4.4	5.2	ns

		Test	AD9950KJ			AD9950TJ			
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
TTL INPUTS—Bus Mode									
T <sub>16</sub> -T <sub>31</sub> Set-Up Time <sup>7</sup>	+25°C	IV	5.0	3.8		5.0	3.8		ns
(t <sub>TSU</sub> )	Full	l v		4.3			4.3		ns
$T_{16}-T_{31}$ Hold Time <sup>7</sup>	+25°C	IV	0.5	-0.5		0.5	-0.5		ns
$(t_{TH})$	Full	V		0.5			0.5		ns
LOAD Set-Up Time <sup>3</sup>	+25°C	IV	0.75	0.2		0.75	0.2		ns
$(t_{LSU})$	Full	V		0.5			0.5		ns
LOAD Hold Time <sup>3</sup>	+25°C	IV	0.2	0		0.2	0		ns
$(t_{LH})$	Full	V		0.2			0.2		ns
TTL INPUTS—Parallel Mode									
T <sub>1</sub> -T <sub>3</sub> , Set-Up Time <sup>3</sup>	+25°C	IV	3.0	1.5		3.0	1.5		ns
$(t_{TSU})$	Full	V		2.5			2.5		ns
T <sub>1</sub> -T <sub>31</sub> Hold Time <sup>3</sup>	+25°C	IV	0.5	-0.5		0.5	-0.5		ns
$(t_{TH})$	Full	V		1.0			1.0		ns
LOAD Set-Up Time <sup>3</sup>	+25°C	IV	0.75	0.2		0.75	0.2		ns
$(t_{LSU})$	Full	V		0.5			0.5		ns
LOAD Hold Time <sup>3</sup>	+25°C	IV	0.2	0		0.2	0		ns
$(t_{LH})$	Full	V		0.2			0.2		ns
RESET									
Minimum Pulse Width	+25°C	IV	2.5	1.6		2.5	1.6		ns
(Low)	Full	V		2			2		ns


#### NOTES

Specifications subject to change without notice.

#### EXPLANATION OF TEST LEVELS

#### Test Level

- I 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.



\*INDICATES EACH PIN IS CONNECTED THROUGH 100 $\Omega$ \*\*INDICATES EACH PIN IS CONNECTED THROUGH 10kΩ

AD9950 Burn-In Connections

<sup>&</sup>lt;sup>1</sup>Typical thermal impedances (part in socket):  $\theta_{JA} = 42^{\circ}\text{C/W}$ ;  $\theta_{JC} = 11^{\circ}\text{C/W}$ .

<sup>2</sup>Minimum specification with 50% duty cycle on clock. Typical can be achieved with duty cycle adjustment to 70% HIGH.

<sup>3</sup>Referenced to CLOCK/CLOCK differential signal crossing point (CLOCK rising; CLOCK falling).

<sup>&</sup>lt;sup>4</sup>ECL outputs terminated to -2 V through 100  $\Omega$ .

<sup>&</sup>lt;sup>5</sup>Measured as the 10% to 90% transition time.

<sup>&</sup>lt;sup>6</sup>Measured as the worst case difference between the 50% points of both falling and rising edges.

<sup>&</sup>lt;sup>7</sup>Referenced to the 50% point of the rising edge of LATCH MSW or LATCH LSW.


#### AD9950 TRUTH TABLE BUS MODE

(Data	Inputs	$= T_1$	$_{16}$ - $T_{31}$ )
-------	--------	---------	----------------------

BUS	RESET	LATCH MSW	LATCH LSW	LOAD	OPERATION
1	1	0	1	0	Transfers Most Significant 16-Bit Tuning Word into
					MSW Register
1	1	1	0	0	Transfers Least Significant
					16-Bit Tuning Word into LSW Register
1	1	1	1	1	Load MSW and LSW
					Registers (32 Bits) Into
					Δ-Phase Register on Next
					CLOCK Cycle
X	0	X	X	X	Asynchronous Reset

## PARALLEL MODE (Data Inputs = $T_0-T_{31}$ )

BUS	RESET		LATCH LSW	LOAD	OPERATION
0	1	X	X	1	Load 32-Bit Tuning Word into Δ-Phase Register on Next CLOCK Cycle
<u>X</u>	0	X	X	X	Asynchronous Reset



AD9950 Pin Designations

#### AD9950 PIN DESCRIPTIONS

		AD9950 PIN DESCRIPTIONS
Pin	Name	Function
1, 3–18 and 54–68	T <sub>0</sub> -T <sub>31</sub>	TTL-compatible word that determines the phase step of the accumulator. The tuning word can be loaded in parallel (32 bits) or bus (16 bits) mode. In bus mode, the two 16-bit words are loaded into the MSW and LSW registers through $T_{16}$ – $T_{31}$ .
2	$+V_s$	Positive power supply, nominally +5 V.
19	LATCH MSW	TTL-compatible latch command for the 16 most significant bits (MSBs) of the tuning word. In parallel mode, the MSW register is always transparent. In bus mode, the MSW register is transparent when LATCH MSW is LOW.
20	RESET	TTL-compatible asynchronous reset command. See text.
21	BUS	TTL-compatible control pin. Logic HIGH enables the MSW and LSW registers, and multiplexes the data from $T_{16}$ – $T_{31}$ into both registers. Logic LOW enables the parallel load mode; the MSW and LSW registers are transparent, and $T_0$ – $T_{31}$ are latched directly into the delta-phase register by the LOAD signal.
22, 25, 35, 45, 50	GROUND	Ground return for the device. Ground for the ECL output stages is Pin 35.
23, 24, 36, 46, 49	$-v_s$	Negative power supply, nominally -5.2 V. Power for the ECL output stages is from Pin 36.
26	QUAD EN	ECL-compatible control pin. Logic HIGH enables the quadrature logic, which reduces the amount of memory required to implement the external phase-to-amplitude look-up table. The quadrature logic is used when generating waveforms symmetrical about the 90° and 180° phase points (i.e., a sine wave). See text.
27	CARRY OUT	ECL-compatible overflow flag. Logic HIGH at this pin indicates an overflow condition exists for the output data during that clock cycle. For applications in which two AD9950 units are cascaded to obtain 64 bits of phase resolution, CARRY OUT of the lower-order accumulator should be connected to CARRY IN of the higher-order accumulator.
47	CLOCK	ECL-compatible input; should be driven differentially with CLOCK.
48	CLOCK	ECL-compatible input; should be driven differentially with CLOCK. The contents of the delta-phase register are added to the output register after each rising edge of the CLOCK input.
28-34 and 37-41	$A_0 - A_{11}$	Twelve bits of ECL-compatible output data from the phase accumulator output register.
42, 44	DNC	Internal test points. Do not connect; let pins float.
43	SYNC	ECL-compatible output signal. SYNC will go HIGH for one clock cycle following the prealignment of new tuning data. SYNC serves as a flag to indicate the completion of the minimum period for loading new data. See Theory Section.
51	LOAD	TTL-compatible latch control for the delta-phase register. Data is transferred into the delta-phase register on the first rising edge of CLOCK after LOAD has gone HIGH.
52	LATCH LSW	TTL-compatible latch command for the 16 least significant (LSBs) of the tuning word. In parallel mode, the LSW register is always transparent. In bus mode, the LSW register is transparent when LATCH LSW is LOW.
53	CARRY IN	ECL-compatible input. The effective value of the tuning word is increased by one LSB when CARRY IN is HIGH. For applications in which two AD9950 units are cascaded to obtain 64 bits of phase resolution, CARRY OUT of the lower-order accumulator should be connected to CARRY IN of the higher-order accumulator.

#### AD9950

#### AD9950 THEORY OF OPERATION

Refer to the block diagram of the AD9950 on the first page of this data sheet.

The heart of the AD9950 is a 32-bit carry-save adder accumulator, implemented with 2-bit ripple-carry adder cores. The 32-bit input for this adder is stored in the  $\Delta$ -phase registers.

Registers for the most significant word (MSW) and least significant word (LSW) are controlled by the BUS command. In the parallel mode (BUS @ logic LOW), these registers are transparent, and serve only to buffer the tuning data. In the bus mode

(BUS (a) logic HIGH), they operate as level-triggered latches; and data is strobed into the registers on the leading edge of LATCH MSW or LATCH LSW. In the bus mode, data for both registers is multiplexed through  $T_{16}$ – $T_{31}$ .

In either mode, new data is strobed into the  $\Delta$ -Phase register by the rising edge of the first clock cycle after the LOAD command goes high. These and other timing relationships are illustrated in the timing diagrams.




Figure 1. AD9950 Bus Mode Timing Diagram




Figure 2. AD9950 Parallel Mode Timing Diagram

When new data is presented to the  $\Delta$ -Phase register, the carry-save architecture requires that the data for the 2-bit cores be staggered in time, and this delay is provided by the block labeled Pre-Align Pipeline Register. The scheme used to prealign the data requires the  $\Delta$ -Phase Register to remain constant for 16 clock cycles after each update.

Timing circuits in the AD9950 latch the contents of the  $\Delta$ -phase register for 16 clock cycles after the LOAD command goes HIGH, preventing corruption of the data during the prealignment process. After the 16-clock-cycle delay, the SYNC output will go high for one clock cycle to indicate that new data has completed the prealignment, and a new tuning word can be loaded into the  $\Delta$ -phase register. It should be noted that the tuning speed (frequency update rate) of the DDS is limited by this architecture to one-seventeenth of the clock rate.

The data from the 2-bit cores must also be realigned to provide the 12-bit output of the AD9950, and this delay is provided by the block labeled Post-Align Register. When the quad logic is enabled (QUAD EN @ logic HIGH), the 10 LSBs  $(A_0-A_9)$  are

inverted when  $A_{10}$  is HIGH. This logic is used with similar external logic to reduce the size of a sine look-up table.

Pre- and post-alignment delays combine to form a 17-clock-cycle delay of the output data. In addition to this delay, the loading of the  $\Delta$ -phase register and the adder accumulator each add an additional clock cycle delay, bringing the total delay through the AD9950 to 19 clock cycles.

The RESET (active LOW) command is asynchronous, and will reset the adder accumulator and the post-align logic. The Δ-phase register and the pre-align logic are not affected by the RESET command, even though the timing (SYNC) circuits are reset. A complete reset of the AD9950 should be executed whenever power is applied. This resetting consists of loading the Δ-phase register with all zeros; allowing the data to propagate through the prealign registers (16 clock cycles, as described above); and then taking the RESET pin LOW.

Timing for the reset circuits is shown in Figure 3.




Figure 3. AD9950 RESET Timing Diagram

# DIRECT DIGITAL SYNTHESES

Direct digital synthesis (DDS) is a method of deriving a wideband, digitally controlled frequency (sine wave) synthesizer from a single reference frequency (system clock).

The circuit has three major components:

- 1. Phase Accumulator
- 2. Phase-to-Amplitude Converter
- 3. Digital-to-Analog Converter

These major stages and their relationships to one another are illustrated in the block diagram shown below.




Figure 4. Block Diagram of DDS Generator

The phase accumulator is a digital device which generates the phase increment of the output waveform. Its input is a digital word which (with the reference oscillator) determines the frequency of the output waveform. The output of the phase accumulator stage represents the current phase of the generated waveform. In effect, the accumulator serves as a variable-frequency oscillator generating a digital signal.

Translating phase information from the phase accumulator into amplitude data takes place in the phase-to-amplitude converter; this is most commonly accomplished by means of a look-up table (LUT) stored in memory.

In the final step of frequency synthesis, amplitude data is converted into an analog signal. This is done by a digital-to-analog (D/A) converter which must have good linearity; low glitch impulse; and fast, symmetrical rise and fall times. When it does, the frequency synthesizer is able to produce a spectrally pure waveform.

The AD950 is a digital phase accumulator intended for use in DDS applications. A simplified block diagram of an accumulator is shown below.




Figure 5. Accumulator Simplified Block Diagram

Operation of the device is straightforward: the contents of the input register are added to the output register on each clock cycle.

Input data represents a phase step, and is referred to as  $\Delta$ -phase. The output data is a digital ramp whose frequency is a fraction of the clock frequency:

$$f_{OUT} = \frac{Phase\ Step}{2\pi} f_{CLOCK} = \frac{\Delta\ Phase}{2^N} f_{CLOCK},$$
 
$$\Delta\ Phase \le 2^N - 1$$

where N is the resolution (number of bits) of the accumulator. (N determines the resolution to which the output frequency can be adjusted:  $f_{CLOCK}/2^N$ .)

The output data of the phase accumulator can be considered a phase vector moving around a circle, as shown graphically in Figure 6.




Figure 6. Vector Representation of Phase Accumulator State

In this analogy, the vector will move around the circle in fixed steps, called  $\Delta$ -Phase, in response to each clock cycle. The number of phase points which is available is determined by N, the resolution of the accumulator. The frequency of the output waveform is determined by the number of clock cycles required to move the phase vector around the circle one time.

Phase data at the output of the accumulator is converted to amplitude data by means of a look-up table (LUT); that data, in turn, is converted to an analog signal by a digital-to-analog converter (DAC).

To avoid aliasing, the output frequency should be limited to less than one-half the clock frequency. This translates to limiting  $\Delta\text{-Phase} \leq 2^{(N-1)}$ . The majority of DDS systems limit output frequency to less than 40% of the clock rate to make design of the low-pass filter (LPF) easier. Practical DDS designs often limit the output frequency to less than 25% to minimize the effects of ac limitations in the DAC.

The DAC is the only analog component in the circuit, and its resolution determines the amplitude quantization of the generated waveform. This amplitude quantization places a theoretical limit on the signal-to-noise ratio (SNR) of the DDS system. In addition to quantization effects, the DAC has static and dynamic nonlinearities which corrupt the converter's ideal transfer function. DC nonlinearity, slew rate, glitch impulse, settling time, and digital feedthrough are all DAC characteristics which can reduce the dynamic range of the overall DDS system.

# Implementing the Look-Up Table

Using the full resolution of the phase accumulator in the phase-to-amplitude conversion is both impractical and unnecessary. As an example, using the full resolution of the AD9950 would require a look-up table  $>4G\times12$ .

It is preferable to have the LUT only large enough to insure that the dc error of the output waveform is dominated by the quantization error of the DAC. In most DDS applications, the conversion is to a sine (or cosine) wave. This requires the look-up table to have two more bits of resolution than the DAC. In the AD9950, phase output data is truncated to 12 bits, supporting a 10-bit DAC for sine wave applications ( $4k \times 10$  LUT).

# Using the Quad Logic

In sine wave applications, the amount of memory needed to implement the LUT can be reduced by taking advantage of the known characteristics of a sine wave. The AD9950 incorporates on-board "quad logic" to simplify using this technique. This logic is enabled by taking the QUAD EN (Pin 26) input high.

First, the look-up table does not need to store the most significant bit (MSB) of the amplitude data because it is the same as the MSB of the phase accumulator data; this reduces the amount of memory which is required to  $4k \times 9$ .

The symmetrical properties of sine waves allow further reduction. Only the first quadrant  $(90^\circ)$  of the sine wave is required, as shown. This reduces the memory of the LUT addressed by the 10 LSBs of the AD9950 to  $1k \times 9$ .




Figure 7. AD9950 Sinewave Phase-Amp Converter

Because the second quadrant of the sine wave is the mirror image of the first, it can be addressed by inverting the 10 least significant bits (LSBs) of the AD9950. This address inversion is performed on board the AD9950 by the quadrature logic, a set of inverters which are transparent when data is in the first quadrant, but functional when data is in the second quadrant. The second-most significant bit ( $A_{10}$ ) of the accumulator determines in which quadrant the data is located and controls the inverters.

# AD9950

Each inverter is actually a two-input exclusive-or (XOR) gate driven by one of the LSBs  $(A_0-A_9)$  and  $A_{10}$ . Its operation is illustrated in Figure 8.




Figure 8. XOR as Controlled Inverter

Quadrants three and four of the sine wave are the inverse of quadrants one and two. Amplitude data for the LSBs in these quadrants is obtained by inverting the data from the LUT. This step is similar to the inversion described earlier, and is controlled by the complement of the accumulator's MSB. In the Analog Devices model AD9720, this operation is integrated into the DAC. The complete phase-to-amplitude conversion process using quad logic is illustrated below.

The memory used to construct the look-up table must have a fast read access time; 3 ns ECL RAM (10E474,  $1k \times 4$ ) will support the update rate of the AD950. Most applications will require a separate read-only memory (ROM) to store the data permanently and an initialization process to load this data into the RAM during the time the DDS circuit is being initialized.




Figure 9. Phase-to-Sine Amplitude Conversion, Using Quad Logic

# Layout and Power Supplies

Proper layout of high speed circuits is always critical, but is particularly important when both analog and digital signals are involved (i.e., DDS systems).

Analog signal paths should be kept as short as possible, and be properly terminated to avoid reflections. The analog input voltage and the voltage references should be kept away from digital signal paths; this reduces the amount of digital switching noise that is capacitively coupled into the analog section of the circuit.

Digital signal paths should also be kept short, and run lengths should be matched to avoid propagation delay mismatch. Terminations for ECL signals should be as close as possible to the receiving gate.

In high speed circuits, layout of the ground circuit is a critical factor. A single, low impedance ground plane, on the component side of the board, will reduce noise on the circuit ground. Power supplies should be capacitively coupled to the ground plane to reduce noise in the circuit. Multilayer boards allow designers to lay out signal traces without interrupting the ground plane, and provide low impedance power planes.

# AD9950 APPLICATION

The diagram shown below illustrates implementation of a 300 MSPS direct digital synthesizer using the AD9950 32-bit phase accumulator and the AD9720 10-bit 300 MSPS digital-to-analog converter (DAC). The AD9950 is controlled by a 16-bit microprocessor, which provides tuning data for the system.

Phase-to-amplitude conversion uses a  $1k \times 9$  LUT and is stored in very fast (3 ns access time) ECL RAM. Data for the ECL RAM is stored permanently in a CMOS ROM and is transferred into the RAM as part of the initilization process discussed earlier.

Sine data for the LUT is based on the 12-bit phase data from the AD9950 and is calculated as:

ROUND 
$$\left[511.5 \times sin\left(\frac{A_0-A_9}{4096} \times 2\pi\right)\right]$$

This provides data for the AD9720 DAC that has a spectral purity of  $\leq$  76 dBFS.





Figure 10. AD9950 10-Bit DDS Application

# DIE LAYOUT AND MECHANICAL INFORMATION



Die Dimensions 175 $\times$ 172 $\times$ 15 ( $\pm$ 2) mils
Pad Dimensions
Metalization
Backing None
Substrate Potential
Passivation Nitride
Die Attach Gold Eutectic (Ceramic)
Bond Wire 1-1.3 mil, Gold; Gold Ball Bonding

# ORDERING GUIDE

Model Temperature Range		Package Description	Package Option*	
AD9950KJ	0°C to +70°C	68-Pin J-Leaded Ceramic	J-68	
AD9950TJ	−55°C to +125°C	68-Pin J-Leaded Ceramic	J-68	

<sup>\*</sup>J = J-leaded ceramic package; hermetically sealed ceramic package, similar to PLCC. For outline information see Package Information section.



# Serial Data Receiver

**LIU-01** 

# **FEATURES**

- Recovers Data From Lines Varying From 0 ft. to Over 6000 ft.
- Wide Data Range, Under 300bps to Over 6Mbps
- Accepts RZ and NRZ Data Formats
- Accepts Unipolar and Bipolar Transmission Formats
- Single +5Volt Operation
- Automatic Gain/ Equalization Control; Dynamic Range>60dB
- TTL/CMOS Compatible Clock and Data Outputs
- Provides LOSS-OF-CARRIER Output
- Suitable for T1, E1, T1C, T2, DDS, and LAN Applications
- Meets CCITT and ATT Specifications for ISDN Compatibility


# **APPLICATIONS**

- PBXs and LANs Using Twisted-Pair, Coax, or Fiber Optic Cable
- ISDN Compatible Equipment: Computers, FAX Machines, Test Equipment
- Industrial Communications/Process Control
- Digital Multiplexers, CSUs, and Switching Equipment


# GENERAL DESCRIPTION

The LIU-01 is a versatile monolithics receiver for use in serial data transmission networks. It allows the recovery of data transmitted in both RZ and NRZ formats over lines from 0 ft. to over 6000 ft. The LIU-01 separates the clock from data and presents both clock and data as TTL/CMOS compatible outputs. A LOSS-OF-CAR-RIER output is also provided to indicate that the incoming signal has fallen below a usable level. The LIU-01 incorporates a high gain preamplifier and dual ALBO ports enabling it to automatically Continued

# PIN CONNECTIONS



# **FUNCTIONAL BLOCK DIAGRAM**



# LIU-01

# **GENERAL DESCRIPTION Continued**

adjust for the signal attenuation and frequency distortion encountered at varying lengths of twisted-pair, coax, or fiber optic transmission lines. It will tolerate an input signal range of over 60dB and can handle data rates ranging from less than 300bps to greater than 6Mbps.

The LIU-01 meets all CCITT and ATT specifications for an ISDN compatible receiver interface. Additionally, it is directly compatible with the R8070 and, with one additional inverter gate, the DS2180 digital T1 transeivers.

# ORDERING INFORMATION <sup>†</sup>

	PAC	PACKAGE	
	CERDIP 16-PIN	PLASTIC 16-PIN	TEMPERATURE RANGE
	LIU01FQ	LIU01FP	XIND
		LIU-1FS <sup>††</sup>	XIND

Burn-in is available on commercial and industrial temperature range parts in CerDIP and plastic DIP packages.

# **ABSOLUTE MAXIMUM RATINGS**

MaximumVoltage, Pin 3 to Pin 11	6.5V, -0.5V
Maximum Voltage, Any Pin Except 12 and 13	V <sub>cc</sub>
Maximum Sinking Current, Any Pin	20mĂ
Operating Temperature Range	
Storage Temperature Range6	5°C to +150°C
Lead Soldering Temperature	+300°C
Junction Temperature	+150°C

PACKAGE TYPE	Θ <sub>jA</sub> (Note 1)	Θ <sub>jC</sub>	UNITS
16-Pin Hermetic DIP (Q)	94	12	°C/W
16-Pin Plastic DIP (P)	76	33	°C/W
16-Pin SOL (S)	92	27	°C/W

# NOTES:

# **ELECTRICAL CHARACTERISTICS** at $V_{CC} = 5V$ , $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ , unless otherwise noted.

				LIU-01F			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SUPPLY							
Supply Current	Icc	(Note 1)	_	20	28	mA	
Supply Voltage	Vcc		4.75	5.0	5.5	٧	
PREAMPLIFIER							
Preamplifier Open-Loop Gain	Ao	$\Delta A_V(Diff)/(2\Delta_{VIN}(Diff))$	52	56	_	dB	
Preamplifier Bandwidth	B <sub>W</sub>	-3dB (Note 2)	6	9	_	MHz	
Preamplifier Input Impedance, Differential	Z <sub>IN</sub>	f = 1.544MHz	-	50	_	kΩ	
Preamplifier Input Offset Voltage	Vos	(Note 1)	-	0.8	5	mV	
Preamplifier Output Impedance	Z <sub>OUT</sub>		_	50	100	Ω	
Preamplifier Output High	V <sub>OHA</sub>	T <sub>A</sub> = +25°C	3.8	4.0	-	٧	
Preamplifier Output Low	V <sub>OLA</sub>	T <sub>A</sub> = +25°C	-	1.0	1.2	٧	
Preamplifier Input Bias Current	ів	(Note 1)	_	-1	4	μА	
Preamplifier Input Offset Current	los	(Note 1)	-	0.01	0.5	μА	
Preamplifier Output Self-Bias Voltage	V <sub>DC</sub>	T <sub>A</sub> = +25°C	_	2.5	_	٧	
OUTPUT DRIVE							
Output High Voltage, LOC	V <sub>OHC</sub>	I <sub>L</sub> = 100μΑ	3.5	4.0	_	٧	
Output Low Voltage, LOC	V <sub>OLC</sub>	I <sub>L</sub> = 5mA	_	0.22	0.4	V	
Output High Voltage, RPOS, RNEG, RCLK	V <sub>OHD</sub>	I <sub>L</sub> = 400μA	3.2	3.5	_	v	
Output Low Voltage, RPOS, RNEG, RCLK	V <sub>OLD</sub>	I <sub>L</sub> = - 5mA	_	0.15	0.4	V	

tf For availability and burn-in information on SO and PLCC packages, contact your local sales office.

O<sub>jA</sub> is specified for worst case mounting conditions, i.e., O<sub>jA</sub> is specified for device in socket for CerDIP and P-DIP packages; O<sub>jA</sub> is specified for device soldered to printed circuit board for SOL package.

# **ELECTRICAL CHARACTERISTICS** at $V_{CC} = 5V$ , $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ , unless otherwise noted. *Continued*

	0/4/00/	CONDITIONS	MIN	LIU-01F TYP	MAX	UNITS
PARAMETER	SYMBOL	CONDITIONS				
Output Pulse Rise-Time	TOR		_	20	_	ns
Output Pulse Fall-Time	Tof			20		ns
Output Pulse-Width, RPOS, RNEG	P <sub>WD</sub>	f = 1.544MHz	_	648	_	ns
Output Pulse-Width, RCLK	P <sub>WC</sub>	f = 1.544MHz	_	280	_	ns
CLOCK CIRCUIT						
Oscillator Bias Voltage	V <sub>BIAS</sub>	V <sub>PIN5</sub>	_	4	_	٧
Tank Emitter-Follower Base Current	I <sub>TB</sub>	(Note 1)		5	_	μА
Oscillator Bias Current	losc		_	720	-	μА
Oscillator Injection Current	I <sub>INH</sub>			200	_	μА
Data Sampling Interval	T <sub>DS</sub>		_	20	-	ns
Delay Circuit Resistor	R <sub>d</sub>	Measured from Pin 6 to Pin 3 T <sub>A</sub> = +25°C	700	1000	1300	Ω
ALBO					· · · · · · · · · · · · · · · · · · ·	
ALBO Threshold	V <sub>TA</sub>	Differential Voltage, measured between Pins 1 and 2, required to activate the Peak Detector	1.35	1.5	1.65	, <b>v</b>
ALBO Threshold ±Differential	V <sub>TAD</sub>		-	_	75	mV
ALBO ON Voltage	V <sub>014</sub>	Measured at Pin 14, $[V_{PIN 1} - V_{PIN 2}] = ALBO Threshold + 20mV$	1.0	1.7	4.0	v
ALBO OFF Voltage V <sub>F14</sub>		Measured at Pins 12, 13, 14 (Note 1)	-	-	75	mV
Minimum ALBO Diode Resistance	R <sub>D</sub> MIN		_	6	15	Ω
Maximum ALBO Diode Impedance	R <sub>D</sub> MAX	f = 1.544MHz (Note 2)	20	30	_	kΩ
ALBO Diode Impedance Matching		R <sub>D</sub> = 100Ω	-	10	_	%
DATA/CLOCK THRESHOLDS						
Clock Threshold	V <sub>TC</sub>	Differential Voltage, measured between Pins 1 and 2, required to activate the Peak Detector	0.92	1.05	11.22	v
Clock Threshold as % of ALBO Voltage	V <sub>TC%</sub>		68	71	74	%
Data Threshold	V <sub>TD</sub>	Differential Voltage, measured between Pins 1 and 2, required to activate the Peak Detector	0.62	0.75	0.90	v
Data Threshold as % of ALBO Voltage	T <sub>CD%</sub>		46	50	54	%


NOTES:


Preamplifier self-biased V<sub>PIN 1</sub> ≈ V<sub>PIN 2</sub> ≈ V<sub>PIN 15</sub> ≈ V<sub>PIN 16</sub>.


<sup>2.</sup> Guaranteed by design.


# LIU-01


# TYPICAL ELECTRICAL CHARACTERISTICS

















# APPLICATIONS INFORMATION

# **FUNCTIONAL DESCRIPTION**

The Preamplifier: The LIU-01 contains a differential-input, differential-output preamplifier with a gain-bandwidth product of over 5GHz. Internally, the preamp outputs drive a differential signal into a set of threshold comparators. The external inverting preamp output is normally used only for biasing. The differential inputs and the external noninverting output behave as a conventional opamp. Thus, the preamplifier open-loop gain, AVOL, is specified as  $\Delta V_{\Delta}(+)/\Delta V_{IN}(Diff)$ . Preamplifier bandwidth, typically 9MHz, is the frequency at which Avol has fallen 3dB from its DC value. Unlike a 741-type op amp whose single-pole open-loop gain response provides unity gain stability, the LIU-01's preamplifier has been optimized for maximum gain-bandwidth product and exhibits a multiple-pole gain roll-off beyond 10MHz. The preamp's openloop gain and phase vs. frequency characteristics are shown in Figure 1. Specific points on these characteristic curves are listed in Table 1. The curves imply that the LIU-01 requires a minimum closed-loop gain of 200 for stability. By providing 46dB of feedback loop attenuation at 20MHz, the preamp will be stable with about 35° of phase margin. To aid in modeling the frequency response of the LIU-01 preamp, Table 2 lists the approximate locations of the first 6 open-loop poles.




FIGURE 1: LIU-01 preamplifier gain/phase vs frequency.


TABLE 1: Typical Preamp Gain/Phase Response

FREQUENCY (MHz)	A <sub>VOL</sub> (dB)	PHASE (DEG)
1.0	55.7	-8.7
1.544	55.7	-14.0
9.0	52.7	-82.7
20.0	45.8	-145.7
30.0	40.8	-180.8

TABLE 2: LIU-01 Preamp Model

A <sub>VOL</sub>	Ro	OPEN-LOOP POLES
		12MHz
56dB	$50\Omega$	20MHz
		$4 \times 135 MHz$

The LIU-01's preamp is designed to operate around a balanced DC common-mode bias level equal to roughly 50% of the supply voltage on both its inputs and outputs. This allows the outputs to achieve maximum swing when amplifying an AC coupled, bipolar signal. It also produces zero differential preamp output voltage for zero input signal. Operating from a +5V supply, the preamp outputs will balance at approximately +2.5V allowing an output voltage swing of ±1.5V around this bias level as illustrated in Figure 2.



**FIGURE 2:** The differential outputs of the LIU-01's preamplifier swing symmetrically around a DC bias point of about 2.5V.  $V_O(-)$  is inverted with respect to  $V_O(+)$  about this point.

Figures 3 and 4 show two methods of configuring the preamp to automatically self-bias both the inputs and outputs to an optimum level. The single resistor and capacitor used in Figure 3 extracts the DC average of the inverting output and feeds it back to the noninverting input to establish the input common-mode level. This negative feedback will force the outputs to center their swing around the DC level at which  $V_O(Diff) = 0V$ . This type of self-biasing is practical only when the preamp is passing a balanced, AC coupled, bipolar signal. If the preamp must preserve the DC level of an unbalanced, unipolar signal, then a self-biasing scheme as is shown in Figure 4 is required. This network sets the input common-mode level by establishing the DC average of both differential outputs. In this way, the input common-mode level will always be that voltage at which  $V_O(Diff) = 0V$  regardless of the input signal.




FIGURE 3: Preamp self-biasing for use with AC coupled, balanced bipolar signals.




FIGURE 4: Universal preamplifier self-biasing technique allowing unipolar signal amplification.

Threshold Comparators: The LIU-01 contains three pairs of threshold comparators to monitor the differential outputs of the preamplifier. Each of the six comparators is set to detect a specific differential preamp output level. Three comparators measure positive differentials and three measure negative differentials. The individual thresholds are labeled as positive and negative Peak, Clock and Data as shown in Figure 5.




FIGURE 5: Six threshold comparators detect positive and negative differential preamp output levels.

The Peak detector outputs are used to perform an AGC-type function (ALBO) to maintain a constant preamp output level. The Clock detector thresholds are set at 71% of the Peak levels. When the Clock thresholds are reached, the comparators send a synchronization pulse to the on-board oscillator to lock its frequency to that of the incoming signal. The Data detector thresholds are set at 50% of the Peak levels for maximum noise immunity. The outputs of these comparators provide the digital data which is clocked into the output latches. A preamp differential output which exceeds the positive Data threshold represents a digital "1" and produces a high output on RPOS. Exceeding the negative Data threshold, also a digital "1", produces a high output on RNEG. A preamp output which exceeds neither Data threshold, a digital "0", produces a low output on both RPOS and RNEG.

**ALBO/LOC:** Both the ALBO and LOC functions are driven from the Peak threshold detector outputs. The ALBO, Automatic Line Build-Out, circuitry consists of two current driven diodes which act as variable impedance elements enabling the LIU-01 to close

an AGC loop around the preamplifier. As a Peak level is detected, a current pulse is sourced into the ALBO diodes. These pulses are averaged to a DC current by an external ALBO filter capacitor. As the current flowing through the diodes increases, their incremental impedance is lowered as described by the exponential I-V curve for a diode-connected NPN transistor shown in Figure 6. The impedance of the NPN transistor emitters which source the current to the ALBO diodes follows an identical curve. Because the bases of these transistors look like an AC short to ground by virtue of the external ALBO filter capacitor, the total AC impedance of each ALBO port looks like the parallel combination of two diodes:

Equation 1 
$$R_D \cong \frac{0.026V}{2I_D} + R_{STRAY}$$

where ID equals the DC current flowing through the diodes and R<sub>STRAY</sub> represents the stray resistance inherent in the LIU-01, about  $3\Omega$ . The longer a Peak level is detected, the greater ID becomes, lowering RD. When no Peak levels are detected, the voltage on the ALBO filter capacitor becomes zero, shutting off current to the diodes. Under this condition, the stray pin capacitance of about 3pF will limit maximum ALBO impedance. A 1.544MHz signal will see an effective port ALBO impedance of about  $30k\Omega$ . In addition to shutting off the ALBO diodes, the loss of voltage on the ALBO filter will trigger the simple two-transistor comparator that forms the Loss-of-Carrier detector, LOC, bringing that output low. This signal can be used to warn the digital system receiving the data from the LIU-01 that the incoming signal has fallen below a manageable level and any data output under this condition may be false. If a Peak level is again detected and ALBO filter voltage rises above about 0.7V. LOC will return high indicating that the received data is again valid.




FIGURE 6: The incremental impedance of the diodeconnected NPN transistor used as the ALBO diode is dependent on the DC bias current flowing through it.

**The Oscillator:** The LIU-01's on-board oscillator is designed to be free-running at a frequency,  $f_o$ , set by an external inductor and capacitor, where  $f_o \cong 1/(2\pi\sqrt{LC})$ . The phase and exact frequency of the oscillator are synchronized to the incoming data signal by the Clock threshold comparators. Each time the preamplifier's differential output exceeds the Clock thresholds, the comparator's outputs inject a current pulse into the LC tank oscillator aligning its oscillation with the incoming signal. During periods

where no Clock levels are detected by the comparators, the LC tank's oscillation will relax back to its own resonant frequency. An internal comparator is used to square the LC tank's sinusoidal oscillation into a digital level clock. This comparator incorporates a delay function to allow the user to control when the clock edge will reach the output latches. The clock signal then passes through an inverter buffer and is presented as a TTL/CMOS compatible output, RCLK.

The Output Latches: Two edge-triggered, D-type latches provide the TTL/CMOS compatible digital data outputs, RPOS and RNEG, of the LIU-01. The digital information at the outputs of the Data threshold comparators is clocked into these latches on the rising edge of the internal clock. This corresponds to RPOS and RNEG both being updated on the falling edge of the output clock. The latched data outputs will remain stable until they are updated again by the next clock cycle, therefore, the rising edge of the RCLK can be used directly to shift RPOS and RNEG into a shift register or onto a microprocessor bus. The timing of the LIU-01 digital outputs is illustrated in Figure 7. The output architecture of the LIU-01 is directly compatible with the R8070 digital transceiver. Unlike the R8070, the DS2180 digital transceiver clocks data in on the falling edge of the input clock. Using an inverting gate to invert RCLK enables the LIU-01 to shift data into the DS2180.




FIGURE 7: The LIU-01's output timing insures that the data outputs are stable on the rising edge of RCLK. Skew between outputs is typically 10ns.

# **DESIGNING WITH THE LIU-01**

# **DESIGNING A WIDEBAND AMPLIFIER**

Figure 8 shows a typical configuration using the LIU-01's preamplifier to create a high gain, wideband amplifier. The capacitor  $C_1$  determines the amplifier's low frequency gain roll-off while resistors  $R_1$  and  $R_2$ set the AC closed-loop gain. At DC, the amplifier is in unity gain. A zero at  $\omega_1 = 1/(R_2C_1)$  causes the AC gain to rise until a pole is reached at  $\omega_2 = 1/(R_1C_1)$ . The final value of closed-loop signal gain is equal to:

Equation 2 
$$A_{VCL} = \frac{A_{VOL}}{1 + \left(\frac{A_{VOL}R_1}{R_2}\right)}$$




FIGURE 8: Typical noninverting preamplifier gain configuration with self-biasing.

To ensure preamp stability, the ratio  $R_2/R_1$  must be a minimum of 200 to a bandwidth of at least 20MHz. Low value resistors should be used for  $R_2$  and  $R_1$  to minimize the effects of stray capacitance in the feedback loop. Since PC board applications exhibit at least 2pF of stray feedback capacitance (equal to about  $4k\Omega$  impedance at 20MHz),  $R_1$  should be less than  $20\Omega$ .

Because the preamp's differential output voltage is monitored by the internal threshold comparators, any output offset will degrade the symmetry of positive and negative threshold levels. Operating the preamplifier in DC unity gain is instrumental in minimizing the output offset voltage. Offset can be further reduced by balancing the preamp's DC input source impedance. Preamp output loading in the form of feedback and biasing networks should also be balanced to ensure uniform inverting action between the two preamp outputs.

## AGC USING THE ALBO DIODES

The variable impedance action of the LIU-01's internal ALBO diodes can be used to create a wide dynamic range AGC loop with the preamplifier as shown in Figure 9. While the preamp operates at a fixed AC gain, the input signal is variably attenuated by the impedance-divider networks of  $\rm R_1/Z_{D_1}$  and  $\rm R_2/Z_{D_2}$ . As the input signal magnitude increases and the preamp's outputs cross the Peak thresholds, ALBO diode impedance decreases providing more signal attenuation prior to the preamplifier input. If input signal magnitude decreases, diode impedance will increase, reducing signal attenuation. The result is a constant preamp input level creating a constant preamp output amplitude.

The DC blocking capacitors  $C_1$  and  $C_2$  are required to remove from the signal path the DC bias voltage, 0V to 0.8V, of the ALBO diodes. These capacitors also create a frequency dependency by adding a pole/zero pair in the attenuation characteristics of each ALBO diode stage. Figure 10 illustrates the gain vs. frequency response of the first ALBO stage assuming that  $R_1 \!\!\!<\!\! R_2$  and  $Z_{D_1} \!\!\!<\!\! R_1$ . As  $Z_{D_1}$  changes depending on input signal amplitude,  $\omega_z$  also changes. At  $Z_{D_1} \!\!\!=\! R_D \!\!\!\!$ MAX,  $\omega_z \!\!\!=\! \omega_p$ , and the stage gain equals unity with flat frequency response. At  $Z_{D_1} \!\!\!=\! R_D \!\!\!\!\!\!$ MIN, there is maximum separation between  $\omega_z$  and  $\omega_p$  and a maximum attenuation equal to approximately  $Z_{D_1}/R_1$ . Combining the effects of two ALBO stages allows the programming of two variable-duration poles and a gain ranging from unity to  $(Z_D,Z_D_r)/(R_1R_2)$ .




FIGURE 9: By attenuating the input signal through impedance dividers, the ALBO network simulates the attenuation and frequency characteristics of maximum line length.




FIGURE 10: The ALBO impedance creates frequency dependent attenuation.

## DESIGNING THE LC TANK OSCILLATOR

The oscillator on-board the LIU-01 is based on a pulsed LC resonant tank and produces a continuous "square-wave" clock output even in the absence of an incoming data signal. Connected as shown in Figure 11, the oscillator input, Pin 4, oscillates sinusoidally about the 4V oscillator bias, Pin 5. The nominal oscillation frequency, f<sub>o</sub>, is given by the formula:

Equation 3 
$$f_0 = \frac{1}{2\pi} \sqrt{\frac{1}{LC} - \frac{1}{4R_C^2}}$$

which takes into account the effect of the damping resistor, R. The damping resistor is used to reduce the Q of the LC tank where:

Equation 4 
$$Q = R\sqrt{\frac{C}{L}}$$




FIGURE 11: A simple LRC resonant tank oscillator is used by the LIU-01 to recover the encoded clock from an incoming data signal.

As the Q of the tank is reduced, the oscillation frequency becomes more easily pulled away from foby the synchronizing pulses of the Clock threshold comparators. A low Q, 2 to 10, is desirable for the receiver's oscillator because often the incoming data bit stream is timed at a clock rate slightly different from fo. The bit stream may also contain timing jitter where each data bit or packet of bits arrives with a slightly different clock timing. To ensure that no data bits are missed under these conditions, the LIU-01's oscillator must be flexible enough to track the clock frequency carried within the incoming bit stream. However, if the LIU-01's clock output is to be used to retransmit the recovered data, a higher Q, 10 to 30, is recommended as it greatly reduces transmitted jitter while still remaining flexible enough to tolerate input signal jitter.

The damping resistor also determines the amplitude of the LC tank's oscillation. Assuming R is the only dissipative element in the tank, its value can be calculated as a function of the peak-to-peak oscillation amplitude on Pin 4:

Equation 5 
$$R = \frac{\pi V_{p-p}}{4(720\mu A)}$$


where  $720\mu\text{A}$  equals the oscillator bias current,  $I_{OSC}$ . To avoid driving the tank oscillation onto the oscillator clamping diode contained within LIU-01,  $V_{p\text{-}p}$  should be set less than 1.2 $V_{p\text{-}p\text{-}}$ . Letting  $R=1.1k\Omega$  sets an optimum oscillation level of  $1V_{p\text{-}p}$  for the LIU-01.

The values for L and C can be calculated by choosing the desired Q and  $f_0$  and then substituting Equation 4 into Equation 3. The generalized formulas for L and C become:

Equation 6 
$$C = \frac{\sqrt{4Q^2 - 1}}{4\pi f_0 R}$$

Equation 7 
$$L = \frac{CR^2}{Q^2}$$

Note that to maintain a sustained oscillation during the absence of an incoming data bit stream, the Q of the LC tank must be greater than 1.



**FIGURE 12:** The LC tank is synchronized to the incoming data when the clock detector injection current, I<sub>INJ</sub>, is centered inside the oscillator's bias current pulse.

When an incoming data bit stream is of sufficient amplitude to cross the Clock detectors' thresholds, a pulse of current is injected into the tank to synchronize the oscillator frequency to that of the incoming encoded clock. When synchronization is achieved, the various voltage and current waveforms are aligned as shown in Figure 12.

For maximum noise and jitter immunity, the clock edge which latches data into the D-type output latches should appear centered in the period where valid data is present. This active clock edge, generated by the negative-going "zero crossing" of the oscillation voltage on Pin 4, which leads by 90° in phase the center of the synchronized data bit. To accommodate this phenomena, a capacitor is used on Pin 6 to delay the clock edge as it passes to the D-latches. For the LIU-01, the value of this capacitor is calculated as:

Equation 8 
$$C_{DELAY} = \frac{1}{5R_Df_O} - \frac{16ns}{R_D}$$

taking into account the value of the internal delay resistor,  $\rm R_D = 1 k\Omega$  nominal, and a small propagation delay associated with the logic gates inside the LIU-01.




FIGURE 13: The LIU-01 enables this 4-wire transceiver to recover T1 data at 1.544Mbits/s with an input signal level varying from 0dB to less than -38dB. The ALBO/equalization network is compatible with unshielded #22AWG twisted-pair wire measuring 16pf/ft.

# LIU-01

# TYPICAL APPLICATIONS

The circuit shown in Figure 13 is a complete bidirectional 4-wire T1 line interface. The LIU-01's oscillator tank is tuned to recover a 1.544MHz clock with a Q of about 2.4 for excellent litter tolerance. The line input network, including the preamplifier feedback loop and ALBO diodes, is designed to compensate for the losses and distortion of the #22AWG unshielded twisted-pair wire transmission line whose characteristics of loss vs. frequency vs. length are shown in Figure 14. The goal of the receiver's equalization network is to allow the recovery of 1.544Mb/s T1 format with an input level that varies from 0dB  $(6V_{p-p})$  to -38dB  $(75mV_{p-p})$  measured at a frequency 1/2 the data rate, 772kHz. At 0 ft. of transmission line, the receiver's incoming signal is at 0dB level with no frequency distortion. By 3000 feet, the signal is at -12dB level and falling at -6dB/octave, single-pole roll-off, between 770kHz and 1.544MHz. At 6000 feet of transmission line, the signal falls to -24dB with a -12dB/octave, double-pole frequency roll-off.

Data rate and transmission line characteristics play an important role in determining the maximum line length from which the LIU-01 can recover data. From Figure 14 it can be seen that #22AWG twisted-pair wire exhibits much less loss and frequency distortion at lower frequencies. Thus, the LIU-01 can recover data from much longer transmission lines if a lower data rate is used. Similarly, using a transmission line with less loss and frequency distortion will allow the LIU-01 to recover higher speed data over longer line lengths.




FIGURE 14: Both line attenuation and frequency distortion become worse as line length increases.

In the receiver's equalization network,  $R_7$  and  $C_7$  form one zero while  $R_9$ ,  $R_{10}$  and  $C_8$  create a second zero in addition to signal gain. At long transmission line length, this provides a doublezero rise plus gain to equalize the line's double-pole roll-off and attenuation. At short line length, the two ALBO diodes will be driven ON by the increased input signal amplitude and will create two poles in the equalization network as well as attenuation. At 0 ft., the two ALBO poles cancel the two network zeros, matching the line's flat frequency response and reducing the overall network gain to  $-12 {\rm dB}$  to accomodate the peak threshold comparators. The oscilloscope photos in Figure 15a and b show both 0 dB and  $-36 {\rm dB}$  incoming signal levels and the timing of the LIU-01 digital outputs.

While RCLK, RPOS, and RNEG can be connected directly to the receive inputs of the R8070 digital transceiver, an inverter gate must be used on RCLK when interfacing to the DS2180 which clocks in data on the negative edge of the received clock. To complete the line interface, a simple transmitter consisting of  $Q_1$ ,  $Q_2$ , and their Schottky diode clamps is driven through  $R_{16}$  and  $R_{17}$  directly from the TPOS and TNEG outputs of the digital transceiver, as shown in Figure 13.




FIGURE 15: The L/U-01 receives the signal, as shown in (a), ranging in amplitude from 0dB to -36dB and produces TTL/CMOS compatible digital outputs (b).

When designing a system with the LIU-01 receiver, every precaution should be taken to minimize the exposure of the sensitive analog circuit inputs to high frequency noise. Both the ground plane and the signal traces should be placed on the component side of the printed circuit board with the ground trace used to isolate the analog inputs from the digital outputs. All digital circuitry should be placed well away from the analog inputs.

Ideally though, the LIU-01's digital outputs should be connected directly to the receiving digital system by the shortest possible path to avoid the additional stray loading and noise radiation of long digital traces. If more than two digital inputs are to be driven by any of the LIU-01's outputs, or if the output traces are over 3 inches long, it is recommended that a CMOS 74HCT08 placed adjacent to the LIU-01 be used to buffer its outputs.

The oscilloscope photos in Figure 16 show the LIU-01's preamplifier output, pin #1, as it receives data patterns of a) 1-of-9 and b) QRSS at the end of 6000 ft. of transmission line. The nearly ideal equalization can be seen as the distinct half-sinusoidal pulses are recreated with no appreciable overshoot or undershoot resulting in the "wide-open" eye-pattern with better than 10dB interference margin, or signal-to-noise ratio, capability. With careful circuit layout, digital clock noise has been held to only about 50mV high frequency spikes. This same circuit can receive data without error from 0 ft. up to 9000 ft. of #22AWG transmission line.




FIGURE 16: The LIU-01's preamplifier output, pin #1, should produce half-sinusoidal pulses of recovered data signal when properly equalized for the transmission line. The circuit of Figure 13 has excellent response as shown here receiving at 6000 ft. a 1-of-9 pattern, a, and a QRSS pattern, b.

In some applications, such as passive transmission line monitoring, the receiver must not terminate the line, but instead appears as a very high impedence load. To accomodate this need and still provide a low source impedence to the LIU-01, a buffer amplifier can be used as shown in Figure 17. The JFET input of BUF-03 presents a very high impedence to the transmission line while driving the equalization network with less than  $10\Omega$  output impedence at 1.544MHz. This buffering technique works well when analog supply voltages of at least  $\pm 8$  volts are available to power the buffer. Figure 18 shows another technique for buffering the LIU-01 from the transmission line using only a single  $\pm 5$  volt supply. The emitter-follower transistor, Q1, appears to the line to be about a  $50 k\Omega$  impedence at 1.544MHz.

With a nominal collector current of 4mA set by the 500 $\Omega$  emitter resistor, Q1 drives the LIU-01's network with about 8 $\Omega$  output impedence. The AC coupling capacitor, C<sub>C</sub>, is required to remove the DC level shift of Q1's base-emitter voltage drop.

In Figure 19, the LIU-01 is used as an in-line monitor allowing data and clock to be read from the transmission line while simultaneously retransmitting a regenerated 0dB T1 signal. The data outputs RPOS and RNEG are logically recombined with RCLK by the 74HC00 which also acts directly as output line driver. The Schottky diode, D1, along with R1 and C1 stretch the duty cycle of RCLK from a nominal 43% to 50% as required for T1 transmission.






FIGURE 17: The OP-42 provides high impedance input to the equalization network without raising the source impedance to the LIU-01 preamplifier.



**FIGURE 18:** Emitter-follower  $Q_1$  acts as buffer between the equalization network and the transmission line while operating from only a +5V supply.



**FIGURE 19:** The LIU-01 acts an in-line monitor/repeater using 74HC00 as an output driver.  $D_1$ ,  $R_1$ , and  $C_1$  stretch the duty cycle of RCLK to 50%. The value of  $R_1$  depends on the operating data rate.



# PCM Repeaters

# RPT-82/RPT-83

# **FEATURES**

- Automatic ALBO Function
- Clock-Shutdown Circuit (RPT-83)
- Low-Power Operation (100mW)
- Pin Compatible with XR-C277


# **GENERAL DESCRIPTION**

The RPT-82/83 are integrated circuits that perform the active functions required for regenerative PCM repeaters. They can operate from less than 100kHz to greater than 3MHz. In PCM systems, information is transmitted by the presence or absence of bipolar pulses in specified time slots. The RPT-82/83 repeaters automatically adjust gain to optimize signal levels, determine if a pulse is present or not, and retransmit the reconstructed pulses.

The difference between the RPT-82 and the RPT-83 is that the RPT-83 contains a **clock-shutdown circuit**. This shutdown circuit senses the incoming signal level and disables the clock

drive if the incoming signal is below the level where accurate reconstruction is possible. This prevents noise or cross-talk from appearing as a valid signal that would be retransmitted.

# PIN CONNECTIONS & ORDERING INFORMATION




HERMETIC DIP SO

RPT82FQ RPT82FS

RPT83FQ RPT83FS

# **RPT-83 SIMPLIFIED SCHEMATIC**



# **RPT-82/RPT-83**

ABSOLUTE MAXIMUM RATINGS	
Pin 10 to Pin 7 or 6	±16.0V, -0.2V
Pin 15 to Pin 7 or 6	8.0V, -0.2V
Maximum Voltage at Pins 8 or 9	
Maximum Voltage at Pins 2, 3, 4, 5, 11, 12, 1	4 V <sub>CC2</sub>
Maximum Sinking Current at Pin 8 or 9	300mÃ
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Solding Temperature	300°C

Junction Temperature			150°C
PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	Θ <sub>JC</sub>	UNITS
16-Pin Hermetic DIP (Q)	100	16	°C/W
16-Pin SO (S)	111	35	°C/W

**ELECTRICAL CHARACTERISTICS** at  $V_{CC1} = 4.4V$ ,  $V_{CC2} = 6.8V$ ,  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ , unless otherwise noted.  $V_{PIN 6} = V_{PIN 7} = V_{PIN 13} = GND$ .

			RP	T-82/RP1	-83	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY						
Supply Current	1001	T <sub>A</sub> = +25°C (Note 1)	5.0	8.5	9.5	mA
Supply Current	l <sub>CC2</sub>	$T_A = +25$ °C (Note 1)	1.0	2.5	3.5	mA
Total Supply Current	l <sub>CC1</sub> + l <sub>CC2</sub>	$T_A = +25$ °C (Note 1)	6	11	13	mA
PREAMPLIFIER						,
Preamplifier Open-Loop Gain $\frac{\Delta V_{PIN 5}}{\Delta V_{PIN 2}}$	A <sub>o</sub>	Measure ΔV <sub>Pin 2</sub> necessary to change pins from 1.9V to 3.2V	44	48	51	dB
Preamplifier Bandwidth	B <sub>w</sub>	3dB Points (Note 2)	3	5	_	MHz
Preamplifier Input Impedance	Z <sub>IN</sub>		-	600	-	kΩ
Preamplifier Input Offset Voltage	Vos	V <sub>PIN 2</sub> - V <sub>PIN 3</sub> (Note 1)	_	1	15	mV
Preamplifier Output Impedance	Z <sub>out</sub>	(Note 2)	-	80	150	Ω
Preamplifier Output High	V <sub>OHA</sub>	$V_{PIN \ 4}$ with $V_{PIN \ 2} = 2.5V$ , $V_{PIN \ 3} = 2.7V$ , $T_A = +25$ °C	3.35	3.45	3.75	٧
Preamplifier Output Low	V <sub>OLA</sub>	$V_{PIN \ 4}$ with $V_{PIN \ 2} = 2.5V$ , $V_{PIN \ 3} = 2.3V$ , $T_A = +25$ °C	1.0	1.4	1.45	٧
Preamplier Input Bias Current	I <sub>B</sub>	I <sub>PIN 2</sub> or I <sub>PIN 3</sub> (Note 1)	-	1	4	μА
Preamplifier Input Offset Current	los	I <sub>PIN 2</sub> - I <sub>PIN 3</sub> (Note 1)	-	0.05	2	μА
OUTPUT DRIVE						
Output Voltage Swing	V <sub>OP</sub>	VPIN 8 High - VPIN 8 Low. VPIN 9 High - VPIN 9 Low	_	6	-	٧
Output Voltage, Low	V <sub>OL</sub>	T <sub>A</sub> = +25°C. I <sub>LOAD</sub> = 15mA	0.5	0.8	1.1	٧
Differential Output Voltage, Low	V <sub>OLD</sub>	T <sub>A</sub> = +25°C. I <sub>LOAD</sub> = 15mA	_	0.02	0.15	٧
Output Leakage Current	Гон	$V_{PIN 14} = 4.9V, V_{PIN 8} = V_{PIN 9} = 20V, (Note 1)$ $T_A = +25^{\circ}C$	_	0.05	50	μА
Output Pulse Rise-Time	Tos	(Note 2)	_	30	50	ns
Output Pulse Fall-Time	T <sub>OF</sub>	(Note 2)	_	10	60	ns
Output Pulse Width	P <sub>w</sub>	At f = 1.544MHz	-	324	_	ns
Pulse-Width Differential	P <sub>WD</sub>	(Note 2)	_	3	12	ns
Bipolar Violations at Maximum Density	BV, MAX		-	0	_	-
Bipolar Violations with Quasi-Random Input Pattern	BV <sub>R</sub> MAX		-	0	_	_
CLOCK CIRCUIT						
Tank Emitter-Follower Base Current	I <sub>TB</sub>	I <sub>PIN 14</sub> , VP <sub>IN 14</sub> = 4.9V (Note 1)	_	4	15	μА
Tank Input Impedance	Z <sub>INT</sub>	Measured from pin 14 to pin 15		300	_	kΩ
Oscillator Bias Current	losc	V <sub>PIN 14</sub> = 3.9V (I <sub>OSC</sub> -I <sub>TB</sub> ) (Note 1)	10	30	- 50	μА
Oscillator Injection Current	I <sub>INJ</sub>	Set V <sub>PIN 4</sub> - V <sub>PIN 5</sub> ±1.4V, V <sub>PIN 14</sub> = 3.9V (I <sub>INJ</sub> -I <sub>OSC</sub> )	60	160	190	μА
Delay Circuit Resistor	R <sub>d</sub>	Measured from pin 11 or pin 12 to pin 15, $T_A = +25$ °C	3.2	4.0	4.8	kΩ

NOTES:
 1. Θ<sub>jA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>jA</sub> is specified for device in socket for CerDIP package; Θ<sub>jA</sub> is specified for device soldered to printed circuit board for SO package.

**ELECTRICAL CHARACTERISTICS** at  $V_{CC1}$  = 4.4V,  $V_{CC2}$  = 6.8V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C, unless otherwise noted.  $V_{PIN 6}$  =  $V_{PIN 7}$  =  $V_{PIN 13}$  = GND. *Continued* 

			RPT-82/RPT-83				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
MISCELLANEOUS							
ALBO Threshold	V <sub>TA</sub>	Differential voltage, measured between pins 4 and 5, required to activate the Peak Detector. $T_A = +25^{\circ}C$	1.35	1.5	1.65	V	
Clock Threshold	ν <sub>τc</sub>	Differential voltage, measured between pins 4 and 5, required to activate the Data Detector $T_A = +25^{\circ}C$	0.85	1.0	1.2	V	
Data Threshold	V <sub>TL</sub>	Differential voltage, measured between pins 4 and 5, required to activate the Data Detector $T_A = +25^{\circ}C$	0.65	0.75	0.85	V	
Clock Threshold as % of ALBO Voltage	V <sub>TC%</sub>	T <sub>A</sub> = +25°C	67	73	78	%	
Data Threshold as % of ALBO Voltage	V <sub>TL%</sub>	T <sub>A</sub> = +25°C	46	54	58	%	
ALBO ON Voltage	V <sub>O16</sub>	Measured at pin 16, $[V_{p4} - V_{p5}] = ALBO$ Threshold	1.0	1.7	2.5	V	
ALBO OFF Voltage	V <sub>F16</sub>	Measured at pin 16 and pin 1 $T_A = +25^{\circ}C$	-	_	75	mV	
Minimum ALBO Diode Resistance	R <sub>D</sub> MIN		-	8	-	Ω	
Maximum ALBO Diode Impedance	R <sub>D</sub> MAX	f = 1.544MHz	-	30	_	kΩ	
ALBO Gain Range	A <sub>m</sub>	(Note 3)	36	48	-	dB	


NOTES:

# **FUNCTIONAL DESCRIPTION**

**Bipolar-pulse transmission**, the transmission of alternately positive and negative pulses, is used on repeater lines to remove the DC component present in unipolar PCM pulse trains. This also places the principal energy components in the 0–1.544MHz band, as opposed to the 0–3.088MHz band for

unipolar pulse trains. The absence of a DC component in bipolar pulse trains permits the repeater to be transformer-coupled to the repeater line and helps prevent time-shifting of the regenerator firing levels with variations in input pulse density (see Figure 1).

# **ENERGY SPECTRA OF BIPOLAR AND UNIPOLAR PULSE TRAINS**




<sup>1.</sup>  $V_{PIN}2 = 2.5V$ ; adjust  $V_{PIN 3}$  until  $V_{PIN 4} = V_{PIN 5}$ .

<sup>2.</sup> Sample tested.

<sup>3.</sup> Guaranteed by design.

# **RPT-82/RPT-83**

## FUNCTIONAL BLOCK DIAGRAM



The bipolar-PCM pulse train is transformer-coupled into the preamplifier as shown in the functional block diagram (Figure 2). The secondary of the input transformer is loaded with the proper terminating resistor, R<sub>T</sub>, to match the line impedance. One side of the transformer secondary is AC-coupled to ground by capacitor C1; the other side of the secondary winding is in series with resistance Rs. Resistor Rs and the RC network RACA are AC-coupled to the ALBO input by capacitor C2. The impedance of the ALBO (Automatic Line Build-Out) input to ground is governed by the amount of current through the ALBO diode. R<sub>S</sub>, in series with R<sub>A</sub>C<sub>A</sub>, provides signal attenuation proportional to the current flowing through the ALBO diode. When minimum current flows through the ALBO diode, C2 is offeetively isolated from ground and the input signal attentuation is minimal. The ALBO diode range of 8Ω to 30kΩ provides compensation for line losses of approximately 5dB to 41dB.


The preamplifier stage amplifies the input signal and applies it to the three comparators labeled **data detector**, **clock detector**, and **peak detector**, respectively. Each comparator provides an output whenever the signal exceeds the trip point on both positive and negative pulses. Each comparator trips at a different threshold. The data detector is set to trip at the 54% point; the clock detector trips at the 73% point; and the peak detector trips at peak amplitude. Thresholds and waveforms are shown in Figure 3.

Current pulses from the peak detector are integrated by the capacitor in the ALBO filter. This causes a relatively constant

current to flow through the emitter follower and D1. In the RPT-83, a low voltage at the ALBO filter enables the clock-shutdown circuit when there is no input signal. The clock-shutdown circuit turns off the clock amplifier so that neither the regenerated clock, nor the strobe outputs, are sent to the flip-flops. This prevents the RPT-83 from sending noise or cross-talk out as valid-appearing data pulses when the incoming data level is too low.

The clock detector output locks the oscillator to the input frequency. The following amplifier stages shape the oscillator

# THRESHOLDS AND WAVEFORMS



output and shift it in time. The phase-shift capacitor is selected to provide additional phase-shift so that the strobe pulses will occur at the center of the incoming pulses. This provides optimum timing for determining if a "1" or a "0" is present. A 0-to-30pF capacitor (10pF is typical at 1.544MHz) will optimize the performance of the complete repeater.

The delayed regenerated clock and the data-detector outputs drive the input flip-flops and output transistors. The output transistors are coupled to the transmission line through an output transformer.


# **DETAILED DESCRIPTION**

## PREAMPLIFIER

The preamplifier performs two basic functions. The first is to raise the level of the incoming signal to the correct level to trip the comparators. The second is to provide frequency/gain compensation to enhance the signal-to-noise ratio of the incoming signal. The preamp is designed to be operated in a near open-loop condition. A limited amount of feedback is used to control the frequency response. The gain-phase relationship of the preamp (see Figures 4 and 5) implies that the feedback network must have 40dB attenuation or more at 20MHz and above to ensure stability.

## **ALBO**

To enable the preamp to operate open-loop with a wide range of signal levels, the ALBO diode is connected between the preamp input and ground. Since the ALBO-diode conductance is directly proportional to the ALBO-diode current, and the ALBO diode is driven by the peak detector, any signal in excess of that required to trip the peak detector will be shunted to ground through the ALBO diode. This automatic-gain-control function maintains the signal at the optimum level to operate the clock and data detectors.



The combination of  $R_S$  and  $R_A$ , in parallel with both  $C_A$  and the series impedance of the ALBO diode, perform the following two functions: 1) the automatic-gain-control function previously described, and 2) the frequency/phase compensation for transmission-line losses.

# FREQUENCY/PHASE COMPENSATION

Frequency/phase compensation is desirable for three reasons:


- If the bandwidth is wider than necessary, noise and crosstalk outside of the signal-frequency band will appear at the threshold detectors. Out-of-band signals increase the probability that an incorrect logic decision will be made. These incorrect logic decisions will increase the bit error rate.
- Nonlinear phase-shifts in the transmission line may cause the signal to be distorted to the extent that bit errors occur. Phase compensation in the repeater can partly correct for this problem.
- Large phase-shifts in the preamplifier at high frequencies can cause instability if not compensated for by the feedback network. (See Figures 4 and 5).

## **CLOCK DETECTOR**


The clock detector drives the clock-tank circuit with a pulse each time that the incoming signal is greater than 73% of the average peak signal.

# **PEAK DETECTOR**

The peak detector drives the ALBO buffer and ALBO diode at the peak of the amplified "1" bits. Whenever the preamp AC-signal-output exceeds about 1.5V peak-to-peak, the ALBO buffer becomes forward biased and drives current into both the ALBO diode and the ALBO filter. This closed-loop AGC action maintains the preamp input signal at about 5mVp-p.



## RPT-82/83 IN TYPICAL 1.544MHz T1 REPEATER SYSTEM



# **APPLICATION**

In a typical T1, 1.544MHz repeater system (see Figure 6), the repeater is placed in series with a twisted-pair transmission line at distances of up to approximately 6000 feet. The power is supplied by a constant current of 60mA that is sent commonmode down the transmission line. This constant current is separated from the signal by input transformer T1 and output transformer T2, and is converted to voltages  $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  by zener diodes Z<sub>D1</sub> and Z<sub>D2</sub>. The signal is coupled into the input network by T1. One end of T1 is held at AC ground by C2; and the other end is terminated by the line-matching resistor R1. The line-matching resistor is followed with a resistive attenuator consisting of R2 and R3, and the ALBO series impedance R4. The two resistors, R2 and R3, isolate the changing ALBO-diode impedance from the transmission line such that the transmission line is always correctly terminated. Resistor R4, in series with the shunt ALBO-diode impedance, determines the amount of attenuation provided at any given ALBO-diode current. Capacitor C1 provides a shunt path to ground for signals that are above the signal frequency.

When the ALBO-diode impedance is high, the ALBO series and shunt impedances have very little effect, so the unattenuated signal is applied to the preamp input with only C1 affecting the frequency response. When the ALBO-diode input impedance is reduced by higher signal levels, more of the input signal is shunted to ground through the ALBO shunt impedance.

The ALBO shunt impedance, C3 and R5, changes the input attenuation vs. frequency such that the system has more high frequency response at low signal levels, and less high frequency response at high signal levels. This change in bandwidth with signal level is intended to partially compensate for the increased high-frequency losses that occur in long transmission lines.

The bias feedback components between pin 4 and pin 2, consisting of C7, R7, and C2, operate as a DC self-biasing network. This C-R-C network prevents AC feedback and allows the preamp to establish a balanced input-and-output DC bias of 2.5 to 2.6 volts. Resistor R11 provides the DC path for biasing between pins 5 and 3.

Resistor R11 and capacitor C6 provide an AC feedback path. Resistors R10 and R11 act as an AC voltage divider that is shunted by the variable impedance of the resonant circuit comprised of L2 and C9. This frequency-selective feedback path, between pin 5 and pin 3, increases preamp gain at approximately 900kHz which further improves the system signal-tonoise ratio. The beneficial effect of the frequency-selective network is shown in Figure 7. The lower trace is a typical input signal (all 1's in this example) and the upper trace is the preamp output.

Figures 8 and 9 show the appearance of different preamp inputs measured at pin 5. Figure 8 is typical of an all 1's signal pattern with very little cross-talk or noise. Figure 9 shows a normal pattern of random 1's and 0's.

Due to the automatic-gain-control action of the ALBO circuitry, the peak amplitude is held constant for line losses of approximately 5dB to greater than 36dB. These signals are superimposed on a DC level of approximately 2.5V.

The preamp output drives the clock detector (reference Figures 2 and 6) which drives the clock-tank circuitry (L1, C8, and R12). The signal at pin 14, a sine wave of 0.2 to 1.0Vp-p (depending upon the percentage of 1-bits), drives the clock amplifier. The phase-shift capacitor, C11, provides the additional phase shift so that this integrated and phase-shifted signal (Figure 10) will strobe the output flip-flops at the optimum time to determine if a 1-bit is present. If a 1-bit is present, outputs from the data detector and the strobe cause the flip-flops to drive alternate output transistors. This signal is coupled through the output transformer into the next section of transmission line (see Figure 11, all 1's; and Figure 12, a random 1-0 pattern).

Figure 13 is a scope photograph of the signals as observed at several locations in the system. All traces are DC coupled and referenced to zero volts at the bottom graticule line. All signals. except the output, are displayed at 1-volt-per-division. The output is shown at 2-volts-per-division. The signal is all 1's. The phase relationships are typical for this type of repeater.

The signals shown are:


- 1. The preamp output at pin 5.
- The clock-tank at pin 14.
- 3. The phase-shifted clock at pin 11.
- 4. The output signal at pin 8.


R13, 14, 15, and C12 control ringing and overshoot in the output waveform

The fault-locating winding with L3 and R16 is used in long-line systems to determine which repeater, in a large series of repeaters, has become defective.

The RPT-82 and RPT-83 can be used in a variety of systems over a wide range of frequencies. The low-frequency response is limited by the difficulty in maintaining useable Q in the clocktank circuit and by transformer-coupling losses. At high frequencies, the major limitation is the output-pulse rise-and-fall time.

The preamp is a high-gain, wide-bandwidth linear amplifier. Analog circuits do not have the noise rejection that is common with most digital circuits. To obtain best performance, certain precautions should be observed.








Figure 8








Figure 9





# **RPT-82/RPT-83**





Circuit layout techniques used for R.F. amplifiers should be followed. Use of double-sided boards with all unused circuit-board area made into a ground plane is highly recommended. Keep input and output leads as far apart as possible, and signal runs as short as possible. Locate the attenuator network and the ALBO series impedance R4 as close to pin 2 as possible.

Power supply voltages  $V_{\rm CC1}$  and  $V_{\rm CC2}$  should be bypassed near pins 10 and 15. A bypass capacitor between the  $V_{\rm CC2}$  connection on  $T_2$  and pin 7 is also recommended.



# PCM Repeater

**RPT-85** 

# **FEATURES**

- Automatic ALBO Function
- Low-Power Operation (100mW)
- Wide Data Rate Range <100 kbit/s to >3 Mbit/s
- Compatible with T1, CEPT/E1, and T1C Systems
- Pin Compatible with XR-T445

# ORDERING INFORMATION †

PAC	KAGE	OPERATING
 CERDIP	so	TEMPERATURE RANGE
RPT-85FQ <sup>†</sup>	RPT-85FS <sup>††</sup>	XIND

<sup>†</sup> Burn-in is available on extended industrial temperature range parts in CerDIP.


# **GENERAL DESCRIPTION**

The RPT-85 is an integrated circuit that performs the active functions required for regenerative PCM repeaters. It can oper-


ate from less than 100kHz to greater than 3MHz. In PCM systems, information is transmitted by the presence or absence of bipolar pulses in specified time slots. The RPT-85 repeater automatically adjusts gain to optimize signal levels, determines if a pulse is present or not, and retransmits the reconstructed pulses.

For higher dynamic range performance and single supply designs, see RPT-86 and RPT-87.

# PIN CONNECTIONS



# **RPT-85 SIMPLIFIED SCHEMATIC**



<sup>††</sup> For availability and burn-in information on SO packages, contact your local sales office

# **RPT-85**

# 

Operating Temperature Range .....-40°C to +85°C

Storage Temperature Range .....-65°C to +150°C Lead Soldering Temperature ......300°C

Junction Temperature .			150°C
PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	Θ <sub>jC</sub>	UNITS
16-Pin Hermetic DIP (Q)	100	16	°C/W
16-Pin SO (S)	111	35	°C/W
NOTE:			

NOTE:

 \textcolor{\textbf{\textit{B}}\_{\beta}} is specified for worst case mounting conditions, i.e., \textcolor{\textbf{\text{B}}\_{\beta}} is specified for device in socket for CerDIP package; \textcolor{\text{B}}\_{\beta} is specified for device soldered to printed circuit board for SO package.

# **ELECTRICAL CHARACTERISTICS** at $V_{CC1}$ = 4.4V, $V_{CC2}$ = 6.8V, -40°C $\leq$ $T_A \leq$ +85°C, unless otherwise noted. $V_{PIN 6}$ = $V_{PIN 7}$ = $V_{PIN 13}$ = GND.

PARAMETER	SYMBOL	CONDITIONS	MIN	RPT-85 TYP	MAX	UNITS
SUPPLY			***************************************			
Supply Current	l <sub>CC1</sub>	T <sub>A</sub> = +25°C (Note 1)	5.0	8.5	9.5	mA
Supply Current	l <sub>CC2</sub>	T <sub>A</sub> = +25°C (Note 1)	1.0	2.5	3.5	mA
Total Supply Current	l <sub>CC1</sub> + l <sub>CC2</sub>	T <sub>A</sub> = +25°C (Note 1)	6	11	13	mA
PREAMPLIFIER						
Preamplifier Open-Loop Gain $\frac{\Delta V_{PIN.5}}{\Delta V_{PIN.2}}$	A <sub>O</sub>	Measure ∆V <sub>PIN 2</sub> Necessary to Change Pins From 1.9V to 3.2V	44	48	53	dB
Preamplifier Bandwidth	B <sub>W</sub>	3dB Points (Note 2)	3	5	-	MHz
Preamplifier Input Impedance	Z <sub>IN</sub>		-	600	_	kΩ
Preamplifier Input Offset Voltage	Vos	V <sub>PIN 2</sub> - V <sub>PIN 3</sub> (Note 1)	-	1	15	mV
Preamplifier Output Impedance	Z <sub>OUT</sub>	(Note 2)	-	80	150	Ω
Preamplifier Output High	V <sub>OHA</sub>	$V_{PIN \ 5}$ with $V_{PIN \ 2} = 2.5V$ , $V_{PIN \ 3} = 2.7V$ , $T_A = +25$ °C	3.35	3.45	3.75	V
Preamplifier Output Low	V <sub>OLA</sub>	$V_{PIN 5}$ with $V_{PIN 2} = 2.5V$ , $V_{PIN 3} = 2.3V$ , $T_A = +25$ °C	1.0	1.4	1.45	٧
Preamplifier Input Bias Current	I <sub>B</sub>	I <sub>PIN 2</sub> or I <sub>PIN 3</sub> (Note 1)	_	1	4	μА
Preamplifier Input Offset Current	los	I <sub>PIN 2</sub> - I <sub>PIN 3</sub> (Note 1)	_	0.05	2	μА
OUTPUT DRIVE	***************************************					
Output Voltage Swing	V <sub>OP</sub>	VPIN 8 High - VPIN 8 Low. VPIN 9 High - VPIN 9 Low	-	6	_	٧
Output Voltage, Low	V <sub>OL</sub>	T <sub>A</sub> = +25°C. I <sub>LOAD</sub> = 15mA	0.5	0.8	1.1	V
Differential Output Voltage, Low	V <sub>OLD</sub>	T <sub>A</sub> = +25°C. I <sub>LOAD</sub> = 15mA	_	0.02	0.15	٧
Output Leakage Current	l <sub>он</sub>	$V_{PIN 14} = 4.9V, V_{PIN 8} = V_{PIN 9} = 20V, (Note 1)$ $T_A = +25$ °C	_	0.05	50	μА
Output Pulse Rise-Time	t <sub>OR</sub>	(Note 2)	_	30	50	ns
Output Pulse Fall-Time	tof	(Note 2)	_	10	60	ns
Output Pulse Width	P <sub>w</sub>	At f = 1.544MHz	_	324	-	ns
Pulse-Width Differential	P <sub>wD</sub>	(Note 2)	_	3	12	ns
Bipolar Violations at Maximum Density	BV <sub>1</sub> MAX		_	0	_	_
Bipolar Violations with Quasi-Random Input Pattern	BV <sub>R</sub> MAX		_	0	-	_
CLOCK CIRCUIT						
Tank Emitter-Follower Base Current	I <sub>TB</sub>	I <sub>PIN 14</sub> , V <sub>PIN 14</sub> = 4.9V (Note 1)	_	4	15	μА
Tank Input Impedance	Z <sub>INT</sub>	Measured From Pin 14 to Pin 15	-	300	-	kΩ
Oscillator Bias Current	losc	V <sub>PIN 14</sub> = 3.9V (I <sub>OSC</sub> -I <sub>TB</sub> ) (Note 1)	10	30	50	μА
Oscillator Injection Current	I <sub>INJ</sub>	Set V <sub>PIN 4</sub> - V <sub>PIN 5</sub> ±1.4V, V <sub>PIN 14</sub> = 3.9V (I <sub>INJ</sub> - I <sub>OSC</sub> )	60	160	190	μА
Delay Circuit Resistor	R <sub>d</sub>	Measured From Pin 11 or Pin 12 to Pin 15, T <sub>A</sub> = +25°C	3.2	4.0	4.8	kΩ

**ELECTRICAL CHARACTERISTICS** at  $V_{CC1} = 4.4V$ ,  $V_{CC2} = 6.8V$ ,  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ , unless otherwise noted.  $V_{PIN 6} = V_{PIN 7} = V_{PIN 13} = GND$ . *Continued* 

				RPT-85		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MISCELLANEOUS						
ALBO Threshold	V <sub>TA</sub>	Differential voltage, measured between pins 4 and 5, required to activate the Peak Detector.  T <sub>A</sub> = +25°C	1.35	1.5	1.65	V
Clock Threshold	v <sub>tc</sub>	Differential voltage, measured between pins 4 and 5, required to activate the Data Detector. $T_A = +25^{\circ}C$	0.85	1.0	1.2	V
Data Threshold	V <sub>TL</sub>	Differential voltage, measured between pins 4 and 5, required to activate the Data Detector. $T_A = +25^{\circ}C$	0.65	0.75	0.85	V
Clock Threshold as % of ALBO Voltage	V <sub>TC%</sub>	T <sub>A</sub> = +25°C	67	73	78	%
	V <sub>TL%</sub>	T <sub>A</sub> = +25°C	46	54	58	%
ALBO ON Voltage	V <sub>O 16</sub>	Measured at Pin 16, [V <sub>PIN 4</sub> - V <sub>PIN 5</sub> ] = ALBO Threshold	1.0	1.7	2.5	V
ALBO OFF Voltage	V <sub>F16</sub>	Measured at Pin 16 and Pin 1 T <sub>A</sub> = +25°C (Note 1)	_	_	75	mV
Minimum ALBO Diode Resistance	R <sub>D</sub> MIN		_	8	_	Ω
Maximum ALBO Diode Impedance	R <sub>D</sub> MAX	f = 1.544MHz	_	30	_	kΩ
ALBO Gain Range	A <sub>m</sub>	(Note 3)	36	48	_	dB

NOTES:

# **FUNCTIONAL DESCRIPTION**

**Bipolar-pulse transmission**, the transmission of alternately positive and negative pulses, is used on repeater lines to remove the DC component present in unipolar PCM pulse trains. This also places the principal energy components in the 0–1.544MHz band, as opposed to the 0–3.088MHz band for

unipolar pulse trains. The absence of a DC component in bipolar pulse trains permits the repeater to be transformer-coupled to the repeater line and helps prevent time-shifting of the regenerator firing levels with variations in input pulse density (see Figure 1).




FIGURE 1: Energy Spectra of Bipolar and Unipolar Pulse Trains

<sup>1.</sup>  $V_{PIN 2} = 2.5V$ ; adjust  $V_{PIN 3}$  until  $V_{PIN 4} = V_{PIN 5}$ .

<sup>2.</sup> Sample tested.

<sup>3.</sup> Guaranteed by design.




FIGURE 2: Functional Block Diagram

The bipolar-PCM pulse train is transformer-coupled into the preamplifier as shown in the functional block diagram (Figure 2). The secondary of the input transformer is loaded with the proper terminating resistor, R<sub>T</sub>, to match the line impedance. One side of the transformer secondary is AC-coupled to ground by capacitor C,; the other side of the secondary winding is in series with resistance  $R_S$ . Resistor  $R_S$  and the RC network  $R_A C_A$  are AC-coupled to the ALBO (Automatic Line Build-Out) input by capacitor C2. The impedance of the ALBO input to ground is governed by the amount of current through the ALBO diode. R<sub>s</sub>, in series with R, C, provides signal attenuation proportional to the current flowing through the ALBO diode. When minimum current flows through the ALBO diode, Co is effectively isolated from ground and the input signal attenuation is minimal. The ALBO diode range of  $8\Omega$  to  $30k\Omega$  provides compensation for line losses of approximately 5dB to 41dB.

The preamplifier stage amplifies the input signal and applies it to the three comparators labeled **data detector**, **clock detector**, and **peak detector**, respectively. Each comparator provides an output whenever the signal exceeds the trip point on both positive and negative pulses. Each comparator trips at a different threshold. The data detector is set to trip at the 54% point; the clock detector trips at the 73% point; and the peak detector trips at peak amplitude. Thresholds and waveforms are shown in Figure 3.

Current pulses from the peak detector are integrated by the capacitor in the ALBO filter. This causes a relatively constant cur-

rent to flow through the emitter follower and D<sub>1</sub>.

The clock detector output locks the oscillator to the input frequency. The following amplifier stages shape the oscillator output and shift it in time. The phase-shift capacitor is selected to provide additional phase-shift so that the strobe pulses will occur at the center of the incoming pulses. This provides optimum timing for determining if a "1" or a "0" is present. A 0-to-30pF capacitor (10pF is typical at 1.544MHz) will optimize the performance of the complete repeater.




FIGURE 3: Thresholds and Waveforms

The delayed regenerated clock and the data-detector outputs drive the input flip-flops and output transistors. The output transistors are coupled to the transmission line through an output transformer.

# DETAILED DESCRIPTION

# PREAMPLIFIER

The preamplifier performs two basic functions. The first is to raise the level of the incoming signal to the correct level to trip the comparators. The second is to provide frequency/gain compensation to enhance the signal-to-noise ratio of the incoming signal. The preamp is designed to be operated in a near open-loop condition. A limited amount of feedback is used to control the frequency response. The gain-phase relationship of the preamp (see Figures 4 and 5) implies that the feedback network must have 40dB attenuation or more at 20MHz and above to ensure stability.

## **ALBO**

To enable the preamp to operate open-loop with a wide range of signal levels, the ALBO diode is connected between the preamp input and ground. Since the ALBO-diode conductance is directly proportional to the ALBO-diode current, and the ALBO diode is driven by the peak detector, any signal in excess of that required to trip the peak detector will be shunted to ground through the ALBO diode. This automatic-gain-control function maintains the signal at the optimum level to operate the clock and data detectors.

The combination of  $\rm R_S$  and  $\rm R_A$ , in parallel with both  $\rm C_A$  and the series impedance of the ALBO diode, perform the following two

functions: 1) the automatic-gain-control function previously described, and 2) the frequency/phase compensation for transmission line losses.

# FREQUENCY/PHASE COMPENSATION

Frequency/phase compensation is desirable for three reasons:

- If the bandwidth is wider than necessary, noise and crosstalk outside
  of the signal-frequency band will appear at the threshold detectors. Out-of-band signals increase the probability that an incorrect logic decision will be made. These incorrect logic decisions
  will increase the bit error rate.
- Nonlinear phase-shifts in the transmission line may cause the signal to be distorted to the extent that bit errors occur. Phase compensation in the repeater can partly correct for this problem.
- Large phase-shifts in the preamplifier at high frequencies can cause instability if not compensated for by the feedback network (see Figures 4 and 5).

# **CLOCK DETECTOR**

The clock detector drives the clock-tank circuit with a pulse each time that the incoming signal is greater than 73% of the average peak signal.

# **PEAK DETECTOR**

The peak detector drives the ALBO buffer and ALBO diode at the peak of the amplified "1" bits. Whenever the preamp AC-sigal-output exceeds about 1.5V peak-to-peak, the ALBO buffer becomes forward biased and drives current into both the ALBO diode and the ALBO filter. This closed-loop AGC action maintains the preamp input signal at about 5mV<sub>p-p</sub>.




FIGURE 4: Preamplifier Frequency Response




FIGURE 5: Preamplifier Phase Response




FIGURE 6: RPT-85 in Typical 1.544MHz T1 Repeater System

# **APPLICATION**

In a typical T1, 1.544MHz repeater system (see Figure 6), the repeater is placed in series with a twisted-pair transmission line at distances of up to approximately 6000 feet. The power is supplied by a constant current of 60mA that is sent commonmode down the transmission line. This constant current is separated from the signal by input transformer T, and output transformer T $_2$ , and is converted to voltages V $_{\rm CC1}$  and V $_{\rm CC2}$  by zener diodes ZD $_1$  and ZD $_2$ . The signal is coupled into the input network by T<sub>1</sub>. One end of T<sub>1</sub> is held at AC ground by C<sub>2</sub>; and the other end is terminated by the line-matching resistor R. The line-matching resistor is followed with a resistive attenuator consisting of R2 and R3, and the ALBO series impedance R4. The two resistors, R<sub>2</sub> and R<sub>2</sub>, isolate the changing ALBO-diode impedance from the transmission line such that the transmission line is always correctly terminated. Resistor R4, in series with the shunt ALBO-diode impedance, determines the amount of attenuation provided at any given ALBO-diode current. Capacitor C, provides a shunt path to ground for signals that are above the signal frequency.

When the ALBO-diode impedance is high, the ALBO series and shunt impedances have very little effect, so the unattenuated signal is applied to the preamp input with only C<sub>1</sub> affecting the frequency response. When the ALBO diode input impedance is reduced by higher signal levels, more of the input signal is shunted to ground through the ALBO shunt impedance.

The ALBO shunt impedance,  $\mathrm{C_3}$  and  $\mathrm{R_5}$ , changes the input attenuation vs. frequency such that the system has more high frequency response at low signal levels, and less high frequency response at high signal levels. This change in bandwidth with signal level is intended to partially compensate for the increased high-frequency losses that occur in long transmission lines.

The bias feedback components between pin 5 and pin 2, consisting of C $_7$ , R $_7$ , and C $_2$ , operate as a DC self-biasing network. This C-R-C network prevents AC feedback and allows the preamp to establish a balanced input-and-output DC bias of 2.5 to 2.6 volts. Resistor R $_{11}$  provides the DC path for biasing between pins 4 and 3.

Resistor  $R_{11}$  and capacitor  $C_6$  provide an AC feedback path. Resistors  $R_{10}$  and  $R_{11}$  act as an AC voltage divider that is shunted by the variable impedance of the resonant circuit comprising  $L_2$  and  $C_9$ . This frequency-selective feedback path, between pin 4 and pin 3, increases preamp gain at approximately 900kHz which further improves the system signal-to-noise ratio. The beneficial effect of the frequency-selective network is shown in Figure 7. The lower trace is a typical input signal (all 1's in this example) and the upper trace is the preamp output.

Figures 8 and 9 show the appearance of different preamp inputs measured at pin 4. Figure 8 is typical of an all 1's signal pattern with very little crosstalk or noise. Figure 9 shows a normal pattern of random 1's and 0's.

Due to the automatic-gain-control action of the ALBO circuitry, the peak amplitude is held constant for line losses of approximately 5dB to greater than 36dB. These signals are superimposed on a DC level of approximately 2.5V.

The preamp output drives the clock detector (reference Figures 2 and 6) which drives the clock-tank circuitry ( $L_1$ ,  $C_8$ , and  $R_{12}$ ). The signal at pin 14, a sine wave of 0.2 to 1.0V  $_{p-p}$  (depending upon the percentage of 1-bits), drives the clock amplifier. The phase-shift capacitor,  $C_{11}$ , provides the additional phase shift so that this integrated and phase-shifted signal (Figure 10) will strobe the output flip-flops at the optimum time to determine if a 1-bit is present. If a 1-bit is present, outputs from the data detector and the strobe cause the flip-flops to drive alternate output transistors. This signal is coupled through the output transformer into the next section of transmission line (see Figure 11, all 1's; and Figure 12, a random 1-0 pattern).

Figure 13 is a scope photograph of the signals as observed at several locations in the system. All traces are DC coupled and referenced to zero volts at the bottom graticule line. All signals, except the output, are displayed at 1-volt-per-division. The output is shown at 2-volts-per-division. The signal is all 1's. The phase relationships are typical for this type of repeater.

The signals shown are:

- 1. The preamp output at pin 4.
- 2. The clock-tank at pin 14.
- 3. The phase-shifted clock at pin 11.
- 4. The output signal at pin 8.

 $R_{13}$ ,  $R_{14}$ ,  $R_{15}$  and  $C_{12}$  control ringing and overshoot in the output waveform.

The fault-locating winding with  $L_3$  and  $R_{16}$  is used in long-line systems to determine which repeater, in a large series of repeaters, has become defective.

The RPT-85 can be used in a variety of systems over a wide range of frequencies. The low-frequency response is limited by the difficulty in maintaining useable Q in the clock-tank circuit and by transformer-coupling losses. At high frequencies, the major limitation is the output-pulse rise-and-fall time.

The preamp is a high-gain, wide-bandwidth linear amplifier. Analog circuits do not have the noise rejection that is common with most digital circuits. To obtain best performance, certain precautions should be observed.

Circuit layout techniques used for R.F. amplifiers should be followed. Use of double-sided boards with all unused circuitboard area made into a ground plane is highly recommended. Keep input and output leads as far apart as possible, and signal runs as short as possible. Locate the attenuator network and the ALBO series impedance  $R_{\rm A}$  as close to pin 2 as possible.

Power supply voltages  $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  should be bypassed near pins 10 and 15. A bypass capacitor between the  $V_{\text{CC2}}$  connection on  $T_2$  and pin 7 is also recommended.




FIGURE 7




FIGURE 8




FIGURE 9

# **RPT-85**




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 13



# **Low Power PCM Repeaters**

# **RPT-86/RPT-87**

# **FEATURES**

- Low Power Consumption (56mW)
- Single-Supply Operation
- Wide Data Rate Range <100kbit/s to >3Mbit/s
- Dual ALBO Diodes; Dynamic Range >50dB
- Clock-Shutdown Circuit (RPT-87)

# ORDERING INFORMATION<sup>†</sup>

 	PACKAGE	OPERATING TEMPERATURE		
CERDIP	PLASTIC	so	RANGE	
RPT86FQ	RPT86FP	RPT86FS <sup>††</sup>	XIND	
RPT87FQ	RPT87FP	RPT87FS <sup>††</sup>	XIND	

- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP packages.
- ## For availability and burn-in information on SO packages, contact your local sales office.

# **GENERAL DESCRIPTION**


The RPT-86 and RPT-87 are monolithic repeater circuits containing all the active functions required in regenerative PCM repeaters. These devices automatically adjust gain to optimize signal levels, determine if a pulse is present, and re-transmit the reconstructed pulses. The RPT-86 and RPT-87 operate at data rates from under 100kbit/s to over 3Mbit/s and are compatible

with T1 (1.544Mbit/s), CEPT/E1 (2.048Mbit/s), and T1C (3.152Mbit/s) systems.


A key feature of the RPT-86/RPT-87 repeaters is the ability to operate on a single supply of 5.6V with a typical quiescent supply current of only 10mA. In addition, the RPT-86 and RPT-87 have two Automatic Line Build-Out (ALBO) diodes coupled with a high-gain preamplifier that allows for a dynamic input signal range exceeding 50dB.

The RPT-87 also contains a clock-shutdown circuit. This shutdown circuit senses the incoming signal level and disables the clock drive to the output latches if the incoming signal is below the level where accurate pulse reconstruction is possible. This prevents noise or crosstalk from being mistaken as valid data and retransmitted.

# PIN CONNECTIONS



# **FUNCTIONAL DIAGRAM**



# **RPT-86/RPT-87**

# **ABSOLUTE MAXIMUM RATINGS**

Voltage Pin 10 to Pin 7, 20ms Pulse, Duty Cycle ≤0.05	35V -1 0V
Voltage Pin 10 to Pin 7, Continuous 50Hz	•
Half-Wave Sinusoid	25V,-1.0V
Pin 10 to Pin 7, Continuously	
Voltage Pins 8 or 9 to Pin 7, Continuously	35V, -1.0V
Voltage Pins 3,4,5,6,11,12,14 to Pin 7	V <sub>CC</sub>
Sinking Current at Pin 8 or 9	300mĂ
Operating Temperature Range	
Storage Temperature Range	

Lead Soldering Temperature			
Junction Temperature			150°C
PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	Θ <sub>jc</sub>	UNITS
16-Pin Hermetic DIP (Q)	100	16	°C/W
16-Pin Plastic DIP (P)	82	39	°C/W
16-Pin SO (S)	111	35	°C/W

# NOTE:

# **ELECTRICAL CHARACTERISTICS** at $V_{CC}$ = 5.6V, -40°C $\leq$ $T_{A}$ $\leq$ +85°C, unless otherwise noted. $V_{PIN 7}$ = $V_{PIN 13}$ = GND.

			RI	T-86F/RPT	-87F	
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SUPPLY						
Supply Current	lcc	(Note 1)	5	9.8	10.5	mA
PREAMPLIFIER						****
Preamplifier Open-Loop Gain	A <sub>O</sub>		46	49	54	dB
Preamplifier Bandwidth	B <sub>w</sub>	-3dB (Note 3)	3	5	_	MHz
Preamplifier Input Impedance, Differential	Z <sub>IN</sub>	f = 1.544 MHz	-	50	_	kΩ
Preamplifier Input Offset Voltage	Vos	(Note 1)		0.5	2.5	mV
Preamplifier Output Impedance	Z <sub>out</sub>	(Note 2)	_	200	300	Ω
Preamplifier Output High	V <sub>OHA</sub>	T <sub>A</sub> = +25°C	3.30	3.50	_	٧
Preamplifier Output Low	V <sub>OLA</sub>	T <sub>A</sub> = +25°C		1.20	1.45	٧
Preamplifier Input Bias Current	I <sub>B</sub>	(Note 1)	<del>-</del>	1	4	μА
Preamplifier Input Offset Current	los	(Note 1)	-	0.01	0.1	μА
Preamplifier Output Self-Bias Voltage	V <sub>DC</sub>	T <sub>A</sub> = +25°C (Note 1)	2.35	2.45	2.60	V
OUTPUT DRIVE				ALL		
Output Voltage Low	V <sub>OL</sub>	I <sub>LOAD</sub> = 20mA	0.65	0.85	1.05	٧
Differential Output Voltage, Low	V <sub>OLD</sub>	I <sub>LOAD</sub> = 20mA	<u></u>	0.02	0,1	v
Output Leakage Current	I <sub>он</sub>	V <sub>PIN 14</sub> = 4.9V, V <sub>PIN 8</sub> = V <sub>PIN 9</sub> = 20V (Note 1)	_	0.05	50	μА
Output Pulse Rise-Time	T <sub>OR</sub>	(Note 2)		30	50	ns
Output Pulse Fall-Time	T <sub>OF</sub>	(Note 2)	_	10	60	ns
Output Pulse Width	P <sub>w</sub>	f = 1.544MHz	_	324	_	ns
Pulse-Width Differential	P <sub>WD</sub>	(Note 2)	-	3	12	ns
CLOCK CIRCUIT						
Tank Emitter-Follower Base Current	I <sub>TB</sub>	I <sub>PIN 14</sub> , V <sub>PIN 14</sub> = 4.9V (Note 1)	_	3	10	μА

<sup>1.</sup> O i A i Specified for worst case mounting conditions, i.e., O i A is specified for device in socket for CerDIP and P-DIP packages; O i A is specified for device soldered to printed circuit board for SO package.

**ELECTRICAL CHARACTERISTICS** at  $V_{CC} = 5.6V$ ,  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ , unless otherwise noted.  $V_{PIN 7} = V_{PIN 13} = GND$ . Continued

				T-86F/RPT-		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Bias Current	losc	$v_{PIN 14} = 3.9V, (I_{OSC} - I_{TB})$ (Note 1)	10	30	50	μΑ
Oscillator Injection Current	IINJ	Set $V_{PIN 6} - V_{PIN 5} = \pm 1.4V$ , $V_{PIN 14} = 3.9V$ , $(I_{INJ} - I_{OSC})$	80	110	140	μА
Data Sampling Interval	T <sub>DS</sub>	(Note 3)	_	70	95	ns
Delay Circuit Resistor	R <sub>d</sub>	Measured from pin 11, or pin 12 to pin 15 T <sub>A</sub> = +25°C	3.6	4.4	5.2	kΩ
Oscillator Bias Voltage	VBIAS	V <sub>PIN 15</sub>	_	4.4	-	V
ALBO						
ALBO Threshold	v <sub>ta</sub>	Differential voltage, measured between pins 6 and 5, required to activate the Peak Detector.	1.25	1.45	1.65	٧
ALBO Threshold ± Differential	V <sub>TAD</sub>		-	-	100	mV
ALBO ON Voltage	V <sub>O16</sub>	Measured at pin 16, $[V_{PIN 6} - V_{PIN 5}] =$ ALBO Threshold + 20mV	1.0	1,6	2.5	V
ALBO OFF Voltage	V <sub>F16</sub> .	Measured at pin 16, pin 1, and pin 2 (Note 1)	_	_	75	mV
Minimum ALBO Diode Resistance	R <sub>D</sub> MIN	Forced ΔI of 6 mA to 7 mA, measure voltage at pins 1 and 7, Calculate R <sub>D</sub> by 1/2.	_	6	10	Ω
Maximum ALBO Diode Resistance	R <sub>D</sub> MAX	f = 1.544MHz (Note 4)	20	30	_	kΩ
ALBO Diode Impedance Matching		$R_{DMIN} \le R_D \le R_{DMAX}$	_	10	_	%
DATA / CLOCK THRESHOLDS						
Clock Threshold	V <sub>TC</sub>	Differential voltage, measured between pins 6 and 5, required to activate the Clock Detector.	0.85	1.0	1.15	V
Clock Threshold as % of ALBO Voltage	V <sub>TC%</sub>		63	69	75	%
Data Threshold	V <sub>TL</sub>	Differential voltage, measured between pins 6 and 5, required to activate the Data Detector.	0.65	0.75	0.85	V
Data Threshold as % of ALBO Voltage	V <sub>TL%</sub>		46	51	56	%


Preamplifier self-biased. V<sub>PIN 3</sub> ≡ V<sub>PIN 4</sub> ≡ V<sub>PIN 5</sub> ≡ V<sub>PIN 6</sub>.


<sup>2.</sup> Sample tested.


Guaranteed by correlation to other tested parameters.
 Guaranteed by design.


### **RPT-86/RPT-87**


#### TYPICAL PERFORMANCE CHARACTERISTICS

















## APPLICATIONS INFORMATION FUNCTIONAL DESCRIPTION

The Preamplifier: The RPT-86 and RPT-87 repeater ICs contain a differential input, differential output preamplifier. From the differential input to the noninverting output, it behaves as a conventional op amp. The preamplifier has typically 5MHz, –3dB bandwidth. Its open-loop gain-phase frequency response is shown in Figure 1. In order to operate the preamplifier under a stable condition, some amount of external feedback is necessary to control the frequency response. The open-loop frequency response suggests that the feedback network must have 40dB attenuation or more at 20MHz and above to ensure stability.





FIGURE 1: Gain-Phase Frequency Response of the Preamplifier

TABLE 1: Typical Preamp Gain/Phase Response

FREQUENCY (MHz)	AVOL(dB)	PHASE(DEG)
1.0	50	-12
1.544	50	-20
6.2	47	-60
20	39	-119
25.3	36.3	-135
45	29.5	-180



**FIGURE 2:** The differential outputs of the RPT-86/87 preamplifier swing symmetrically around a DC bias point of about 2.5V.  $V_O^{(-)}$  is inverted with respect to  $V_O^{(+)}$  about this point.

The RPT-86/87's preamp is designed to operate around a balanced DC common-mode bias level roughly equal to 2.5V on both its inputs and outputs. This allows the outputs to achieve maximum swing when amplifying an AC-coupled, bipolar signal. It also produces zero differential preamp output voltage for zero input signal. Operating from a +5.6V supply, the preamp outputs will balance at approximately +2.5V allowing an output voltage swing of  $\pm 0.75$ V around its bias level as illustrated in Figure 2.

Figures 3 and 4 show two methods of configuring the preamp to automatically self-bias both the inputs and outputs to an optimum level. The single resistor and capacitor used in Figure 3 extracts the DC average of the inverting output and feeds it back to the noninverting input to establish the input common-mode level. This negative feedback will force the outputs to center their swing around the DC level at which  $V_{\rm O}({\rm Diff})=0$  V. This type of self-biasing is practical only when the preamp is passing a balanced, AC coupled, bipolar signal. If the preamp must preserve the DC level of an unbalanced, unipolar signal, then a self-biasing scheme as is shown in Figure 4 is required. This network sets the input common-mode level by establishing the DC average of both differential outputs. In this way, the input common-mode level will always be that voltage at which  $V_{\rm O}({\rm Diff})=0$ V regardless of the input signal.




FIGURE 3: Preamp self-biasing for use with AC coupled, balanced bipolar signals.




FIGURE 4: Universal preamplifier self-biasing technique allowing unipolar signal amplification.

### **RPT-86/RPT-87**

Threshold Comparators: The RPT-86/87 contains three pairs of threshold comparators to monitor the differential outputs of the preamplifier. Each of the six comparators is set to detect a specific differential preamp output level. Three comparators measure positive differentials and three measure negative differentials. The individual threshold comparators are labeled as positive and negative Peak, Clock, and Data detector, as shown in Figure 5.




FIGURE 5: Six threshold comparators detect positive and negative differential preamp output levels.

The data Detector thresholds are set at 50% of the Peak levels for maximum noise immunity. The outputs of these comparators contain the digital data and are presented to the output R-S flip-flops. The Clock Detector thresholds are set at 70% of the Peak levels. When the Clock thresholds are reached, the comparators send a synchronization pulse to the on-board oscillator to lock its frequency and phase to that of the incoming signal. The peak detectors trip when the signal exceeds the peak thresholds. Peak Detector outputs are used to perform an AGC function to maintain a constant preamp peak output level. Thresholds and waveforms are shown in Figure 6.




FIGURE 6: Comparator Thresholds and Waveforms


ALBO: The ALBO function is driven from the Peak threshold detector outputs. The ALBO (Automatic Line Build-Out) circuitry consists of two current-driven diodes which act as variable impedance elements enabling the RPT-86/87 to close an AGC loop around the preamplifier. As a peak level is detected. a current pulse is sourced into the ALBO diodes. These pulses are averaged to a DC current by an external ALBO filter capacitor. As the current flowing through the diodes increases, their incremental impedance is lowered as described by the exponential I-V curve for a diode-connected NPN transistor shown in Figure 7. The impedance of the NPN transistor emitters which source the current to the ALBO diodes follows an identical curve. Because the bases of these transistors look like an AC short to ground by virtue of the external ALBO filter capacitor, the total AC impedance of each ALBO port looks like the parallel combination of two diodes.

Equation 1: 
$$R_D \cong \frac{0.026V}{2I_D} + R_{STRAY}$$

where  $I_D$  is equal to the DC current flowing through the diodes and  $R_{STRAY}$  represents the stray resistance inherent in the RPT-86/87, about  $3\Omega$ .

The longer a peak level is detected, the greater  $I_D$  becomes, lowering  $R_D$ . When no peak levels are detected, the voltage on the ALBO filter capacitor becomes zero, shutting off current to the diodes. Under this condition, the stray pin capacitance of about 3pF will limit maximum ALBO impedance. A 1.544MHz signal will see an effective port ALBO impedance of about 30k $\Omega$ .

In the RPT-87 only, a low voltage at the ALBO filter enables a clock-shutdown circuit when there is no input signal. The clock-shutdown circuit disables the clock strobe, preventing it from latching the output flip-flops. This prevents the RPT-87 from sending false data that is triggered by noise or crosstalk when the incoming signal level is too low.



**FIGURE 7:** The incremental impedance of the diode-connected NPN transistor used as the ALBO diode is dependent on the DC bias current flowing through it.

The Oscillator: The RPT-86/87's on-board oscillator is designed to be free-running at a frequency, fo, set by an external inductor and capacitor across pins 14 and 15, where f = 1/  $(2\pi\sqrt{LC})$ . The phase and exact frequency of the oscillator are synchronized to the incoming data signal by the Clock threshold comparators. Each time the preamplifier's differential output exceeds the Clock thresholds, the comparator's outputs inject a current pulse into the LC tank oscillator aligning its oscillation with the incoming signal. During periods where no Clock levels are detected by the comparators, the LC tank's oscillation will relax back to its own resonant frequency. An internal comparator is used to square the LC tank's sinusoidal oscillation into digital level clock. This comparator incorporates a delay function (a capacitor across pins 11 and 12) that provides additional phase-shift so that the strobe pulses will occur at the center of the incoming pulses, thus allowing the user to control when the clock strobe will reach the output latches. This provides optimum timing for determining if a "1" or a "0" is present. A 0 to 30pF capacitor (10pF is typical at 1.544MHz) will optimize the performance of the complete repeater.

**Data Output:** When the incoming signal is detected as valid data, it is strobed into the two output R-S flip-flops. Their respective outputs are open-collector drivers that allows driving directly into a center-tapped isolation transformer. This recreates a full amplitude bipolar, AMI signal and transmits it down the next length of transmission line.

## DESIGNING WITH THE RPT-86 AND RPT-87 DESIGNING A WIDEBAND AMPLIFIER

Figure 8 shows a typical configuration using the RPT-86/87's preamplifier to create a high-gain, wideband amplifier. The capacitor  $C_1$  determines the amplifier's low frequency gain rolloff while resistors  $R_1$  and  $R_2$  set the AC closed-loop gain. At DC, the amplifier is in unity gain. A zero at  $\omega_1 = 1/(R_2C_1)$  causes the AC gain to rise until a pole is reached at  $\omega_2 = 1/(R_1C_2)$ . The final value of closed-loop signal gain is equal to:

Equation 2: 
$$A_{VCL} = \frac{A_{VOL}}{1 + \left(\frac{A_{VOL} R_1}{R_2}\right)}$$

To ensure preamp stability, the ratio  $\rm R_2/R_1$  must be a minimum of 100 to a bandwidth of at least 20MHz. Low value resistors should be used for  $\rm R_2$  and  $\rm R_1$  to minimize the effects of stray capacitance in the feedback loop. Since PC board applications exhibit at least 2pF of stray feedback capacitance (equal to about  $\rm 4k\Omega$  impedance at 20MHz),  $\rm R_1$  should be less than  $\rm 40\Omega$ .

Because the preamp's differential output voltage is monitored by the internal threshold comparators, any output offset will degrade the symmetry of positive and negative threshold levels. Operating the preamplifier in DC unity gain is instrumental in minimizing the output offset voltage. Offset can be further reduced by balancing the preamp's DC input source impedance.




FIGURE 8: Typical noninverting preamplifier gain configuration with self-biasing.

Preamp output loading in the form of feedback and biasing networks should also be balanced to ensure uniform inverting action between the two preamp outputs.

#### AGC USING THE ALBO DIODES

The variable impedance action of the RPT-86/87's internal ALBO diodes can be used to create a wide dynamic range AGC loop with the preamplifiers as shown in Figure 9. While the preamp operates at a fixed AC gain, the input signal is variably attenuated by the impedance-divider networks of  $\rm R_1/Z_{D1}$  and  $\rm R_2/Z_{D2}$ . As the input signal magnitude increases and the preamp's outputs cross the Peak thresholds, ALBO diode impedance decreases providing more signal attenuation prior the preamplifier input. If input signal magnitude decreases, diode impedance will increase, reducing signal attenuation. The result is a constant preamp input level creating a constant preamp output amplitude.




FIGURE 9: By attenuating the input signal through impedance dividers, the ALBO network simulates the attenuation and frequency characteristics of maximum line length.

### **RPT-86/RPT-87**

The DC blocking capacitors  $C_1$  and  $C_2$  are required to remove, from the signal path, the DC bias voltage, 0V to 0.8V, of the ALBO diodes. These capacitors also create a frequency dependency by adding a pole/zero pair in the attenuation characteristics of each ALBO diode stage. Figure 10 illustrates the gain vs. frequency response of the first ALBO stage assuming that  $R_1 \ll R_2$  and  $Z_{D_1} \ll R_1$ . As  $Z_{D_1}$  changes depending on input signal amplitude,  $\omega_Z$  also changes. At  $Z_{D_1} = R_D MAX$ ,  $\omega_Z = \omega_p$ , and the stage gain equals unity with flat frequency response. At  $Z_{D_1} = R_D MIN$ , there is maximum separation between  $\omega_Z$  and  $\omega_p$  and a maximum attenuation equal to approximately  $Z_{D_1}/R_1$ . Combining the effects of two ALBO stages allows the programming of two variable-duration poles and a gain ranging from unity to  $(Z_{D_1}/Z_{D_2})/(R_1R_2)$ .




FIGURE 10: The ALBO impedance creates frequency dependent attenuation.

#### **DESIGNING THE LC TANK OSCILLATOR**

The oscillator on board the RPT-86/87 is based on a pulsed LC resonant tank and produces a continuous "square-wave" clock output even in the absence of an incoming data signal. Connected as shown in Figure 11, the oscillator input, Pin 14, oscillates sinusoidally about the 4V oscillator bias, Pin 15. The nominal oscillation frequency, f<sub>a</sub>, is given by the formula:

Equation 3: 
$$f_0 = \frac{1}{2\pi} \sqrt{\frac{1}{LC} - \frac{1}{4R^2C^2}}$$

which takes into account the effect of the damping resistor, R. The damping resistor is used to reduce the Q of the LC tank where:

Equation 4: 
$$Q = R\sqrt{\frac{C}{L}}$$

As the Q of the tank is reduced, the oscillation frequency becomes more easily pulled away from f<sub>o</sub> by the synchronizing pulses of the Clock threshold comparators. A low Q is desirable for the repeater's




FIGURE 11: A simple LRC resonant tank oscillator is used by the RPT-86/87 to recover the encoded clock from an incoming data signal.

oscillator because often the incoming data bit stream is timed at a clock rate slightly different from  $f_{\rm o}$ . The bit stream may also contain timing jitter where each data bit or packet of bits arrives with a slightly different clock timing. To ensure that no data bits are missed under these conditions, the RPT-86/87's oscillator must be flexible enough to track the clock frequency carried within the incoming bit stream.

The damping resistor also determines the amplitude of the LC tank's oscillation. Assuming R is the only dissipative element in the tank, its value can be calculated as a function of the peak-to-peak oscillation amplitude on Pin 14:

Equation 5: 
$$R = \frac{\pi V_{p-p}}{4(30\mu A)}$$

where 30µA equals the oscillator bias current,  $I_{OSC}$ . To avoid driving the tank oscillation onto the oscillator clamping diode contained within the RPT-86/87,  $V_{p-p}$  should be set less than 1.2 $V_{p-p}$ . Letting R = 24k $\Omega$  sets an optimum oscillation level of 1 $V_{p-p}$  for the RPT-86/87.


The values for L and C can be calculated by choosing the desired Q and  $\rm f_o$  and then substituting Equation 4 into Equation 3. The generalized formulas for L and C become:

Equation 6: 
$$C = \frac{\sqrt{4Q^2 - 1}}{4\pi f_0 R}$$

Equation 7: 
$$L = \frac{CR^2}{O^2}$$

Note that to maintain a sustained oscillation during the absence of an incoming data bit stream, the Q of the LC tank must be greater than 1.


When an incoming data bit stream is of sufficient amplitude to cross the Clock Detector's thresholds, a pulse of current is injected into the tank to synchronize the oscillator frequency to that of the incoming encoded clock. When synchronization is achieved, the various voltage and current waveforms are aligned as shown in Figure 12.



**FIGURE 12:** The LC tank is synchronized to the incoming data when the clock detector injection current,  $I_{|NJ|}$ , is entered inside the oscillator's bias current pulse.

#### **TYPICAL APPLICATIONS**

The circuit shown in Figure 13 is a typical T1, 1.544Mbit/s repeater system. The repeater is placed in series with a #22AWG unshielded, twisted-pair transmission line at distances of up to every 9,000 feet. The power is supplied by a constant current of 60mA that is sent common-mode down the transmission line. This constant current is separated from the signal by input transformer T1 and output transformer T2, and is converted to a 5.6V supply voltage that powers the RPT-86/87 by the Zener diodes ZD. The incoming signal is coupled into the input network by the transformer T1. One end of T1's secondary winding is held at AC ground by capacitors C9 and C10; and the other end is terminated by the line-matching resistor R1. The line-matching resistor is followed by a line equalization network, which includes the preamplifier feedback circuit and ALBO diodes. This network is designed to compensate for the losses and distortion of the #22AWG twisted-



**FIGURE 13:** A complete 1.544Mbit/s T1 Repeater Design. For additional details, see application note AN-140. (Note: for 2.048 Mbit/s E1 application, this same circuit works well to -44dB. The only changes necessary are  $R_1=120\Omega$ ,  $C_{13}=150pF$ , and  $L_1=39\mu H$ . See application note AN-118).

### **RPT-86/RPT-87**

pair wire transmission line whose characteristics of loss vs. frequency vs. length are shown in Figure 14. The goal of the repeater's equalization network is to allow the recovery of the 1.544 Mbit's T1 format data with an input level that varies from 0dB (6V $_{\rm p-p}$ ) to -36dB (95mV $_{\rm p-p}$ ) measured at a frequency 1/2 the data rate, or 772kHz. As evidenced in Figure 14, at 0 feet of transmission line, the receiver's incoming signal has 0dB attenuation with no frequency distortion. By 3000 feet, the signal amplitude reduces to -12dB level and falling at -6dB/octave, single-pole roll-off, between 770kHz and 1.544MHz. At 6000 feet of transmission line, the signal falls to -26dB with -12dB/octave, double-pole frequency roll-off.

Data rate and transmission line characteristics play an important role in determining the maximum line length from which the RPT-86/87 can recover data. From figure 14 it can be seen that #22AWG twisted-pair wire exhibits much less loss and frequency distortion at lower frequencies. Thus, the RPT-86/87 can recover data from much longer transmission lines if a lower data rate is used. Similarly, using a transmission line with less loss and frequency distortion will allow the RPT-86/87 to recover higher speed data over longer line lengths.




FIGURE 14: Both line attenuation and frequency distortion become worse as line length increases.

In the repeater's equalization network,  $R_2$ ,  $R_3$  and  $C_1$  form one zero while the preamp feedback,  $R_7$ ,  $R_8$ ,  $R_0$ ,  $R_{10}$ ,  $C_5$ ,  $C_6$ , and  $L_2$  create a second zero in addition to signal gain. At long transmission line length, this provides a double-zero rise plus gain to equalize the lines double-pole roll-off and attenuation. At short line length, the two ALBO diodes will be driven ON by the increased

input signal amplitude and will create two poles in the equalization network as well as attenuation. At 0 feet, the two ALBO poles cancel the two network zeros, matching the line's flat frequency response and reducing the overall network gain to -12dB to accommodate the peak threshold comparators. The oscilloscope photos of Figure 15 show: a) both 0dB and -36dB incoming signal levels; and b) the reconstructed data.




FIGURE 15: The RPT-86/87 receives the transmitted signal, as shown in (a), ranging in amplitude from 0dB to –36dB. It then recovers and reconstructs the data for retransmission in (b).

In the repeater application of Figure 13, resistor  $R_1$  terminates the incoming line matching its characteristic impedance. Because the preamplifier is operating at high gain over a wide bandwidth, impedances in the signal path must be kept as low as is practical to minimize their noise contributions. A low impedance at the preamp input also helps reduce the pick-up of stray radiated system noise including noise capacitively coupled from the RPT-86/8/'s own digital outputs.

## Digital Panel Meters Contents

	Page
Selection Guide	5–2
Orientation	5–3
AD2010 - Low Cost 3 1/2 Digit DPM for OEM Applications	. 5–7
AD2021 - Low Cost 3 1/2 Digit Logic Powered DPM with LED Displays	. 5–9
AD2026 - Low Cost 3 Digit Logic Powered DPM	5 11

## Selection Guide Digital Panel Meters

		FS	Data	Display		
Model	Digits	Range	Output	Type	Page	Comments
AD2026	3	99 mV to +999 mV	N/A	LED	C I 5-11	+5 V Power
AD2010	3 1/2	±:199.9 mV	BCD	LED	C I 5-7	+5 V Power
AD2021	3 1/2	±:199.9 mV, ±1.999 V, ±19.99 V	Serial	LED	C I 5-9	+5 V Power

# Orientation Digital Panel Meters

A digital panel instrument is a self-contained instrument designed for panel mounting. It contains circuitry for measuring analog quantities, converting them to digital and providing a numeric readout. In addition, it usually provides data outputs for interfacing with a printer and/or a computer system. A digital panel meter measures voltage, generally with fractional-millivolt resolution.

A useful publication from Analog Devices may be helpful in understanding the issues involved in data conversion: *Analog-Digital Conversion Handbook*, third edition (1986, \$32.95). It is available from the Analog Devices Literature Center at P.O. Box 796, Norwood MA 02062.

A DPM samples the input voltage periodically, converts that voltage to digital, and displays the corresponding reading visually. A digital panel meter, then, consists of four basic functional sections: the input section, including signal conditioning and analog to digital conversion circuitry; the display; the data outputs and the power supply.

#### Processing the Input Signal

The primary function of the input section is to convert an analog input voltage into a digital signal for display. Besides this basic function, the input section also buffers the input to provide a high input impedance, prevent circuit damage in overvoltage conditions, reject both normal-mode and common-mode noise on the input signal, compensate for large variations in operating temperature and sometimes even measure the ratio of two separate input voltages.

The analog to digital conversion scheme used on most DPMs is the dual-slope type due to its inherent stability and normal-mode noise rejection. The dual-slope converter can also be used to measure the ratio of two input voltages in some DPM designs. Lower-resolution DPMs sometimes use staircase or single slope converters which require RC filtering of the input signal for a normal-mode-noise rejection.

The input of the DPM may be single-ended, differential or floating. Single-ended inputs measure the input voltage with respect to input common and may require some care in application to avoid ground loop problems. To prevent ground loops, some of Analog Devices' DPMs use a "limited differential input," where a resistor separates analog and digital grounds allowing up to 200mV of common-mode voltage and providing up to 60dB of common-mode rejection.

#### Displaying the Data - Digital Outputs

Once the input signal is digitized, it is decoded and displayed on a digital readout. Analog Devices DPMs use large sevensegment light-emitting diode (LED) displays.

DPM full-scale range, including *overrange*, is defined by the number of digits and polarity. In mixed-fraction designations (e.g., 3 1/2 digits), a full digit is one capable of displaying any numeral from 0 through 9. The fraction generally means the ratio of the display's maximum leading digit to the power of two that corresponds to the number of overrange bits; for example, a 3 1/2-digit meter's maximum reading is 1999, a 4 3/4-digit meter's maximum reading is 39999.

Since the visual display of a DPM must be in a decimal format, counter chips used in DPM conversion circuitry are generally

binary-coded decimal (BCD) types. The data output format depends on the circuit design of the meter; for example, the AD2010 has parallel BCD data outputs with all BCD bits available simultaneously, while the AD2021 has character-serial outputs – each BCD digit is gated onto a single set of parallel output lines in sequence. The latter technique requires fewer connections and simplifies data interfacing.

Digital data outputs from DPMs are generally compatible with DTL or TTL logic systems; many DPMs are also compatible with CMOS logic.

#### Control

The kinds and number of control inputs and outputs – and their interpretation – may differ from one model to another, but they are well defined on the data sheets. Examples of typical control functions that may be found in DPMs include triggering of conversions, external *hold*, decimal points (jumper or logic-programmable), display blanking and *status* output.

#### **Understanding Performance Specifications**

Resolution, Accuracy and Stability – these three specs are very important in the selection of a DPM. Although more digits may mean more resolution, the digits themselves are useless unless the accuracy is sufficient for the digits to have real meaning. Therefore, accuracy and resolution should be comparable.

Besides temperature variations, there are three components of DPM inaccuracy: zero offset error, gain error and quantization error. In any device using a counter and clock to determine a digital output, there is always a potential  $\pm 1$  count error in the output. This is caused by the timing of the input gate of the counter; when the gate closes asynchronously with the clock, a clock pulse that occurs just as the gate closes may or may not be counted, hence the fixed  $\pm 1$  digit inaccuracy.

Zero-level offsets in the analog circuitry cause errors specified as a percentage of full-scale reading. These errors can be corrected by a zero-calibration potentiometer requiring periodic resetting.

Gain variations occur as a function of signal level in the analog circuitry and produce errors which are specified as a percentage of the reading. These are the hardest errors to design out of a DPM circuit, but they can be minimized by component specification and selection. A range potentiometer is used for periodic adjustment of the gain.

Since all the electronic components used in the design of a DPM have some temperature dependence, one can expect the accuracy of the DPM to be affected by changes in operating temperature. If automatic zero correction circuitry is not used, the zero level may drift with temperature. Variations in the reference voltage circuitry and its associated switches will cause changes in the gain of the DPM, but careful selection and matching of components can minimize this error.

To illustrate these specifications, consider a 3 1/2 digit DPM (1999 counts full scale). The resolution of the unit is the value of one digit, 1 part in 2000 or 0.05% of full scale. If the accuracy is comparable to the resolution (exclusive of digital indecision), the DPM should have a maximum error of  $\pm 0.05\% \pm 1$  digit.

Temperature coefficient specifications for a DPM should be very good to maintain the accuracy. A tempco of only 50ppm/°C  $(0.005\%)^{\circ}$ C) will produce an additional error of  $\pm 0.05\%$  over a range of only ±10°C.

Since each manufacturer tends to use a different method of specifying accuracy and temperature coefficients, specifications must be expressed in common terms to be comparable.

#### **DEFINITIONS - DPM TERMS & SPECIFICATIONS**

Accuracy (Absolute): DPMs are calibrated with respect to a reference voltage which is in turn calibrated to a recognized voltage standard. The absolute accuracy error of the DPM is the tolerance of the full-scale set point referred to the absolute voltage standard.

Accuracy (Relative): Relative accuracy error is the difference between the nominal and actual ratios to full scale of the digital output corresponding to a given analog input. See also: Linearity.

Bias Current: The current required from the source at zero signal input by the input circuit of the DPM. Bias current is normally specified at typical and maximum values. Analog Devices' DPMs using transistor input circuitry are biased current sinks.

Binary Coded Decimal (BCD): Data coding where each decimal digit is represented by a group of 4 binary coded digits (called "quads"). Each quad has bits corresponding to 8, 4, 2 and 1 and 10 permissible levels with weights 0-9. BCD is normally used where a decimal display is needed.

Bipolar: A bipolar DPM measures inputs which may be of either positive or negative polarity and automatically displays the polarity as well as the magnitude of the input voltage on the readout.

Character Serial BCD: Multiplexed BCD data outputs, where each digit is gated sequentially onto four common output lines.

Common-Mode Rejection: A differential-input DPM will reject any input signals present at both input terminals simultaneously if they are within the common-mode voltage range. Commonmode rejection is expressed as a ratio and usually given in dB. (CMR = 20 log CMRR 120dB of common-mode rejection.) (CMRR = 10<sup>6</sup>) means that a 10V common-mode voltage is processed as though it were an additive differential input signal of 10µV magnitude.

Common-Mode Voltage: A voltage that appears in common at both input terminals of a device, with respect to its ground.

Conversion Rate: The frequency at which readings may be processed by the DPM. Specifications are typically given for internally clocked rates and maximum permissible externally-triggered rates.


Conversion Time: The maximum time required for a DPM to complete a reading cycle, specified for the full-scale reading.

Dual-Slope Conversion: An integrating A/D conversion technique in which the unknown signal is converted to a proportional time interval, which is then measured digitally. This is done by integrating the unknown for a predetermined time.

Then a reference input is switched to the integrator, and integrates "down" from the level determined by the unknown, until a "zero" level is reached. The time for the second integration process is proportional to the average of the unknown signal level over the predetermined integrating period.

Input Impedance: The complex ratio of signal voltage to signal current at the input terminals. For dc measuring DPMs, the input is measured at dc. For ac measuring DPMs, it is expressed as a dc resistance shunted by a specified capacitance.

Linearity: The conventional definition for nonlinearity of a DPM is the deviation from a "best" straight line which has been fitted to a calibration curve. Analog Devices defines nonlinearity as the deviation from a straight line drawn between the zero and full-scale end points. Not only is this an easier method for customer calibration, it is also a more conservative method of specifying nonlinearity.



Linearity

Normal-Mode Rejection: Filtering or integrating the input signal improves noise rejection of undesired signals present at the analog high input. Normal-mode rejection is expressed as the ratio of the actual value of the undesired signal to its measured value over a specified frequency range. (NMR (dB) = 20 log NMRR, e.g., NMR = 40dB means an attenuation of 100:1.)

Overload: An input voltage exceeding the full-scale range of the DPM produces an overload condition. An overload condition is usually indicated by conspicuous manipulation of the display such as all dashes, flashing zeros, etc. On a 3 1/2 digit DPM with a range of 199.9mV, a ≥200mV, signal will produce an overload condition.

Overrange: An input signal that exceeds all nines on a DPM, but is less than an overload. On a 3 1/2 digit DPM with a full-scale range of 199.9mV, the all-nines range is 0-99.9mV, and signals from 100-199.9mV are said to fall in the 100% overrange region. Some DPMs have higher overrange capability. A 3 3/4 digit DPM has a full-scale range of 3.999 or 300% overrange.

Overvoltage Protection: The input section of the DPM must provide protection from large overloads. Specifications are given for sustained dc voltages that can be tolerated.

Parallel BCD: A data output format where all digital outputs are available simultaneously.

Range (Temperature Operating): The range of temperatures over which the DPM will meet or exceed its performance specifications.

Range (Full Scale): The range of input signals that can be measured by a DPM before reaching an overload condition. A 3 1/2 digit DPM's full-scale range consists of three digits (all-nines range) and 100 percent overrange capability.


Ratiometric: Dual Slope DPMs compare voltage inputs to a stable internal reference voltage. In some systems, the voltage being measured is a function of another voltage, and accurate measurements should be made as the ratio of the two voltages. Some DPMs provide inputs for external reference voltages for ratiometric measurements.

Resolution: The smallest voltage increment that can be measured by a DPM. It is a function of the full-scale range and number of digits of a DPM. For example, if a 3 1/2 digit DPM has a resolution of 1 part in 2000 (0.05%) over a full-scale range of 199.9mV, the DPM can resolve 0.1mV.

Digits	Counts (F.S.)	Resolution (% F.S.)
2 1/2	199	0.5%
3	999	0.1%
3 1/2	1999	0.05%
3 3/4	3999	0.025%
4	9999	0.01%
4 1/2	19999	0.005%
4 3/4	39999	0.0025%

Temperature Coefficient: The additive error term (ppm/°C or % Reading/°C) caused by effects of variations in operating temperature on the electronic characteristics of the DPM.

Unipolar Input DPM: A DPM designed to measure input voltages of only one polarity.



Grounding Configurations of DPMs



## Low Cost, 3 1/2 Digit DPM for OEM Applications

AD2010

#### **FEATURES**

LED Display with Latched Digital Outputs
Small Size, Lightweight
Automatic Zero Correction; Max Error: 0.05% ±1 Digit
High Normal Mode Rejection: 40dB @ 50 or 60Hz
Optional Ratiometric Operation
Leading "0" Display Blanking
5VDC Powered

APPLICATIONS
Medical/Scientific/Analytic Instruments
Data Acquisition Systems
Industrial Weighing Systems
Readouts in Engineering Units
Digital Thermometers


#### GENERAL DESCRIPTION

Analog Devices' model AD2010 represents an advance in price/performance capabilities of  $3\frac{1}{2}$  digit digital panel meters. The AD2010 offers  $0.05\% \pm 1$  digit maximum error with bipolar, single ended input, resolution of  $100\mu\text{V}$ , and a common mode rejection ratio of 60dB (CMRR) at  $\pm 200\text{mV}$  (CMV).

The AD2010 features a light-emitting-diode (LED) display with a full scale range of 0 to ±199.9 millivolts, latched digital data outputs and control interface signals, and leading zero display blanking. Automatic-zero correction circuitry measures and compensates for offset and offset drift errors, thereby providing virtually no error. Another useful feature of the AD2010 is its 5V dc operation. The AD2010 can operate from the users' 5V dc system supply, thereby eliminating the shielding and decoupling needed for line powered units when the ac line must be routed near signal leads.

To satisfy most application requirements, the conversion rate of the AD2010 is normally 4 readings per second. However, an external trigger may be applied to vary the sampling rates from a maximum of 24 readings per second dow... o an indefinite hold time. The AD2010 can also be connected for automatic conversion at its maximum conversion rate. During conversion, the previous reading is held by the latched logic. The numeric readout is available as BCD data. Application of the metering system in a computer or data logging system is made easy with the availability of the "overrange," "polarity," "overload," and "status" signals.

A simplified block diagram of the AD2010, illustrating the features described above is shown in Figure 1.






Figure 1. Simplified Functional Block Diagram

## IMPROVED NOISE IMMUNITY, ACCURACY AND ZERO STABILITY

Dual-slope integration, as used in the AD2010 and as described in the theory of operation section, offers several design benefits.

- Conversion accuracy, for example, is independent of both the timing capacitor value and the clock frequency, since they affect both the up ramp and down ramp integration in the same ratio.
- Normal mode noise at line frequencies or its harmonics is rejected since the average value of this noise is zero over the integration period.
- To achieve zero stability, a time interval during each conversion is provided to allow the automatic-zero correction circuitry to measure and compensate for offset and offset drift errors, thereby, providing virtually no zero error.

## AD2010 — SPECIFICATIONS (typical at +25°C and +5V dc unless otherwise noted)

#### DISPLAY OUTPUT

- Display consists of four LED's (0.27" (6.9mm) high). for data digits plus 100% overrange and polarity
- Overload three data digits display zeros and flashes
- Decimal Points selectable at input connector.
- Leading "0" Display Blanking controlled externally.

#### INPUT

- Full Scale Range 0 to ±199.9 millivolts
- Automatic Zero
- Automatic Polarity
- Bias Current − 3nA
- DC Impedance 100MΩ
- Overvoltage Protection 20V sustained, 50V momentary without damage.
- Decimal Points (3) illuminate with logic "1", extinguish with logic "0".

#### ACCURACY

- Maximum Error 0.05% of reading ±1 digit
- Resolution 0.1 millivolt
- Temperature Range 0 to +50°C operating -30°C to +85°C storage
- Temperature Coefficient ±50ppm/°C

#### NORMAL MODE REJECTION

40dR @ 60Hz

#### COMMON MODE REJECTION

60dB @ ±200mV

#### CONVERSION RATE

- External Trigger up to 24 conversions per second
- Internal Trigger − 4 conversions per second
- Automatic A new conversion is initiated automatically upon completion of conversion in process; conversion rate will vary from 24/sec to 40/sec depending on input magnitude.
- Hold and Read upon command.

#### CONVERSION TIME

- Normal Conversion 42ms max (full scale input)
- Overload Conversion 62ms max

#### INTERFACE SIGNALS

DTL/TTL Compatible

ΙN OUT logic "0" <0.8V <0.4V logic "1" >2.0V>2.4V

Inputs

External Trigger - Operation in the "External Trigger" mode requires that the "External Hold" input be a logic "0" or ground.

Negative Trigger Pulses - Applying a logical "low" to

the "HOLD" input disables the internal trigger A negative trigger pulse (logic "1" to logic "0") of 1.0µs minimum applied to the "EXT TRIGGER" input will initiate conversion in the same manner as the internal oscillator. The external trigger should not be repeated, however, until the "status" indicates completion of the conversion in process. Positive Trigger Pulses - The "HOLD" input can be used to trigger the AD2010 from a "normally low" signal with the "EXT TRIGGER" input open or logic "1". Following a "hold" a new reading will be initiated on the leading edge of the "hold" signal. Thus, a momentary positive pulse on the "HOLD" input can be used to trigger the AD2010. The drift correct interval, however, begins on the trailing edge of the positive pulse, so if the pulse width exceeds 1 ms, the conversion will

Specifications subject to change without notice.

actually be initiated by the internal trigger.

Maximum Conversion Rate - Automatic - The AD2010 can also be connected for automatic conversion at its maximum conversion rate by connecting the "status" output back into the "hold" input. In this manner the status signal going high at the end of one conversion immediately initiates a new conversion. The pulses appearing on the status line can be used to step a multiplexer directly, since the built-in drift-correct delay of 8.33ms will allow settling of the input prior to conversion. A logic "0" applied to the "EXT TRIGGER" will inhibit the automatic trigger mode.

External Hold - Logic "0" or ground applied to this input disables the internal trigger and the last conversion is held and displayed. For a new conversion under internal control the input must be opened or at logic "1". For a new conversion under external control, a positive pulse of less than 1.0ms can be applied (as previously explained).

#### OUTPUTS

- 3 BCD Digits (8421 Positive True) latched 3TTL loads
- Overrange logic "1" latched 6TTL loads, indicates overrange.
- Overload logic "0" indicates overload (>199.9mV) logic "1" - latched - 6TTL loads, indicates data valid.
- Polarity logic "1" latched 6TTL loads, indicates positive polarity input.
- Status logic "0" conversion in process logic "1" - latched - 6TTL loads, indicates conversion complete.

#### POWER

• +5V dc ±5%, 500mA

#### WARM UP

Essentially none to specified accuracy

#### ADJUSTMENTS

 Range potentiometer for full scale calibration. Calibration recommended every six months.

 3"W x 1.8"H x 0.84"D (76.2 x 45.7 x 21.3mm) (overall depth for case and printed circuit board extension is 1.40" (35.6mm)).

#### ORDERING GUIDE


 AD2010 - Standard AD2010 as described above - tuned for peak normal mode rejection at 60Hz and its harmonics.

#### WEIGHT

• 4 oz. (113.5gm)

#### OVERALL DIMENSIONS

All dimensions are given in inches and (mm).



(AD2010R ONLY)



## Low Cost, 3 1/2 Digit Logic Powered DPM with LED Displays

AD2021

#### **FEATURES**

"Second Generation" MOS-LSI Design Large 0.5" (13mm) LED Displays +5VDC Logic Powered ±1.999V, ±199.9mV or ±19.99V Full Scale Ranges Limited Differential Input Low Power Consumption: 2.0 Watts Small Size, Industry Standard Case Design

#### **APPLICATIONS**

General Purpose Logic Powered DPM Applications
Portable Applications Requiring Low Power Consumption

#### GENERAL DESCRIPTION

The AD2021 is a low cost, 3½ digit, +5V dc logic powered digital panel meter with large LED displays. While designed for general purpose DPM applications, the small size, light weight and low power consumption of the AD2021 make it an ideal digital readout for modern, compact instrument designs.

#### THE BENEFITS OF "SECOND GENERATION" DESIGN

The AD2021 is designed around MOS-LSI (Metal-Oxide-Semi-conductor, Large Scale Integration) integrated circuits, which greatly reduce the number of components, and thereby the size, and reduce power consumption to 2.0 watts. Both the lower power consumption and fewer interconnections between components promise greatly increased reliability, and the circuit design maintains the performance and features of earlier DPMs. Large 0.5 inch (13mm) LED displays offer the visual appeal of gas discharge displays with the ruggedness and lifetime of all solid state devices.

#### **EXCELLENT PERFORMANCE AND EASY APPLICATION**


The AD2021 measures input voltage over a full scale range of ±1.999V dc or ±199.9mV dc ("S" option) with an accuracy of ±0.05% reading ±0.025% full scale ±1 digit. Using the "limited differential" input first used on Analog Devices' AD2010, the AD2021 prevents ground loop problems and provides 35 to 50dB of common mode rejection at common mode voltages up to ±200mV. Normal mode rejection is 40dB at 50Hz to 60Hz.

BCD data outputs are provided in a bit parallel, character serial format compatible to CMOS logic systems. For those applications requiring parallel BCD data, schemes for making the serial to parallel conversion are available. Controls to hold readings, select decimal points and blank the display are provided.

#### DESIGNED AND BUILT FOR RELIABILITY

The AD2021 is packaged in Analog Devices' logic powered DPM case size, only 1.25 inches (32mm) deep. The small size of this DPM makes it easy to accommodate in any instrument design, and since several other manufacturers now use the same panel cutout for logic powered DPMs, this industry standardization allows mechanical second sourcing. In addition, the

For detailed information, contact factory.



AD2021 uses the same pin connections as the AD2010 (except in BCD outputs, of course) as a convenience to allow updating designs to take advantage of the second generation design and larger display of the AD2021. Each AD2021 receives a full one week failure free burn-in before shipment.




Figure 1. AD2021 Bit Parallel Character Serial to Full Parallel Data Conversion. AD2021 Pin Connections Are Shown in Parentheses.

## AD2021 — SPECIFICATIONS (typical at +25°C and nominal power supply voltage)

#### DISPLAY OUTPUT

- · Light emitting diode, planar seven segment display readouts, 0.5" (13mm) high for three data digits, 100% overrange and negative polarity indication. Overload indicated by flashing display, polarity remains valid.
- Decimal points selectable at input connector.
- Display blanking on three data digits (does not affect overrange digit, polarity sign of decimal points).

#### ANALOG INPUT

- Configuration: bipolar, limited differential
- Full Scale Range: ±1.999V or ±199.9mV ("S" option) ±19.99V ("V" option)
- Automatic Polarity
- Auto Zero
- Input Impedance:  $100M\Omega$  ( $1M\Omega "V"$  option)
- Bias Current: 50pA
- Overvoltage Protection: ±50V dc, sustained

#### ACCURACY

- ±0.05% reading ±0.025% full scale ±1 digit<sup>1</sup>
- Resolution: 1mV, 10mV ("V" option) or 100µV ("S" option)
- Temperature Range<sup>2</sup>: 0 to +50°C operating; -25°C to +85°C storage
- Temperature Coefficient: Gain: 50ppm/°C Zero: auto zero
- Warm-Up Time to Rated Accuracy: less than one minute
- Settling Time to Rated Accuracy: 0.4 second

#### NORMAL MODE REJECTION

40dB at 50-60Hz

#### COMMON MODE REJECTION

- AD2021: 35dB (dc -10kHz)
- AD2021/S: 50dB (dc -10kHz)
- AD2021/V: 15dB (dc -10kHz)

#### COMMON MODE VOLTAGE

±200mV

#### CONVERSION RATE

- 5 conversions per second
- Hold and read on command

#### CONTROL INPUTS

- Display Blanking: (TTL, DTL compatible, 2 TTL loads). Logic "0" or grounding blanks the three data digits only, not the decimal points, overrange digit (if on) and polarity sign. Logic "1" or open circuit for normal operation. Display blanking has no effect on output data and the display reading is valid immediately upon removal of a blanking signal.
- Hold: (CMOS, DTL, TTL compatible, 1LP TTL load). Logic "0" or grounding causes the DPM to cease conversions and display the data from the last conversion. Logic "1" or open circuit for normal operation. After the "Hold" input is removed, one to two conversions are needed before the reading is valid.
- Decimal Points: Grounding or Logic "0" will illuminate the desired decimal point. External drive circuitry must sink 35mA peak at a 25% duty cycle when the decimal points are illuminated.

DATA OUTPUTS (See Application Section for details on data outputs)

- BCD Data Outputs: (CMOS, LP TTL or LP Schottky compatible), bit parallel, character serial format.
- Digit Strobe Outputs: (CMOS, DTL, TTL compatible, one TTL load). Logic "1" on any of these lines indicates the output data is valid for that digit.
- Polarity Output: (CMOS, TTL, DTL compatible, one TTL load). Logic "1" indicates positive polarity input, logic "0" indicates negative polarity.
- Status: (CMOS or LP TTL compatible). When this signal is at Logic "1", the output data is valid.
- Clock: (CMOS, DTL, TTL compatible, one TTL load). The clock signal is brought out to facilitate conversion from character serial to parallel data.
- INTERFACING DATA OUTPUTS. The BCD data outputs are in a bit parallel, character serial format. There are four' BCD bit outputs (1, 2, 4, 8) and four digit outputs (100, 101, 10<sup>2</sup>, 10<sup>3</sup>). The BCD digits are gated onto the output lines sequentially, and the BCD bits are valid for the digit whose digit line is high. The data is valid except when being updated which occurs within 2 milliseconds after the status line goes low.

#### REFERENCE OUTPUT

 A 6.4V ±5% analog reference output is made available. This reference should be buffered and filtered if use in external circuitry is desired.

#### POWER INPUT

+5V dc ±5%, 1.45 watts

CALIBRATION ADJUSTMENTS (See Application Section for calibration instructions)

- Gain
- Zero
- Recommended recalibration interval: six months

- 3"W x 1.8"H x 1.33"D (76 x 46 x 34mm)
- 1.90" (48mm) overall depth to rear of card edge connector.
- Panel cutout required: 3.175" x 1.810" (80.65 x 45.97mm).

#### WEIGHT

• 4 ounces, (115 grams)

#### OPTIONS - ORDERING GUIDE

 ■ Input Voltage Range: AD2021 - 1.999V dc Full Scale AD2021/S - 199.9mV dc Full Scale AD2021/V - 19.99V dc Full Scale

#### CONNECTOR

- 30 pin, 0.156" spacing card edge connector. Viking 2VK15D/1-2 or equivalent.
- Optional: Order AC1501

<sup>1</sup>Guaranteed at 25°C and nominal supply voltage <sup>2</sup>Guaranteed

Specifications subject to change without notice.



## Low Cost, 3 Digit Logic Powered DPM

AD2026\*

#### **FEATURES**

Third Generation I<sup>2</sup>L LSI Design Logic Powered (+5 V DC) Large 0.56" Red Orange LEDs Balanced Differential Input/Floating 1000 V, CMV Terminal Block Interface (AC Version) High Reliability: >250,000 Hour MTBF

Small Size and Weight

**Low Cost** 

#### GENERAL DESCRIPTION

The AD2026 is specifically designed to provide a digital alternative to analog panel meters. The AD2026 is logic powered (+5 V dc). Most of the analog digital circuitry is implemented on a single I<sup>2</sup>L LSI chip, the AD2020. Only 13 additional components are required to complete the AD2026. The entire assembly is mounted on a single  $3'' \times 15/8''$  PCB.

The AD2026 offers as a standard feature, 0.56" high LED Displays. Brightness is enhanced due to the Red Orange lens. In addition to the Red Orange lens, the AD2026 is also available with a dark red lens for applications where maximum brightness is not required and minimum backlighting is desired.

A unique patented case design utilizes molded-in fingers, both to capture the PCB in the case and to provide snap-in mounting of the DPM in a standard panel cutout. No mounting hardware of any kind is used. The AD2026 occupies less than 1" of space behind the panel.


#### EXCELLENT PERFORMANCE

The AD2026 offers the instrument designer digital accuracy, resolution and use of readout while occupying less space than its analog counterpart. Other features of analog meters such as reliability and instantaneous response are retained in the AD2026.


The AD2026 measures and displays inputs from -99~mV to +999~mV, with an accuracy of 0.1% of reading  $\pm 1~\text{digit}$ . Zero shift is less than one bit over the full operating temperature range, resulting in the same performance as a DPM with auto zero. The balanced differential input of the AD2026 rejects common-mode voltages up to 200 mV, enough to eliminate most ground loop problems.

#### WIRING CONNECTIONS

For Balanced Differential operation with the AD2026, connect input as shown in Figure 1. The common-mode loop must provide a return path for the bias currents internal to the AD2026. The resistance of this path must be less than 100 k $\Omega$  and total common-mode voltages must not exceed 200 mV.



For applications where attenuation is required scaling resistors can be connected between Pins 6 and 7 and between Pins F and H. Pin 5 must be used as the High Analog Input when scaling resistors are used and Pin 4 when they are not. Pin E is the Analog Low Input.



PIN CONNECTIONS

#### DC VERSION

Pin	Function	Pin	Function
1	+5 V Power	A	Decimal Point XX.X
2	+5 V Display Power	В	Decimal Point XXX.
3	Decimal Point XXX	С	Power Ground
4	Input (When Scaling)	D	Hold
	Resistors Not Used)	E	Analog Ground
5*	Input (When Scaling	F*	Shunt Arm of Scaling
	Resistors Are Used)		Resistor Divider
<b>6</b> *	Series Arm of Scaling	H*	Shunt Arm of Scaling
	Resistor Divider		Resistor Divider
7 <b>*</b>	Series Arm of Scaling		
	Resistor Divider		

<sup>\*</sup>Not normally used. Allows convenient mounting of scaling resistors.

## AD2026 — SPECIFICATIONS (typical at +25°C and nominal supply voltage unless otherwise noted)

#### DISPLAY OUTPUT

- Light Emitting Diode, Planar Seven Segment Display Readouts, 0.56" (14.6 mm) High (Orange)
- Overload Indication: EEE
- Negative Indication: -XX
- Negative Overload Indication: - -
- Decimal Points: Three (3) Selectable at Input Connector

#### ANALOG INPUT

- Configuration: Balanced Differential Input
- Full-Scale Range: −99 mV to +999 mV
- Automatic Polarity
- Input Impedance: 100 MΩ
- Bias Current: 100 nA
- Overvoltage Protection: ±15 V dc, Sustained

#### ACCURACY

- ±0.1% ±1 Digit¹
- Resolution: 1 mV
- Temperature Range<sup>2</sup>: −10°C to +60°C Operating: −25°C to +80°C Storage
- Temperature Coefficient: Gain: 50 ppm/°C

Zero: 10 µV/°C (Essentially Auto Zero)

- Warm-Up Time to Rated Accuracy: Instantaneous
- Settling Time to Rated Accuracy: 0.3 sec for Full Input Voltage Swing

#### COMMON-MODE REJECTION

(1 k $\Omega$  Source Imbalance, DC to 1 kHz)

50 dB, ±200 mV Common-Mode Voltage

#### CONVERSION RATE

- 4 Conversions per Second
- Hold and Read On Command

#### CONTROL INPUTS

Display Blanking/Display Power Input: The display of the AD2026 can be blanked by removal of power to the display power input, with no effect on conversion circuitry. If external logic switching is used, the display requires 110 mA peak (85 mA Average) when illuminated.

Hold: When the Hold input is at Logic "0," grounded or open circuit, the AD2026 will convert at 4 conversions per second. If a voltage of 0.6 V to 2.4 V is applied to this input, the DPM will stop converting and hold the last reading. A 12 k $\Omega$  resistor in series with this input to +5 V will provide the proper voltage

#### DECIMAL POINT

• To Illuminate Decimal Points Ground Appropriate Pin (A, B or 3)

#### POWER INPUT3

- Converter: +5 V ±5%, 0.2 Watts Typ; 0.33 Watts Max
- Display: +5 V ±40%, 0.45 Watts Typ; 0.75 Watts Max

#### CALIBRATION ADJUSTMENTS

- Gain
- Zero
- Recommended Recalibration Interval: Six Months

- 3.43" W  $\times$  2.0" H  $\times$  0.85" D (87  $\times$  52  $\times$  22 mm)
- 0.88" (22 mm) Overall Depth to Rear of Connector
- Panel Cutout Required: 3.175 ±0.015" × 1.810 ±0.015"  $(80.65 \pm 0.38 \times 45.97 \pm 0.38 \text{ mm})$

#### WEIGHT

• 1.8 Ounces (53 Grams)

#### CONNECTIONS

A 10-Pin T&B/Ansley 609-1000M with Two Feet of 10 Conductor Ribbon Cable Is Available, Order AC2618.

Conductor to Pin A Is Color Coded, Sequence of Ribbon Connections Is A, 1, B, 2, C, 3, etc.

#### ORDERING GUIDE

Red Lens

AD2026-11

Lens4

Red Orange Lens

ENTER

#### NOTES

<sup>1</sup>Guaranteed at +25°C and nominal supply voltage.

<sup>2</sup>Guaranteed.


<sup>3</sup>When the same power supply is used to power both display and converter, +5 V, ±5%, 0.65 watts typical, 0.9 watts max is required.


<sup>4</sup>No Charge Options.


Specifications subject to change without notice.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).







LL DIMENSIONS ARE IN INCHES AND (MM). ANEL THICKNESS 0.0625 TO 0.125 (1.6) TO (3.2)

## **Digital Signal Processing Components**

For more than twenty-five years, Analog Devices has provided high-performance solutions to signal processing problems. This extensive interaction with designers of leading-edge signal processing systems forms the basis for continued development of new signal processing products. Today, Analog Devices offers a wide range of programmable DSP processors based on an architecture that is optimized for signal processing. Processors range from a very low cost fixed-point microcomputer, to the highest performance IEEE-compatible floating-point microprocessor.

Together with our signal processing customers, Analog Devices has created the industry's first family of Mixed-Signal Processors (MSProcessors™) and Mixed-Signal Peripherals (MSPeripherals™). Mixed-Signal Processors combine a programmable DSP architecture for signal processing with Analog Devices' precision signal acquisition circuitry to provide compact, low cost, high performance, single-chip solutions. Analog Devices is committed to the continuing integration of high-performance signal acquisition systems with optimized DSP processors.

Future MSProcessors will extend the performance of both the signal acquisition system and the DSP engine to address emerging applications requirements. What applications can you imagine with MSProcessors?

#### OPTIMIZED DSP ARCHITECTURE

Architectures optimized for DSP must meet the five following requirements:

Fast, Flexible Arithmetic

- Arithmetic units arranged in parallel for Fixed- and Floating-Point families
- Single-cycle register context switch for Fixed- and Floating-Point families
- Separate input and output registers for Fixed-Point family
- General purpose register file for Floating-Point family

Extended Dynamic Range of Multiply/Accumulate

- 40-Bit accumulator for Fixed-Point family
- 80-Bit accumulator for Floating-Point family

Single-Cycle Access of Dual Operands

- Provides single-cycle, 3-bus performance:
  - next instruction fetch
  - -2 data operands

Hardware Circular Buffer

- Maintains 8 simultaneous circular buffers for Fixed-Point family
- Maintains 16 simultaneous circular buffers for Floating-Point family

Zero-Overhead Looping and Single-Cycle Conditional Branching

- Single-cycle conditional arithmetic instruction for Fixed- and Floating-Point families
- Stack supports 4 levels of nested loops for Fixed-Point family
- Stack supports 16 levels of nested loops for Floating-Point family

Analog Devices extends the optimized DSP architecture to include features such as:

- Auto data buffering
- Auto boot from external byte-wide EPROM
- · Auto companding of data through serial port

#### DSP DEVELOPMENT SUPPORT

All processors are supported with a comprehensive set of development tools including:

- ANSI C-Compiler
- Linker
- System Builder
- Low Cost EZ-TOOLS
- Assembler
- Simulator
- Demonstration Board
- In-Circuit Emulators

Applications assistance is provided by:

- Expert DSP Staff
- Applications Handbooks
- Applications Assistance Line
- Computer Bulletin Board
- DSPatch Applications Newsletter
- Applications Library
- 3-Day Programming Workshop

For more information on our DSP products, contact your local Analog Devices sales office or authorized distributor. For marketing information, contact DSP marketing (617) 461-3881. For applications assistance, contact DSP applications (617) 461-3672.

# **Selection Guide DSP Processor Key Feature Summary**

Model 16-Bit Fixed-Point	Inst Cycle Time ns	Off-Chip Harvard Arch	Internal Program Memory RAM	Internal Data Memory RAM	Internal Program Cache Word	Program Memory Boot		8/16-Bit Host Interface Port	Program Timer	On-Chip A/D and D/A	Ext Interrupts		Pin Count	Package Options <sup>1</sup>
ADSP-2100A	80	√	-	-	16 × 24	_	-	-	-	-	4	_	100	PGA, PQFP, CQFP
ADSP-2101	60	_	$2K \times 24$	$1K \times 16$	_	$\checkmark$	2	_	$\checkmark$	_	3	1	68	PGA, PLCC
ADSP-2102	60	_	$2K \times 24^2$	$1K \times 16$	-	$\checkmark$	2	_	$\checkmark$		3	1	68	PGA, PLCC
ADSP-2105	100	_	$1K \times 24$	$0.5K \times 16$	_	$\checkmark$	1	_	$\checkmark$	_	3	1	68	PLCC
ADSP-2106	100	_	$1K \times 24^{?}$	$0.5K \times 16$	_	$\checkmark$	1	_	V	_	3	1	68	PLCC
ADSP-2111	60	_	2K × 24	$1K \times 16$	_	$\checkmark$	2	$\checkmark$	V	_	3	1	100	PGA, PQFP
ADSP-2112	60	_	$2K \times 24^{\circ}$	$1K \times 16$	_	$\checkmark$	2	$\sqrt{}$	V		3	1	100	PGA, PQFP
ADSP-21msp50	77	-	2K × 24	$1K \times 16$	_	$\checkmark$	2	$\sqrt{}$	V	V	3	2	132/144	PQFP/PGA
ADSP-21msp51	77	-	2K × 24 <sup>2</sup> & 2K × 24 ROM	1K × 16	_	$\sqrt{}$	2	V	V	√ √	3	2	132/144	PQFP/PGA
32/40-Bit Floating-Point	:													
ADSP-21020	40	$\checkmark$	_	_	32 × 48	_	_	_	√	_	4	1	223	PGA, PPGA

#### NOTES

Package Options: CQFP = Ceramic Quad Flat Pack; PGA = Ceramic Pin Grid Array; PLCC = Plastic Leaded Chip Carrier; PQFP = Plastic Quad Flat Pack; PPGA = Plastic Pin Grid Array.

2RAM/ROM.

## **Bus Interface & Serial I/O Products**

#### THE uMAC® SERIES

The µMAC product line consists of data acquisition and control front ends designed for use in industrial applications. The systems provide signal conditioning, A/D and D/A conversion and control capabilities in front of a supervisory computer or in a stand-alone configuration. Two general groups of systems are available: intelligent, fixed function systems and programmable stand-alone systems.

#### **Fixed-Function Front Ends**

The fixed function systems are the µMAC-4000 and the µMAC-1050. The µMAC-4000 system provides isolation and conditioning of signals, A/D and D/A conversion, and storage of data (in engineering units) that is transferred to any host computer upon command (via RS-232 link). The µMAC-1050 offers additional levels of functionality such as minimum/maximum recording, local alarming, CAM sequence emulation, configuration storage in EEPROM, ramping of analog outputs, and other features that minimize host computer interaction. The unit also supports an RS-422/485 port for multidrop configurations.

Software driver options are available for both the µMAC-4000 and µMAC-1050 to provide a high level language interface to the units as well as support from Industry Standard software packages such as FIX DMACS, Control EG, LABTECH NOTEBOOK and LABTECH CONTROL. Refer to the chart for more detailed information.

#### Programmable Units

The programmable µMAC units are the µMAC-1060, µMAC-5000, μMAC-6000, and the μDCS-6000. The μMAC-5000 and  $\mu$ MAC-6000 are fully programmable in  $\mu$ MACBASIC® or C (µMAC-6000 only) and support battery-backed data and program storage, hardware watchdog timers, and serial communications for stand alone operation or custom host interface.

The µMAC-1060 is a single board controller that offers unprecedented price/performance levels. The unit is programmable in a fast, space efficient version of C, and also provides a watchdog timer, battery-backed memory, and up to three serial ports.

The µDCS-6000 provides a complete solution for distributed process monitoring and control applications. Based on the μMAC-6000 hardware, the system becomes a powerful controller with embedded FIX DMACS\* software from Intellution for a truly "No Programming Required" distributed control solution.

RTI, µMAC and µMACBASIC are registered trademarks of Analog

Devices, Inc. \*ASYST is a trademark of ASYST Software Technologies, Inc. Control EG is a trademark of Quinn-Curtis PS/2, Micro Channel, PC DOS, IBM PC, PC/XT and PC AT are trademarks of International Business Machines Corporation LABTECH NOTEBOOK and LABTECH CONTROL are registered trademarks of Laboratory Technologies Corporation MS-DOS, QuickBASIC and Microsoft are registered trademarks of Microsoft Corporation MULTIBUS is a trademark of Intel Corporation SNAPSHOT STORAGE SCOPE is a trademark of HEM Data Corporation THE FIX and FIX DMACS are trademarks of Intellution, Inc. TURBO Pascal and TURBO C are trademarks of Borland International

Unkelscope is a trademark of the Massachusetts Institute of Technology

#### THE RTI® SERIES

The RTI Series consists of analog and digital input/output boards that are compatible with popular microcomputer bus standards including:

• RTI-800 Series, IBM PC/XT/AT\*

IBM PS/2,\* Micro Channel\* Architecture • RTI-200 Series.

• RTI-1200 Series, STD

 RTI-600 Series. **VMEbus** 

• RTI-700 Series, **MULTIBUS\*** 

The RTI Series are families of boards that provide a wide range of functionality. Each board can operate independently or can be used with other RTI Series boards to solve an application. Different analog-to-digital conversion speeds, resolutions, input and output channel capacities and configurations are available, allowing customization of the systems. The RTI Series is typically used in applications where the computer is close to the sensors being measured.

#### **RTI Software**

The RTI-200 Series, RTI-800 Series and some of the RTI-1200 Series boards are supported by MS-DOS\* driver software that provides easy-to-use, high-level routines for user written software programs. The routines can be called from popular languages like Microsoft\* BASIC (Interpreted and Compiled), C, QuickBASIC,\* Borland International TURBO Pascal\* and TURBO C.\*

Industry standard data acquisition and control software products like LABTECH NOTEBOOK,\* LABTECH CONTROL,\* ASYST\*, SNAPSHOT STORAGE SCOPE,\* Control EG,\* THE FIX,\* UnkelScope\* and others support many of the RTI Series boards.

#### Signal Conditioners

The µMAC and RTI products can be used with signal conditioners in applications that require conditioning for isolated or nonisolated signals. The 3B and 5B Series of signal conditioning modules and the STB family of analog signal conditioning panels can be used with most RTI and µMAC products.

# **Selection Guide Bus Interface & Serial I/O Products**

## IBM PC/XT/AT I/O Boards

			Analog I	ıput		Analog Output		Digit	al I/O	
Model	Function	Analog Input Channels	Resolution	Throu XT	Aax ghput AT	Analog Output Channels	Resolution	Channels	Time-Related	Other Features
RTI-800 RTI-800-A RTI-800-F	Analog Input and Digital I/O	16 SE/8 DI 16 SE/8 DI 16 SE/8 DI	12-Bit 12-Bit 12-Bit	31 kHz 58 kHz 91 kHz	27 kHz 58 kHz 58 kHz			8 In/8 Out 8 In/8 Out 8 In/8 Out	3 Counter/Timers 3 Counter/Timers 3 Counter/Timers	Analog Input Expandable to 32 SE/16 DI PGA External Digital Trigger
RTI-802-4 RTI-802-8	Analog Output					4 8	12-Bit 12-Bit			Remote Sensing
RTI-815 RTI-815-A RTI-815-F	Multifunction Analog and Digital I/O	16 SE/8 DI 16 SE/8 DI 16 SE/8 DI	12-Bit 12-Bit 12-Bit	31 kHz 58 kHz 91 kHz	27 kHz 58 kHz 58 kHz	2 2 2	12-Bit 12-Bit 12-Bit	8 In/8 Out 8 In/8 Out 8 In/8 Out	3 Counter/Timers 3 Counter/Timers 3 Counter/Timers	Analog Input Expandable to 32 SE/16 DI PGA External Digital Trigger
RTI-817	Digital I/O							Three 8-Bit Ports		External Strobing Interrupts on Change of State
RTI-820	Modular Analog and Digital I/O	Up to 64	12-Bit	19 kHz	19 kHz	Up to 16	12-Bit	Three 8-Bit Ports		Interfaces Directly to Analog Signal Conditioning Panels; Slave Microprocessor Controls Analog Outputs
RTI-827	Frequency Input, Event Counting, Pulse Output							Three Outputs One 4-Bit Port	5 Counter/Timers	Debounce Circuitry on on Inputs External Interrupts
RTI-850-F	High Resolution Analog Input	8 DI	16-Bit 15-Bit 14-Bit	N/A N/A N/A	71 kHz 76 kHz 76 kHz					On-Board Memory Extensive Analog and Digital Triggering
RTI-860	High Speed Simultaneous Analog Input	16 SE	12-Bit 8-Bit	N/A N/A	250 kHz 330 kHz					On Board Memory Extensive Analog and Digital Triggering
RTI-870	Ultrahigh Resolution	4 DI	22-Bit	20 Hz				Two 4-Bit Ports		

## STD BUS Compatible I/O Boards

					STD BUS (NMOS)					STD BUS (CMOS)	
	Analog Devices Part Number	RTI-1226	RTI-1225	RTI-1260	RTI-1262	RTI-1265	RTI-1266	RTI-1267	RTI-1280	RTI-1281	RTI-1282
Board Type	Input Input/Output Output	•	•	•	•	•	•	•	•	•	•
Channel Capacity	Input (Single Ended/ Differential) Output	16/8	16/8 2	32/16	4	64	64 16	24 Digital I/O	16/8	16/8 2	4 or 8
Input Resolution	10 Bits 12 Bits	•	•	•		•	•		•	•	
Output Resolution	8 Bits 12 Bits		•		•		•			•	•
Additional Features Programmable Gair Single +5 V Opera 4-20 mA Output Direct Sensor Inter Thermocouples, IBM PC Software C	tion face RTDs	•	•	•	•	•	•	•	•	•	•

# **Selection Guide Bus Interface & Serial I/O Products**

### IBM PS/2 Micro Channel I/O Boards

		Analog Input			Analog	g Output	Digi	tal I/O	Other
Model	Function	Analog Input Channels	Resolution	Max Throughput	Analog Output Channels	Resolution	Channels	Time Related	Other Features
RTI-204	Low Cost Analog Input and Digital I/O	8 SE	12-Bit	19 kHz	0	N/A	8 Bits	2 Counter/Timers	Digital Pattern Recognition
RTI-205	Low Cost Multifunction Analog and Digital I/O	8 SE	12-Bit	19 kHz	2	12-Bit	8 Bits	2 Counter/Timers	Digital Pattern Recognition
RTI-217	Digital I/O	0	N/A	N/A	0	N/A	Four 8-Bit Ports	0	Interrupt on Change of State; External Strobing and Interrupt Support
RTI-220	Analog I/O	Up to 64	12-Bit	21 kHz	Up to 16	12-Bit	0	0	Interfaces Directly to Analog Signal Conditioning Panels; Slave Microprocessor Controls Analog Outputs
RTI-222	Analog Output	0	N/A	N/A	Up to 16	12-Bit	0	0	Interfaces Directly to Analog Signal Conditioning Panels; Slave Microprocessor Controls Analog Outputs

## **VMEbus Compatible I/O Boards**

	<b>Analog Devices</b>	,	Ebus	
	Part Number	RTI-600	RTI-602	
Board Type	Input Input/Output Output	•	•	
Channel Capacity	Input (Single Ended/ Differential) Output	32/16	4	
Input Resolution	10 Bits 12 Bits	•		
Output Resolution	8 Bits 12 Bits		•	
Additional Features Programmable Ga Single +5 V Opes 4-20 mA Output Direct Sensor Into Thermocouples	•	•		

## **Multibus Compatible I/O Boards**

			Multibus						
	Analog Devices Part Number	RTI-711	RTI-724	RTI-732					
Board Type	Input Input/Output Output	•	•	•					
Channel Capacity	Input (Single Ended/ Differential) Output	32/16	4	32/16 2					
Input Resolution	10 Bits 12 Bits	•		•					
Output Resolution	8 Bits 12 Bits		•	•					
Additional Features Programmable Ga Single +5 V Opes 4–20 mA Output Direct Sensor Int Thermocouples	nin Amplification ration erface	•	•	•					

# **Selection Guide Bus Interface & Serial I/O Products**

## μMAC Series

	μMAC-1050	μM/\C-4000	μMAC-5000	μ <b>MAC-6000</b>	μMAC-1060	μDCS-6000	
Programming	Fixed Function (PC Programming in C, Basic Pascal, 3rd Party Packages)	Fixed Function	μMACBASIC	μMACBASIC, C	С	FIX DMACS	
Max RAM	N/A	N/A	128K	256K	512K	256K	
# Comm Ports							
Serial	1	1	2	3	3 max	3	
IEEE-488	None	None	None	1	None	For Expansion Only	
Max I/O Points							
AIO	48 AIN, 10 AOT	48 A:N, 32 AOT	100+*	350+*	64 AIN, 32 AOT	1000+	
DIO	64	272	304	1024	128	4000+	
Resolution (Bits)	18 Bits	13 Bits	11/14 Bits	12/14 Bits	13–18 Bits	12/14 Bits	
Data Acquisition Rate per Channel	20	15	50/25	2800/1400 (C)	400–40	10	

<sup>\*</sup>Input/Output capability depends on configuration.

## Mixed-Signal Application Specific Integrated Circuits

Analog Devices offers a full spectrum of signal conditioning and conversion capabilities in mixed-signal application specific integrated circuits (ASICs). These chip-level systems can implement combined analog/digital designs with 10- to 14-bit accuracy and 12- to 20-bit resolution that formerly required board-level solutions. Combined with our general purpose DSPs from the ADSP-2100 and ADSP-21000 families, our ASICs can provide custom two-chip solutions to meet complex system requirements.

Analog Devices can incorporate most of the functions of its standard monolithic linear and converter parts in full-custom and semicustom ICs. Full-custom parts optimize performance and space requirements, while cell-based semicustom parts reduce development time and engineering expense. Development costs can be cut further by tailoring a predefined system-on-a-chip known as a Linear System Macro to your application.

Analog's experienced design engineers work with powerful computer-aided design tools to design and lay out your circuit. Design centers are currently in Massachusetts, England and Ireland.

Multiple locations for fabrication, assembly and testing ensure a ready supply of production parts. Products can be processed in our MIL-38510 certified facilities.


#### DESIGN EXAMPLES

Analog Devices has created a variety of customer-specific and function-specific ASIC parts. Described here are three Linear System Macros, a custom chipset and a semicustom chip.

#### AD75004 Quad DAC

This circuit contains four separate 12-bit D/A converters with amplifiers for voltage output and an on-board reference. Double-buffering latches interface with an 8-bit parallel bus and permit updating of all four channels individually or simultaneously. Outputs swing ±5 V, drive ±5 mA, and settle within 4 us.


### **AD75004 QUAD DAC**



#### AD75068 Octal Programmable Gain Amplifier

The AD75068 contains eight programmable gain amplifiers (PGAs). Each is complete, including switch/resistor network and gain programming latch, and requires no external components. Each channel may be independently programmed for gains from 1 to 128. A unique circuit design maintains constant 2 MHz bandwidth at all gains and offers very low phase shift; the PGAs also feature low input bias current (<4 pA).

#### **AD75068 OCTAL PROGRAMMABLE GAIN AMPLIFIER**



#### **Derivative Circuits**

The circuits outlined above can be modified to suit a specific customer's application. For example, the AD75004 quad DAC could be expanded to 6 channels, each of which may have separate reference inputs. The AD75068 could be configured to include filtering. These modifications, when based on standard library cells, can provide the fastest, most cost effective semicustom solution.


#### Modem Chipset

Library cells can be combined to form macro building blocks for high speed modems. This two-chip design concept filters and converts data to interface an Analog Devices digital signal processor with the analog circuitry of a 9600-baud modem. On one chip, the received signal passes through an antialiasing filter, sample-and-hold, 12-bit A/D converter, 8th-order digital filter and decimation. On the other chip, transmit data is 8  $\times$  oversampled, then goes to an 8th-order filter, a 12-bit DAC and an active reconstruction filter.


### AD79015 Low Level DAS

This circuit is a complete data acquisition system for low level signals (e.g., ECG and EEG) with a throughput of 10,000 samples per second. It provides high accuracy, high stability and functional completeness in a small 28-pin PLCC package. It includes a high performance instrumentation amp, low-pass and band-pass filters, and a 12-bit ADC with on-chip reference. It also includes a fast 8/12-bit serial port to interface to most microprocessor systems.

#### HIGH SPEED MODEM CHIPSET



#### **AD79015 LOW-LEVEL DAS**



#### HIGH PERFORMANCE PROCESSES

Analog Devices' semicustom and custom circuits are fabricated using the same high performance processes as our standard-product ICs. These mixed bipolar-CMOS processes include thin-film resistors which may be laser trimmed for precise matching and provide stable performance over a wide temperature range.

The ABCMOS, BiMOS II, and Linear Compatible CMOS (LC<sup>2</sup>MOS) processes combine bipolar and CMOS devices on one chip. Functional density is an order of magnitude greater than previous mixed-signal processes; over 40,000 devices can be placed on a single chip. Bipolar transistors provide low noise, low offset input stages and moderate power output stages. The CMOS devices offer high input impedance, and make dense logic and analog switches for data converters, multiplexers and

switched-capacitor filters. LC<sup>2</sup>MOS also provides a JFET for very low noise amplifiers, and a low-noise buried-Zener reference. ABCMOS represents the next generation in a combined bipolar/CMOS process for mixed-signal applications.

The bipolar-CMOS processes operate on supply voltages ranging from single +5 V to split  $\pm15$ V, with signal levels ranging from single-ended +3 V to  $\pm10$  V. These processes are ideally suited for applications in avionics, instrumentation, industrial automation, computers and peripherals, and telecommunications.

The following table summarizes the processes available for designing ASICs. Other processes in development will offer even higher speed, denser logic and higher integration of analog and digital functions.

#### CELL LIBRARIES

Cell libraries for the bipolar/CMOS processes are described below. These libraries are growing with the development of new processes, macrocells and cells. Many new catalog parts will also be available as cells. Your local sales office can give you current information on the cell libraries and available Linear System Macros.

Operational amplifiers are available in bipolar, JFET and CMOS configurations. Representative bipolar op amp cells have performance characteristics similar to an AD OP-27 and a slewenhanced AD741. The LC<sup>2</sup>MOS process offers JFET op amps, including an AD711 equivalent.

Instrumentation amplifiers with performance comparable to the AD521 and AD524 are available. Linear comparators have response times down to 100 nanoseconds and strobed comparators have setup/access times down to 50 nanoseconds.

#### ANALOG DEVICES HIGH PERFORMANCE BICMOS PROCESSES FOR ASICS

Process	Power	Signal	Features
<b>ABCMOS</b>	+5 V to ±5 V	$+3 \text{ V}$ to $\pm 3 \text{ V}$	Fine Geometries; Double Metal
BiMOS II	$\pm 5$ V to $\pm 12$ V	$\pm 3 \text{ V}$ to $\pm 10 \text{ V}$	Double Metal
LC <sup>2</sup> MOS	$+5 \text{ V to } \pm 15 \text{ V}$	$+3 \text{ V}$ to $\pm 10 \text{ V}$	JFET, Zener
LC <sup>2</sup> MOS 2	$+5 \text{ V to } \pm 5 \text{ V}$	$+3 V to \pm 3 V$	Fine Geometries; Poly-Poly Capacitors, JFET, Zener

Digital-to-analog converters range in resolution from 8 to 16 bits, and include cells similar to the AD667 and AD1856. Analog-to-digital converters vary from 8 to 16 bits in resolution, and include cells equivalent to the AD7871 and AD674.

Support cells include sample-and-hold amplifiers with performance comparable to the AD585, low-voltage bandgap references comparable to the AD584, and low-noise buried Zener references.

RC active filters and programmable switched-capacitor filters are available with specifications in these ranges:

Topology: all classical filter types

Frequency Range: 200 Hz to 20 kHz (switched-cap) or 100 Hz to 1 MHz (RC)

Number of Sections: up to 10th-order (switched-cap) or 4th-order (RC)

Signal/Noise and THD: >75 dB, compatible with 12-bit data acquisition.

Logic cells include gates, counters, registers, microsequencer, PLA, RAM and ROM. Interface cells include 8-bit and 16-bit parallel I/O ports as well as synchronous serial ports and UARTs.

#### COMPUTER-AIDED DESIGN TOOLS

Designing a high performance mixed-signal IC is inherently more difficult than designing a gate array. The variety of analog and digital functions requires a cell-based approach. However, the use of powerful tools gives high confidence of functionality at first silicon through thorough simulation and layout verification. Complete computer-generated documentation of all schematics and analog and logic simulation waveforms permits thorough evaluation of Analog's design by your design staff before signoff for final layout and fabrication.


The overall work flow through the CAD environment follows. Key to meeting the special challenges of mixed analog/digital circuitry are the simulation and auto-layout tools, and the unification of design and layout information in a single database. Analog Devices has developed a suite of proprietary computeraided design tools, called JANUS™, to address these issues and to implement turn-key designs.

The JANUS schematic editor offers numerous time-saving techniques and provides for specification of such data as wire widths, routing layers and routing priorities. It automatically generates a net list used by subsequent tools.

Analog uses several simulators, including electrical, logic and behavioral types. ADICE, a proprietary enhanced version of the SPICE electrical simulator, gives precision simulation of critical analog sections. It uses Newton-Raphson methods to iteratively solve nonlinear time-dependent simultaneous differential equations. It is efficient for circuits up to about 250 active devices and is used for the frequency domain or transient analysis of analog cells such as op amps, or sensitive digital cells such as dynamic RAM.

JANUS is a trademark of Analog Devices, Inc.

#### COMPUTER-AIDED DESIGN FLOW



Event-driven simulators handle larger circuits, with thousands of devices, and are typically used to simulate logic. The JANUS mixed-signal simulator combines an event-driven simulator with Newton-Raphson methods. It dynamically partitions the circuit to apply the faster event-driven techniques where possible, and the matrix methods where necessary. It also dynamically sizes the matrix and time steps to speed simulation further. The simulator can operate at the transistor level or use behavioral models, or both at the same time, allowing trade-offs between accuracy and speed.

For layout, the challenge is to increase automation while accommodating the layout sensitivity of analog circuitry. Device generators exist for the full range of active and passive devices available in the technology to automatically create a physical representation of the circuit schematic. This layout may be optimized through conventional interactive polygon-pushing.

The JANUS routing editor is driven by the connectivity of the schematics, but allows great freedom to manually control the routing of critical analog signal paths or power/ground lines while autorouting noncritical nets and spacing the layout to achieve automatic enforcement of layout rules. The JANUS routing editor uses up to three interconnect levels, and will automatically expand and compact placement as necessary to achieve 100% routing.

Finally, industry-standard layout verification tools assure conformance of the layout to both the schematic and design rules to give high confidence of functionality in first silicon. The CAD tool suite communicates via industry-standard stream formats to external databases and pattern generators.

#### TEST AND TRIM

Analog Devices has over 20 years of experience in testing complex circuits and manufactures commercial test systems for precision linear ICs. In each fabrication facility, a computer network integrates Analog Devices, H-P, Teradyne and LTX test equipment. The design, wafer probe and test areas share data on the network for statistical analysis and device modeling.

All Analog Devices ASICs are tested at the wafer level, and most are laser-wafer trimmed to achieve high accuracy. Untrimmed thin-film resistors match within 1% to 0.1%, depending on area. Trimmed resistors can match to better than 0.01%. Wafers may be laser drift trimmed with a hot-chuck probe to minimize the effects of temperature on accuracy.

After packaging, all parts are tested to assure that they meet guaranteed specifications. Environmental handlers can verify parts at multiple temperatures. Burn-in is performed as specified by the customer.

#### **PACKAGING**

Analog Devices ICs are available in most modern package types, including high pin-count and surface mount varieties. ASICs may be assembled in any of Analog Devices' standard packages, listed below. This list is constantly expanded and other packages may be used if they are suitable for high performance applications.

#### **Available Packages**

Pin Grid Array (PGA): 68 to 144 pins Leaded Ceramic Chip Carrier (LDCC): 44 pins Plastic Quad Flat Pack (PQFP): 44 to 132 pins Plastic Leaded Chip Carrier (PLCC): 20 to 68 pins Plastic Dual Inline Package (DIP): 14 to 64 pins Side-Brazed DIP: 14 to 64 pins Frit-Seal DIP (Cerdip): 14 to 40 pins Small Outline (SO): 14 to 28 pins


Ceramic Quad Flat Pack (CQFP): 80 to 104 leads

#### PROGRAM RESPONSIBILITIES AND INTERFACES

The following figure shows the major phases in developing an ASIC and responsibilities during each phase. The overall development time depends on the complexity of the circuit and on how custom the design is.

Your Analog Devices Sales Engineer is your first interface for ASIC development. Your local sales office can provide further information on Analog Devices' custom/semicustom capabilities.

#### PROGRAM RESPONSIBILITIES AND INTERFACES



## **Power Supplies** Modular AC/DC Power Supplies

#### GENERAL DESCRIPTION

Analog Devices offers a broad line of modular ac/dc power supplies that provide both OEMs and designers a reliable, easy to use, low-cost solution to their power requirements. Models are available in PC mountable and chassis mountable designs with 5 volt to 15 volt (single, dual, triple) outputs and current ratings from 25 mA to 5 amps. Since these modular supplies are fully encapsulated, no trimming or external component selection is necessary; simply mount the unit, connect power and output leads, and you're on the air! Most Analog Devices' power supplies are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

#### AC/DC POWER SUPPLY FEATURES

- Current Limit Short Circuit Protection
- PC Mounted and Chassis Mounted Versions
- Single (+5 V), Dual ( $\pm 12$  V,  $\pm 15$  V), and Triple  $(\pm 15 \text{ V}/+5 \text{ V}, \pm 15 \text{ V}/+1 \text{ V} \text{ to } +15 \text{ V})$  Output Supplies
- Current Outputs:
  - 25 mA to 1000 mA for Dual and Triple Output Supplies 250 mA to 5000 mA for Single Output Supplies
- Wide Input Voltage Range
- Low Output Ripple and Noise
- Excellent Line & Load Regulation Characteristics
- High Temperature Stability
- Free-Air Convection Cooling; No External Heat Sink Required

#### GENERAL SPECIFICATIONS

Power Requirements

Frequency:

Input Voltage Range:

105 V ac to 125 V ac 50 Hz to 250 Hz

**Electrical Specifications** 

Temperature Coefficient: Output Voltage Accuracy: 0.02%/°C  $\pm 2\%$ , max

Breakdown Voltage:

See Specifications Table

Isolation Resistance: Short Circuit Protection: 500 V rms, min 50 MΩ

All ac/dc power supplies employ current limiting. They can withstand substantial overload including direct short. Prolonged operation should be avoided since excessive temperature rises

will occur.

**Environmental Requirements** Operating Temperature

Range: Storage Temperature -25°C to +71°C

Range:

 $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

SPECIFICATIONS - Typical @ +25°C and 115 V ac 60 Hz unless otherwise noted\*

	Туре	Model	Output Voltage Volts	Output Current mA	Line Reg. max %	Load Reg. max %	Output Voltage Error max	Ripple & Noise mV rms max	Dimensions Inches
•		904	±15	±50	0.02	0.02	±200 mV -0 mV	0.5	3.5×2.5×0.875
		902	±15	±100	0.02	0.02	+300 mV -0 mV	0.5	3.5×2.5×1.25
	Dual Output	902-2	±15	±100	0.02	0.02	+300 mV -0 mV	0.5	3.5×2.5×0.875
unted	•	920	±15	±200	0.02	0.02	+300 mV -0 mV	0.5	3.5×2.5×1.25
ž		925	±15	±350	0.02	0.02	±1%	0.5	$3.5 \times 2.5 \times 1.62$
PC Board Mounted		921	±12	±240	0.02	0.02	+300~mV -0~mV	0.5	3.5×2.5×1.25
C		905	5	1000	0.02	0.05	±1%	1	3.5×2.5×1.25
<u>د</u> ا	Single	922	5	2000	0.02	0.05	±1%	1	$3.5 \times 2.5 \times 1.62$
	Output	928	5	3000	0.05	0.10	±2%	5 (typ)	$3.5 \times 2.5 \times 1.25$
		923	±15	±100	0.02	0.02	±1%	0.5	3.5×2.5×1.25
	Triple		+5	500	0.02	0.05	±1%	0.5	
	Output	927	±15	$\pm 150$	0.02	0.02	±2%	0.5 (typ)	$3.5 \times 2.5 \times 1.62$
<b>+</b>			+5	1000	0.02	0.10	±2%	1.0 (typ)	
<b>A</b>		952	±15	±100	0.05	0.05	±2%	1	4.4×2.7×1.45
	Dual	970	±15	±200	0.05	0.05	±2%	1	$4.4 \times 2.7 \times 1.45$
Ę	Output	973	±15	$\pm 350$	0.05	0.05	±2%	1	$4.4 \times 2.7 \times 2.00$
<b>E</b>		975	±15	±500	0.05	0.05	±2%	1	$4.4 \times 2.7 \times 2.00$
Chassis Mounted	0	955	5	1000	0.05	0.15	±2%	2	4.4×2.7×1.45
	Single	976	5	3000	0.05	0.10	±2%	5 (typ)	4.75×2.7×1.45
	Output	977	5	5000	0.05	0.10	$\pm 2\%$	5 (typ)	$4.75 \times 2.7 \times 1.45$
Ö	Triple	974	±15	±150	0.02	0.02	±2%	0.5 (typ)	4.75×2.7×1.45
₩	Output		+5	1000	0.02	0.10	±2%	1.0 (typ)	

\*Consult Analog Devices Power Supplies Catalog for additional information. Specifications subject to change without notice.

## **Power Supplies** Modular DC/DC Converters

#### GENERAL DESCRIPTION

Analog Devices' line of compact dc/dc converters offers system designers a means of supplying a reliable, easy to use, low cost solution to a variety of floating (analog and digital) power applications. These devices provide high accuracy, short circuit protected, regulated outputs with very low output noise and ripple characteristics.

Fourteen models are offered in five power levels of 1 watt, 1.8 watts, 4.5 watts, 6 watts and 12 watts. Input voltage versions include 5 volt, 12 volt, 24 volt and 28 volt with output ranges as follows: +5 volt,  $\pm 12$  volts and  $\pm 15$  volts at  $\pm 60$  mA to 1000 mA output current capability.

Most models are high efficiency (typically over 60% at full load) and feature complete 6-sided continuous shielding for EMI/RFI protection. A  $\pi$ -type input filter is contained, in some models, which virtually eliminates the effects of reflected input ripple current. Most Analog Devices' dc/dc converters are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

#### DC/DC POWER SUPPLY FEATURES

- Inaudible (>20 kHz) Converter Switching Frequency
- Continuous, Six-Sided EMI/RFI Shielding Except on 1 Watt and 1.8 Watt Models
- Output Short Circuit Protection (Either Output to Common)
- Automatic Restart After Short Condition Removed
- Automatic Starting with Reverse Current Injected into Outputs
- Low Output Ripple and Noise
- High Temperature Stability
- Free Air Convection Cooling

No external heat sink or specification derating is required over the operating temperature range.

#### GENERAL SPECIFICATIONS FOR 1 W AND 1.8 W MODELS

Line Regulation - Full Range: ±0.3% (±1% max, 949) Load Regulation - No Load to Full Load: ±0.4% (±0.5% max,

Output Noise and Ripple: 20 mV p-p (with 15 µF tantalum capacitor across each output) 2 mV rms max, 949)

Breakdown Voltage: 300 V dc min (500 V dc min, 949)

Input Filter Type: π

Operating Temperature Range: -25°C to +71°C

Storage Temperature Range: -40°C to +125°C (+100°C, 949) Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at 150%-200% of the dc/dc converter's full load input current.

#### GENERAL SPECIFICATIONS FOR 4.5 W, 6 W AND 12 W MODELS

Line Regulation - Full Range:  $\pm 0.07\%$  max ( $\pm 0.02\%$  max, 951, 960 Series) (±0.1% max, 943)

Load Regulation - No Load to Full Load: ±0.07% max  $(\pm 0.02\% \text{ max}, 951, 960 \text{ Series}) (\pm 0.1\% \text{ max}, 943)$ Output Noise and Ripple: 1 mV rms max

Breakdown Voltage: 500 V dc min

Input Filter Type: π

Operating Temperature Range: -25°C to +71°C Storage Temperature Range: -40°C to +125°C

Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at 150%-200% of the dc/dc converter's full load input current.

SPECIFICATIONS - Typical @ +25°C at nominal input voltage unless otherwise noted\*

Model	Output Voltage Volts	Output Current mA	Input Voltage Volts	Input <sup>1</sup> Voltage Range Volts	Input Current Full Load	Output Voltage Error max	Temperature Coefficient /°C max	Efficiency Full Load min	Dimensions Inches
943	5	1000	5	4.75/5.25	1.52A	≟1%	±0.02%	62%	2.û×2.û×û.38
958	5	100	5	4.5/5.5	200 mA	±5%	±0.01% (typ)	50%	$1.25 \times 0.8 \times 0.4$
941	±12	±150	5	4.75/5.25	1.17A	±1%	$\pm 0.01\%$	58%	$2.0 \times 2.0 \times 0.38$
960	±12	±40	5	4.5/5.5	384 mA	±5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
962	±15	±33	5	4.5/5.5	396 mA	±5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
964	±15	±33	12	10.8/13.2	165 mA	±5%	$\pm 0.01\%$ (typ)	50%	$1.25 \times 0.8 \times 0.4$
965	±15	$\pm 190$	5	4.65/5.5	1.7 A	±1%	$\pm 0.005\%$ (typ)	62% (typ)	$2.0 \times 2.0 \times 0.38$
966	±15	±190	12	11.2/13.2	710 mA	±1%	$\pm 0.005\%$ (typ)	62% (typ)	$2.0 \times 2.0 \times 0.38$
967	±15	±190	24	22.3/26.4	350 mA	±1%	$\pm 0.005\%$ (typ)	62% (typ)	$2.0 \times 2.0 \times 0.38$
949	±15	±60**	5	4.65/5.5	0.6 A	±2%	$\pm 0.03\%$	58%	2.0×1.0×0.375
940	±15	$\pm 150$	5	4.75/5.25	1.35 A	±1%	$\pm 0.01\%$	62%	$2.0 \times 2.0 \times 0.38$
953	±15	$\pm 150$	12	11/13	0.6 A	$\pm 0.5\%$	$\pm 0.01\%$	62%	$2.0 \times 2.0 \times 0.38$
945	±15	$\pm 150$	28	23/31	250 mA	$\pm 0.5\%$	$\pm 0.01\%$	61%	$2.0 \times 2.0 \times 0.38$
951	±15	±410	5	4.65/5.5	3.7 A	±0.5%	$\pm 0.01\%$	62%	$3.5 \times 2.5 \times 0.88$

NOTES
Models 940 and 941 will deliver up to 120 mA output current (and Model 943 will deliver up to 600 mA) over an input voltage range of 4.65 V dc

\*Consult Analog Devices Power Supplies Catalog for additional information. \*\*Single-ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120 mA.

Specifications subject to change without notice.

# Package Information Contents


ADI Letter	PMI Letter	Package Description	MIL-M38510 Applicable Configuration	Page
Designator	Designator	Description	Configuration	rage
Side Brazed DIP (Ceramic)				
D-16	QB*	16-Lead	D2-3	10-3
D-18	XB⋆	18-Lead	D6-3	10-4
D-20	RB*	20-Lead	D8-3	10-5
D-24	VB*	24-Lead	D3-3	10-6
D-24A	TD.	24-Lead (Single Width)	D10.2	10-7 10-8
D-28	TB*	28-Lead 40-Lead	D10-3	10-8
D-40		40-Lead		10-9
Side Brazed DIP for Hybrids (Ceramic)				
DH-24A		24-Lead		10-10
DH-28		28-Lead (Large Cavity)		10-11
Bottom Brazed DIP (Ceramic)				
DH-28A		28-Lead		10-12
DH-32E		32-Lead		10-13
Metal Platform DIP				
M-32		32-Lead		10-14
M-40		40-Lead		10-15
Leadless Chip Carrier (Ceramic)				
• '	D.C.	20 Ti1	C-2	10-16
E-20A	RC TC	20-Terminal 28-Terminal	C-2 C-4	10-16
E-28A E-44A	IC	44-Terminal	C-4	10-17
		44-1 erinmai		10-10
Plastic Quad Flatpack				
S-44		44-Terminal		10-19
S-160		160-Terminal		10-20
Cerpacks/Flatpacks				
	L	10-Lead		10-21
	M	14-Lead		10-22
	F	16-Lead		10-23
	N	24-Lead		10-24
Flatpacks				
	L*	10-Lead		10-25
	LB*	10-Lead (Bottom-Brazed)		10-25
	M*	14-Lead		10-26
	MB*	14-Lead (Bottom-Brazed)		10-26
	F*	16-Lead		10-27
	FB*	16-Lead (Bottom Brazed)		10-27
	N*	24-Lead		10-28
	NB*	24-Lead (Bottom-Brazed		10-28
*Consist Order Only				

<sup>\*</sup>Special Order Only

ADI Letter Designator	PMI Letter Designator	Package Description	MIL-M38510 Applicable Configuration	Page
Plastic DIP				
N-8 N-14 N-16 N-18	P P P	8-Lead 14-Lead 16-Lead 18-Lead		10-29 10-30 10-31 10-32
N-10 N-20 N-24 N-24A N-28 N-40A	P P P P	20-Lead 24-Lead (Narrow Body) 24-Lead (Double Width) 28-Lead 40-Lead		10-32 10-33 10-34 10-35 10-36 10-37
Plastic Leaded Chip Carrier (PLCC)		TO Dead		10 37
P-20A P-44A	PC PC	20-Lead 28-Lead 44-Lead		10-38 10-39 10-40
J-Leaded Chip Carrier				
J-44 J-68		44-Lead 68-Lead	CJ4	10-41 10-42
Cerdip				
Q-8 Q-14 Q-16 Q-18 Q-20 Q-22	Z Y Q X R	8-Lead 14-Lead 16-Lead 18-Lead 20-Lead 22-Lead	D4-1 D1-1 D2-1 D6-1 D8-1	10-43 10-44 10-45 10-46 10-47 10-48
Q-24 Q-28	W T	24-Lead (Narrow Body) 28-Lead	D3-1 D10-1	10-49 10-50
Small Outline (SOIC)				
R-16	S	14-Lead (Narrow Body) 16-Lead (Wide Body)		10-51 10-52
R-16A R-18 R-20 R-24 R 28	S S S S	16-Lead (Narrow Body) 18-Lead (Wide Body) 20-Lead (Wide Body) 24-Lead (Wide Body) 28-Lead (Wide Body)		10-53 10-54 10-55 10-56 10-57

# **Package Outline Dimensions**


D-16
16-Lead Side Brazed Ceramic DIP



SYMBOL	INCHES		MILLIN	MILLIMETERS	
	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6
C	0.008	0.015	0.20	0.38	6
D		0.840		21.34	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	
•	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S <sub>1</sub>	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Fourteen spaces.


D-18
18-Lead Side Brazed Ceramic DIP



	IN	CHES	MILLIMETERS		]	
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α		0.200		5.08		
ь	0.014	0.023	0.36	0.58	6	
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6	
С	0.008	0.015	0.20	0.38	6	
D		0.960		24.38	4	
E	0.220	0.310	5.59	7.87	4	
E <sub>1</sub>	0.290	0.320	7.37	8.13		
е	0.090	0.110	2.29	2.79	7	
L	0.125	0.200	3.18	5.08		
L <sub>1</sub>	0.150		3.81			
Q	0.015	0.060	0.38	1.52	3	
S		0.098		2.49	5	
S <sub>1</sub>	0.005		0.13		5	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Sixteen spaces.


D-20 20-Lead Side Brazed Ceramic DIP



	INC	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6
С	0.008	0.015	0.20	0.38	6
D		1.060		26.92	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	
е	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S <sub>1</sub>	0.005		0.13		5

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Eighteen spaces.


D-24 24-Lead Side Brazed Ceramic DIP



	INC	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225		5.72	
b	0.014	0.023	0.36	0.58	6
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6
С	0.008	0.015	0.20	0.38	6
D		1.290		32.77	4
E	0.500	0.610	12.70	15.49	4
E <sub>1</sub>	0.590	0.620	14.99	15.75	
e	0.090	0.110	2.29	2.79	7
L	0.120	0.200	3.05	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension  $\Omega$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Twenty-two spaces.


D-24A 24-Lead Side Brazed Ceramic DIP (Single Width)



	INC	CHES	MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	6
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6
С	0.008	0.015	0.20	0.38	6
D		1.280		32.51	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	
е	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	
S <sub>1</sub>	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension  $\Omega$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Twenty-two spaces.


D-28 28-Lead Side Brazed Ceramic DIP



	IN	INCHES MILLIMETERS		METERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225	Ĭ	5.72	
b	0.014	0.026	0.36	0.66	6
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6
С	0.008	0.018	0.20	0.46	6
D		1.490		37.85	4
E	0.500	0.610	12.70	15.49	4
E <sub>1</sub>	0.590	0.620	14.99	15.75	
е	0.090	0.110	2.29	2.79	7
Ĺ	û. 125	û.2ûû	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.100		2.54	5
S <sub>1</sub>	0.005		0.13		5
·					<del>*************************************</del>

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Twenty-six spaces.


D-40 40-Lead Side Brazed Ceramic DIP



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225		5.72	
b	0.014	0.023	0.36	0.58	6
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,6
С	0.008	0.015	0.20	0.38	6
D		2.096		53.24	4
E	0.590	0.620	12.95	15.75	4
E,	0.520	0.630	13.21	16.00	
е	0.090	0.110	2.29	2.79	7
L	0.125	0.200	3.18	5.08	_
L,	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension  $\Omega$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Thirty-eight spaces.


DH-24A
24-Lead Side Brazed Ceramic DIP for Hybrid



	INC	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b <sub>1</sub>	0.030	0.070	0.76	1.78	2
С	0.008	0.015	0.20	0.38	
D		1.212		30.79	
E	0.580	0.605	14.73	15.37	
E <sub>1</sub>	0.590	0.620	14.99	15.75	6
е	0.10	0 BSC	2.54	BSC	4, 7
L	0.120		3.05		
L <sub>1</sub>	0.180		4.57		
a	0.040	0.060	1.02	1.52	3
s		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension  $\boldsymbol{Q}$  shall be measured from the seating plane to the base plane.
- 4. The basic pin spacing is 0.100" (2.54 mm) between centerlines.
- 5. Applies to all four corners.
- 6. E<sub>1</sub> shall be measured at the centerline of the leads.
- 7. Twenty-two spaces.


DH-28 28-Lead Side Brazed Ceramic DIP for Hybrid (Large Cavity)



	IN	CHES	MILLIMETERS		
		Г	<b></b>	T	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225	<u> </u>	5.72	
b	0.014	0.023	0.36	0.58	
b <sub>1</sub>	0.030	0.070	0.76	1.78	2
С	0.008	0.015	0.20	0.38	
D		1.414		35.92	
E	0.580	0.610	14.73	15.49	
E <sub>1</sub>	0.590	0.610	14.99	15.49	6
е	0.10	0 BSC	2.54	BSC	4, 7
L	0.120		3.05		
L₁	0.180		4.57		
a	0.040	0.060	1.01	1.52	3
s		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. The basic pin spacing is 0.100" (2.54 mm) between centerlines.
- 5. Applies to all four corners.
- 6. E<sub>1</sub> shall be measured at the centerline of the leads.
- 7. Twenty-six spaces.

DH-28A
28-Lead Bottom Brazed Ceramic DIP for Hybrid



	INC	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b <sub>1</sub>	0.030	0.070	0.76	1.78	2
С	0.008	0.015	0.20	0.38	
D		1.575		40.01	
Ē	0.770	0.810	19.56	20.57	
E,	0.550	0.620	14.99	15.75	6
е	0.10	0 BSC	2.54	BSC	4, 7
L	0.145		3.68		
L <sub>1</sub>	0.180		4.57		
a	0.015	0.035	0.38	0.89	3
S		0.137		3.48	5
S <sub>1</sub>	0.005		0.13		5


- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension  $\Omega$  shall be measured from the seating plane to the base plane.
- 4. The basic pin spacing is 0.100" (2.54 mm) between centerlines.
- 5. Applies to all four corners.
- 6. E<sub>1</sub> shall be measured at the centerline of the leads.
- 7. Twenty-six spaces.

DH-32E 32-Lead Bottom Brazed Ceramic DIP

	IN	CHES	MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225		5.72	
b	0.014	0.023	0.36	0.58	
b <sub>1</sub>	0.030	0.070	0.76	1.78	2
С	0.008	0.015	0.20	0.38	
D		1.750		44.45	
E	1.075	1.105	27.31	28.07	
E <sub>1</sub>	0.890	0.910	22.61	23.11	6
е	0.10	0 BSC	2.54	BSC	4, 7
L	0.145		3.68		
L <sub>1</sub>	0.180		4.57		
Q	0.015	0.035	0.38	0.89	3
S		0.120		3.05	5
S <sub>1</sub>	0.005		0.13		5

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension  ${\bf Q}$  shall be measured from the seating plane to the base plane.
- 4. The basic pin spacing is 0.100" (2.54 mm) between centerlines.
- 5. Applies to all four corners.
- 6. E<sub>1</sub> shall be measured at the centerline of the leads.
- 7. Thirty spaces.


M-32 32-Lead Metal Platform DIP



	IN	CHES	MILLIMETERS		-
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b		0.020		0.51	
D		1.745		44.323	
D <sub>1</sub>	1.494	1.506	37.948	38.252	
E		1.145		29.083	
E <sub>1</sub>	0.880	0.920	22.352	23.368	3
е	0.098	0.102	2.49	2.59	4
L <sub>1</sub>	0.240		6.09		
S	0.115	0.135	2.92	3.43	2
S <sub>1</sub>	0.115	0.135	2.92	3.43	2

- NOTES
  1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. Applies to all four corners.
- 3. E<sub>1</sub> shall be measured at the centerline of the leads.
- 4. Thirty spaces.


M-40 40-Lead Metal Platform DIP



	INCHES		MILLIN	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α		0.19		4.83		
b		0.020		0.51		
D		2.145		54.483		
D <sub>1</sub>	1.894	1.906	48.108	48.412		
E		1.145		29.083		
E <sub>1</sub>	0.880	0.920	22.352	23.368	3	
е	0.098	0.102	2.49	2.59	4	
L,	0.240		6.09			
S	0.115	0.135	2.92	3.43	2	
S <sub>1</sub>	0.115	0.135	2.92	3.43	2	

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. Applies to all four corners.
- 3. E<sub>1</sub> shall be measured at the centerline of the leads.
- 4. Thirty-eight spaces.


E-20A
20-Terminal Leadless Ceramic Chip Carrier



	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.064	0.100	1.63	2.54	1
B <sub>1</sub>	0.022	0.028	0.56	0.71	
D	0.342	0.358	8.69	9.09	2
D <sub>1</sub>	0.075 REF		1.9	1.91 REF	
е	0.050	BSC	1.27 BSC		
j	0.020	REF	0.51		
h	0.040 REF		1.02		
L	0.045	0.055	1.14	1.40	

- 1. Dimension A controls the overall package thickness.
- 2. Applies to all 4 sides.
- 3. All terminals are gold plated.


E-28A 28-Terminal Leadless Ceramic Chip Carrier



	INCHES		MILLIM	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.064	0.100	1.63	2.54	1	
B <sub>1</sub>	0.022	0.028	0.56	0.71		
D	0.442	0.458	11.23	11.63	2	
D <sub>1</sub>	0.075	0.075 REF		1.91 REF		
e	0.050	BSC	1.27	1.27 BSC		
j	0.020	REF	0.51	0.51		
h	0.040 REF		1.02	1.02		
L	0.045	0.055	1.14	1.40		

- NOTES
  1. Dimension A controls the overall package thickness.
- 2. Applies to all 4 sides.
- 3. All terminals are gold plated.


E-44A 44-Terminal Leadless Ceramic Chip Carrier



	INCHES		MILLIM	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.064	0.100	1.63	2.54	1	
B <sub>1</sub>	0.022	0.028	0.56	0.71		
D	0.640	0.662	16.27	16.82	2	
D <sub>1</sub>	0.075	0.075 REF		1.91 REF		
е	0.050	BSC	1.27 BSC			
i	0.020	REF	0.51	0.51		
h	0.040 REF		1.02			
L	0.045	0.055	1.14	1.40		


- NOTES
  1. Dimension A controls the overall package thickness.
- 2. Applies to all 4 sides.
- 3. All terminals are gold plated.

S-44
44-Lead Plastic Quad Flatpack (PQFP)




r	r		<del></del>	
	INC	CHES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
Α		0.096		2.44
b	0.012	0.016	0.30	0.41
A <sub>3</sub>	0.077	0.083	1.96	2.11
A <sub>1</sub>	0.032	0.040	0.81	1.02
D	0.546	0.548	13.875	13.925
A <sub>2</sub>	0.032	0.040	0.81	1.02
D <sub>1</sub>	0.390	0.398	9.91	10.11
е	0.029	0.033	0.74	0.84
L	0.025	0.037	0.64	0.94
α	0.8	8.0°		

S-160 160-Lead Plastic Quad Flatpack (PQFP)



	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	
Α		0.160		4.07	
A <sub>1</sub>	0.062	0.070	1.57	1.77	
A <sub>2</sub>	0.062	0.070	1.57	1.77	
A <sub>3</sub>	0.125	0.145	3.17	3.67	
D	1.246	1.266	31.65	32.15	
E	1.098	1.106	27.90	28.10	
D <sub>1</sub>	1.098	1.106	27.90	28.10	
е	0.029	0.033	0.75	0.85	
L	0.025	0.037	0.65	0.95	
b	0.012	0.016	0.30	0.14	
E,	1.098	1.106	27.90	28.10	
α	0.0°	8.0°			


# 10-Lead Cerpack/Flatpack (L-Suffix)



	INCHES		MILLI	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.030	0.085	0.76	2.16	
b	0.010	0.019	0.25	0.48	
C	0.003	0.006	0.08	0.15	
D		0.290		7.37	3
E	0.240	0.260	6.10	6.60	
e	0.05	0 BSC	1.27 BSC		4
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
a	0.010	0.040	0.25	1.02	2
S		0.045		1.14	5
S <sub>1</sub>	0.005		0.13		5, 6

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.


## 14-Lead Cerpack/Flatpack (M-Suffix)



	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.030	0.085	0.76	2.16	
b	0.010	0.019	0.25	0.48	
С	0.003	0.006	0.08	0.15	
D		0.280		7.11	3
E	0.240	0.260	6.10	6.60	
е	0.05	0 BSC	1.27 BSC		4
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
a	0.010	0.040	0.25	1.02	2
S <sub>1</sub>	0.005		0.13		5, 6
S <sub>2</sub>	0.004		0.10		

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.


### 16-Lead Cerpack/Flatpack (F-Suffix)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.045	0.085	1.14	2.16	
b	0.015	0.019	0.38	0.48	
С	0.003	0.006	0.08	0.15	
D		0.440		11.18	3
E	0.245	0.285	6.22	7.24	
е	0.05	0 BSC	1.27 BSC		4
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
a	0.010	0.040	0.23	1.02	2
S		0.045		1.14	5
S <sub>1</sub>	0.005		0.13		5, 6

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- 6. Dimension  $S_1$  may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.


# 24-Lead Cerpack/Flatpack (N-Suffix)




	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.045	0.090	1.14	2.29	
ь	0.015	0.019	0.38	0.48	
С	0.003	0.006	0.08	0.15	
D		0.430		10.92	3
E	0.245	0.285	6.22	7.24	
е	0.05	0 BSC	1.27	1.27 BSC	
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
û	0.010	0.040	Û.25	1.02	2
S	0.005		0.13		5, 6
S <sub>2</sub>	0.004		0.10		

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.

# 10-Lead Flatpack (L-Suffix)




#### Bottom-Brazed (LB-Suffix)




	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.030	0.085	0.76	2.16	
b	0.010	0.019	0.25	0.48	
С	0.003	0.006	0.08	0.15	
D		0.290		7.37	3
E	0.240	0.260	6.10	6.60	
E,		0.280		7.11	3
E <sub>2</sub>	0.125		3.18		
E <sub>3</sub>	0.030		0.76		
е	0.05	0 BSC	1.27 BSC		4
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
a	0.010	0.040	0.25	1.02	2
S		0.045		1.14	5
S <sub>1</sub>	0.005		0.13		5, 6

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.

### 14-Lead Flatpack (M-Suffix)




### Bottom-Brazed (MB-Suffix)




	IN	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.030	0.085	0.76	2.16	
b	0.010	0.019	0.25	0.48	
С	0.003	0.006	0.08	0.15	
D		0.280		7.11	3
Е	0.240	0.260	6.10	6.60	
E <sub>1</sub>		0.280		7.11	3
E <sub>2</sub>	0.125		3.18		
E <sub>3</sub>	0.030		0.76		
е	0.05	0 BSC	1.27 BSC		4
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
Q	0.010	0.040	0.25	1.02	2
S <sub>1</sub>	0.005		0.13		5, 6
S <sub>2</sub>	0.004		0.10		

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.

### 16-Lead Flatpack (F-Suffix)




# Bottom-Brazed (FB-Suffix)




	INCHES		MILLI	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	0.045	0.085	1.14	2.16	
b	0.015	0.019	0.38	0.48	
С	0.003	0.006	0.08	0.15	
D		0.440		11.18	3
E	0.245	0.285	6.22	7.24	
E,		0.305		7.75	3
E <sub>2</sub>	0.130		3.30		
E <sub>3</sub>	0.030		0.76		
е	0.05	0 BSC	1.27	1.27 BSC	
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
a	0.010	0.040	0.23	1.02	2
s		0.045		1.14	5
S <sub>1</sub>	0.005		0.13		5, 6

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.

### 24-Lead Flatpack (N-Suffix)




## Bottom-Brazed (NB-Suffix)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.045	0.090	1.14	2.29	
b	0.015	0.019	0.38	0.48	
С	0.003	0.006	0.08	0.15	
D		0.430		10.92	3
E	0.245	0.285	6.22	7.24	
E,		0.305		7.75	3
E <sub>2</sub>	0.125		3.18		
E <sub>3</sub>	0.030		0.76		
е	0.05	0 BSC	1.27 BSC		4
k	0.008	0.015	0.20	0.38	8
L	0.250	0.370	6.35	9.40	
Q	0.010	0.040	0.25	1.02	2
S	0.005		0.13		5, 6
S <sub>2</sub>	0.004		0.10		

- Index area; a notch or a lead one identification mark is located adjacent to lead one and shall be located within the shaded area shown. Alternatively, a tab (dim. k) may be used to identify lead one. This tab may be located on either side as shown.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension allows for off-center lid, meniscus and glass overrun.
- 4. The basic lead spacing is 0.050" (1.27 mm) between centerlines.
- 5. Applies to all four corners.
- Dimension S<sub>1</sub> may be 0.000" (0.00 mm) if corner leads bend toward the cavity of the package within one lead's width from the point of entry of the lead into body.
- Optional configuration. If this configuration is used, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
- Optional, see Note 1. If a lead one identification mark is used in addition to this tab, the minimum limit of dimension k does not apply.


N-8 8-Lead Plastic DIP



	INCH	ES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	
A <sub>2</sub>	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.045	0.070	1.15	1.77	
С	0.008	0.015	0.204	0.381	
D	0.348	0.430	8.84	10.92	2
E	0.300	0.325	7.62	8.25	
E <sub>1</sub>	0.240	0.280	6.10	7.11	2
е	0.100	BSC	2.54 BSC		
L	0.125	0.200	3.18	5.05	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

- NOTES
  1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.


N-14 14-Lead Plastic DIP



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	
A <sub>2</sub>	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.045	0.070	1.15	1.77	
C	0.008	0.015	0.204	0.381	
D	0.725	0.795	18.42	20.19	2
E	0.300	0.325	7.62	8.25	
E <sub>1</sub>	0.240	0.280	6.10	7.11	2
е	0.100	BSC	2.54 BSC		
L	0.125	0.200	3.18	5.05	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.


N-16 16-Lead Plastic DIP



	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	
A <sub>2</sub>	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.045	0.070	1.15	1.77	
С	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	2
E	0.300	0.325	7.62	8.25	
E <sub>1</sub>	0.240	0.280	6.10	7.11	2
е	0.100	0.100 BSC		2.54 BSC	
L	0.125	0.200	3.18	5.05	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.


N-18 18-Lead Plastic DIP



	INCHES		MILLIM	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	
A <sub>2</sub>	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.045	0.070	1.15	1.77	
C	0.008	0.015	0.204	0.381	
D	0.845	0.925	21.47	23.49	2
E	0.300	0.325	7.62	8.25	
E1	0.240	0.280	6.10	7.11	2
е	0.100	BSC	2.54	2.54 BSC	
L	0.125	0.200	3.18	5.05	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.


N-20 20-Lead Plastic DIP



	INCHES		MILLIM	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	
A <sub>2</sub>	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.045	0.070	1.15	1.77	
С	0.008	0.015	0.204	0.381	
D	0.925	1.060	23.50	26.90	2
E	0.300	0.325	7.62	8.25	
E,	0.240	0.280	6.10	7.11	2
е	0.100 BSC		2.54 BSC		
L	0.125	0.200	3.18	5.05	
L,	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

- NOTES
  1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.


N-24 24-Lead Plastic DIP



	INCHES		MILLIM	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	
A <sub>2</sub>	0.115	0.195	2.93	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.045	0.070	1.15	1.77	
C	0.008	0.015	0.204	0.381	
D	1.125	1.275	28.60	32.30	2
E	0.300	0.325	7.62	8.25	
E <sub>1</sub>	0.240	0.280	6.10	7.11	2
е	0.100	0.100 BSC		2.54 BSC	
L	0.125	0.200	3.18	5.05	
L <sub>1</sub>	0.150		3.81		
û	0.015	0.060	0.38	1.52	İ

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.


N-24A 24-Lead Plastic DIP (Double Width)



	INCHES		MILLIMI		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.250		6.35	
A <sub>2</sub>	0.125	0.195	3.18	4.95	
b	0.014	0.022	0.356	0.558	
b <sub>1</sub>	0.030	0.070	0.77	1.77	
С	0.008	0.015	0.204	0.381	
D	1.150	1.290	29.30	32.70	2
E	0.600	0.625	15.24	15.87	
E,	0.485	0.580	12.32	14.73	2
е	0.100	BSC	2.54 BSC		
L	0.125	0.200	3.18	5.05	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.

N-28 28-Lead Plastic DIP




	INCHES		MILLIM	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α		0.250		6.35		
A <sub>2</sub>	0.125	0.195	3.18	4.95		
b	0.014	0.022	0.356	0.558		
b <sub>1</sub>		0.070		1.77		
С	0.008	0.015	0.204	0.381		
D	1.380	1.565	35.10	39.70	2	
E	0.600	0.625	15.24	15.87		
E <sub>1</sub>	0.485	0.580	12.32	14.73	2	
e	0.10	0 BSC	2.54 BSC			
L	0.125	0.200	3.18	5.05		
L <sub>1</sub>	0.150		3.81			
Q	0.015	0.060	0.38	1.52		

- NOTES


  1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.

N-40A 40-Pin Plastic DIP




INCHES **MILLIMETERS** SYMBOL MIN MAX MIN MAX A 0.200 5.08 ь 0.015 0.025 0.38 0.64 0.040 0.060 1.02 1.52 b<sub>1</sub> 0.008 0.015 0.20 0.38 C D 2.08 52.83 E 0.550 0.550 13.46 13.97 E, 0.580 0.620 14.73 15.75 0.100 BSC • 2.54 BSC L 0.120 0.175 3.05 4.45 L<sub>1</sub> 0.140 3.56 Q 0.015 0.060 0.38 1.52 S 0.110 2.79 Sı 0.005 0.13 α 0° 15° 0° 15°

P-20A
20-Lead Plastic Leaded Chip Carrier (PLCC)




	INCH	ES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.385	0.395	9.78	10.02	
В	0.385	0.395	9.78	10.02	
С	0.165	0.180	4.19	4.57	
D	0.025	0.040	0.64	1.01	
E	0.085	0.110	2.16	2.79	
F	0.013	0.021	0.33	0.53	
G	0.050	BSC	1.27 BSC		
Н	0.026	0.032	0.66	0.81	
J	0.015	0.025	0.38	0.63	
K	0.290	0.330	7.37	8.38	
R	0.350	0.356	8.89	9.04	
U	0.350	0.356	8.89	9.04	
V	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
х	0.042	0.056	1.07	1.42	
Υ		0.020		0.50	

P-28A
28-Lead Plastic Leaded Chip Carrier (PLCC)




	INCHES		MILLIM	TERS	
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.485	0.495	12.32	12.57	
В	0.485	0.495	12.32	12.57	
С	0.165	0.180	4.19	4.57	
D	0.025	0.040	0.64	1.01	
E	0.085	0.110	2.16	2.79	
F	0.013	0.021	0.33	0.53	
G	0.050	BSC	1.27 BSC		
Н	0.026	0.032	0.66	0.81	
J	0.015	0.025	0.38	0.63	
K	0.390	0.430	9.91	10.92	
R	0.450	0.456	11.43	11.58	
U	0.450	0.456	11.43	11.58	
V	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
X	0.042	0.056	1.07	1.42	
Y		0.020		0.50	

P-44A
44-Lead Plastic Leaded Chip Carrier (PLCC)



	IN	CHES	MILLIN	METERS	
SYMBOL	MIN	MAX	MIN .	MAX	
Α	0.685	0.695	17.40	17.65	
В	0.685	0.695	17.40	17.65	
С	0.165	0.180	4.19	4.57	
D	0.025	0.040	0.64	1.01	
. E	0.085	0.110	2.16	2.79	
F	0.013	0.021	0.33	0.53	
G	0.05	0 BSC	1.27 BSC		
Н	0.026	0.032	0.66	0.81	
J	0.015	0.025	0.38	0.63	
K	0.650	0.656	16.51	16.66	
R	0.650	0.656	16.51	16.66	
U	0.650	0.656	16.51	16.66	
٧	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
Х	0.042	0.056	1.07	1.42	
Y		0.020		0.50	


J-44
44-Lead J-Leaded Chip Carrier



	IN	CHES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.100	0.135	2.54	3.43	2
A1	0.054	0.078	1.37	1.98	
A2	0.025		0.64		
В	0.013	0.023	0.33	0.58	3
B1	0.020	0.032	0.51	0.81	3
С	0.006	0.013	0.15	0.33	3
D/E	0.680	0.700	17.27	17.78	
D1/E1	0.628	0.662	15.95	16.82	
D2/E2	0.25	0 BSC	6.35 BSC		
D3/E3	0.50	0 BSC	12.70 BSC		
D4/E4	0.610	0.650	15.49	16.51	
е	0.05	0 BSC	1.27	BSC	
e1/e2	0.012		0.30		
L	0.030		0.76		
L1	0.005		0.12		
L2	0.025		0.76		
Q	0.003		0.08		
R	0.015		0.38		
R1	0.025	0.040	0.76	1.02	
h	0.04	0 REF	1.02	REF	
j	0.02	0 REF	0.52	REF	

- 1. Pin 1 indicator is on the bottom of the package.
- 2. Dimension A controls the overall package thickness.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.


J-68
68-Lead J-Leaded Chip Carrier



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.100	0.135	2.54	3.43	2
A <sub>1</sub>	0.069	0.091	1.75	2.31	
A <sub>2</sub>	0.025		0.64		
В	0.013	0.023	0.33	0.58	3
B <sub>1</sub>	0.020	0.032	0.51	0.81	3
С	0.006	0.013	0.15	0.33	3
D/E	0.980	1.000	24.89	25.4	
D1/E1	0.920	0.960	23.37	24.38	
D2/E2	0.40	0 BSC	10.16 BSC		
D3/E3	0.80	0 BSC	20.32 BSC		
D4/E4	0.910	0.950	23.11	24.13	
е	0.050 E	BSC	1.27 BSC		
e1/e2	0.012		0.30		
L	0.030		0.76		
L1	0.005		0.12		
L2	0.025		0.76		
a	0.003		0.08		
R	0.015		0.38		
R1	0.025	0.040	0.76	1.02	
h	0.04	0 REF	1.02 REF		
j	0.02	0 REF	0.52	REF	

- 1. Pin 1 indicator is on the bottom of the package.
- 2. Dimension A controls the overall package thickness.
- All leads increase maximum limit by 0.0003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.


Q-8 8-Lead Cerdip



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
p	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
С	0.008	0.015	0.20	0.38	7
D		0.405		10.29	4
E	0.220	0.310	5.59	7.87	4
E,	0.290	0.320	7.37	8.13	6
е	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.055		1.35	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003"(0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Six spaces.


Q-14 14-Lead Cerdip



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
С	0.008	0.015	0.20	0.38	7
D		0.785		19.94	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	.6
е	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150	Ī	3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension  ${\bf Q}$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003" (0.08mm' measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Twelve spaces.


Q-16 16-Lead Cerdip



	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A		0.200		5.08	
ь	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
С	0.008	0.015	0.20	0.38	7
D		0.840		21.34	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	6
e	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	O°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003"(0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Fourteen spaces.


Q-18 18-Lead Cerdip



	INCHES MIL		MILLIN	METERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
С	0.008	0.015	0.20	0.38	7
D		0.960		24.38	4
E	0.220	0.310	5.59	7.87	4
E,	0.290	0.320	7.37	8.13	6
е	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
Ĺ <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension  ${\bf Q}$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003"(0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Sixteen spaces.


Q-20 20-Lead Cerdip



	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
С	0.008	0.015	0.20	0.38	7
D		1.060		26.92	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	6
е	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	0°	15°	1

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension  ${\bf Q}$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003"(0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Eighteen spaces.


Q-22 22-Lead Cerdip



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2, 7
С	0.008	0.015	0.20	0.38	7
D		1.175		29.85	4
E	0.320	0.410	8.13	10.41	4
E,	0.390	0.420	9.09	10.67	6
е	0.10	0 BSC	2.54 BSC		8
L	0.125	0.200	3.18	5.08	
Lı		0.150		3.81	
a	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
Sı	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension  $b_1$  may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- Aii leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Twenty spaces.


Q-24 24-Lead Cerdip



	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
C	0.008	0.015	0.20	0.38	7
D		1.280		32.51	4
E	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	6
е	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003"(0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Twenty-two spaces.


Q-28 28-Lead Cerdip



	IN	CHES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.225		5.72	
b	0.014	0.026	0.36	0.66	7
b <sub>1</sub>	0.030	0.070	0.76	1.78	2,7
С	0.008	0.018	0.20	0.46	7
D		1.490		37.85	4
E	0.500	0.610	12.70	15.49	4
E <sub>1</sub>	0.590	0.620	14.99	15.75	6
е	0.090	0.110	2.29	2.79	8
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015		0.38		3
S		0.100		2.54	5
S <sub>1</sub>	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b<sub>1</sub> may be 0.023" (0.58mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when  $\alpha$  is 0°.  $\text{E}_{\text{1}}$  shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003"(0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Twenty-six spaces.


SO-14 14-Lead Narrow-Body SO (S-Suffix)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	
b	0.0138	0.0192	0.35	0.49	
С	0.0075	0.0098	0.19	0.25	
D	0.3367	0.3444	8.55	8.75	
E	0.1497	0.1574	3.80	4.00	
Н	0.2284	0.2440	5.80	6.20	
е	0.05	00 BSC	1.27 BSC		
h	0.0099	0.0196	0.25	0.50	
L	0.0160	0.0500	0.41	1.27	
Q	0.0040	0.0098	0.10	0.25	
α	0°	8°	0°	8°	

- 1. Package dimensions conform to JEDEC specification MS-012-AB (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.


R-16 (S-Suffix)
16-Lead Wide-Body SO
(SOL-16)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	
b	0.0138	0.0192	0.35	0.49	
С	0.0091	0.0125	0.23	0.32	
D	0.3977	0.4133	10.10	10.50	
E	0.2914	0.2992	7.40	7.60	
н	0.3937	0.4193	10.00	10.65	
е	0.05	00 BSC	1.27 BSC		
h	0.0098	0.0291	0.25	0.74	
L	0.0157	0.0500	0.40	1.27	
Q	0.0040	0.0118	0.10	0.30	
α	0°	8°	0°	8°	

- Package dimensions conform to JEDEC specification MS-013-AA (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

### R-16A (S-Suffix) 16-Lead Narrow Body SO (SO-16)




	INCHES		MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	
b	0.0138	0.0192	0.35	0.49	
С	0.0075	0.0099	0.19	0.25	
D	0.3859	0.3937	9.80	10.00	
Е	0.1497	0.1574	3.80	4.00	
Н	0.2284	0.2440	5.80	6.20	
е	0.05	00 BSC	1.27	1.27 BSC	
h	0.0099	0.0196	0.25	0.50	
L	0.0160	0.0500	0.41	1.27	
a	0.0040	0.0098	0.10	0.25	
α	0°	8°	0°	8°	

- Package dimensions conform to JEDEC specification MS-012-AC (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

## R-18 (S-Suffix)


#### 18-Lead Wide-Body SO (SOL-18)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	
b	0.0138	0.0192	0.35	0.49	
С	0.0091	0.0125	0.23	0.32	
D	0.4469	0.4625	11.35	11.75	
E	0.2914	0.2992	7.40	7.60	
Н	0.3937	0.4193	10.00	10.65	
ę	0.05	00 BSC	1.27 BSC		
h	0.0098	0.0291	0.25	0.74	
L	0.0157	0.0500	0.40	1.27	
Q	0.0040	0.0118	0.10	0.30	
α	0°	8°	0°	8°	

- 1. Package dimensions conform to JEDEC specification MS-013-AB (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.


### R-20 (S-Suffix) 20-Lead Wide-Body SO (SOL-20)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	
b	0.0138	0.0192	0.35	0.49	
С	0.0091	0.0125	0.23	0.32	
D	0.4961	0.5118	12.60	13.00	
E	0.2914	0.2992	7.40	7.60	
Н	0.3937	0.4193	10.00	10.65	
е	0.05	00 BSC	1.27 BSC		
h	0.0098	0.0291	0.25	0.74	
L	0.0157	0.0500	0.40	1.27	
Q	0.0040	0.0118	0.10	0.30	
α	0°	8°	0°	8°	

- 1. Package dimensions conform to JEDEC specification MS-013-AC (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.


R-24 (S-Suffix) 24-Lead Wide-Body SO (SOL-24)



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	
b	0.0138	0.0192	0.35	0.49	
С	0.0091	0.0125	0.23	0.32	
D	0.5985	0.6141	15.20	15.60	
E	0.2914	0.2992	7.40	7.60	
н	0.3937	0.4193	10.00	10.65	
е	0.05	00 BSC	1.27 BSC		
h	0.0098	0.0291	0.25	0.74	
L	0.0157	0.0500	0.40	1.27	
Q	0.0040	0.0118	0.10	0.30	
α	0°	8°	0°	8°	

- 1. Package dimensions conform to JEDEC specification MS-013-AD (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

### R-28 (S-Suffix) 28-Lead Wide-Body SO (SOL-28)



	INCHES		MILLIN	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.0926	0.1043	2.35	2.65		
b	0.0138	0.0192	0.35	0.49		
С	0.0091	0.0125	0.23	0.32		
D	0.6969	0.7125	17.70	18.10		
E	0.2914	0.2992	7.40	7.60		
Н	0.3937	0.4193	10.00	10.65		
е	0.05	00 BSC	1.27	1.27 BSC		
h	0.0098	0.0291	0.25	0.74		
L	0.0157	0.0500	0.40	1.27		
a	0.0040	0.0118	0.10	0.30		
α	0°	8°	0°	8°		

- 1. Package dimensions conform to JEDEC specification MS-013-AE (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

## 7

# Appendix Contents

	Pag
Ordering Guide	11-
Product Families Still Available	11-
Substitution Guide for Product Families No Longer Available	11-
Technical Publications	11~
Worldwide Service Directory	11-1

## **Ordering Guide**

#### INTRODUCTION

This Ordering Guide should make it easy to order Analog Devices products, whether you're buying one IC op amp, a multioption subsystem, or 1000 each of 15 different items. It will help you:

- 1. Find the correct part number for the options you want.
- 2. Get a price quotation and place an order with us.
- 3. Know our warranty for components and subsystems.

For answers to further questions, call the nearest sales office (listed at the back of the book) or our main office in Norwood, Mass. U.S.A. (617-329-4700).

#### MODEL NUMBERING

In this reference manual many of the data sheets for products having a number of standard options contain an Ordering Guide. Use it to specify the correct part number for the exact combination of options you want. Two model numbering schemes are used by Analog Devices. The first model numbering scheme is used for designating standard Analog Devices monolithic and hybrid products. The second scheme is used by our Precision Monolithics Division (formerly PMI) as designators for its product line.

Figure 1 shows the form of model number used for our proprietary standard monolithic ICs and many of our hybrids. It consists of an "AD" (Analog Devices) prefix, a 3-to-5-digit number\*, an alphabetic performance/temperature-range designator and a package designator. One or two additional letters may immediately follow the digits ("A" for second-generation redesigned ICs, "DI" for dielectrically isolated CMOS switches, e.g., AD536AJH, AD7512DIKD).

Figure 2 shows a different numbering scheme used by our Precision Monolithics Division. This numbering scheme starts with a prefix which designates the device type and model number. It is then followed by a suffix consisting of alphabetic designators (as applicable) to indicate additional functional designations or options and packaging options.




Figure 1. Model-Number Designations for Standard Analog Devices Monolithic and Hybrid IC Products. S, T and U Grades have the Added Suffix, /883B for Devices that Qualify to the Latest Revision of MIL-STD-883, Level B.

<sup>\*</sup>For some models, the combination [digit] [letter] [two or three digits] is used instead of ADXXXX, e.g., 2S80.




Figure 2. Precision Monolithics Division's Product Designations

#### ORDERING FROM ANALOG DEVICES

When placing an order, please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list; they do not include applicable taxes, customs, or shipping charges. All shipments are F.O.B. factory. Please specify if air shipment is required.

Place your orders with our local sales office or representative, or directly with our customer service group located in the Norwood facility. Orders and requests for quotations may be telephoned, sent via FAX or TELEX, or mailed. Orders will be acknowledged when received; billing and delivery information is included.

Payments for new accounts, where open-account credit has not yet been established, will be C.O.D. or prepaid. Analog Devices' minimum order value is two hundred fifty dollars (\$250.00).

When prepaid, orders should include \$2.50 additional for packaging and postage (and a 5% sales tax on the price of the goods if you are ordering for delivery to a destination in Massachusetts).

You may also order Analog Devices parts through distributors. For information on distributors, please see pages 11-12 and 11-13 at the back of this volume.

#### WARRANTY AND REPAIR CHARGE POLICIES

All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180-day warranty, and µMAC and MACSYM systems, which have a 90-day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

THE FOREGOING WARRANTY AND REMEDY ARE IN LIEU OF ALL OTHER REMEDIES AND ALL OTHER WARRANTIES, WRITTEN OR ORAL, STATUTORY, EXPRESS, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

# **Product Families Not Included in the Reference Manual** (But Still Available)

The information published in this Reference Manual is intended to assist the user in choosing components for the design of *new* equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most economic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs. Data sheets on these products are available upon request.

Model	Model	Model	Model
AD101	AD7541	DAS1150	2B59
AD201	AD7546	DAS1151	4B Series
AD293	AD7550	DAS1155	40
AD294	AD7552	DAS1156	44
AD301	AD7576	DRC1705	45
AD301AL	AD7772	DRC1706	46
AD367	AD9502	DSC1705	50
AD368	AD9611	DSC1706	51
AD369	AD9686	HDS-1240E	118
AD370/371	ADC-908	HOS-050/050A/050C	148
AD392	ADC-912	HOS-060	171
AD503	ADC1130	HTC-0300A	184
AD504	ADC1131	HTS-0010 HTS-0025	234
AD506	ADC1143	HTS-0025	235
AD510	ADC-12QM	JM38510/11301/11302	261
AD515	AD DAC-08	MUX-88	275
AD518	AD DAC71	PM-562	277
AD533	AD DAC72	PM-7541	285
AD535	ADEB770	PM-7574	288
AD545	CAV-1210	RDC-1700	310
AD567	DAC-QS	RDC-1702	429
AD611	DAC-QZ	RDC-1704	433
AD651	DAC-01	RDC-1725	434
AD1147	DAC-02/03	RDC-1726	435
AD1148	DAC-05/06	RDC-1768	436
AD1403	DAC-10Z	RTM Series	440
AD2004	DAC-12M	SDC1700	442
AD2006	DAC-12M DAC-12OS	SDC1700	450
AD2008	DAC-12QZ	SDC1702 SDC1704	451
AD2009	DAC-20	SDC1704 SDC1725	452
AD2016	DAC71/72	SDC1725	453
AD2020	DAC-86	SDC1726 SDC1768	458
AD2020 AD2033	DAC-88	SHA-5	460
AD2040	DAC 89	SHA-1134	6Û3
AD3554	DAC-210	SHA-1144	751
AD3860	DAC-888	SMP-81	756
AD5200 Series	DAC1108	STM Series	903
AD5210 Series	DAC1136	SW-01/02	906
AD7110	DAC1138	SW-7510/7511 2B24	915
AD7240	DAC1146	2B34	926
AD7520	DAC-1408A	2B35	947
AD7521	DAC1408A DAC1420	2B50	959
AD7521 AD7522	DAC1420 DAC1422	2B50 2B52	968
AD7523	DAC1422 DAC1423	2B52 2B53	972
AD7525 AD7525	DAC1423 DAC1508A	2B56	7/4
AD7525 AD7530	DAC1508A DAC-8212	2B56 2B57	
AD7531	DAS1128	2B58	

# **Substitution Guide for Product Families No Longer Available**

The products listed in the left-hand column are no longer available from Analog Devices. In many cases, comparable functions and performance may be obtained with newer models, but—as a rule—they are not directly interchangeable. The closest recommended Analog Devices equivalent, physically and electrically, is listed in the right-hand column. If no equivalent is listed, or for further information, contact your local sales office.

Model	Closest Recommended Equivalent	Model	Closest Recommended Equivalent	Model	Closest Recommended Equivalent
AD108/208/308	AD705	AD2037	None	AMP-01BX	AMP-01AX
AD108A/208A/308A	AD705	AD2037 AD2038	None	AMP-01BX/883C	AMP-01AX/883C
AD111/211/311	AD790	AD5010/6020	AD9000	AMP-05BX	AMP-05AX
AD345	AD1321/1322	AD6012	AD565A	AMP-05BX/883C	AMP-05Z/883C
AD351	AD790	AD7115	AD7111	API1620/1718	Consult ADI
AD362	AD1362	AD7513	ADG201A	BDM 1615/16/17	None
AD376	AD1376	AD7516	AD7510DI	BUF-03BI/883C	
				•	BUF-03AJ/883C
AD501	AD711	AD7519	None	CAV-0920/1020	AD9020/9060
AD502	AD711	AD7527	AD7548	CAV-1202	AD9005
AD505	AD509	AD7544	AD7548	CAV-1205	AD9005
AD508	AD517	AD7555	AD1175K	CMP-01Z	CMP-01J
AD511	AD711	AD7560	None	CMP-05BJ	CMP-05CJ
AD512	AD711	AD7570	AD7579/AD7580	CMP-05BZ	CMP-05CZ
AD513	AD711	AD7571	AD7579/AD7580	CMP-05GJ	CMP-05CJ
AD514	AD711	AD7583	AD7880+MUX	CMP-404BY	CMP-404AY
AD516	AD711	AD9011	AD9002	CMP-404BY/883C	CMP-404AY/883C
AD520	AD524	AD9521	AD640	DAC-02ACX1	DAC-02CCX1
AD523	AD549	AD9615	AD9611/AD9617	DAC-05AX1	DAC-02CCX1
AD528	AD711/744	AD9685	AD96685	DAC-05EX1	DAC-02CCX1
AD530	AD533	AD9687	AD96686	DAC-10BX	DAC-10FX
AD531	AD532	AD9688	AD9002/AD9028	DAC-10CX	DAC-10GX
AD540	AD544	AD ADC-816	AD7820/AD7821	DAC-10DF	AD568
AD559	AD557/AD558	ADC-8S	AD673	DAC-10H	DAC-10Z
AD565	AD565A	ADC-10Z	AD574A	DAC-14QM	DAC1136
AD566	AD566A	ADC-12QL	AD7578	DAC-16QM	DAC1136
AD612	AD524	ADC-12QZ	AD574A/AD674A	DAC-100AAQ7	DAC-100ACQ7
AD614	AD524	ADC-14I/17I	AD1170	DAC-100AAQ8	DAC-100ACQ8
AD689	AD586	ADC-1100	AD7550/AD7552	DAC-100ABQ7	DAC-100ACQ7
AD801	AD711	ADC1102	AD7870	DAC-100ABQ8	DAC-100ACQ8
AD810-813	None	ADC1103	AD7572A	DAC-100BBQ5/	DAC-100ACQ5/
AD814-816	None	ADC1105	AD7550/AD7552	883C	883C
AD818	None	ADC1109	AD7572A	DAC-100BCQ7	DAC-100BBQ7
AD820-822	None	ADC1111	AD574A	DAC-100DDQ7	DAC-100CCQ7
AD830-833	None	ADC1121	AD7880	DAC-312BR	DAC-312ER
AD835-839	None	ADC1123	AD7880	DAC-888AX	DAC-888EX
AD1145	AD7846	ADC1133	AD574A	DAC-888BX	DAC-888EX
AD1408	AD558	ADC-QM	AD574A/AD674A	DAC1009	AD767
AD1508	AD558	ADC-QU	AD574A/AD674A	DAC1106	AD568
AD1678	AD678	AD DAC100	AD561	DAC1112	DAC12QS
AD1679	AD679	ADG200	None	DAC1118	AD767
AD1779	AD779	ADG201	ADG201A	DAC1122	AD7541A
AD2003	AD2021	ADLH0032G/CG	AD843	DAC1125	AD7533
AD2022	None	ADLH0033G/CG	AD9620/AD9630	DAC1132	AD667
AD2023	None	ADM501	None	DAC-1408-6P	DAC-1408-8P
AD2024	None	ADP501	None	DAC-1408-7P	DAC-1408-8P
AD2025	None	ADREF01	REF-01	DAC-1408-7Q	DAC-1408-8Q
AD2027	None	ADREF02	REF-02	DAC-1408-GQ	DAC-1408-8Q
AD2028	None	ADSHC-85	AD585	DAC-1508A-8Q	DAC-1408-8Q
AD2036	None	ADSHM-5	HTC-0300A	DRC1605/06	DRC1705/06; SDC1740
1102030	1.0110	-117011110	1110-050011	2101003/00	DR01/05/00, 0D01/40

	Closest Recommended		Closest Recommended		Closest Recommended
Model	Equivalent	Model	Equivalent	Model	Equivalent
DRC1765/66	AD2S65/66	OP-02EZ	OP-177GZ	PM-157J	PM-175J/883C
DSC1605/06	DSC1705/06; SDC1740	OP-02J	OP-02AJ	PM-157J/883C	PM-157AJ/883C
DSC1765/66	AD2S65/66	OP-02/883C	OP-02AZ/883C	PM-208AJ	PM-108AJ/883C
DTM1716/17	AD2S65/66	OP-04DY	OP-04CY	PM-208AZ	PM-108AZ
HAS-0802	HAS1202A	OP-04GBC	OP-04NBC	PM-308AZ	PM-1008GZ
HAS-1002	HAS1202A	OP-04Y/883C	OP-04AY/883C	PM-308J	PM-1008G
HAS-1202	HAS1202A	OP-05Z	OP-05AZ	PM-4136RC	OP-11ARC/883C
HDD-1015	AD9712A	OP-05/883C	OP-05AZ/883C	PM-562AV	PM-562HV
HDD-1409	None	OP-06BJ/883C	OP-06AJ/883C	PM-562BV	PM-562HV
HDG-0805	AD9701	OP-06EZ	OP-06GZ	PM-562FV	PM-562HV
HDH-0802	AD9713A	OP-06FZ	OP-06GZ	PM-562GV	PM-562HV
HDH-1003	AD9713A	OP-08AJ	PM-1008AJ	PM-741J	OP-02AJ
HDH-1205	AD9713A	OP-08AJ/883C	PM-1008AJ/883C	RAC1763	None
HDL-3805	ADV453/ADV478	OP-08AZ/883C	PM-1008AZ/883C	RDC1602/03	RDC1702/03
HDL-3806	ADV453/ADV478	OP-08CZ/883C	PM-1008AZ/883C	RDC1711	None
HDM-1210	AD668/AD9713A	OP-08EJ	PM-1008EJ	RDC1721	AD2S46
HDS-0810E	AD9712A	OP-08EZ	PM-1008EZ	RDC1767	RDC1768
HDS-0820	AD9713A	OP-09ARC/883C	OP-11ARC/883C	RSCT1621	AD2S80A/82A
HDS-1015E	AD9712A	OP-09FY	OP-09EY	RTI-1200	RTI-711 Series
HDS-1025	AD9713A	OP-12BZ	OP-12AZ	RTI-1201	RTI-711 Series
HDS-1250	AD668/AD9713A	OP-12CZ	OP-12AZ	RTI-1202	RTI-711 Series
HOS-100AH/SH	None	OP-12GZ	OP-12FZ	RTM1630-34	RTM1680/83
HOS-200	AD9620/30	OP-14DZ	OP-14CZ	RTM1636	Consult ADI
HTC-0300	HTC-0300A	OP-14GRBC	OP-14GBC	RTM1660/63/71/72	Consult ADI
HTC-0500	HTC-0300A	OP-14J/883C	OP-14AJ/883C	RTM1679	None
IPA-1751	IPA-1764	OP-15BJ	OP-15AJ	RTM1681/86/87/89	Consult ADI
IRDC1730-33	AD2S80A/82A	OP-15BZ	OP-15AZ	RTM1690/96	Consult ADI
MAH-0801	AD9005	OP-16BJ	OP-16AJ	RTM1697	None
MAH-1001	AD9005	OP-17BZ/883C	OP-17AZ/883C	RTM1736/37	RDC1740 + CCT
MAS-0801	AD9005	OP-17CJ	OP-17AJ	SAC1763 SBCD1752/53/56/57	None
MAS-1001 MAS-1202	AD9005 AD9005	OP-17FJ OP-17FZ	OP-17EJ OP-17EZ	SCDX1623	None None
MAT-01/883C	MAT-01AH/883C	OP-20CI	OP-20BJ	SCM1677	None
MAT-01/883C	MAT-02AH	OP-21GRBC	OP-21GBC	SDC1602/3/4	SDC1702/03/04/40
MAT-02BH/883C	MAT-02AH/883C	OP-215BJ	OP-215AJ	SDC1711	None
MATV-0811	AD9012/48	OP-215BJ/883C	OP-215AJ/883C	SDC1721	AD2S46
MATV-0816	AD9012/48	OP-215BZ	OP-215AZ	SDC1767	SDC1768
MATV-0820	AD9012/48	OP-215CZ/883C	OP-215BZ/883	SERDEX	μMAC-5000
MCI-1794	AD2S80A/82A	OP-21BJ	OP-21AJ	SHA-1A	AD585
MDA Family	AD9712A/13A	OP-21BZ	OP-21AZ	SHA-2A	AD781
MDH Family	AD9712A/13A	OP-21EJ	OP-21AJ	SHA-3	AD585
MDMS Family	AD9712A/13A	OP-220BJ	OP-220AJ	SHA-4	AD585
MDS Family	AD9712A/13A	OP-22AJ	OP-22AJ/883C	SHA-6	AD1154
MDSL Family	AD9712A/13A	OP-22EJ	OP-22AJ/883C	SHA1114	AD585
MOD-1005/20	AD9020/60	OP-32BZ	OP-32AZ	SMP-10BY	SMP-10AY
MUX-08AQ	MUX-08BQ	OP-32BZ/883C	OP-32AZ/883C	SMP-10BY/883C	SMP-10AY/883C
MUX-24AQ	MUX-24EQ	OP-32FZ	OP-32EZ	SPA-1695	None
MUX-24BQ	MUX-24FQ	OP-50BY	OP-50AY	SSCT1621	AD2S80A/82A
MUX-16AT	MUX-16ET	OP-50BY/883C	OP-50AY/883C	SSCT1622/23	None
MUX-16BT	MUX-16FT	OSC-1754	OSC-1758	STM1630-34	STM1680/83
OP-01HJ	OP-01J	PKD-01BY	PKD-01AY	STM1636	Consult ADI
OP-01HZ	OP-01HP	PKD-01BY/883C	PKD-01AY/883C	STM1660/63/71/72	Consult ADI
OP-02BJ	OP-02AJ	PM-111Y	PM-111J	STM1679	None
OP-02BJ/883C	OP-02AJ/883C	PM-11Y/883C	PM-111J/883C	STM1681/86/87/89	Consult ADI
OP-02EJ OP-02EP	OP-07DJ OP-177GP	PM-139AY PM-156AZ	PM-139AY/883C	STM1690/96 STM1697	Consult ADI None
OF-02EF	Or-1//Gr	1 141-130UZ	PM-156AZ/883C	3 1 W11U7/	TAOHE

Model	Closest Recommended Equivalent	Model	Closest Recommended Equivalent
	•	211	-
STM1736/37	SDC1740 + CCT	311	AD549
SW-01BQ	SW-01FQ	350	None
SW-7510AQ	SW-7510EQ	424	435/AD534
SW-7510BQ	SW-7510FQ	426	AD534
SW-7511AQ	SW-1577BQ	427	None
THC-Family	HTC-0300A	428	AD538
THS-Family	HTC-0300A	432	None
TSL1612	Consult ADI	454	AD537
1\$10/20	1S40; AD2S80A/82A	456	AD537
1814/24/44/64	1874	602J10	AD524
1861	1S60; AD2S80A/82A	602J100	AD524
2S20	AD2S80A/82A	602K100	AD524
5\$70/5\$72	AD2S75	603	AD524
9870/71/72	None	605	AD524
9S75/76/79	None	606	AD625
.41	AD515A	610	AD625
42	AD549	752	759
43	AD549	901	904
47	AD845	907	921
48	AD845	908	921
52	AD707	909	921
102	AD845	931	None
106	118	932	None
107	118	933	None
108	AD845	935	None
110	AD845	942	None
120	50	944	None
141	40	946	None
142	AD845	948	947
143	AD845	950	None
146	AD382	956 071	None
149 153	50 AD\$17	971	921
161	AD517		
163	None None		
165	None		
170	None		
180	AD OP-07		
183	184		
220	234		
230	235		
231	233		
232	235		
233	None		
260	AD707		
272	None		
273	None		
276	None		
274J	284]		
279	286J		
280	281		
282J	292A		
283J	292A		
287	None		
301	310 (Module)		
302	310 (Module)		
	(1.104416)		

## **Technical Publications**

Analog Devices provides a wide array of FREE technical publications. These include Data Sheets, Catalogs, Application Notes and Guides and four serial publications: Analog Productlog, a digest of new-production information; DSPatch™, a newsletter about digital signal-processing (applications); Analog Briefings®, current information about products for military/avionics and the status of reliability at ADI; and Analog Dialogue, our technical magazine, with in-depth discussions of products, technologies and applications.

In addition to the free publications, a group of technical reference books are available at reasonable cost. Subsystem products are supported with hardware, software, and user documentation, at prices related to content.

Brief descriptions of typical publications appear below. For copies of any items, to subscribe to any of our free serials or to request any other publications, please get in touch with Analog Devices or the nearest sales office.

#### CATALOGS

Data Acquisition Products Databooks. Contain selection guides, data sheets and other useful information about all Analog Devices ICs, hybrids, modules and subsystem components recommended for new designs. The current series consists of:

DATA CONVERTER REFERENCE MANUAL—1992: Volumes 1 and 2. Data sheets and selection guides on A/D and D/A Converters, V/F and F/V Converters, Synchro/Resolver-to-Digital Converters, Sample/Track-Hold Amplifiers, Switches and Multiplexers, Voltage References, Data-Acquisition Subsystems, Analog I/O Ports, Communications Products, Bus Interface and I/O Products, Application-Specific ICs, Digital Panel Meters, Power Supplies. (Available FREE)

LINEAR PRODUCTS DATABOOK—1990/1991. Data Sheets and Selection Guides on Op Amps, Instrumentation Amplifiers, Isolators, RMS-to-DC Converters, Multipliers/Dividers, Log/Antilog Amplifiers, Comparators, Temperature-Measuring Components and Transducers, Special Function Components, Digital Panel Instruments, Signal-Conditioning Components and Subsystems, Mass Storage Components, ATE Components, Automotive Components, Bus Interface and Serial I/O Products, Application Specific ICs. (Available FREE.)

AUDIO/VIDEO REFERENCE MANUAL—SSM Audio Products from ADI's PMI Division: VCAs, Surround-Sound Decoder, Audio Preamplifiers, Audio Switches, Line Driver/Receiver, Audio Op Amps, Matched Transistors, Level Detection System, Voltage-Controlled Filters, Log Conversion Amplifier, Multiplexed Sample/Hold, plus 19 Application Notes.

MILITARY PRODUCTS DATABOOK—1990 (in two volumes) Information and data on products available with processing in accordance with MIL-STD-883.

Volume 2: PMI Division products—including Class S Volume 1: All other Analog Devices products

DATA-ACQUISITION AND CONTROL CATALOG—1990. Tutorial and Configuration Guide, with Product Reference and Index. Bus-Compatible I/O Boards for: IBM PS/2,\* IBM PC/XT/AT,\* STD Bus, VMEbus, MULTIBUS.† Distributed I/O Subsystems—fixed-function front ends, programmable

units, and distributed control systems. Modular Signal Conditioners—analog and digitizing. Analog Signal-Conditioning Panels—isolated and nonisolated. Digital Subsystems—16- and 24/32-channel. Software—DOS drivers and applications packages.

POWER SUPPLIES‡-Linear Supplies\*DC-DC Converters. 12-page Short-Form Catalog listing AC/DC Power Supplies, Modular DC/DC Converters, Power-Supply Test Procedures, Transients, Thermal Derating, Mechanical Outlines of Packages and Sockets.

#### APPLICATION NOTES

Available individually upon request:

#### A/D Converters

- "AD671 12-Bit, 2-MHz ADC Digitizes CCD Outputs for Imaging Applications" [E1455]
- "AD7672 Converter Delivers 12-Bit 200-kHz Sampling Systems" [E1313]
- "Asynchronous Clock Interfacing with the AD7878" [E1334] "Bipolar Operations with the AD7572" [E1010]
- "Evaluation Board for the AD7701/AD7703 Sigma-Delta A/D Converters" [E1483]
- "FIFO Operation and Boundary Conditions in the AD1332 and AD1334" [E1355]
- "How to Obtain the Best Performance from the AD7572" [E1038]
- "Implement Infinite Sample-and-Hold Circuits Using Analog Input/Output Ports" [E1359]
- "Simple Circuit Provides Ratiometric Reference Levels for AD782X Family of Half-Flash ADCs" [E1412]
- "Simultaneous and Independent Sampling of Analog Signals with the AD1334" [E1358]
- "The AD7574 Analog-to-Microprocessor Interface" [E694] "Using Multiple AD1334s in Many-Channel Synchronous Sampling Applications" [E1435]

#### **Amplifiers**

- "A Balanced-Input High-Level Amplifier" [AN-112]
  "Active Feedback Improves Amplifier Phase Accuracy"
  [AN-107]
- "AD9617/AD9618 Current-Feedback Amplifier Macro-Models" [E1460]
- "An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change" [AN-202] "An Ultralow-Noise Preamplifier" [AN-136]
- "An Unbalanced Virtual-Ground Summing Amplifier" [AN-113]
- "Applications of High-Performance BiFET Op Amps" [E727] "CMOS DACs and Operational Amplifiers Combine to Build Programmable-Gain Amplifiers" (in 2 parts: I and II) [E1073A and E1110]

Analog Briefings is a registered trademark of Analog Devices, Inc. DSPatch is a trademark of Analog Devices, Inc.

Word-Slice is a registered trademark of Analog Devices, Inc.

\*PC/XT/AT, PS/2 and Micro Channel are trademarks of International Business Machines Corporation.

†MULTIBUS is a trademark of Intel Corporation. ‡This publication is available in North America only.

- "How to Test Basic Operational Amplifier Parameters" [AN-201]
- "JFET-Input Amps Are Unrivalled for Speed and Accuracy" [AN-108]
- "Low-Cost Two-Chip Voltage-Controlled Amplifier and Video Switch" (AD539) [AN-213]
- "Using the AD9610 Transimpedance Amplifier" [E1097]
- "Very Low-Noise Operational Amplifier" (OP-27) [AN-102]

#### Analog Signal-Processing and Measurement

- "A Function Generator and Linearization Circuit Using the AD7569" [E1369]
- "Precision Surface Measurements Using the AD2S58" [E1486]
- "RMS-to-DC Converters Ease Measurement Tasks" [E1519]
- "Understanding and Applying the AD7341/AD7371 Switched-Capacitor Filters" [E1373]

#### Audio

- "A Balanced Mute Circuit for Audio Mixing Consoles" [AN-122]
- "A Constant-Power 'Pan' Control Circuit for Microphone Audio Mixing" [AN-123]
- "A High-Performance Compandor for Wireless Audio Systems" [AN-133]
- "An Automatic Microphone Mixer" [AN-134]
- "An Ultralow Noise Preamplifier" [AN-136]
- "A Precision Sum and Difference (Audio Matrix) Circuit"
  [AN-129]
- "A Two-Band Audio Compressor/Limiter" [AN-130]
- "A Two-Channel Dynamic Filter Noise Reduction System"
  [AN-125]
- "High Performance Stereo Routing Switcher" [AN-121]
- "Interfacing Two 16-Bit AD1856 (AD1851) Audio DACs with the Philips SAA7220 Digital Filter" [AN-207]
- "Three High-Accuracy RIAA/IEC MC and MM Phono Preamplifiers" [AN-124]

#### **D/A Converters**

- "AD7528 Dual 8-Bit CMOS DAC" [E757]
- "Analog Panning Circuits Provide Almost Constant Output Power" [AN-206]
- "Circuit Applications of the AD7226 Quad CMOS DAC" [E873]
- "CMOS DACs and Operational Amplifiers Combine to Build Programmable-Gain Amplifiers" (in 2 parts: I and II) [E1073A and E1110]
- "Dynamic Performance of CMOS DACs in Modem Applications" [E1172]
- "8th Order Programmable Low-Pass Filter Using Dual 12-Bit DACs" [AN-209]
- "Exploring the AD667 12-Bit Analog Output Port" [E875] "14-Bit DACs Maintain High Performance Over Extended Temperature Range" [E987]
- "Gain Error and Tempco of CMOS Multiplying DACs" [E630C]
- "Generate 4 Channels of Analog Output Using AD7542 12-Bit D/A Converters and Control the Lot with Only Two Wires" [E909]

- "Interfacing the AD7549 Dual 12-Bit DAC to the MCS-48 and MCS-51 Microcomputer Families" [E941]
- "Replacing the AD1145 with the AD7846" [E1467]
- "Simple Interface Between D/A Converter and Microcomputer Leads to Programmable Sine-Wave Oscillator" (AD7542) [E889]
- "The AD7224 DAC Provides Programmable Voltages Over Varying Ranges" [E910]
- "Three-Phase Sine-Wave Generation Using the AD7226 Quad DAC" [E924]
- "Understanding and Preventing Latchup in CMOS DACs" [AN-109]
- "Voltage Adjustment Applications of the DAC-8800 TrimDAC™, an Octal 8-Bit D/A Converter" [AN-142]

#### **Digital Signal-Processing**

- "Considerations for Selecting a DSP Processor" (ADSP-2100A vs. TMS320C25) [E1306]
- "Considerations for Selecting a DSP Processor" (ADSP-2101 vs. WE DSP16A) [E1446]
- "Considerations for Selecting a DSP Processor" (ADSP-2101 vs. TMS320C50) [E1558]
- "Implement a Cache Memory in Your Word-Slice® System" [E1062]
- "Sharing the Output Bus of the ADSP-1401 Microprogram Sequencer" [E1059]
- "Using Digitally Programmable Delay Generators" [E1518a] "Variable-Width Bit Reversing with the ADSP-1410 Address Generator" [E1061]

#### **Disk-Drive Electronics**

- "Microstepping Drive Circuits for Single Supply Systems"
  [E1229A]
- "Simple DAC-Based Circuit Implements Constant Linear Velocity (CLV) Motor Speed Control" [E1236]

#### Modelling

- "AD9617/AD9618 Current-Feedback Amplifier Macro-Models" [E1460]
- "OP-42 Advanced SPICE Macro-Model" [AN-117]
- "OP-64 Advanced SPICE Macro-Model" [AN-110]
- "OP-260 Advanced SPICE Macro-Model" [AN-126]
- "OP-400 SPICE Macro-Model" [AN-120]
- "OP-470 SPICE Macro-Model" [AN-132]
- "SPICE-Compatible Op Amp Macro-Models" [AN-138]

#### **Power Supply**

"A Low-Voltage Power Supply Watchdog Monitor Circuit" [AN-139]

#### Practice

"An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change" [AN-202] "How to Reliably Protect CMOS Circuits Against Power-Supply Overranging" [C1499]

#### Repeater Circuits

"Improved T148 (CEPT) PCM Repeater for #22AWG (0.7mm) Unshielded Twisted-Pair Wire" [AN-119]

#### Resolver (Synchro) to Digital Conversion

"Circuit Applications of the 2S81 and 2S80 Resolver-to-Digital Converters" [E1140] "Dynamic Characteristics of Tracking Converters" [E1141] "Dynamic Resolution-Switching on the 1S74 Resolver-to-Digital Converter" [E919]

"Using the 2S80 Series Resolver-to-Digital Converters with Synchros: Solid-State Scott-T Circuit" [E1361]

"Why the Velocity Output of the 1874 and 1864 Series R/D Converters is Continuous and Step-Free Down to Zero Speed" [E893]

#### Sample-Holds

"Applying IC Sample-Hold Amplifiers" [E931]

"Generate 4 Channels of Analog Output Using AD7542 12-Bit D/A Converters and Control It All with Only Two Wires" [E909]

"Implement Infinite Sample-and-Hold Circuits Using Analog Input/Output Ports" [E1359]

#### Switches and Multiplexers

"ADG201A/202A and ADG221/222 Performance with Reduced Power Supplies" [E1052]

"Bandwidth, OFF Isolation, and Crosstalk Performance of the ADG5XXAA Multiplexer Series" [E1340]

"Overvoltage Protection for the ADG5XXA Multiplexer Series" [E1237]

"R<sub>ON</sub> Modulation in CMOS Switches and Multiplexers; What it Is and How to Predict its Effect on Signal Distortion" [E1470]

#### Temperature Measurement

"A Cost-Effective Approach to Thermocouple Interfacing in Industrial Systems" [E730]

"Use of the AD590 Temperature Sensor in a Remote Sensing Application" [E920]

#### V/F Converters

"Analog-to-Digital Conversion Using Voltage-to-Frequency Converters" [E994A]

"Operation and Applications of the AD654 IC V-to-F Converter" [E923]

"Using the AD650 Voltage-to-Frequency Converter as a Frequency-to-Voltage Converter" [E1539]

#### **Video Applications**

"Animation Using the Pixel Read Mask Register of the ADV4/X Series of Video RAM-DACs" [E1316]

"Changing Your VGA Design from a 171/176 to an ADV471" [E1260]

"Design and Layout of a Video Graphics System for Reduced EMI" [E1309]

"Improved PCB Layouts for Video RAM-DACs Can Use Either PLCC or DIP Package Types" [E1225]

"Low Cost Two-Chip Voltage-Controlled Amplifier and Video Switch." (AD539) [AN-213]

"The AD9502 Video Signal Digitizer and Its Applications" [E1173]

"Video Formats & Required Load Terminations." [AN-205]

#### **APPLICATION GUIDES**

Analog CMOS Switches and Multiplexers. A 16-page short-form guide to high-speed CMOS switches, CMOS switches with dielectric isolation and CMOS multiplexers. Also included are reliability data and information on single-supply operation.

Applications Guide for Isolation Amplifiers and Signal Conditioners. A 20-page guide to specifications and applications of galvanically isolated amplifiers and signal conditioners for industrial, instrumentation and medical applications.

CMOS DAC Application Guide 3rd Edition by Phil Burton (1989-64 pages). Introduction to CMOS DACs, Inside CMOS DACs, Basic Application Circuits in Current-Steering Mode, Single-Supply Operation Using Voltage-Switching Mode, The Logic Interface, Applications.

ESD Prevention Manual – Protecting ICs from electrostatic discharges. Thirty pages of information that will assist the reader in implementing an appropriate and effective program to assure protection against electrostatic discharge (ESD) failures.

High-Speed Data Conversion – A 24-page short-form guide to video and other high-speed A/D and D/A converters and accessories, in forms ranging from monolithic ICs to card-level products.

RMS-to-DC Conversion Application Guide 2nd Edition by C. Kitchin and L. Counts (1986—61 pages). RMS-DC Conversion: Theory, Basic Design Considerations; RMS Application Circuits; Testing Critical Parameters; Input Buffer Amplifier Requirements; Programs for Computing Errors, Ripple and Settling Time.

Surface Mount IC<sup>‡</sup>—A 28-page guide to ICs in SO and PLCC packages. Products include op amps, rms-to-dc converters, DACs, ADCs, VFCs, sample-holds and CMOS switches.

#### DIGITAL SIGNAL PROCESSING MANUALS

Available at no charge for single copies; write on letterhead.

ADSP-2101/ADSP-2102 USER'S MANUAL—Architecture. [Fixed-point processor] Introduction; Computational Units; Data Moves, Program Control; Timer; Serial Ports; System Interface; Memory Interface; Instruction Set Overview; Appendixes; Index. 190 pages.

ADSP-2111 USER'S MANUAL—Architecture. [Fixed-point processor] Introduction; Computational Units; Data Moves; Program Control; Timer; Host Interface Port; Serial Ports; System Interface; Memory Interface; Instruction Set Overview; Appendixes; Index. 218 pages.

ADSP-21020 USER'S MANUAL. [Floating-point processor] Introduction; Computational Units; Program Sequencing; Data Addressing; Timer; Memory Interface; Instruction Summary; Assembly Programmer's Tutorial; Hardware System Configuration; Appendixes; Index. 394 pages.

#### **TECHNICAL REFERENCE BOOKS**

Can be purchased from Analog Devices, Inc., at the prices shown. If more than one book is ordered, deduct a discount of \$1.00 from the price of each book. Price of the entire set of 9 books is \$166.00—a bargain for your department's library (in effect, the nonlinear, transducer, and high-speed books come free). VISA and MasterCard are welcome; phone (617) 461-3392 or FAX (617)821-4273. Or send your check for the indicated amount to Analog Devices, Inc., P.O. Box 9106, Norwood, MA 02062-9106.

‡This publication is available in North America only.

ANALOG-DIGITAL CONVERSION HANDBOOK: Third Edition, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Englewood Cliffs, NJ: Prentice Hall (1986). A comprehensive guide to A/D and D/A converters and their applications. This third edition of our classic is in hard-cover and has more than 700 pages, an Index, a Bibliography, and much new material, including: video-speed, synchroresolver, V/F, high-resolution, and logarithmic converters, ICs for DSP, and a "Guide for the Troubled." Seven of its 22 chapters are totally new. \$32.95

DIGITAL SIGNAL-PROCESSING APPLICATIONS US-ING THE ADSP-2100 FAMILY, by the Applications Staff of Analog Devices, DSP Division; edited by Amy Mar (628 pages). Englewood Cliffs NJ: Prentice Hall (1990). Bridge the gap between DSP algorithms and their real-world implementation on state-of-the-art signal processors. Each chapter tackles a specific application topic, briefly describing the algorithm and discussing its implementation on the ADSP-2100 family of DSP chips. Comprehensive source-code listings are complete with comments and accompanied by explanatory text. Programs are listed on a pair of supplementary diskettes-furnished with the book. Application areas include fixed- and floating-point arithmetic, function approximation, digital filters, one- and two-dimensional FFTs, image processing, graphics, LP speech coding, PCM, ADPCM, high-speed modem algorithms, DTMF coding, sonar beamforming. Additional topics include memory interface, multiprocessing, and host interface. The book can serve as a companion to Digital Signal Processing in VLSI. Price includes

DIGITAL SIGNAL PROCESSING IN VLSI, by Richard J. Higgins. Englewood Cliffs NJ: Prentice Hall (1990). An introductory 614-page guide for the engineer and scientist who needs to understand and use DSP algorithms and special-purpose DSP hardware ICs—and the software tools developed to carry them out efficiently. Real-World Signal Processing; Sampled Signals and Systems; The DFT and the FFT Algorithm; Digital Filters; The Bridge to VLSI; Real DSP Hardware; Software Development for the DSP System; DSP Applications; plus Bibliography and Index.

NEW-DIGITAL SIGNAL PROCESSING LABORATORY Using the ADSP-2101 Microcomputer, by Vinay K. Ingle and John G. Proakis (Northeastern University). Englewood Cliffs NJ: Prentice Hall (1991). Contents: Introduction to the ADSP-2100/2101 family; ADSP-2101 instruction set overview; Overview of development tools; Getting started with the ADSP-2101; Laboratory experiments using the ADSP-2101; FIR filter implementation; IIR filter implementation; Fast Fourier transform implementation; Applications in communications; Adaptive filters and their applications; References; Index. \$24.00

HIGH-SPEED DESIGN SEMINAR, published by Analog Devices (1990). A 496-page guide to the practical application of high-speed semiconductor devices in processing of analog signals. Topics include: data conversion, digital video applications, high-speed sample-holds and operational amplifiers, nonlinear signal processors (including log amps), comparators and pin electronics, time-delay generators, phase-locked loops, direct digital synthesis, computer graphics and RAMDACs, and high-speed techniques. \$20.00

NEW—MIXED-SIGNAL DESIGN SEMINAR, published by Analog Devices (1991). Contents: Introduction to mixed-signal processing of real-world signals and signal conditioning; Linear and nonlinear analog signal processing; Fundamentals of sampled-data systems; ADCs for DSP applications; DACs for DSP applications; Sigma-delta ADCs and DACs; Digital signal-processing techniques; DSP hardware; Interfacing ADCs and DACs to digital signal processors; Mixed-signal processing applications; Mixed-signal circuit techniques; Index. \$22.00

NONLINEAR CIRCUITS HANDBOOK: Designing with Analog Function Modules and ICs, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1974). A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction devices. Principles, circuitry, performance, specifications, testing, and application of these devices—contains 325 illustrations.

SYNCHRO & RESOLVER CONVERSION, edited by Geoff Boyes. Norwood, MA; Analog Devices, Inc. (1980). Principles and practice of interfacing synchros, resolvers, and Inductosyns\* to digital and analog circuitry. \$11.50

TRANSDUCER INTERFACING HANDBOOK: A Guide to Analog Signal Conditioning, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1980). A book for the electronic engineer who must interface transducers for temperature, pressure, force, level, or flow to electronics, these 260 pages tell how transducers work—as circuit elements—and how to connect them to electronic circuits for effective processing of their signals.

## **Worldwide Sales Directory**

## **North American Sales Offices and Representatives**

Alabama (205) 536-1506 Alaska *(206) 575-6344 *(714) 641-9391	Georgia (404) 497-9404 *(404) 263-7995 Hawaii *(714) 641-9391	Michigan (313) 489-1500 *(313) 348-5795 Minnesota (612) 835-2414	New York (516) 673-1900 (716) 381-9100 North Carolina (919) 373-0380	Texas *(214) 231-5094 Utah (801) 466-9336 Vermont
<b>Arizona</b> (602) 949-0048 <b>Arkansas</b>	ldaho (303) 443-5337 *(206) 575-6344	Mississippi (205) 536-1506 Missouri	(704) 846-1702 <b>North Dakota</b> (612) 835-2414	*(617) 329-4700 Virginia *(301) 992-1994
*(214) 231-5094 <b>California</b> *(714) 641-9391 *(408) 559-2037	Illinois (708) 520-0710 Indiana (317) 244-7867	(314) 521-2044 (913) 829-2800 <b>Montana</b> (801) 466-9336	Ohio (216) 247-0060 *(614) 764-8795 Oklahoma	Washington *(206) 575-6344 West Virginia (412) 745-8441
*(619) 268-4621 <b>Colorado</b> (303) 443-5337 *(303) 666-8874	lowa (319) 373-0200 <b>Kansas</b> (913) 829-2800	*(714) 641-9391 Nebraska (913) 829-2800 Nevada	*(214) 231-5094 <b>Oregon</b> *(206) 575-6344	*(614) 764-8795 <b>Wisconsin</b> (414) 784-7736
Connecticut (516) 673-1900 (203) 431-4151 *(617) 329-4700	Kentucky (615) 459-0743 *(617) 329-4700	(505) 828-1300 *(408) 559-2037 *(714) 641-9391 New Hampshire	Pennsylvania (412) 745-8441 *(215) 643-7790 Rhode Island	Wyoming (801) 466-9336 Puerto Rico *(617) 329-4700
<b>Delaware</b> *(215) 643-7790 <b>Florida</b>	Louisiana *(214) 231-5094 <b>Maine</b> *(617) 329-4700	*(617) 329-4700 <b>New Jersey</b> (201) 761-1846	*(617) 329-4700 South Carolina (919) 373-0380 South Dakota	Canada (416) 821-7800 (613) 564-0014 (514) 697-0801
(407) 855-0843 (407) 724-6795 (813) 963-1076 (904) 994-0599 *(407) 660-8444	Maryland *(301) 992-1994 Massachusetts *(617) 329-4700	(201) 972-7788 (516) 673-1900 *(215) 643-7790 New Mexico (505) 828-1300	(612) 835-2414 <b>Tennessee</b> (205) 536-1506 (615) 459-0743	(604) 465-6892 <b>Mexico</b> *(617) 329-4700

## **North American Distributors**

Alliance Electronics (505) 292-3360, Allied Electronics (817) 595-3500, Anthem Electronics (408) 453-1200, Bell Industries (213) 826-6778, Future Electronics (Canada) (514) 694-7710, Future Electronics (U.S.A.) (508) 779-3013, Hall-Mark Electronics (214) 343-5000, Newark Electronics (312) 784-5100, Pioneer Standard Electronics (216) 587-3600 and Pioneer Technologies Group (301) 921-0660.

## **International Direct Sales Offices**

India (812) 567201; \* Japan, Tokyo (3) 32636826; \* Osaka (6) 3721814; \* Korea, (2) 5543301\*

## **International Distributors**

General Engine
Hong Kong
8339013
Tektron Electro
(HK) Ltd.
388-0629
India
Pune
(212) 342150
New Delhi
(11) 6862460
Bangalore
(812) 560506

eers onics

Hong Kong

Malaysia **Excelpointe Systems** (65) 2848537 (Singapore) Mexico Canadien (83) 652020

New Zealand N. S. D. Australia (61 3) 8900970

People's Republic of China - Beijing **Excelpoint Company** Limited (1) 8498888 Ext 20635

Singapore **Excelpointe Systems** PTE 2848537

South Africa **Analog Data Products** CC (11) 444-8160

Taiwan **Andev Technology** Co., Ltd. (2) 763-0910 MSI International Corp. (2) 719-8419 Jeritron Ltd.

(2) 88 20710

Australia

<sup>\*</sup>Analog Devices, Inc., Direct Sales Offices

## **European Direct Sales Offices**

Tel (222) 88 55 04-0 Fax (1) 88 55 04 85

**Belgium** 

Tel (3) 237 16 72 Fax (3) 237 84 12

Denmark

Tel (42) 84 58 00 Fax (42) 84 03 22

France

**Antony Cedex** Tel (1) 46 66 25 25 Fax (1) 46 66 24 12

Tel (76) 41 91 43

Mevlan Fax (76) 41 29 90 Germany

Munich Tel (89) 57 005-0 Fax (89) 57 005 157 Berlin Tel (30) 391 90 35 Fax (30) 392 80 11

Hamburg Tel (4181) 8051 Fax (4181) 8058

Cologne Tel (221) 68 60 06 Fax (221) 680 51 01

Stuttgart

Tel (711) 88 11 31 Fax (711) 88 16 73 Israel

Tel (52) 911 415 Fax (52) 914 261

Italy

Milan Tel (2) 665 00 120 Fax (2) 614 12 32

Turin Tel (11) 287 789 Fax (11) 248 12 35

Rome Tel (6) 86 200 306 Fax (6) 86 200 247

Netherlands

Tel (1620) 815 00 Fax (1620) 268 19 Sweden

Tel (8) 282 740 Fax (8) 292 842

Switzerland

Zurich Tel (1) 820 01 02 Fax (1) 820 26 01

Morges Tel (21) 803 25 50 Fax (21) 803 25 52

Baar

Tel (42) 330 710

Fax (42) 330 720 **United Kingdom** 

**Head Office Walton** 

Tel (0932) 247 401 Fax (0932) 253 320 Birmingham Tel (021) 501 1166

Fax (021) 585 5503 Scotland

Tel (0506) 303 06 Fax (0506) 372 25 Southern Area, Walton

Tel (0932) 246 200 Fax (0932) 224 660 Sales, Walton

Tel (0932) 253 320 Fax (0932) 253 129

Eastern Sales, Harlow Tel (0279) 418 611

Fax (0279) 430 737 Newbury

Tel (0635) 353 35 Fax (0635) 373 71

## **European Distributors**

Austria

A.D.E.C. Tel (222) 88 92 876-0 Fax (222) 88 92 876 85

**Belgium** Betea

Tel (02) 725 1080 Fax (02) 725 1080 Texim

Tel (02) 460 52 82 Fax (02) 460 75 85

Bulgaria

D.I. Stoits, Sofia Tel/Fax (92) 890 412

Czechoslovakia

STG ELCON Tel (89) 321 49 Tesla Piestany Tel (838) 219 31 Fax (838) 237 14

Denmark MER-EL A/S Tel (42) 57 10 00

Fax (42) 57 22 99 Finland

Οχχο Ογ Tel (0) 34 55 377 Fax (0) 34 55 471 France **SCAIB** 

Tel (1) 46 87 23 13 Fax (1) 45 60 55 49 RTF Diffusion Tel (1) 49 65 26 26 Fax (1) 49 65 26 49

DIMACEL Tel (1) 40 87 70 00 Fax (1) 47 37 53 87

Verospeed

Tel (44) 84 72 72 Fax (44) 05 13 49

Germany

SPOERLE Elektronik Tel (6103) 304-0 Fax (6103) 304 - 201 SASCO GmbH Tel (89) 46 11-0 Fax (89) 46 11 270 Semitron Tel (7742) 70 11 Fax (7742) 69 01

Greece Micrelec

Tel (1) 544 27 79 Fax (1) 544 58 62 Hungary

SMD Technology Tel/Fax (1) 189 5815

Italy

DeMico Tel (2) 95343600 Fax (2) 9522227 Special-Ind Tel (2) 55210574 Fax (2) 55210612 Tecknica DUE Tel (438) 555447 Fax (438) 940418 Hellis S.A.S. Tel (536) 804104 Fax (536) 802343 LA Tecknica DUE Tel (11) 2425905 Fax (11) 2425940 Pantronic S.R.L. Tel (6) 6276209

Netherlands

Malchus Tel (010) 427 77 77 Fax (010) 415 44 66 Texim Tel (05427) 333 33

Fax (6) 6272242

Fax (05427) 33 888

Norway

BIT ELEKTRONIKK Tel (3) 847 099 Fax (3) 845 510

Poland & Romania D.I. Stoits, Vienna

Tel (43) 22 46 41 95 Fax (43) 22 46 41 97

**Portugal** 

ATD Electronica Tel (1) 847 2200 Fax (1) 847 2197 Comelta Tel (1) 942 4106

Spain Comelta

Tel (1) 7543001 Fax (1) 7542151 Selco Tel (1) 326 4213 Fax (1) 259 2284

Sweden

Integrerad Elektronik AB Tel (8) 80 46 85 Fax (8) 26 22 86

Switzerland Eliapex AG Tel (56) 27 57 77 Fax (56) 26 14 86 Turkey

Elektro - Istanbul Tel (1) 337 22 45 Fax (1) 336 88 14

**United Kingdom** Polar Electronics

Limited (0525) 373 839 Access Electronic Components (0462) 480888 **Phoenix Electronics** Limited (0555) 515 66 **Arrow Electronics** (UK) Limited (0234) 270 777 Jermvn Distribution (0732) 450 144

USSR

**Argus Trading** Tel (95) 945 2777

Yugoslavia

ALMA Electronic Tel (41) 428 678 Fax (41) 428 735 Electra - Trieste Tel (40) 826 545 Fax (40) 820 739

**EUROPEAN HEADQUARTERS** 

Edelsbergstraße 8-10, 8000 München 21, Germany

Tel: (89) 57 005-0, Fax: (89) 57 005-257

**WORLDWIDE HEADQUARTERS** 

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: (617) 329-4700, (1-800) 262-5643 (U.S.A. only); Twx: (710) 394-6577; Fax: (617) 326-8703; Telex: 924491

## **Product Index**

#### Alphanumeric by Model Number

Model	Page*	Model	Page*
AC1226		AD370/371	
AC2626		AD380	
		AD381	
		AD382	
		AD386	
			C II 4–25
		AD390	
		AD392	
		AD394	
			L
	001		
	002		
		AD521	
			L
AD202 .			
AD203.			
AD204.		AD532	
AD206.		AD533	
AD208.		AD534	
AD210.		AD535	
●AD230 .		AD536A	
●AD231 .		AD537	
●AD231A		AD538	
•AD232 .		AD539	
		AD542	
		AD544	
●AD233A		AD545	
		AD545A	
			<u>L</u>
	<u>T</u>		C I 2–59
	L		
			L
			C II 2–25
		πυσια	

<sup>●</sup>New product since publication of the most recent Databooks.

\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;
L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model	Page*	Model	Page*
AD573	II 2-33	●AD680	
AD574A	II 2-41	●AD682	
AD575	II 2-53	AD684	
AD578	II 2–61	●AD688	
AD579	II 2-61	AD693	
AD580		AD694	
AD581			
AD582			
AD583			
AD584			
AD585			
AD586			
AD588			L
AD589			L
AD590			
AD592			
AD594/595			
AD596/597	—		
AD598			
AD611		AD746	
AD624		●AD766	
AD625		AD767	
AD630	L		
AD632	L		
AD633	L		3 C II 2–109
AD636	L		
AD637	L		C II 2–191
AD639	L	●AD781 ●AD783	C II 4–57
AD640	L		
AD642	L		L
AD644	L		
AD645	L		
AD647	L		L
AD648	L		L
AD650	II 3-15		L
AD651	<u>D</u>		
AD652			
AD654			L
AD664			
AD667			
AD668			I.
•AD669		AD849	
AD671		AD880	L
AD673		AD890	L
AD674A		AD891	
•AD674B			
•AD675		AD897	
•AD676		AD1139	9
AD678 C I	I 2–137	AD1147	7 C I 11–4, C II 12–4
AD679	I 2-149	AD1148	3

<sup>•</sup>New product since publication of the most recent Databooks.

\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;

L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model Page*	Model Page*
AD1154	AD5539
AD1170	•AD7001
AD1315	•AD7002
AD1317L	•AD7005
AD1321	●AD7008
AD1322	AD7110
AD1332	AD7111
AD1334	AD7118
AD1362	AD7224
AD1376	AD7225
AD1377	AD7226
•AD1378	AD7228
AD1380	•AD7228A C I 2–331
•AD1382	•AD7233
•AD1385	AD7237
AD1403/1403A	AD7240
•AD1671	•AD7242
•AD1674	•AD7243
•AD1851	•AD7244
AD1856	AD7245
AD1860	•AD7245A
•AD1861	AD7247
•AD1862	◆AD7248A
•AD1864	•AD7306
•AD1865	AD7341
•AD1866	AD7371
•AD1868	AD7501
•AD1876	AD7502
•AD1878	AD7503
•AD1879	AD7506
AD2004	AD7507
AD2008	AD7510DI
AD2009	AD7511DI
AD2010	AD7512DI
AD2016	AD7520
AD2020	AD7521
AD2021	AD7522
AD2026	AD7523
AD2033	AD7524
AD2040	AD7525
AD2700	AD7530
AD2701	AD7531
AD2702	AD7533
AD2710	AD7534
AD2712	AD7535
AD3554	AD7536
AD3860	AD7537
AD5200 Series	AD7538
AD5210 Series	AD7541
AD5240	AD7541A

<sup>•</sup>New product since publication of the most recent Databooks.

\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;

L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model	Page*	Model	Page*
AD7542	C I 2-525	●AD7847	
AD7543	C I 2-545	AD7848	
AD7545	C I 2-565	●AD7868	
AD7545A	C I 2-585	●AD7869	
AD7546	D	AD7870	C II 2–545
AD7547	C I 2-593	AD7871	C II 2–563
AD7548	C I 2-601	AD7872	C II 2–563
AD7549	C I 2-629	●AD7874	C II 2–579
AD7550	D	•AD7875	C II 2–545
AD7552	D	●AD7876	C II 2–545
•AD7564	C I 2-637		C II 2–595
•AD7568	C I 2-645		C II 2–611
AD7569			C II 2–625
AD7572	. C II 2-299		C II 2–625
•AD7572A			C II 2–637
AD7574			
AD7575			
AD7576			
AD7578			C II 2–669
AD7579			
AD7580			
AD7581			
AD7582			
•AD7586			
AD7590DI			C II 2–721
AD7591DI			
AD7592DI	C II 5-25		
AD7628	C I 2-657		
AD7669	C II 8-7		
AD7672			C II 2–765
•AD7701			
•AD7703			C II 2–753
•AD7710			C II 2–769
•AD7711			C II 2–773
•AD7712			C II 2–781
•AD7713			C II 2–789
AD7769			
•AD7773			
•AD7774			
•AD7775		and the second s	
•AD7776			
•AD7777			
•AD7778			
AD7820	C II 2-511	AD9618	
AD7821	C II 2-521	AD9620	
AD7824	C II 2-533	AD9630	
AD7828		AD9686	
•AD7837			
AD7840			
AD7845			
AD7846	C I 2–721	AD9712	C I 2–753

<sup>•</sup>New product since publication of the most recent Databooks.
\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;
L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model	Page*	Model Pag	ge*
•AD9712A C I	2-761	ADG212A	-57
AD9713	2-753	ADG221	-65
•AD9713A	2–761	ADG222	-65
•AD9720	2–765	ADG408	-71
•AD9721	2-765	ADG409	-71
AD9768	2–769	•ADG411	-73
AD9901		•ADG412	
•AD9950		ADG441 C II 5-	
•AD22001		•ADG442	
•AD22050	—	•ADG444	
•AD22100		•ADG445	
•AD22150		ADG506A	
•AD22180		ADG507A	
•AD22181		ADG508A	
AD75004 C I 2–773, C I 8–1, C		ADG509A	
•AD75019		ADG526A	
AD75068		ADG527A	
•AD75069		ADG528A	
•AD75089		ADG529A	
•AD75090		AD OP-07	. ,
AD79015 C I 8–1, C II 7–49, C		AD OP-27	
•AD79024		AD OP-37	
AD96685		ADSP-824ROM	
AD96687	—	ADSP-1008A	
AD ADC71		ADSP-1009A	-
AD ADC72		ADSP-1010A	
AD ADC80		ADSP-1010B	-
AD ADC84		ADSP-1012A	-
AD ADC85		ADSP-1016A	
•ADC-170 C II		ADSP-1024A	-
ADC-908	–	ADSP-1080A	
ADC-910 C II		ADSP-1081A	
ADC-912	2	ADSP-1101	
•ADC-912A	2 051	ADSP-1110A	-
	D	ADSP-1401	
ADC1140	2-043	ADSP-1402	
ADC1143	<i>D</i>	ADSP-1410	
AD DAC-08	D	ADSP-2100	
AD DAC71	D	ADSP-2101	
AD DAC72	1)	ADSP-2102	
AD DAC80	7_783	ADSP-2105	
AD DAC85	2–783	ADSP-2106	
AD DAC87	7 792	ADSP-2111	
•ADDS-21XX-SW	<b>D</b>	ADSP-2112	
•ADDS-2100A-ICE	13	ADSP-21msp50	
ADDS-2101-ICE	n	ADSP-21msp50	
•ADDS-2101-EZ	D	ADSP-3128A	
•ADDS-2111-EZ	ח	ADSP-3201	
ADG201A	T 5 12	ADSP-3202	
ADG201HS	T 5 10	ADSP-3210	
ADG202A	T 5_43	ADSP-3210	
ADG211A	15_57	ADSP-3212	
Name and describe and live in the first of the second of t	•	ND01-3212	. ט

<sup>•</sup>New product since publication of the most recent Databooks.
•C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model	Page*	Model	Page*
ADSP-3220	D	DAC85 (see AD DAC85)	
ADSP-3221	D	DAC-86	D
ADSP-3222	D	DAC87 (see AD DAC87)	
•ADSP-21000-SW	D	DAC-88	D
•ADSP-21020		DAC-89	
•ADV101		DAC-100	C I 2–945
ADV453		DAC-210	
ADV471		DAC-312	
•ADV473		DAC-888	
•ADV475		DAC1108	
ADV476		DAC1136	
•ADV476		DAC1138	
ADV478		DAC1146	
•ADV7120			
		DAC-1408A	
•ADV7121		DAC1420	
•ADV7122		DAC1422	
•ADV7141		DAC1423	
•ADV7146		DAC-1508A	D
•ADV7148		DAC-8012	C I 2–967
•ADV7150		DAC-8043	C I 2–977
•ADV7151		DAC-8143	C I 2–987
•ADV7152		DAC-8212	D
ADVFC32		DAC-8221	C I 2-1001
AMP-01		DAC-8222	C I 2-1015
AMP-02		DAC-8228	C I 2–1029
AMP-03		DAC-8229	C I 2–1041
AMP-05		DAC-8248	C I 2–1053
ASICs		DAC-8408	C I 2-1069
BUF-03		DAC-8412	C I 2-1083
CAV-1210		•DAC-8413	C I 2–1083
CMP-01		DAC-8426	C I 2-1095
CMP-02		DAC-8800	C I 2–1107
CMP-04		DAC-8840	C I 2–1121
CMP-05		•DAC-8841	C I 2–1131
CMP-08		DAS1128	D
CMP-404		DAS1150	D
DAC-QS		DAS1151	
DAC-QZ		DAS1152	C II 7–65
DAC-01		DAS1153	C II 7–65
DAC-02/03		DAS1155	
DAC-05	•	DAS1156	
DAC-06		DAS1157	C II 7–69
DAC-08		DAS1158	C II 7–69
DAC-10		DAS1159	C II 7–69
DAC-10Z		DRC1705	
DAC-12M		DRC1706	
DAC-12QS		DRC1745	C I 3–107
DAC-12QZ		DRC1746	C I 3–107
•DAC-16		DSC1705/06	
		HDS-1240E	
DAC71/72 (see AD DAC71/72)		HOS-050A	$\ldots \ldots L$
DAC80 (see AD DAC80)		HOS-060	$\ldots \ldots L$

<sup>•</sup>New product since publication of the most recent Databooks.

\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model Page*	Model Page*
HTC-0300A	OP-77
HTS-0010 D	OP-80
HTS-0025	OP-90
•IPA1764 C I 3–115	OP-97 P
LIU-01	OP-160
LTS-0614	OP-177 P
LTS-0655	OP-200
LTS-0680	OP-207 P
LTS-2020	OP-215
LTS-2101	OP-220 P
LTS-2200	OP-221 P
LTS-2302	OP-227 P
LTS-2510	OP-249
LTS-2600	OP-260
LTS-2700	OP-270 P
LTS-2800	OP-271 P
MAT-01	•OP-282 P
MAT-02	OP-290 P
MAT-03	OP-297 P
MAT-04	OP-400
MUX-08	
MUX-16	OP-421
MUX-24	OP-471 P
MUX-28	•OP-482
MUX-88	OP-490 P
OP-01 P	•OSC1758
OP-02 P	PKD-01
OP-04 P	PM-108
OP-05P	PM-111
OP-06 P	PM-119
OP-07	PM-139
OP-09P	PM-148/248
OP-10 P	PM-155
OP-11	PM-155A
OP-12	PM-156
OP-14 P	PM-156A
OP-15	PM-157
OP-16 P	PM-157A
OP-17	PM-1008
OP-20 P	PM-1012
OP-21 P	PM-2108
OP-22	•PM-6012
OP-27 P	PM-7224
OP-32	PM-7226
OP-37	PM-7226A
	PM-7524
OP-42	PM-7528
OP-44	PM-7533
OP-50	PM-7541
OP-61	PM-7541A
OP-64	PM-7542
New product since publication of the most recent Databooks	

<sup>•</sup>New product since publication of the most recent Databooks.

\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;

L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model	Page*	Model	Page*
PM-7543	C I 2–553	SSM-2141	
PM-7545	C I 2–573	SSM-2142	
PM-7548	C I 2–613	SSM-2210	P
PM-7574	D	SSM-2220	P
PM-7628		SSM-2300	
PM-7645	C I 2–573	SSM-2402	C II 5–133
REF-01	C II 6–83	•SSM-2404	
REF-02	C II 6–91	SSM-2412	
REF-03	C II 6–99	STM Series	
REF-05	C II 6-107	SW-01	
REF-08	C II 6-113	SW-02	
REF-10	C II 6-121	SW-06	
REF-43	C II 6–127	SW-201	
RPT-82	CI 4–147		C II 5–161
RPT-83	C I 4–147	SW-7510	
RPT-85	C I 4–155	SW-7511	
RPT-86	C I 4–163	1B21	
RPT-87	C I 4–163	1B22	
RTM Series	D	1B31	· · · · · · · · · · · · · · · · · · ·
SDC1700/RDC1700	D	1B32	
SDC1702/RDC1702	D	1B41	
SDC1704/RDC1704	D	1B51	
SDC1725/RDC1725	D	•1874	
SDC1726/RDC1726		2B20	
SDC1740/RDC1740		2B22	
SDC1741/RDC1741		2B23	
SDC1742/RDC1742		2B24	
SDC1768/RDC1768		2B30	
SHA-5		2B31	
SHA-1134		2B34	
SHA-1144		2B35	
SMP-04		2B50	
SMP-08		∠B52	
SMP-10		2B53	
SMP-11		2B54/2B55	
•SMP-18		2B56	
SMP-81		2B57	
SSM-2013		2B58	L
SSM-2014		2B59	L
SSM-2015	· · · · · · · · · · · · -	2S50	C I 3–135
SSM-2016		2854	C I 3–137
SSM-2017		2856	C I 3–137
SSM-2018		2858	C I 3–137
SSM-2024		2S80A	C I 3–55
SSM-2100		2S81A	C I 3–71
SSM-2110		2S82A	C I 3–71
SSM-2120			L
SSM-2122	· · · · · · · · · · · <del>-</del>	4B Series	L
SSM-2131		5B Series	L
SSM-2132		6B Series	· · · · · · · · · · · · · · · · · · ·
SSM-2134		●7B Series	
SSM-2139	P	40	L

<sup>•</sup>New product since publication of the most recent Databooks.
•C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory; L = Linear Products Databook; P = Precision Monolithics Division Databook.

Model	Page*	Model	Page*
44	· ·		_
45		925	•
46		927	
50		928	
51		940	C I 9-2 C II 10-2
118			C I 9–2, C II 10–2
148	· · · · · · · · · · · · · · · -	943	
171	L	945	
184	L	947	
234	L	949	
235	L	951	
261	L	952	C I 9–1, C II 10–1
275	L	953	
277	$\dots\dots\dots L$	955	C I 9–1, C II 10–1
281		959	
284J		960	
285		962	
286J		964	,
288		965	C I 9–2, C II 10–2
289			C I 9–2, C II 10–2
290A		967	
292A		968	
429			C I 9–1, C II 10–1
433		972	
434		974	
435			C I 9–1, C II 10–1
436	L		C I 9–1, C II 10–1
440		977	
442			ŕ
450			
451			
452			
458			
460			
741A/PM741			
751	D		
755	L		
756			
757			
759			
902/902-2			
903			
905			
906			
915			
920			
921	C I 9-1, C II 10-1		
922	C I 9-1, C II 10-1		
923	C I 9–1, C II 10–1		

<sup>•</sup>New product since publication of the most recent Databooks.

\*C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data sheet available, consult factory;

L = Linear Products Databook; P = Precision Monolithics Division Databook.



## WORLDWIDE HEADQUARTERS

One Technology Way, P.O. Box 9106, Norwood, MA 02062 - 9106, U.S.A. Tel: (617) 329 - 4700, Fax: (617) 326 - 8703, Telex: 924491

Complete Worldwide Sales Office Directory Can Be Found On Pages 11 - 12 And 11 - 13.

PRINTED IN U.S.A. G1588 - 200 - 10/91 \$7.50